!SESSION 2025-05-27 18:33:39.092 -----------------------------------------------
eclipse.buildId=2018.3
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk

This is a continuation of log file D:\MYHUST\sophomore_year\second_semester\CCIT\Mini_IO\Mini_IO.sdk\.metadata\.bak_0.log
Created Time: 2025-05-27 19:38:57.424

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:38:57.424
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:38:57.425
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:38:57.457
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:38:57.457
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:38:57.478
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:38:57.487
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:38:57.548
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:38:57.593
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:38:57.621
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:38:57.621
!MESSAGE XSCT Command: [con], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:38:57.621
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:14.596
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:14.599
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:14.599
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:14.599
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:14.599
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:14.604
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:19.464
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-532

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:19.487
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-532

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 19:40:20.492
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.492
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.497
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.497
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.503
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.503
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.503
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.503
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.523
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.523
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.535
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.535
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.544
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.544
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.546
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.546
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.546
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.546
!MESSAGE XSCT Command: [version -server], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.546
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.546
!MESSAGE XSCT Command: [version], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.564
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.564
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.564
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.564
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.574
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.574
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.584
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.584
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.595
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.595
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.606
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.606
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.616
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.616
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.616
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.616
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.636
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.636
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.646
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.646
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.646
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.646
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.646
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.646
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.677
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.677
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.710
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.710
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.730
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.741
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.803
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.843
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.864
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.864
!MESSAGE XSCT Command: [con], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:40:20.875
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:34.974
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:34.982
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:34.982
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:34.985
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:34.985
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:34.987
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:39.622
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-586

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:39.625
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-586

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 19:41:40.625
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.625
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.629
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.629
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.635
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.635
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.635
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.635
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.656
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.656
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.666
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.666
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.676
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.676
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.676
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.676
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.680
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.680
!MESSAGE XSCT Command: [version -server], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.684
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.684
!MESSAGE XSCT Command: [version], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.684
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.686
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.691
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.691
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.696
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.696
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.709
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.709
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.716
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.716
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.727
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.727
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.740
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.740
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.740
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.740
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.758
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.758
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.768
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.768
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.768
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.768
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.775
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.776
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.799
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.799
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.831
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.831
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.863
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.863
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.925
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:40.994
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:41.014
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:41.014
!MESSAGE XSCT Command: [con], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:41:41.024
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:19.864
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:19.874
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:19.874
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:19.874
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:19.874
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:19.874
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:23.014
!MESSAGE XSCT Command: [disconnect tcfchan#11], Thread: Thread-638

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:23.016
!MESSAGE XSCT command with result: [disconnect tcfchan#11], Result: [null, ]. Thread: Thread-638

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 19:55:24.021
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.021
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.025
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.025
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.031
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.031
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.031
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.031
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.053
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.055
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.062
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.072
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.082
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.084
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.084
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.084
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.084
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.084
!MESSAGE XSCT Command: [version -server], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.084
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.091
!MESSAGE XSCT Command: [version], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.092
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.092
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.096
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.096
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.103
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.103
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.113
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.113
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.123
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.123
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.134
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.134
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.144
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.144
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.144
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.144
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.165
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.165
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.177
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.177
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.177
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.181
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.183
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.183
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.206
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.206
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.249
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.249
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.271
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.271
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.342
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.409
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.435
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.435
!MESSAGE XSCT Command: [con], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:55:24.438
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:47.204
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:47.204
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:47.204
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:47.214
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:47.214
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:47.214
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:50.612
!MESSAGE XSCT Command: [disconnect tcfchan#12], Thread: Thread-681

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:50.615
!MESSAGE XSCT command with result: [disconnect tcfchan#12], Result: [null, ]. Thread: Thread-681

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 19:56:51.621
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.621
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.625
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.625
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.631
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.631
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.636
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.636
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.641
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.651
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.669
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.670
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.682
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.682
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.685
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.685
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.689
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.689
!MESSAGE XSCT Command: [version -server], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.691
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.691
!MESSAGE XSCT Command: [version], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.702
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.702
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.702
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.702
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.712
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.712
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.725
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.725
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.734
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.734
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.745
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.745
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.753
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.753
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.763
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.763
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.773
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.773
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.792
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.792
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.794
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.794
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.804
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.804
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.828
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.828
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.872
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.873
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.896
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.896
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:51.957
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:52.014
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:52.030
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:52.030
!MESSAGE XSCT Command: [con], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:56:52.042
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:30.221
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:30.221
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:30.228
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:30.230
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:30.230
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:30.230
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:33.609
!MESSAGE XSCT Command: [disconnect tcfchan#13], Thread: Thread-731

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:33.612
!MESSAGE XSCT command with result: [disconnect tcfchan#13], Result: [null, ]. Thread: Thread-731

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 19:58:34.617
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.617
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.617
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.617
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.627
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.627
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.627
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.627
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.639
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.639
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.663
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.663
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.663
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.663
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.663
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.668
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.668
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.668
!MESSAGE XSCT Command: [version -server], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.668
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.668
!MESSAGE XSCT Command: [version], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.668
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.668
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.678
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.678
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.688
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.688
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.699
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.699
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.713
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.713
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.713
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.713
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.729
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.729
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.729
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.729
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.750
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.750
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.760
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.760
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.760
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.760
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.760
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.760
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.790
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.790
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.813
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.813
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.835
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.835
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.910
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.939
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.956
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.956
!MESSAGE XSCT Command: [con], Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:58:34.967
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-35

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:13.305
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:13.305
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:13.305
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:13.311
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:13.311
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:13.311
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:16.309
!MESSAGE XSCT Command: [disconnect tcfchan#14], Thread: Thread-777

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:16.313
!MESSAGE XSCT command with result: [disconnect tcfchan#14], Result: [null, ]. Thread: Thread-777

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 19:59:17.313
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.313
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.317
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#15]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.317
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.323
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.323
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.323
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.333
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.343
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.343
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.364
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.364
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.396
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.396
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.398
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#15]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.398
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.405
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.405
!MESSAGE XSCT Command: [version -server], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.405
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.405
!MESSAGE XSCT Command: [version], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.405
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.405
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.410
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.410
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.426
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.427
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.429
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.429
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.445
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.445
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.449
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.449
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.456
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.456
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.466
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.466
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.477
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.477
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.487
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.487
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.487
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.497
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.497
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.497
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.518
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.518
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.551
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.551
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.582
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.582
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.653
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.719
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.745
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.745
!MESSAGE XSCT Command: [con], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 19:59:17.748
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:00.142
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:00.144
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:00.146
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:00.148
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:00.148
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:00.148
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:03.369
!MESSAGE XSCT Command: [disconnect tcfchan#15], Thread: Thread-826

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:03.372
!MESSAGE XSCT command with result: [disconnect tcfchan#15], Result: [null, ]. Thread: Thread-826

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 20:04:04.377
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.377
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.382
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#16]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.382
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.393
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.393
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.397
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.398
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.408
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.408
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.419
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.419
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.429
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.429
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.432
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#16]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.432
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.433
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.433
!MESSAGE XSCT Command: [version -server], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.433
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.433
!MESSAGE XSCT Command: [version], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.440
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.440
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.440
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.440
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.450
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.450
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.460
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.460
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.471
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.471
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.481
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.481
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.493
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.493
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.493
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.493
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.512
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.512
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.522
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.522
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.522
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.522
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.522
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.522
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.553
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.553
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.576
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.576
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.596
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.596
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.667
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.710
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.729
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.729
!MESSAGE XSCT Command: [con], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:04:04.740
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:22.351
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:22.351
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:22.351
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:22.351
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:22.351
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:22.351
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:25.143
!MESSAGE XSCT Command: [disconnect tcfchan#16], Thread: Thread-873

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:25.146
!MESSAGE XSCT command with result: [disconnect tcfchan#16], Result: [null, ]. Thread: Thread-873

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 20:05:26.151
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.151
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.151
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#17]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.151
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.161
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.161
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.161
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.161
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.182
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.182
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.192
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.192
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.202
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.202
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.202
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#17]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.202
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.202
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.202
!MESSAGE XSCT Command: [version -server], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.210
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.210
!MESSAGE XSCT Command: [version], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.210
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.210
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.223
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.223
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.233
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.233
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.233
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.233
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.254
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.254
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.257
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.257
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.264
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.264
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.277
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.277
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.285
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.285
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.305
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.305
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.305
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.307
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.307
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.307
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.326
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.326
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.341
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.341
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.362
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.362
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.432
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.465
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.489
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.489
!MESSAGE XSCT Command: [con], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:05:26.495
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:51.177
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:51.177
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:51.177
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:51.188
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:51.188
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:51.188
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:54.783
!MESSAGE XSCT Command: [disconnect tcfchan#17], Thread: Thread-919

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:54.786
!MESSAGE XSCT command with result: [disconnect tcfchan#17], Result: [null, ]. Thread: Thread-919

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 20:06:55.792
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.792
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.792
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#18]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.792
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.802
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.802
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.802
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.802
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.823
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.823
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.833
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.833
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.845
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.845
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.845
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#18]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.845
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.850
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.850
!MESSAGE XSCT Command: [version -server], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.854
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.854
!MESSAGE XSCT Command: [version], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.854
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.854
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.854
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.854
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.864
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.864
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.874
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.874
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.885
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.885
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.896
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.896
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.906
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.906
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.916
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.916
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.926
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.926
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.937
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.937
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.937
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.937
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.937
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.937
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.968
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.968
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.985
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:55.985
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:56.003
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:56.003
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:56.075
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:56.135
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:56.157
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:56.157
!MESSAGE XSCT Command: [con], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:06:56.180
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:53.801
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:53.801
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:53.801
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:53.805
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:53.807
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:53.808
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:56.946
!MESSAGE XSCT Command: [disconnect tcfchan#18], Thread: Thread-966

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:56.949
!MESSAGE XSCT command with result: [disconnect tcfchan#18], Result: [null, ]. Thread: Thread-966

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 20:14:57.947
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.947
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.948
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#19]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.948
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.958
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.958
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.958
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.958
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.978
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.978
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.988
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.988
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.998
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.998
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.998
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#19]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.998
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.998
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:57.998
!MESSAGE XSCT Command: [version -server], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.009
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.009
!MESSAGE XSCT Command: [version], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.009
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.009
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.009
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.009
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.019
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.029
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.029
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.029
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.039
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.039
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.049
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.049
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.060
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.060
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.060
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.060
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.080
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.080
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.092
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.092
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.092
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.092
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.092
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.092
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.122
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.122
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.145
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.145
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.166
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.166
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.239
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.291
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.311
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.311
!MESSAGE XSCT Command: [con], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:14:58.320
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:43.908
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:43.909
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:43.912
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:43.914
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:43.914
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:43.915
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:48.345
!MESSAGE XSCT Command: [disconnect tcfchan#19], Thread: Thread-1017

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:48.348
!MESSAGE XSCT command with result: [disconnect tcfchan#19], Result: [null, ]. Thread: Thread-1017

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 20:15:49.349
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.349
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.353
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#20]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.353
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.361
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.361
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.367
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.367
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.379
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.379
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.399
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.399
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.399
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.401
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.401
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#20]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.401
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.406
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.406
!MESSAGE XSCT Command: [version -server], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.409
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.409
!MESSAGE XSCT Command: [version], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.409
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.409
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.413
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.416
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.419
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.419
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.430
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.430
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.440
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.440
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.451
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.451
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.461
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.461
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.470
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.470
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.483
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.483
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.496
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.496
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.496
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.496
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.496
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.496
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.523
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.525
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.554
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.554
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.584
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.584
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.645
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.698
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.718
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.718
!MESSAGE XSCT Command: [con], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:15:49.727
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:21.648
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:21.655
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:21.655
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:21.655
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:21.655
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:21.655
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:25.280
!MESSAGE XSCT Command: [disconnect tcfchan#20], Thread: Thread-1058

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:25.283
!MESSAGE XSCT command with result: [disconnect tcfchan#20], Result: [null, ]. Thread: Thread-1058

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 20:16:26.289
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.289
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.292
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#21]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.292
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.300
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.300
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.302
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.302
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.318
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.318
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.337
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.337
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.350
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.350
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.350
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#21]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.353
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.355
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.355
!MESSAGE XSCT Command: [version -server], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.359
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.360
!MESSAGE XSCT Command: [version], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.362
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.362
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.364
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.364
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.382
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.382
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.386
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.386
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.401
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.401
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.406
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.406
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.422
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.422
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.422
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.422
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.441
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.441
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.452
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.452
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.452
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.452
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.452
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.460
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.481
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.481
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.504
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.504
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.526
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.526
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.598
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.628
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.648
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.658
!MESSAGE XSCT Command: [con], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:16:26.662
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:07.633
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:07.633
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:07.633
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:07.638
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:07.638
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:07.640
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:11.169
!MESSAGE XSCT Command: [disconnect tcfchan#21], Thread: Thread-1102

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:11.172
!MESSAGE XSCT command with result: [disconnect tcfchan#21], Result: [null, ]. Thread: Thread-1102

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 20:19:12.178
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.179
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.183
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#22]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.183
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.194
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.194
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.198
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.198
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.210
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.210
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.228
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.230
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.252
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.252
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.252
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#22]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.252
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.258
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.258
!MESSAGE XSCT Command: [version -server], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.258
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.258
!MESSAGE XSCT Command: [version], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.261
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.261
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.264
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.264
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.277
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.277
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.284
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.284
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.296
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.296
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.303
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.304
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.313
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.313
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.322
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.322
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.333
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.333
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.347
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.347
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.353
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.353
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.353
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.353
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.379
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.379
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.407
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.407
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.427
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.427
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.502
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.558
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.572
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.582
!MESSAGE XSCT Command: [con], Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:19:12.593
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-31

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:20:58.306
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:20:58.306
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:20:58.306
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:20:58.306
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:20:58.306
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:20:58.306
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:03.078
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:03.078
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:03.078
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:03.088
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:03.088
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:03.090
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:05.875
!MESSAGE XSCT Command: [disconnect tcfchan#22], Thread: Thread-1149

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:05.878
!MESSAGE XSCT command with result: [disconnect tcfchan#22], Result: [null, ]. Thread: Thread-1149

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 20:21:06.883
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.883
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.888
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#23]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.888
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.899
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.899
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.899
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.904
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.915
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.915
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.934
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.934
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.936
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.936
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.938
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#23]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.938
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.938
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.938
!MESSAGE XSCT Command: [version -server], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.944
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.944
!MESSAGE XSCT Command: [version], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.946
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.946
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.950
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.950
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.955
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.965
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.968
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.968
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.975
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.975
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.986
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.986
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.996
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:06.996
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.006
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.006
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.019
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.019
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.033
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.033
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.033
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.033
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.037
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.037
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.059
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.062
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.100
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.100
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.131
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.131
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.202
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.237
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.254
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.254
!MESSAGE XSCT Command: [con], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:21:07.263
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:15.569
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:15.571
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:15.572
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:15.572
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:15.572
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:15.572
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:20.790
!MESSAGE XSCT Command: [disconnect tcfchan#23], Thread: Thread-1204

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:20.793
!MESSAGE XSCT command with result: [disconnect tcfchan#23], Result: [null, ]. Thread: Thread-1204

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 20:22:21.799
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.799
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.801
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#24]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.801
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.810
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.810
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.810
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.810
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.820
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.820
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.841
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.841
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.872
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.872
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.872
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#24]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.872
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.877
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.877
!MESSAGE XSCT Command: [version -server], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.882
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.882
!MESSAGE XSCT Command: [version], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.882
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.882
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.882
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.882
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.894
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.894
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.903
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.903
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.914
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.914
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.923
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.923
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.933
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.933
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.933
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.943
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.955
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.955
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.964
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.964
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.964
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.971
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.971
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.974
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.995
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:21.995
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:22.028
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:22.028
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:22.059
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:22.059
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:22.123
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:22.178
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:22.193
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:22.193
!MESSAGE XSCT Command: [con], Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:22.204
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-48

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:35.821
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:35.821
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:35.821
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:35.821
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:35.821
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:35.830
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:39.145
!MESSAGE XSCT Command: [disconnect tcfchan#24], Thread: Thread-1249

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:39.149
!MESSAGE XSCT command with result: [disconnect tcfchan#24], Result: [null, ]. Thread: Thread-1249

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 20:22:40.152
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.152
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.156
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#25]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.156
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.168
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.168
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.173
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.173
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.185
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.185
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.205
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.205
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.205
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.205
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.205
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#25]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.205
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.216
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.216
!MESSAGE XSCT Command: [version -server], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.216
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.216
!MESSAGE XSCT Command: [version], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.216
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.216
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.216
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.225
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.236
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.236
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.236
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.236
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.247
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.257
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.257
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.264
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.277
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.277
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.277
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.277
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.298
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.298
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.308
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.308
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.308
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.308
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.308
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.308
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.329
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.329
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.362
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.362
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.382
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.382
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.456
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.511
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.526
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.526
!MESSAGE XSCT Command: [con], Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:22:40.550
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-45

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:12.536
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:12.547
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:12.547
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:12.547
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:12.547
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:12.547
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:15.280
!MESSAGE XSCT Command: [disconnect tcfchan#25], Thread: Thread-1299

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:15.282
!MESSAGE XSCT command with result: [disconnect tcfchan#25], Result: [null, ]. Thread: Thread-1299

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-27 20:23:16.280
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.280
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.280
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#26]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.280
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.290
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.290
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.300
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.300
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.310
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.310
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.331
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.331
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.331
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.331
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.335
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#26]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.335
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.336
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.336
!MESSAGE XSCT Command: [version -server], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.341
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.341
!MESSAGE XSCT Command: [version], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.341
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.341
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.341
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.341
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.353
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.353
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.361
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.361
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.371
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.371
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.382
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.382
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.392
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.392
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.392
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.392
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.412
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.412
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.422
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.422
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.422
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.422
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.422
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.422
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.452
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.452
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.812
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.812
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.843
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.843
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.903
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.945
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.972
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.972
!MESSAGE XSCT Command: [con], Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:23:16.979
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-50

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:56:09.607
!MESSAGE XSCT Command: [disconnect tcfchan#26], Thread: Thread-1341

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-27 20:56:09.611
!MESSAGE XSCT command with result: [disconnect tcfchan#26], Result: [null, ]. Thread: Thread-1341
!SESSION 2025-05-30 10:36:12.195 -----------------------------------------------
eclipse.buildId=2018.3
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk

!ENTRY org.eclipse.ui 2 0 2025-05-30 10:36:49.066
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2025-05-30 10:36:49.066
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2025-05-30 10:36:50.473
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2025-05-30 10:36:50.473
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:12.175
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:12.175
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:19.704
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-10

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:19.704
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:19.706
!MESSAGE XSCT Command: [setws D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:19.710
!MESSAGE XSCT command with result: [setws D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk], Result: [null, ]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:19.750
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:25.980
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:25.983
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:26.225
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:29.191
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:29.198
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "design_mb_i/microblaze_0:design_mb_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:29.198
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:29.207
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_intc_0": {"hier_name": "axi_intc_0",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_quad_spi_1": {"hier_name": "axi_quad_spi_1",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:31.556
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:31.564
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a100t",
"family": "artix7",
"timestamp": "Mon May 26 22:18:19 2025",
"vivado_version": "2018.3",
"part": "xc7a100tcsg324-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:45.345
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:45.365
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:45.373
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:45.379
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:45.379
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:45.382
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 10:37:53.510
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.515
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.517
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.517
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.642
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_intc_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "7",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "7",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[6]": {"description": "Interrupt Vector Address Register 6",
"address_offset": "0x118",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 6 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_quad_spi_1": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.693
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.745
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_0_s_axi": {"name": "axi_intc_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_1_AXI_LITE": {"name": "axi_quad_spi_1",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0003FFFF",
"size": "262144",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.747
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.755
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.757
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.761
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.764
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.765
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.767
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.780
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.780
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.783
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.786
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.790
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.793
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.800
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.806
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.818
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_0_s_axi": {"name": "axi_intc_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_1_AXI_LITE": {"name": "axi_quad_spi_1",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.818
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.932
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_intc_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "7",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "7",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[6]": {"description": "Interrupt Vector Address Register 6",
"address_offset": "0x118",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 6 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_quad_spi_1": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0": {},
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.939
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.943
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_intc_0 axi_quad_spi_0 axi_quad_spi_1 axi_timer_0 axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 microblaze_0]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.945
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.955
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:53.961
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:54.220
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:54.220
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:54.234
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:54.234
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:54.263
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:54.263
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:54.319
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:54.321
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:37:54.325
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is not configured]. Thread: Worker-4

!ENTRY org.eclipse.tcf.debug.ui 4 0 2025-05-30 10:37:58.747
!MESSAGE Unhandled exception in TCF UI
!STACK 0
java.lang.NullPointerException
	at org.eclipse.tcf.internal.cdt.ui.TCFBreakpointActions$RunControlListener.<init>(TCFBreakpointActions.java:218)
	at org.eclipse.tcf.internal.cdt.ui.TCFBreakpointActions$1.onConnected(TCFBreakpointActions.java:281)
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onConnected(TCFModelManager.java:64)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$15.start(TCFLaunch.java:447)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$LaunchStep.done(TCFLaunch.java:113)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$LaunchStep.run(TCFLaunch.java:121)
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.runLaunchSequence(TCFLaunch.java:491)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch.done(BaseTcfLaunch.java:150)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch$5.run(BaseTcfLaunch.java:142)
	at com.xilinx.sdk.tcf.debug.BaseTcfLaunch$1.run(BaseTcfLaunch.java:78)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:02.275
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:02.284
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:02.286
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:02.288
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:31.009
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:31.016
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:31.018
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:31.030
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:31.043
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:31.053
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:31.055
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:31.094
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:31.096
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:31.139
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:31.139
!MESSAGE XSCT Command: [fpga -file D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:33.346
!MESSAGE XSCT command with result: [fpga -file D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:34.156
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:34.160
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:41.208
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:41.216
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:41.216
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:41.222
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:41.224
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:41.228
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:43.256
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:43.259
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.457
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.465
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.467
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.471
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.473
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.477
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 10:38:45.752
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 10:38:45.752
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.752
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.760
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.761
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.774
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.776
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.786
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.788
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.828
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.828
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.863
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.863
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.863
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.873
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.874
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.874
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.883
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.883
!MESSAGE XSCT Command: [version -server], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.894
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.894
!MESSAGE XSCT Command: [version], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.894
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.894
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.906
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.906
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.942
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.944
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.954
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.954
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.985
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.985
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.995
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:45.995
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.029
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.029
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.043
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.043
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.066
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.075
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.106
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.107
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.110
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.113
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.118
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.121
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.123
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.126
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.178
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.178
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.226
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.232
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.286
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.286
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.377
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.532
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.609
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.612
!MESSAGE XSCT Command: [con], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:46.631
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:51.087
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:51.095
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:51.095
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:51.100
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:51.100
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:51.100
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:57.957
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-111

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:58.002
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-111

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 10:38:59.004
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.004
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.014
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.016
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.035
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.035
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.049
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.049
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.102
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.102
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.146
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.146
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.154
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.156
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.160
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.160
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.179
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.179
!MESSAGE XSCT Command: [version -server], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.181
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.183
!MESSAGE XSCT Command: [version], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.183
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.185
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.197
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.202
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.251
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.251
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.264
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.264
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.296
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.299
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.310
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.310
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.354
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.354
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.367
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.370
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.402
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.404
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.439
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.439
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.441
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.443
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.443
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.443
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.506
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.508
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.553
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.555
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.629
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.629
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.716
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.801
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.875
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.877
!MESSAGE XSCT Command: [con], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:38:59.892
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:15.649
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:15.658
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:15.660
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:15.664
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:15.664
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:15.669
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:23.847
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:23.853
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:23.853
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:23.859
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:23.859
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:23.861
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:33.820
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:33.824
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:33.824
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:33.831
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:33.833
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:33.835
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:40.173
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-167

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:40.183
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-167

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 10:46:41.187
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.187
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.191
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.197
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.218
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.218
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.226
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.232
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.264
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.264
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.318
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.318
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.324
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.324
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.327
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.329
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.341
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.342
!MESSAGE XSCT Command: [version -server], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.344
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.347
!MESSAGE XSCT Command: [version], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.349
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.351
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.363
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.363
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.400
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.400
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.407
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.413
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.436
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.436
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.455
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.457
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.489
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.489
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.499
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.499
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.537
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.537
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.592
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.592
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.594
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.597
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.599
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.599
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.661
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.661
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.719
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.724
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.775
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.775
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.869
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:41.942
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:42.023
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:42.033
!MESSAGE XSCT Command: [con], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:46:42.054
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:08.306
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:08.317
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:08.319
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:08.330
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:08.332
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:08.347
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 10:48:16.426
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.426
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.428
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.428
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.446
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.446
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.457
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.457
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.495
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.497
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.535
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.537
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.542
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.542
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.544
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.544
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.558
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.558
!MESSAGE XSCT Command: [version -server], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.559
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.562
!MESSAGE XSCT Command: [version], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.562
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.563
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.574
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.577
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.610
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.610
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.629
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.629
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.669
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.670
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.682
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.682
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.716
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.716
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.729
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.729
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.765
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.765
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.797
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.797
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.801
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.802
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.804
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.804
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.859
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.859
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.917
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.917
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.982
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:16.982
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:17.049
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:17.132
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:17.194
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:17.197
!MESSAGE XSCT Command: [con], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:48:17.214
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:28.132
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:28.136
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:28.136
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:28.142
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:28.142
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:28.145
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:34.648
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-256

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:34.666
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-256

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 10:50:35.654
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.655
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.663
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.663
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.680
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.680
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.691
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.691
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.726
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.726
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.771
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.772
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.776
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.777
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.777
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.777
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.793
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.793
!MESSAGE XSCT Command: [version -server], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.796
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.796
!MESSAGE XSCT Command: [version], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.799
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.799
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.813
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.815
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.849
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.849
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.863
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.863
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.890
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.890
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.909
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.909
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.941
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.941
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.953
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.955
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.982
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:35.989
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.022
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.022
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.024
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.024
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.024
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.030
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.091
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.091
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.138
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.138
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.212
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.237
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.346
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.422
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.480
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.480
!MESSAGE XSCT Command: [con], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:50:36.492
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:08.141
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-296

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:08.143
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [{Format=channel "tcfchan#3" closed, Time=1748573468143, Code=1}, ]. Thread: Thread-296

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:08.222
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-299

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:08.227
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-299
!SESSION 2025-05-30 10:51:22.880 -----------------------------------------------
eclipse.buildId=2018.3
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk

!ENTRY org.eclipse.ui 2 0 2025-05-30 10:51:26.107
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2025-05-30 10:51:26.107
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2025-05-30 10:51:27.252
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2025-05-30 10:51:27.252
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:41.330
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:41.333
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:41.716
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:41.716
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:41.716
!MESSAGE XSCT Command: [setws D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:41.726
!MESSAGE XSCT command with result: [setws D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk], Result: [null, ]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:41.752
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:44.278
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:44.278
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:44.461
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:59.447
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:59.453
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "design_mb_i/microblaze_0:design_mb_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:59.453
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:51:59.476
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_intc_0": {"hier_name": "axi_intc_0",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_quad_spi_1": {"hier_name": "axi_quad_spi_1",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:00.452
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:00.456
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a100t",
"family": "artix7",
"timestamp": "Mon May 26 22:18:19 2025",
"vivado_version": "2018.3",
"part": "xc7a100tcsg324-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:03.746
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:03.754
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:03.757
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:03.761
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:30.386
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:30.396
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:30.411
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:30.533
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:30.537
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:30.552
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:30.552
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:30.584
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:30.595
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:30.644
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:30.644
!MESSAGE XSCT Command: [fpga -file D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:32.880
!MESSAGE XSCT command with result: [fpga -file D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:33.689
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:33.691
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:40.649
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:40.666
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:40.668
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:40.686
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:40.688
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:40.694
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:59.373
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:59.381
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:59.381
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:59.386
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:59.388
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:52:59.391
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 10:53:04.760
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:04.766
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:04.777
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:04.777
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:04.911
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_intc_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "7",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "7",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[6]": {"description": "Interrupt Vector Address Register 6",
"address_offset": "0x118",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 6 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_quad_spi_1": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:04.923
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:04.945
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_0_s_axi": {"name": "axi_intc_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_1_AXI_LITE": {"name": "axi_quad_spi_1",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0003FFFF",
"size": "262144",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:04.947
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:04.964
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:04.970
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:04.980
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_0_s_axi": {"name": "axi_intc_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_1_AXI_LITE": {"name": "axi_quad_spi_1",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:04.991
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.094
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_intc_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "7",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "7",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[6]": {"description": "Interrupt Vector Address Register 6",
"address_offset": "0x118",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 6 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_quad_spi_1": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0": {},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.101
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.107
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_intc_0 axi_quad_spi_0 axi_quad_spi_1 axi_timer_0 axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 microblaze_0]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.107
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.112
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.112
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.117
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.119
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.125
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.125
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.129
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.131
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.131
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.131
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.145
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.145
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.155
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.157
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.186
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.186
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.227
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.227
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.233
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.233
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.237
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.237
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.248
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.253
!MESSAGE XSCT Command: [version -server], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.256
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.258
!MESSAGE XSCT Command: [version], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.262
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.267
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.273
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.273
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.310
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.340
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.349
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.354
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.385
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.385
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.398
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.398
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.426
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.426
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.436
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.447
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.477
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.477
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.508
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.508
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.514
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.516
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.520
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.522
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.527
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.528
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.585
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.585
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.618
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.620
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.682
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.682
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.790
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:05.977
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:06.048
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:06.048
!MESSAGE XSCT Command: [con], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:53:06.064
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:51.814
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:51.824
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:51.824
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:51.832
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:51.832
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:51.834
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:58.233
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-101

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:58.261
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-101

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 10:56:59.266
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.266
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.276
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.276
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.299
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.302
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.308
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.308
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.349
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.352
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.389
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.389
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.398
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.398
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.401
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.403
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.414
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.415
!MESSAGE XSCT Command: [version -server], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.418
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.418
!MESSAGE XSCT Command: [version], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.420
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.420
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.430
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.432
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.465
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.465
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.477
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.477
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.511
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.511
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.521
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.521
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.562
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.562
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.574
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.576
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.604
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.604
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.644
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.644
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.646
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.646
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.655
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.655
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.709
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.715
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.759
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.759
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.823
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.825
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:56:59.923
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:57:00.022
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:57:00.113
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:57:00.113
!MESSAGE XSCT Command: [con], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:57:00.130
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:57:58.339
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:57:58.340
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:57:58.340
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:57:58.351
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:57:58.351
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:57:58.354
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:04.577
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:04.587
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:04.587
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:04.593
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:04.593
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:04.597
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:11.838
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:11.847
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:11.848
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:11.850
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:11.854
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:11.856
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:32.477
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-151

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:32.516
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-151

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 10:58:33.502
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.504
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.510
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.512
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.533
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.533
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.548
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.548
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.581
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.581
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.625
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.627
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.630
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.632
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.632
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.635
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.645
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.645
!MESSAGE XSCT Command: [version -server], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.649
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.649
!MESSAGE XSCT Command: [version], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.652
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.652
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.660
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.660
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.693
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.693
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.708
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.711
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.745
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.747
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.757
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.757
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.788
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.788
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.799
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.801
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.831
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.831
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.859
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.859
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.870
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.870
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.870
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.870
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.931
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.931
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.975
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:33.978
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:34.046
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:34.046
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:34.141
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:34.237
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:34.314
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:34.314
!MESSAGE XSCT Command: [con], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 10:58:34.324
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:00:54.659
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:00:54.667
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:00:54.667
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:00:54.673
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:00:54.675
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:00:54.677
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:02.350
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-194

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:02.380
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-194

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 11:01:03.383
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.383
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.393
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.393
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.411
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.412
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.424
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.426
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.459
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.459
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.507
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.507
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.515
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.517
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.519
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.519
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.531
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.531
!MESSAGE XSCT Command: [version -server], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.531
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.536
!MESSAGE XSCT Command: [version], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.536
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.538
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.547
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.547
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.587
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.589
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.598
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.598
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.631
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.635
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.648
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.648
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.679
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.679
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.700
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.704
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.740
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.740
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.774
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.774
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.777
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.779
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.781
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.783
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.843
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.843
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.887
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.890
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.948
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:03.948
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:04.046
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:04.135
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:04.195
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:04.196
!MESSAGE XSCT Command: [con], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:01:04.215
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:16.414
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:16.420
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:16.420
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:16.426
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:16.428
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:16.430
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:23.086
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-251

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:23.130
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-251

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 11:06:24.125
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.125
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.134
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.136
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.152
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.152
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.165
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.165
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.203
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.203
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.247
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.253
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.256
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.258
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.258
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.260
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.276
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.276
!MESSAGE XSCT Command: [version -server], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.280
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.280
!MESSAGE XSCT Command: [version], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.282
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.282
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.292
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.294
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.323
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.323
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.340
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.340
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.374
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.374
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.386
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.388
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.418
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.418
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.428
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.430
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.461
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.476
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.501
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.501
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.511
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.511
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.511
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.511
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.572
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.572
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.606
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.606
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.667
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.667
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.758
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.840
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.901
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.901
!MESSAGE XSCT Command: [con], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:24.911
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:46.074
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:46.080
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:46.080
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:46.086
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:46.086
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:46.088
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:52.013
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-294

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:52.017
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-294

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 11:06:53.023
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.023
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.032
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.033
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.054
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.056
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.064
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.066
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.098
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.098
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.145
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.162
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.166
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.168
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.170
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.170
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.187
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.188
!MESSAGE XSCT Command: [version -server], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.188
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.188
!MESSAGE XSCT Command: [version], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.188
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.193
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.204
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.204
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.228
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.238
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.252
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.252
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.281
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.287
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.297
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.298
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.321
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.321
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.333
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.339
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.372
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.374
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.403
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.403
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.407
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.407
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.411
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.411
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.471
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.471
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.521
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.521
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.577
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.577
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.670
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.772
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.834
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.834
!MESSAGE XSCT Command: [con], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:06:53.845
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:22.355
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:22.360
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:22.362
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:22.366
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:22.367
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:22.367
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:28.819
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-339

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:28.827
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-339

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 11:07:29.828
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.828
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.833
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.837
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.848
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.854
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.858
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.858
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.893
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.893
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.937
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.937
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.940
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.940
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.945
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.947
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.955
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.958
!MESSAGE XSCT Command: [version -server], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.958
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.961
!MESSAGE XSCT Command: [version], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.961
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.961
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.973
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:29.973
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.007
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.007
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.021
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.022
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.053
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.053
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.068
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.071
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.105
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.105
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.113
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.124
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.154
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.154
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.186
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.186
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.186
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.193
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.194
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.197
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.256
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.258
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.294
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.294
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.356
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.356
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.448
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.545
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.616
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.616
!MESSAGE XSCT Command: [con], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:07:30.629
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:24.602
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:24.606
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:24.606
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:24.612
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:24.616
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:24.618
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:30.914
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-382

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:30.949
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-382

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 11:11:31.935
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:31.935
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:31.943
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:31.945
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:31.961
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:31.961
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:31.970
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:31.970
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:31.996
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.005
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.046
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.046
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.053
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.053
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.056
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.058
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.069
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.069
!MESSAGE XSCT Command: [version -server], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.073
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.073
!MESSAGE XSCT Command: [version], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.075
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.075
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.086
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.086
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.117
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.120
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.133
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.135
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.167
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.170
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.181
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.183
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.220
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.220
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.232
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.264
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.302
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.302
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.340
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.343
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.345
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.347
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.349
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.350
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.423
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.423
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.485
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.485
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.555
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.555
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.652
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.738
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.803
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.806
!MESSAGE XSCT Command: [con], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:11:32.828
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:29.021
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:29.032
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:29.032
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:29.032
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:29.032
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:29.040
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:45.617
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:45.622
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:45.622
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:45.626
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:45.628
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:45.630
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:51.582
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-438

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:51.592
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-438

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 11:13:52.593
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.593
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.605
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.605
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.626
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.629
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.638
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.638
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.666
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.666
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.716
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.751
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.757
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.757
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.757
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.757
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.772
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.774
!MESSAGE XSCT Command: [version -server], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.776
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.776
!MESSAGE XSCT Command: [version], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.778
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.778
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.790
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.790
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.816
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.823
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.829
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.829
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.863
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.865
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.867
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.867
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.905
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.908
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.920
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.920
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.953
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:52.961
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.000
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.003
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.004
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.004
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.007
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.007
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.079
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.079
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.115
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.115
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.176
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.176
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.279
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.344
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.404
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.404
!MESSAGE XSCT Command: [con], Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:13:53.420
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-18

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:50.032
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:50.038
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:50.038
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:50.043
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:50.046
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:50.046
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:55.348
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-482

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:55.355
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-482

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 11:18:56.359
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.359
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.368
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.370
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.387
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.387
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.399
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.399
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.437
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.440
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.480
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.482
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.486
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.486
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.489
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.489
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.501
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.503
!MESSAGE XSCT Command: [version -server], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.503
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.506
!MESSAGE XSCT Command: [version], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.508
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.508
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.517
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.517
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.552
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.552
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.562
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.562
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.592
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.594
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.602
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.602
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.637
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.640
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.649
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.649
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.686
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.686
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.720
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.720
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.720
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.723
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.725
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.727
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.777
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.777
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.821
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.823
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.884
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.889
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:56.984
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:57.083
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:57.145
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:57.148
!MESSAGE XSCT Command: [con], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:18:57.156
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:21:49.237
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:21:49.243
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:21:49.243
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:21:49.243
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:21:49.243
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:21:49.252
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:00.936
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-529

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:00.942
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-529

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 11:22:01.936
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:01.941
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:01.950
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:01.950
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:01.968
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:01.968
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:01.979
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:01.979
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.008
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.008
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.058
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.058
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.058
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.058
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.068
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.069
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.082
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.082
!MESSAGE XSCT Command: [version -server], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.084
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.084
!MESSAGE XSCT Command: [version], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.086
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.086
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.100
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.102
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.129
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.129
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.143
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.146
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.171
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.180
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.190
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.192
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.221
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.221
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.234
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.234
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.273
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.273
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.304
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.304
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.310
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.310
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.314
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.314
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.370
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.370
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.430
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.432
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.489
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.489
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.553
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.634
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.710
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.710
!MESSAGE XSCT Command: [con], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:22:02.725
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:25.596
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:25.601
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:25.606
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:25.610
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:25.610
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:25.614
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:32.387
!MESSAGE XSCT Command: [disconnect tcfchan#11], Thread: Thread-571

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:32.396
!MESSAGE XSCT command with result: [disconnect tcfchan#11], Result: [null, ]. Thread: Thread-571

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 11:30:33.394
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.395
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.405
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.405
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.423
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.425
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.436
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.436
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.477
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.477
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.528
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.528
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.528
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.528
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.535
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.536
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.548
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.548
!MESSAGE XSCT Command: [version -server], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.551
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.551
!MESSAGE XSCT Command: [version], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.551
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.551
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.567
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.567
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.599
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.599
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.611
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.611
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.643
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.643
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.654
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.654
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.689
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.692
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.703
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.703
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.737
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.737
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.776
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.776
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.776
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.780
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.781
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.783
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.844
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.844
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.903
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.903
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.961
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:33.961
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:34.038
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:34.123
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:34.190
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:34.190
!MESSAGE XSCT Command: [con], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:34.205
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:41.829
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:30:41.835
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:09.688
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:09.693
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:09.694
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:09.713
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:09.713
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:09.725
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:09.727
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:09.759
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:09.759
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:09.795
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:09.802
!MESSAGE XSCT Command: [fpga -file D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:12.052
!MESSAGE XSCT command with result: [fpga -file D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:12.860
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:12.866
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:15.116
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:15.122
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:15.126
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:15.130
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:15.130
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:15.134
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:23.576
!MESSAGE XSCT Command: [disconnect tcfchan#12], Thread: Thread-619

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:23.583
!MESSAGE XSCT command with result: [disconnect tcfchan#12], Result: [null, ]. Thread: Thread-619

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 11:31:24.586
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.586
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.598
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.598
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.622
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.625
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.630
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.630
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.669
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.669
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.715
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.716
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.720
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.720
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.722
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.722
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.735
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.735
!MESSAGE XSCT Command: [version -server], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.740
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.740
!MESSAGE XSCT Command: [version], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.742
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.742
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.754
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.754
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.790
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.791
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.802
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.803
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.837
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.843
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.857
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.857
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.894
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.894
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.905
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.907
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.942
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.949
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.990
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.990
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.995
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.995
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.997
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:24.997
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:25.056
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:25.056
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:25.092
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:25.097
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:25.154
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:25.154
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:25.217
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:25.288
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:25.350
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:25.352
!MESSAGE XSCT Command: [con], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:31:25.362
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:35:49.799
!MESSAGE XSCT Command: [disconnect tcfchan#13], Thread: Thread-657

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 11:35:49.805
!MESSAGE XSCT command with result: [disconnect tcfchan#13], Result: [null, ]. Thread: Thread-657
!SESSION 2025-05-30 12:14:40.536 -----------------------------------------------
eclipse.buildId=2018.3
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk

!ENTRY org.eclipse.ui 2 0 2025-05-30 12:14:44.024
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2025-05-30 12:14:44.024
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2025-05-30 12:14:45.225
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2025-05-30 12:14:45.225
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 12:15:00.490
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 12:15:00.490
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 12:15:00.938
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 12:15:00.940
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 12:15:00.941
!MESSAGE XSCT Command: [setws D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 12:15:00.946
!MESSAGE XSCT command with result: [setws D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk], Result: [null, ]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 12:15:00.976
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 12:15:03.642
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 12:15:03.652
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 12:15:03.921
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: main
!SESSION 2025-05-30 14:09:47.826 -----------------------------------------------
eclipse.buildId=2018.3
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk

!ENTRY org.eclipse.ui 2 0 2025-05-30 14:09:51.076
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2025-05-30 14:09:51.076
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2025-05-30 14:09:52.156
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2025-05-30 14:09:52.156
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:06.274
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:06.274
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:06.284
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:06.301
!MESSAGE XSCT Command: [setws D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:06.673
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:06.679
!MESSAGE XSCT command with result: [setws D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk], Result: [null, ]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:06.713
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:09.402
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:09.405
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:09.609
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:40.141
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:40.147
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "design_mb_i/microblaze_0:design_mb_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:40.151
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:40.170
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_intc_0": {"hier_name": "axi_intc_0",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_quad_spi_1": {"hier_name": "axi_quad_spi_1",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:41.097
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:41.099
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a100t",
"family": "artix7",
"timestamp": "Mon May 26 22:18:19 2025",
"vivado_version": "2018.3",
"part": "xc7a100tcsg324-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:43.341
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:43.349
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:43.351
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:10:43.356
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:10.132
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:10.142
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:10.156
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:10.286
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:10.288
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:10.298
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:10.300
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:10.329
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:10.333
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:10.383
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:10.385
!MESSAGE XSCT Command: [fpga -file D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:12.595
!MESSAGE XSCT command with result: [fpga -file D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:13.401
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:13.407
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:28.113
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:28.119
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:28.121
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:28.128
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:28.130
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:28.132
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-30 14:11:33.533
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.538
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.545
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.545
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.667
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_intc_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "7",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "7",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[6]": {"description": "Interrupt Vector Address Register 6",
"address_offset": "0x118",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 6 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_quad_spi_1": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.685
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.696
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_0_s_axi": {"name": "axi_intc_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_1_AXI_LITE": {"name": "axi_quad_spi_1",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0003FFFF",
"size": "262144",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.702
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.710
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.714
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.727
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_0_s_axi": {"name": "axi_intc_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_1_AXI_LITE": {"name": "axi_quad_spi_1",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.727
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.838
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_intc_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "7",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "7",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[6]": {"description": "Interrupt Vector Address Register 6",
"address_offset": "0x118",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 6 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_quad_spi_1": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0": {},
}]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.847
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.847
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_intc_0 axi_quad_spi_0 axi_quad_spi_1 axi_timer_0 axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 microblaze_0]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.847
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.858
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.858
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.869
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.869
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.879
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.879
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.879
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.879
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.911
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.911
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.933
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.933
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.946
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.948
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.981
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:33.999
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.033
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==0} -index 0], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.033
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.044
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.045
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.045
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.049
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.063
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.066
!MESSAGE XSCT Command: [version -server], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.066
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.3]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.071
!MESSAGE XSCT Command: [version], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.073
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2018.3
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.081
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.095
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.095
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.126
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.126
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.141
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.141
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.176
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.176
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.193
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.194
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.227
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.227
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.238
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys4DDR 210292A4BA54A]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.238
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.273
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.273
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.308
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys4DDR 210292A4BA54A" && level == 0}], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.308
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.309
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.312
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.312
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.318
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.320
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.320
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.387
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.387
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.418
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.423
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.487
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.489
!MESSAGE XSCT Command: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.575
!MESSAGE XSCT command with result: [dow D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/chainsaw_wave/Debug/chainsaw_wave.elf], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.725
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.819
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292A4BA54A"} -index 0], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.821
!MESSAGE XSCT Command: [con], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 14:11:34.841
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 17:14:34.225
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-93

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-30 17:14:34.232
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-93
!SESSION 2025-06-03 10:17:06.184 -----------------------------------------------
eclipse.buildId=2018.3
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk

!ENTRY org.eclipse.ui 2 0 2025-06-03 10:17:23.104
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2025-06-03 10:17:23.104
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2025-06-03 10:17:23.742
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2025-06-03 10:17:23.742
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:17:33.166
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:17:33.166
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:17:36.869
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:17:36.872
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:17:36.872
!MESSAGE XSCT Command: [setws D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:17:36.872
!MESSAGE XSCT command with result: [setws D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk], Result: [null, ]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:17:36.889
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:17:39.843
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:17:39.843
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_1/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:17:39.943
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.827
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.837
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_2": {"hier_name": "axi_gpio_2",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_intc_0": {"hier_name": "axi_intc_0",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_quad_spi_1": {"hier_name": "axi_quad_spi_1",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.841
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.848
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_2": {"name": "freertos10_xilinx",
"version": "1.2",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_2",
},
"standalone_v6_8": {"name": "standalone",
"version": "6.8",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/bsp/standalone_v6_8",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.865
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.876
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.876
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.889
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.890
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.901
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-mlittle-endian -mxl-soft-mul -mcpu=v11.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "axi_timer_0",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.905
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.909
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.911
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.911
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.911
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.911
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.911
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.919
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-mlittle-endian -mxl-soft-mul -mcpu=v11.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "axi_timer_0",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.931
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.931
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.931
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.931
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.931
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.931
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.940
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.942
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.942
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.942
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.942
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.957
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-mlittle-endian -mxl-soft-mul -mcpu=v11.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "axi_timer_0",
},
"stdin": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3",
},
"stdout": {"category": "",
"value": "axi_uartlite_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.959
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.970
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.972
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.973
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.982
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.983
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:31.983
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:32.182
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "D:/Vivado/SDK/2018.3/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:32.185
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:32.209
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:32.217
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:32.227
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:34.904
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:34.907
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:34.926
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:34.928
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:34.928
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:34.928
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:34.928
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:34.928
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:34.937
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:34.939
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:36.412
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:36.412
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:36.671
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:36.671
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:36.826
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:36.826
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:37.264
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:37.266
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:37.626
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:37.629
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:37.882
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:37.883
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:38.037
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:38.040
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:38.183
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:38.183
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:39.898
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:39.902
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:39.903
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:39.905
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:39.905
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:39.908
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:39.908
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:39.912
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:39.912
!MESSAGE XSCT Command: [::hsi::utils::opensw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:39.912
!MESSAGE XSCT command with result: [::hsi::utils::opensw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:39.912
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:39.918
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf -os standalone -processor microblaze_0 -app hello_world -sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:41.702
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:41.702
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:41.702
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:41.702
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.745
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.748
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.748
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.749
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.749
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.752
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.752
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.754
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.754
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.754
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.756
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.756
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.756
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.756
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.756
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.756
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.774
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.774
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.774
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.774
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.774
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.774
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_gpio_2 axi_intc_0 axi_quad_spi_0 axi_quad_spi_1 axi_timer_0 axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.774
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.784
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.3",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.3",
},
"axi_gpio_2": {"name": "gpio",
"ver": "4.3",
},
"axi_intc_0": {"name": "intc",
"ver": "3.8",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.4",
},
"axi_quad_spi_1": {"name": "spi",
"ver": "4.4",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.5",
},
"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_1": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_2": {"name": "uartlite",
"ver": "3.2",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.2",
},
"axi_uartlite_3": {"name": "uartlite",
"ver": "3.2",
},
"microblaze_0": {"name": "cpu",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.784
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.822
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_3": {"name": "gpio",
"version": "4.3",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_intc_0": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_8": {"name": "intc",
"version": "3.8",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_quad_spi_0": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spi_v4_4": {"name": "spi",
"version": "4.4",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_quad_spi_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spi_v4_4": {"name": "spi",
"version": "4.4",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_5": {"name": "tmrctr",
"version": "4.5",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_3": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"clk_wiz_v1_2": {"name": "clk_wiz",
"version": "1.2",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_8": {"name": "cpu",
"version": "2.8",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_2": {"name": "bram",
"version": "4.2",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "D:/Vivado/SDK/2018.3/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.822
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.826
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.826
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.829
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.829
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.829
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.846
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.850
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.850
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.853
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.853
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.856
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.856
!MESSAGE XSCT Command: [::hsi::utils::opensw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.857
!MESSAGE XSCT command with result: [::hsi::utils::opensw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:43.857
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf -sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss -app hello_world -processor microblaze_0 -os standalone -dir D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/strem_light/src], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:44.008
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf -sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss -app hello_world -processor microblaze_0 -os standalone -dir D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/strem_light/src], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2025-06-03 10:18:44.935
!MESSAGE Indexed 'strem_light' (2 sources, 46 headers) in 0.735 sec: 1,380 declarations; 2,320 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:48.315
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:48.316
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:48.316
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:48.320
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:48.320
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:48.322
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a100t",
"family": "artix7",
"timestamp": "Mon May 26 22:18:19 2025",
"vivado_version": "2018.3",
"part": "xc7a100tcsg324-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:48.324
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 10:18:48.324
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2025-06-03 10:18:53.893
!MESSAGE Indexed 'stream_light' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:21:27.502
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:21:27.502
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf ], Result: [null, {"microblaze_0": "design_mb_i/microblaze_0:design_mb_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:11.236
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:11.236
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:11.236
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:11.236
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "6.8",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:11.236
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:11.236
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/demo1_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:13.212
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:13.212
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:13.212
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:13.212
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:13.212
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:13.212
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2025-06-03 12:22:14.303
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:14.305
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:14.309
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:14.309
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:14.356
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_intc_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "7",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "7",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[6]": {"description": "Interrupt Vector Address Register 6",
"address_offset": "0x118",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 6 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_quad_spi_1": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:14.363
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:14.373
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_0_s_axi": {"name": "axi_intc_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_1_AXI_LITE": {"name": "axi_quad_spi_1",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0003FFFF",
"size": "262144",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:14.373
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:14.377
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:14.377
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:14.387
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_2_S_AXI": {"name": "axi_gpio_2",
"base": "0x40020000",
"high": "0x4002FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x40620000",
"high": "0x4062FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x40630000",
"high": "0x4063FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_intc_0_s_axi": {"name": "axi_intc_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_1_AXI_LITE": {"name": "axi_quad_spi_1",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:14.387
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Thread: Worker-16

!ENTRY com.xilinx.sdk.utils 0 0 2025-06-03 12:22:14.430
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/MYHUST/sophomore_year/second_semester/CCIT/Mini_IO/Mini_IO.sdk/design_mb_wrapper_hw_platform_0/system.hdf mdm_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "16",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "16",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "8",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_gpio_2": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "5",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "6",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_intc_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "7",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "7",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "7",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "7",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[6]": {"description": "Interrupt Vector Address Register 6",
"address_offset": "0x118",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 6 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_quad_spi_0": {},
"axi_quad_spi_1": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0": {},
}]. Thread: Worker-16
