# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program (VSD)
**RISC-V VSD Participants â€“ India**
My 20-week journey in the VSD RISC-V Reference SoC Tapeout Program â€” documenting the full RTL â†’ GDSII â†’ silicon flow on SCL180nm. Includes weekly progress, scripts, and reusable documentation to serve as a reference for futureÂ SoCÂ designers.
