{
  "Top": "classify",
  "RtlTop": "classify",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": ["unroll compute_exp\/compute_exp_label0 {} {}"]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1108",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "classify",
    "Version": "1.0",
    "DisplayName": "Classify",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/Exp.cpp",
      "..\/Classifier.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/classify_alphas_V_0.vhd",
      "impl\/vhdl\/classify_alphas_V_1.vhd",
      "impl\/vhdl\/classify_alphas_V_2.vhd",
      "impl\/vhdl\/classify_alphas_V_3.vhd",
      "impl\/vhdl\/classify_alphas_V_4.vhd",
      "impl\/vhdl\/classify_alphas_V_5.vhd",
      "impl\/vhdl\/classify_alphas_V_6.vhd",
      "impl\/vhdl\/classify_alphas_V_7.vhd",
      "impl\/vhdl\/classify_alphas_V_8.vhd",
      "impl\/vhdl\/classify_alphas_V_9.vhd",
      "impl\/vhdl\/classify_alphas_Vbkb.vhd",
      "impl\/vhdl\/classify_alphas_Vcud.vhd",
      "impl\/vhdl\/classify_alphas_VdEe.vhd",
      "impl\/vhdl\/classify_alphas_VeOg.vhd",
      "impl\/vhdl\/classify_alphas_VfYi.vhd",
      "impl\/vhdl\/classify_alphas_Vg8j.vhd",
      "impl\/vhdl\/classify_control_s_axi.vhd",
      "impl\/vhdl\/classify_gmem_m_axi.vhd",
      "impl\/vhdl\/classify_mul_mul_QgW.vhd",
      "impl\/vhdl\/classify_mux_164_OgC.vhd",
      "impl\/vhdl\/classify_mux_164_PgM.vhd",
      "impl\/vhdl\/classify_sitodp_6Ngs.vhd",
      "impl\/vhdl\/classify_sv_normshbi.vhd",
      "impl\/vhdl\/classify_sv_normsibs.vhd",
      "impl\/vhdl\/classify_sv_normsjbC.vhd",
      "impl\/vhdl\/classify_sv_normskbM.vhd",
      "impl\/vhdl\/classify_sv_normslbW.vhd",
      "impl\/vhdl\/classify_sv_normsmb6.vhd",
      "impl\/vhdl\/classify_sv_normsncg.vhd",
      "impl\/vhdl\/classify_sv_normsocq.vhd",
      "impl\/vhdl\/classify_sv_normspcA.vhd",
      "impl\/vhdl\/classify_sv_normsqcK.vhd",
      "impl\/vhdl\/classify_sv_normsrcU.vhd",
      "impl\/vhdl\/classify_sv_normssc4.vhd",
      "impl\/vhdl\/classify_sv_normstde.vhd",
      "impl\/vhdl\/classify_sv_normsudo.vhd",
      "impl\/vhdl\/classify_sv_normsvdy.vhd",
      "impl\/vhdl\/classify_sv_normswdI.vhd",
      "impl\/vhdl\/classify_svs_V_0.vhd",
      "impl\/vhdl\/classify_svs_V_1.vhd",
      "impl\/vhdl\/classify_svs_V_2.vhd",
      "impl\/vhdl\/classify_svs_V_3.vhd",
      "impl\/vhdl\/classify_svs_V_4.vhd",
      "impl\/vhdl\/classify_svs_V_5.vhd",
      "impl\/vhdl\/classify_svs_V_6.vhd",
      "impl\/vhdl\/classify_svs_V_7.vhd",
      "impl\/vhdl\/classify_svs_V_8.vhd",
      "impl\/vhdl\/classify_svs_V_9.vhd",
      "impl\/vhdl\/classify_svs_V_10.vhd",
      "impl\/vhdl\/classify_svs_V_11.vhd",
      "impl\/vhdl\/classify_svs_V_12.vhd",
      "impl\/vhdl\/classify_svs_V_13.vhd",
      "impl\/vhdl\/classify_svs_V_14.vhd",
      "impl\/vhdl\/classify_svs_V_15.vhd",
      "impl\/vhdl\/classify_x_local_xdS.vhd",
      "impl\/vhdl\/classify.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/classify_alphas_V_0.v",
      "impl\/verilog\/classify_alphas_V_0_rom.dat",
      "impl\/verilog\/classify_alphas_V_1.v",
      "impl\/verilog\/classify_alphas_V_1_rom.dat",
      "impl\/verilog\/classify_alphas_V_2.v",
      "impl\/verilog\/classify_alphas_V_2_rom.dat",
      "impl\/verilog\/classify_alphas_V_3.v",
      "impl\/verilog\/classify_alphas_V_3_rom.dat",
      "impl\/verilog\/classify_alphas_V_4.v",
      "impl\/verilog\/classify_alphas_V_4_rom.dat",
      "impl\/verilog\/classify_alphas_V_5.v",
      "impl\/verilog\/classify_alphas_V_5_rom.dat",
      "impl\/verilog\/classify_alphas_V_6.v",
      "impl\/verilog\/classify_alphas_V_6_rom.dat",
      "impl\/verilog\/classify_alphas_V_7.v",
      "impl\/verilog\/classify_alphas_V_7_rom.dat",
      "impl\/verilog\/classify_alphas_V_8.v",
      "impl\/verilog\/classify_alphas_V_8_rom.dat",
      "impl\/verilog\/classify_alphas_V_9.v",
      "impl\/verilog\/classify_alphas_V_9_rom.dat",
      "impl\/verilog\/classify_alphas_Vbkb.v",
      "impl\/verilog\/classify_alphas_Vbkb_rom.dat",
      "impl\/verilog\/classify_alphas_Vcud.v",
      "impl\/verilog\/classify_alphas_Vcud_rom.dat",
      "impl\/verilog\/classify_alphas_VdEe.v",
      "impl\/verilog\/classify_alphas_VdEe_rom.dat",
      "impl\/verilog\/classify_alphas_VeOg.v",
      "impl\/verilog\/classify_alphas_VeOg_rom.dat",
      "impl\/verilog\/classify_alphas_VfYi.v",
      "impl\/verilog\/classify_alphas_VfYi_rom.dat",
      "impl\/verilog\/classify_alphas_Vg8j.v",
      "impl\/verilog\/classify_alphas_Vg8j_rom.dat",
      "impl\/verilog\/classify_control_s_axi.v",
      "impl\/verilog\/classify_gmem_m_axi.v",
      "impl\/verilog\/classify_mul_mul_QgW.v",
      "impl\/verilog\/classify_mux_164_OgC.v",
      "impl\/verilog\/classify_mux_164_PgM.v",
      "impl\/verilog\/classify_sitodp_6Ngs.v",
      "impl\/verilog\/classify_sv_normshbi.v",
      "impl\/verilog\/classify_sv_normshbi_rom.dat",
      "impl\/verilog\/classify_sv_normsibs.v",
      "impl\/verilog\/classify_sv_normsibs_rom.dat",
      "impl\/verilog\/classify_sv_normsjbC.v",
      "impl\/verilog\/classify_sv_normsjbC_rom.dat",
      "impl\/verilog\/classify_sv_normskbM.v",
      "impl\/verilog\/classify_sv_normskbM_rom.dat",
      "impl\/verilog\/classify_sv_normslbW.v",
      "impl\/verilog\/classify_sv_normslbW_rom.dat",
      "impl\/verilog\/classify_sv_normsmb6.v",
      "impl\/verilog\/classify_sv_normsmb6_rom.dat",
      "impl\/verilog\/classify_sv_normsncg.v",
      "impl\/verilog\/classify_sv_normsncg_rom.dat",
      "impl\/verilog\/classify_sv_normsocq.v",
      "impl\/verilog\/classify_sv_normsocq_rom.dat",
      "impl\/verilog\/classify_sv_normspcA.v",
      "impl\/verilog\/classify_sv_normspcA_rom.dat",
      "impl\/verilog\/classify_sv_normsqcK.v",
      "impl\/verilog\/classify_sv_normsqcK_rom.dat",
      "impl\/verilog\/classify_sv_normsrcU.v",
      "impl\/verilog\/classify_sv_normsrcU_rom.dat",
      "impl\/verilog\/classify_sv_normssc4.v",
      "impl\/verilog\/classify_sv_normssc4_rom.dat",
      "impl\/verilog\/classify_sv_normstde.v",
      "impl\/verilog\/classify_sv_normstde_rom.dat",
      "impl\/verilog\/classify_sv_normsudo.v",
      "impl\/verilog\/classify_sv_normsudo_rom.dat",
      "impl\/verilog\/classify_sv_normsvdy.v",
      "impl\/verilog\/classify_sv_normsvdy_rom.dat",
      "impl\/verilog\/classify_sv_normswdI.v",
      "impl\/verilog\/classify_sv_normswdI_rom.dat",
      "impl\/verilog\/classify_svs_V_0.v",
      "impl\/verilog\/classify_svs_V_0_rom.dat",
      "impl\/verilog\/classify_svs_V_1.v",
      "impl\/verilog\/classify_svs_V_1_rom.dat",
      "impl\/verilog\/classify_svs_V_2.v",
      "impl\/verilog\/classify_svs_V_2_rom.dat",
      "impl\/verilog\/classify_svs_V_3.v",
      "impl\/verilog\/classify_svs_V_3_rom.dat",
      "impl\/verilog\/classify_svs_V_4.v",
      "impl\/verilog\/classify_svs_V_4_rom.dat",
      "impl\/verilog\/classify_svs_V_5.v",
      "impl\/verilog\/classify_svs_V_5_rom.dat",
      "impl\/verilog\/classify_svs_V_6.v",
      "impl\/verilog\/classify_svs_V_6_rom.dat",
      "impl\/verilog\/classify_svs_V_7.v",
      "impl\/verilog\/classify_svs_V_7_rom.dat",
      "impl\/verilog\/classify_svs_V_8.v",
      "impl\/verilog\/classify_svs_V_8_rom.dat",
      "impl\/verilog\/classify_svs_V_9.v",
      "impl\/verilog\/classify_svs_V_9_rom.dat",
      "impl\/verilog\/classify_svs_V_10.v",
      "impl\/verilog\/classify_svs_V_10_rom.dat",
      "impl\/verilog\/classify_svs_V_11.v",
      "impl\/verilog\/classify_svs_V_11_rom.dat",
      "impl\/verilog\/classify_svs_V_12.v",
      "impl\/verilog\/classify_svs_V_12_rom.dat",
      "impl\/verilog\/classify_svs_V_13.v",
      "impl\/verilog\/classify_svs_V_13_rom.dat",
      "impl\/verilog\/classify_svs_V_14.v",
      "impl\/verilog\/classify_svs_V_14_rom.dat",
      "impl\/verilog\/classify_svs_V_15.v",
      "impl\/verilog\/classify_svs_V_15_rom.dat",
      "impl\/verilog\/classify_x_local_xdS.v",
      "impl\/verilog\/classify.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/classify_v1_0\/data\/classify.mdd",
      "impl\/misc\/drivers\/classify_v1_0\/data\/classify.tcl",
      "impl\/misc\/drivers\/classify_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/classify_v1_0\/src\/xclassify.c",
      "impl\/misc\/drivers\/classify_v1_0\/src\/xclassify.h",
      "impl\/misc\/drivers\/classify_v1_0\/src\/xclassify_hw.h",
      "impl\/misc\/drivers\/classify_v1_0\/src\/xclassify_linux.c",
      "impl\/misc\/drivers\/classify_v1_0\/src\/xclassify_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/classify_ap_sitodp_4_no_dsp_64_ip.tcl"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [{
        "name": "classify_ap_sitodp_4_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name classify_ap_sitodp_4_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_control m_axi_gmem",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_gmem": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem",
      "data_width": "64",
      "param_prefix": "C_M_AXI_GMEM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_control",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "64",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "64",
        "WID": "1",
        "WSTRB": "8",
        "WUSER": "1"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ap_return_1",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of ap_return",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ap_return",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of ap_return"
            }]
        },
        {
          "offset": "0x14",
          "name": "ap_return_2",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of ap_return",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ap_return",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of ap_return"
            }]
        },
        {
          "offset": "0x1c",
          "name": "x_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of x_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of x_V"
            }]
        },
        {
          "offset": "0x24",
          "name": "x_norm_in_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of x_norm_in_V",
          "fields": [
            {
              "offset": "0",
              "width": "24",
              "name": "x_norm_in_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 23 to 0 Data signal of x_norm_in_V"
            },
            {
              "offset": "24",
              "width": "8",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "real float",
          "Width": "64"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "real float",
          "Width": "64"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "x_V": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "28",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control",
      "aximmInterfaceRef": "m_axi_gmem",
      "dataWidth": "32"
    },
    "x_norm_in_V": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "36",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control"
    },
    "ap_return": {
      "interfaceRef": "s_axi_control",
      "dir": "out",
      "offset": "16",
      "statusOffset": "24",
      "handshakeRef": "ap_none",
      "Object": "control"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "0"
    },
    "gmem": {
      "interfaceRef": "m_axi_gmem",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "classify"},
    "Metrics": {"classify": {
        "Latency": {
          "LatencyBest": "1108",
          "LatencyAvg": "1108",
          "LatencyWorst": "1108",
          "PipelineII": "1109",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [
          {
            "Name": "load_image_loop",
            "TripCount": "98",
            "Latency": "99",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "classify_label2",
            "TripCount": "11",
            "Latency": "990",
            "PipelineII": "",
            "PipelineDepth": "90",
            "Loops": [
              {
                "Name": "classify_label1",
                "TripCount": "49",
                "Latency": "51",
                "PipelineII": "1",
                "PipelineDepth": "4"
              },
              {
                "Name": "Reconstruct_Loop",
                "TripCount": "16",
                "Latency": "34",
                "PipelineII": "1",
                "PipelineDepth": "20"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "120",
          "DSP48E": "1",
          "FF": "10237",
          "LUT": "28304"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2026-02-09 22:29:46 +0000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
