--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/ise147/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml FCNN_top_unit.twx FCNN_top_unit.ncd -o
FCNN_top_unit.twr FCNN_top_unit.pcf -ucf FCNN_top_unit.ucf

Design file:              FCNN_top_unit.ncd
Physical constraint file: FCNN_top_unit.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_I_clk = PERIOD TIMEGRP "I_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57066989 paths analyzed, 16051 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.198ns.
--------------------------------------------------------------------------------

Paths for end point SubNeurone_L1_1/Mmult_mult_d<7> (DSP48_X2Y2.A16), 81325 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<7> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      13.115ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (1.207 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y55.CMUX    Tshcko                0.428   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y23.B4       net (fanout=7)        0.545   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y23.PCOUT0   Tdspdo_B_PCOUT_MULT   2.838   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    DSP48_X2Y24.PCIN0    net (fanout=1)        0.002   Counter_L1_1/Maddsub_n0018_PCOUT_to_Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1_PCIN_0
    DSP48_X2Y24.P2       Tdspdo_PCIN_P         1.107   Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
                                                       Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
    SLICE_X34Y56.B1      net (fanout=1)        0.889   O_W_N_1[10]_GND_8_o_add_13_OUT<2>
    SLICE_X34Y56.B       Tilo                  0.097   I_read_W_l1<3>
                                                       Mmux_I_read_W_l141
    SLICE_X63Y4.B3       net (fanout=1723)     3.836   I_read_W_l1<2>
    SLICE_X63Y4.B        Tilo                  0.097   Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES67
                                                       Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES711
    SLICE_X62Y4.A2       net (fanout=1)        0.489   Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES71
    SLICE_X62Y4.A        Tilo                  0.097   Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES65
                                                       Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X56Y4.D2       net (fanout=2)        0.803   Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X56Y4.CMUX     Topdc                 0.408   Ram_W_1_1/L1[7].lut/_n0007<4>
                                                       Ram_W_1_1_L1[7].lut/_n0007<4>_inv1_F
                                                       Ram_W_1_1_L1[7].lut/_n0007<4>_inv1
    DSP48_X2Y2.A16       net (fanout=21)       1.225   Ram_W_1_1/L1[7].lut/_n0007<4>
    DSP48_X2Y2.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<7>
                                                       SubNeurone_L1_1/Mmult_mult_d<7>
    -------------------------------------------------  ---------------------------
    Total                                     13.115ns (5.326ns logic, 7.789ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<7> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      13.115ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (1.207 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y55.CMUX    Tshcko                0.428   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y23.B4       net (fanout=7)        0.545   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y23.PCOUT9   Tdspdo_B_PCOUT_MULT   2.838   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    DSP48_X2Y24.PCIN9    net (fanout=1)        0.002   Counter_L1_1/Maddsub_n0018_PCOUT_to_Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1_PCIN_9
    DSP48_X2Y24.P2       Tdspdo_PCIN_P         1.107   Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
                                                       Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
    SLICE_X34Y56.B1      net (fanout=1)        0.889   O_W_N_1[10]_GND_8_o_add_13_OUT<2>
    SLICE_X34Y56.B       Tilo                  0.097   I_read_W_l1<3>
                                                       Mmux_I_read_W_l141
    SLICE_X63Y4.B3       net (fanout=1723)     3.836   I_read_W_l1<2>
    SLICE_X63Y4.B        Tilo                  0.097   Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES67
                                                       Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES711
    SLICE_X62Y4.A2       net (fanout=1)        0.489   Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES71
    SLICE_X62Y4.A        Tilo                  0.097   Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES65
                                                       Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X56Y4.D2       net (fanout=2)        0.803   Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X56Y4.CMUX     Topdc                 0.408   Ram_W_1_1/L1[7].lut/_n0007<4>
                                                       Ram_W_1_1_L1[7].lut/_n0007<4>_inv1_F
                                                       Ram_W_1_1_L1[7].lut/_n0007<4>_inv1
    DSP48_X2Y2.A16       net (fanout=21)       1.225   Ram_W_1_1/L1[7].lut/_n0007<4>
    DSP48_X2Y2.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<7>
                                                       SubNeurone_L1_1/Mmult_mult_d<7>
    -------------------------------------------------  ---------------------------
    Total                                     13.115ns (5.326ns logic, 7.789ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<7> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      13.115ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (1.207 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y55.CMUX    Tshcko                0.428   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y23.B4       net (fanout=7)        0.545   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y23.PCOUT1   Tdspdo_B_PCOUT_MULT   2.838   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    DSP48_X2Y24.PCIN1    net (fanout=1)        0.002   Counter_L1_1/Maddsub_n0018_PCOUT_to_Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1_PCIN_1
    DSP48_X2Y24.P2       Tdspdo_PCIN_P         1.107   Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
                                                       Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
    SLICE_X34Y56.B1      net (fanout=1)        0.889   O_W_N_1[10]_GND_8_o_add_13_OUT<2>
    SLICE_X34Y56.B       Tilo                  0.097   I_read_W_l1<3>
                                                       Mmux_I_read_W_l141
    SLICE_X63Y4.B3       net (fanout=1723)     3.836   I_read_W_l1<2>
    SLICE_X63Y4.B        Tilo                  0.097   Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES67
                                                       Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES711
    SLICE_X62Y4.A2       net (fanout=1)        0.489   Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES71
    SLICE_X62Y4.A        Tilo                  0.097   Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES65
                                                       Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X56Y4.D2       net (fanout=2)        0.803   Ram_W_1_1_L1[7].lut/Mram_C_LUT_SAMPLES751_10
    SLICE_X56Y4.CMUX     Topdc                 0.408   Ram_W_1_1/L1[7].lut/_n0007<4>
                                                       Ram_W_1_1_L1[7].lut/_n0007<4>_inv1_F
                                                       Ram_W_1_1_L1[7].lut/_n0007<4>_inv1
    DSP48_X2Y2.A16       net (fanout=21)       1.225   Ram_W_1_1/L1[7].lut/_n0007<4>
    DSP48_X2Y2.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<7>
                                                       SubNeurone_L1_1/Mmult_mult_d<7>
    -------------------------------------------------  ---------------------------
    Total                                     13.115ns (5.326ns logic, 7.789ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point SubNeurone_L1_1/Mmult_mult_d<8> (DSP48_X4Y8.A0), 81325 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<8> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      13.143ns (Levels of Logic = 6)
  Clock Path Skew:      0.042ns (1.297 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y55.CMUX    Tshcko                0.428   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y23.B4       net (fanout=7)        0.545   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y23.PCOUT0   Tdspdo_B_PCOUT_MULT   2.838   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    DSP48_X2Y24.PCIN0    net (fanout=1)        0.002   Counter_L1_1/Maddsub_n0018_PCOUT_to_Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1_PCIN_0
    DSP48_X2Y24.P2       Tdspdo_PCIN_P         1.107   Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
                                                       Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
    SLICE_X34Y56.B1      net (fanout=1)        0.889   O_W_N_1[10]_GND_8_o_add_13_OUT<2>
    SLICE_X34Y56.B       Tilo                  0.097   I_read_W_l1<3>
                                                       Mmux_I_read_W_l141
    SLICE_X109Y13.D2     net (fanout=1723)     4.491   I_read_W_l1<2>
    SLICE_X109Y13.D      Tilo                  0.097   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES5
                                                       Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES56
    SLICE_X108Y13.B2     net (fanout=1)        0.585   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES5
    SLICE_X108Y13.B      Tilo                  0.097   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES6
                                                       Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES181_9
    SLICE_X107Y13.D2     net (fanout=1)        0.584   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES181_9
    SLICE_X107Y13.CMUX   Topdc                 0.408   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES17
                                                       Ram_W_1_1_L1[8].lut/_n0007<0>_inv1_F
                                                       Ram_W_1_1_L1[8].lut/_n0007<0>_inv1
    DSP48_X4Y8.A0        net (fanout=1)        0.721   Ram_W_1_1/L1[8].lut/_n0007<0>
    DSP48_X4Y8.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<8>
                                                       SubNeurone_L1_1/Mmult_mult_d<8>
    -------------------------------------------------  ---------------------------
    Total                                     13.143ns (5.326ns logic, 7.817ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<8> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      13.143ns (Levels of Logic = 6)
  Clock Path Skew:      0.042ns (1.297 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y55.CMUX    Tshcko                0.428   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y23.B4       net (fanout=7)        0.545   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y23.PCOUT9   Tdspdo_B_PCOUT_MULT   2.838   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    DSP48_X2Y24.PCIN9    net (fanout=1)        0.002   Counter_L1_1/Maddsub_n0018_PCOUT_to_Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1_PCIN_9
    DSP48_X2Y24.P2       Tdspdo_PCIN_P         1.107   Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
                                                       Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
    SLICE_X34Y56.B1      net (fanout=1)        0.889   O_W_N_1[10]_GND_8_o_add_13_OUT<2>
    SLICE_X34Y56.B       Tilo                  0.097   I_read_W_l1<3>
                                                       Mmux_I_read_W_l141
    SLICE_X109Y13.D2     net (fanout=1723)     4.491   I_read_W_l1<2>
    SLICE_X109Y13.D      Tilo                  0.097   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES5
                                                       Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES56
    SLICE_X108Y13.B2     net (fanout=1)        0.585   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES5
    SLICE_X108Y13.B      Tilo                  0.097   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES6
                                                       Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES181_9
    SLICE_X107Y13.D2     net (fanout=1)        0.584   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES181_9
    SLICE_X107Y13.CMUX   Topdc                 0.408   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES17
                                                       Ram_W_1_1_L1[8].lut/_n0007<0>_inv1_F
                                                       Ram_W_1_1_L1[8].lut/_n0007<0>_inv1
    DSP48_X4Y8.A0        net (fanout=1)        0.721   Ram_W_1_1/L1[8].lut/_n0007<0>
    DSP48_X4Y8.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<8>
                                                       SubNeurone_L1_1/Mmult_mult_d<8>
    -------------------------------------------------  ---------------------------
    Total                                     13.143ns (5.326ns logic, 7.817ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<8> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      13.143ns (Levels of Logic = 6)
  Clock Path Skew:      0.042ns (1.297 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y55.CMUX    Tshcko                0.428   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y23.B4       net (fanout=7)        0.545   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y23.PCOUT1   Tdspdo_B_PCOUT_MULT   2.838   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    DSP48_X2Y24.PCIN1    net (fanout=1)        0.002   Counter_L1_1/Maddsub_n0018_PCOUT_to_Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1_PCIN_1
    DSP48_X2Y24.P2       Tdspdo_PCIN_P         1.107   Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
                                                       Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
    SLICE_X34Y56.B1      net (fanout=1)        0.889   O_W_N_1[10]_GND_8_o_add_13_OUT<2>
    SLICE_X34Y56.B       Tilo                  0.097   I_read_W_l1<3>
                                                       Mmux_I_read_W_l141
    SLICE_X109Y13.D2     net (fanout=1723)     4.491   I_read_W_l1<2>
    SLICE_X109Y13.D      Tilo                  0.097   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES5
                                                       Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES56
    SLICE_X108Y13.B2     net (fanout=1)        0.585   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES5
    SLICE_X108Y13.B      Tilo                  0.097   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES6
                                                       Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES181_9
    SLICE_X107Y13.D2     net (fanout=1)        0.584   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES181_9
    SLICE_X107Y13.CMUX   Topdc                 0.408   Ram_W_1_1_L1[8].lut/Mram_C_LUT_SAMPLES17
                                                       Ram_W_1_1_L1[8].lut/_n0007<0>_inv1_F
                                                       Ram_W_1_1_L1[8].lut/_n0007<0>_inv1
    DSP48_X4Y8.A0        net (fanout=1)        0.721   Ram_W_1_1/L1[8].lut/_n0007<0>
    DSP48_X4Y8.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<8>
                                                       SubNeurone_L1_1/Mmult_mult_d<8>
    -------------------------------------------------  ---------------------------
    Total                                     13.143ns (5.326ns logic, 7.817ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point SubNeurone_L1_1/Mmult_mult_d<9> (DSP48_X4Y6.A16), 81325 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<9> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      13.139ns (Levels of Logic = 6)
  Clock Path Skew:      0.048ns (1.303 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y55.CMUX    Tshcko                0.428   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y23.B4       net (fanout=7)        0.545   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y23.PCOUT0   Tdspdo_B_PCOUT_MULT   2.838   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    DSP48_X2Y24.PCIN0    net (fanout=1)        0.002   Counter_L1_1/Maddsub_n0018_PCOUT_to_Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1_PCIN_0
    DSP48_X2Y24.P2       Tdspdo_PCIN_P         1.107   Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
                                                       Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
    SLICE_X34Y56.B1      net (fanout=1)        0.889   O_W_N_1[10]_GND_8_o_add_13_OUT<2>
    SLICE_X34Y56.B       Tilo                  0.097   I_read_W_l1<3>
                                                       Mmux_I_read_W_l141
    SLICE_X102Y12.B1     net (fanout=1723)     4.425   I_read_W_l1<2>
    SLICE_X102Y12.B      Tilo                  0.097   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES88
                                                       Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES881
    SLICE_X102Y12.A1     net (fanout=1)        0.648   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES88
    SLICE_X102Y12.A      Tilo                  0.097   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES88
                                                       Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES941_10
    SLICE_X102Y12.D4     net (fanout=1)        0.461   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES941_10
    SLICE_X102Y12.CMUX   Topdc                 0.397   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES88
                                                       Ram_W_1_1_L1[9].lut/_n0007<4>_inv1_F
                                                       Ram_W_1_1_L1[9].lut/_n0007<4>_inv1
    DSP48_X4Y6.A16       net (fanout=21)       0.854   Ram_W_1_1/L1[9].lut/_n0007<4>
    DSP48_X4Y6.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<9>
                                                       SubNeurone_L1_1/Mmult_mult_d<9>
    -------------------------------------------------  ---------------------------
    Total                                     13.139ns (5.315ns logic, 7.824ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<9> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      13.139ns (Levels of Logic = 6)
  Clock Path Skew:      0.048ns (1.303 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y55.CMUX    Tshcko                0.428   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y23.B4       net (fanout=7)        0.545   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y23.PCOUT9   Tdspdo_B_PCOUT_MULT   2.838   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    DSP48_X2Y24.PCIN9    net (fanout=1)        0.002   Counter_L1_1/Maddsub_n0018_PCOUT_to_Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1_PCIN_9
    DSP48_X2Y24.P2       Tdspdo_PCIN_P         1.107   Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
                                                       Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
    SLICE_X34Y56.B1      net (fanout=1)        0.889   O_W_N_1[10]_GND_8_o_add_13_OUT<2>
    SLICE_X34Y56.B       Tilo                  0.097   I_read_W_l1<3>
                                                       Mmux_I_read_W_l141
    SLICE_X102Y12.B1     net (fanout=1723)     4.425   I_read_W_l1<2>
    SLICE_X102Y12.B      Tilo                  0.097   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES88
                                                       Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES881
    SLICE_X102Y12.A1     net (fanout=1)        0.648   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES88
    SLICE_X102Y12.A      Tilo                  0.097   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES88
                                                       Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES941_10
    SLICE_X102Y12.D4     net (fanout=1)        0.461   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES941_10
    SLICE_X102Y12.CMUX   Topdc                 0.397   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES88
                                                       Ram_W_1_1_L1[9].lut/_n0007<4>_inv1_F
                                                       Ram_W_1_1_L1[9].lut/_n0007<4>_inv1
    DSP48_X4Y6.A16       net (fanout=21)       0.854   Ram_W_1_1/L1[9].lut/_n0007<4>
    DSP48_X4Y6.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<9>
                                                       SubNeurone_L1_1/Mmult_mult_d<9>
    -------------------------------------------------  ---------------------------
    Total                                     13.139ns (5.315ns logic, 7.824ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Counter_L1_1/Counter_40/temp_value_4 (FF)
  Destination:          SubNeurone_L1_1/Mmult_mult_d<9> (DSP)
  Requirement:          20.000ns
  Data Path Delay:      13.139ns (Levels of Logic = 6)
  Clock Path Skew:      0.048ns (1.303 - 1.255)
  Source Clock:         I_clk_BUFGP rising at 0.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Counter_L1_1/Counter_40/temp_value_4 to SubNeurone_L1_1/Mmult_mult_d<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y55.CMUX    Tshcko                0.428   Counter_L1_1/Counter_40/temp_value<5>
                                                       Counter_L1_1/Counter_40/temp_value_4
    DSP48_X2Y23.B4       net (fanout=7)        0.545   Counter_L1_1/Counter_40/temp_value<4>
    DSP48_X2Y23.PCOUT1   Tdspdo_B_PCOUT_MULT   2.838   Counter_L1_1/Maddsub_n0018
                                                       Counter_L1_1/Maddsub_n0018
    DSP48_X2Y24.PCIN1    net (fanout=1)        0.002   Counter_L1_1/Maddsub_n0018_PCOUT_to_Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1_PCIN_1
    DSP48_X2Y24.P2       Tdspdo_PCIN_P         1.107   Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
                                                       Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1
    SLICE_X34Y56.B1      net (fanout=1)        0.889   O_W_N_1[10]_GND_8_o_add_13_OUT<2>
    SLICE_X34Y56.B       Tilo                  0.097   I_read_W_l1<3>
                                                       Mmux_I_read_W_l141
    SLICE_X102Y12.B1     net (fanout=1723)     4.425   I_read_W_l1<2>
    SLICE_X102Y12.B      Tilo                  0.097   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES88
                                                       Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES881
    SLICE_X102Y12.A1     net (fanout=1)        0.648   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES88
    SLICE_X102Y12.A      Tilo                  0.097   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES88
                                                       Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES941_10
    SLICE_X102Y12.D4     net (fanout=1)        0.461   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES941_10
    SLICE_X102Y12.CMUX   Topdc                 0.397   Ram_W_1_1_L1[9].lut/Mram_C_LUT_SAMPLES88
                                                       Ram_W_1_1_L1[9].lut/_n0007<4>_inv1_F
                                                       Ram_W_1_1_L1[9].lut/_n0007<4>_inv1
    DSP48_X4Y6.A16       net (fanout=21)       0.854   Ram_W_1_1/L1[9].lut/_n0007<4>
    DSP48_X4Y6.CLK       Tdspdck_A_AREG        0.254   SubNeurone_L1_1/Mmult_mult_d<9>
                                                       SubNeurone_L1_1/Mmult_mult_d<9>
    -------------------------------------------------  ---------------------------
    Total                                     13.139ns (5.315ns logic, 7.824ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_I_clk = PERIOD TIMEGRP "I_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point NeuronCombinator_1/SR_reg_135 (SLICE_X47Y106.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               NeuronCombinator_1/SR_reg_127 (FF)
  Destination:          NeuronCombinator_1/SR_reg_135 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.267ns (0.769 - 0.502)
  Source Clock:         I_clk_BUFGP rising at 20.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: NeuronCombinator_1/SR_reg_127 to NeuronCombinator_1/SR_reg_135
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y106.DQ     Tcko                  0.164   NeuronCombinator_1/SR_reg<127>
                                                       NeuronCombinator_1/SR_reg_127
    SLICE_X47Y106.DX     net (fanout=2)        0.179   NeuronCombinator_1/SR_reg<127>
    SLICE_X47Y106.CLK    Tckdi       (-Th)     0.072   NeuronCombinator_1/SR_reg<135>
                                                       NeuronCombinator_1/SR_reg_135
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.092ns logic, 0.179ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point NeuronCombinator_1/SR_reg_293 (SLICE_X43Y106.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               NeuronCombinator_1/SR_reg_285 (FF)
  Destination:          NeuronCombinator_1/SR_reg_293 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.267ns (0.769 - 0.502)
  Source Clock:         I_clk_BUFGP rising at 20.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: NeuronCombinator_1/SR_reg_285 to NeuronCombinator_1/SR_reg_293
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y106.BQ     Tcko                  0.141   NeuronCombinator_1/SR_reg<287>
                                                       NeuronCombinator_1/SR_reg_285
    SLICE_X43Y106.BX     net (fanout=2)        0.198   NeuronCombinator_1/SR_reg<285>
    SLICE_X43Y106.CLK    Tckdi       (-Th)     0.066   NeuronCombinator_1/SR_reg<295>
                                                       NeuronCombinator_1/SR_reg_293
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.075ns logic, 0.198ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point NeuronCombinator_1/SR_reg_133 (SLICE_X47Y106.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               NeuronCombinator_1/SR_reg_125 (FF)
  Destination:          NeuronCombinator_1/SR_reg_133 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.267ns (0.769 - 0.502)
  Source Clock:         I_clk_BUFGP rising at 20.000ns
  Destination Clock:    I_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: NeuronCombinator_1/SR_reg_125 to NeuronCombinator_1/SR_reg_133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y106.BQ     Tcko                  0.164   NeuronCombinator_1/SR_reg<127>
                                                       NeuronCombinator_1/SR_reg_125
    SLICE_X47Y106.BX     net (fanout=2)        0.179   NeuronCombinator_1/SR_reg<125>
    SLICE_X47Y106.CLK    Tckdi       (-Th)     0.066   NeuronCombinator_1/SR_reg<135>
                                                       NeuronCombinator_1/SR_reg_133
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.098ns logic, 0.179ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_I_clk = PERIOD TIMEGRP "I_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: Ram_I/_n0009<222>/CLK
  Logical resource: Ram_I/Mram_mem221/DP/CLK
  Location pin: SLICE_X16Y29.CLK
  Clock network: I_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.900ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.050ns (Tmpw)
  Physical resource: Ram_I/_n0009<222>/CLK
  Logical resource: Ram_I/Mram_mem221/DP/CLK
  Location pin: SLICE_X16Y29.CLK
  Clock network: I_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: Ram_I/_n0009<222>/CLK
  Logical resource: Ram_I/Mram_mem224/DP/CLK
  Location pin: SLICE_X16Y29.CLK
  Clock network: I_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock I_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I_clk          |   13.198|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 57066989 paths, 0 nets, and 26893 connections

Design statistics:
   Minimum period:  13.198ns{1}   (Maximum frequency:  75.769MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 19 21:44:45 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 868 MB



