`timescale 1ns/10ps

module tb;

reg clk;
reg encoded;
wire [463:0] decoded;
wire [15:0] source_port;
wire [15:0] dest_port;
wire [134:0] data;

integer i;

// Instantiate the design under test
pass_through dut (
    .clk(clk),
    .encoded(encoded),
    .decoded(decoded),
    .source_port(source_port),
    .dest_port(dest_port),
    .data(data)
);

// Clock generation
always begin
    #5 clk = ~clk;
end

// Define Ethernet frame
localparam ETH_FRAME_LEN = 976;

localparam eth_frame_simple = 976'b1010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101001101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010011010101001101010101010101010101010011010100110011010101010101010101010101010101010100110011001011010101010101010101010101010101010011010101010101010101010101010100110101010101010101001101010010110010110010101100101100101101001011010101010100110011001101010101010101010100110101010101001100101101010101010011001100110101010101010101010011010101010100101101010010101010110011010101010101010100101010101100110101010100110101010101010101010100110010101101010101010101010101010101010100101010110101010011010010101010101101001101010010110101001100101100110100110101010010110100110011001011001011010100101100101101010010110010101011010011010101010100110011001010110010110010101011001010110100110100101100101101010010110100110100110101001101001010110010110010110101001101010010101101010010101;
localparam eth_frame_complex = 976'b1010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101001101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010011010101001101010101010101010101010011010100110011010101010101010101010101010101010100110011001011010101010101010101010101010101010011010101010101010101010101010100110101010101010101001101010010110010110010101100101100101101001011010101010100110011001101010101010101010100110101010101001100101101010101010011001100110101010101010101010011010101010100101101010010101010110011010101010101010100101010101100110101010100110101010101010101010100110010101101010101010101010101010101010100101010110101010011010010101010101101001101010010110101001100101100110100110101010010110100110011001011001011010100101100101101010010110010101011010011010101010100110011001010110010110010101011001010110100110100101100101101010010110100110100110101001101001010110010110010110101001101010010101101010010101;

reg [ETH_FRAME_LEN-1:0] eth_frame = eth_frame_simple;

initial begin
    // Initialize inputs
    clk = 0;
    encoded = 0;

    // Apply Ethernet frame to encoded input bit by bit
    for (i = 0; i < ETH_FRAME_LEN; i = i+1) begin
        @(posedge clk);
        encoded = eth_frame[i];
    end
    
    encoded = 0;

    // Check outputs
    // ...
end

endmodule
