Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  9 04:07:47 2025
| Host         : Steven running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/GBM_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7s15
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                    Path #1                                                   |
+---------------------------+--------------------------------------------------------------------------------------------------------------+
| Requirement               | 8.000                                                                                                        |
| Path Delay                | 6.017                                                                                                        |
| Logic Delay               | 2.135(36%)                                                                                                   |
| Net Delay                 | 3.882(64%)                                                                                                   |
| Clock Skew                | -0.039                                                                                                       |
| Slack                     | 0.806                                                                                                        |
| Clock Uncertainty         | 0.035                                                                                                        |
| Clock Relationship        | Timed                                                                                                        |
| Clock Delay Group         | Same Clock                                                                                                   |
| Logic Levels              | 10                                                                                                           |
| Routes                    | NA                                                                                                           |
| Logical Path              | FDRE/C-(5)-LUT3-(107)-LUT6-(2)-LUT4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT4-(1)-MUXF7-MUXF8-LUT2-(1)-DSP48E1/CARRYIN |
| Start Point Clock         | ap_clk                                                                                                       |
| End Point Clock           | ap_clk                                                                                                       |
| DSP Block                 | Seq                                                                                                          |
| RAM Registers             | None-None                                                                                                    |
| IO Crossings              | 0                                                                                                            |
| Config Crossings          | 0                                                                                                            |
| SLR Crossings             | 0                                                                                                            |
| PBlocks                   | 0                                                                                                            |
| High Fanout               | 107                                                                                                          |
| Dont Touch                | 0                                                                                                            |
| Mark Debug                | 0                                                                                                            |
| Start Point Pin Primitive | FDRE/C                                                                                                       |
| End Point Pin Primitive   | DSP48E1/CARRYIN                                                                                              |
| Start Point Pin           | CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C                                                                |
| End Point Pin             | i_no_versal_es1_workaround.DSP/CARRYIN                                                                       |
+---------------------------+--------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (148, 99)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+-----+----+----+-----+---+----+----+
| End Point Clock | Requirement |  1  |  4 |  5  |  6 |  7 |  8  | 9 | 10 | 28 |
+-----------------+-------------+-----+----+-----+----+----+-----+---+----+----+
| ap_clk          | 8.000ns     | 507 | 44 | 122 | 16 | 64 | 216 | 1 |  4 | 26 |
+-----------------+-------------+-----+----+-----+----+----+-----+---+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


