Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[16:00:33.206185] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Fri Aug 09 16:00:33 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     27027
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[16:00:33.406344] Periodic Lic check successful
[16:00:33.406362] Feature usage summary:
[16:00:33.406363] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (56 seconds elapsed).

WARNING: This version of the tool is 686 days old.
@genus:root: 1> source ../scripts/genus_top.tcl
Sourcing '../scripts/genus_top.tcl' (Fri Aug 09 16:01:39 UTC 2024)...
#@ Begin verbose source ../scripts/genus_top.tcl
@file(genus_top.tcl) 2: set debug_file "debug.txt"
@file(genus_top.tcl) 3: set design(TOPLEVEL) "proj_top" 
@file(genus_top.tcl) 4: set runtype "synthesis"
@file(genus_top.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_top.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_top.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_top.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 09/08/2024 16:01
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log87 and the command file is genus.cmd87
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_top.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_top.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_top.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_top.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_top.tcl) 34: set df [open $debug_file a]
@file(genus_top.tcl) 35: puts $df "\n******************************************"
@file(genus_top.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_top.tcl) 37: puts $df "******************************************"
@file(genus_top.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_top.tcl) 44: close $df
@file(genus_top.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_top.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_top.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_top.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 09/08/2024 16:01
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_top.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_top.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_top.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 09/08/2024 16:02
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_top.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_top.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_top.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_top.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_top.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_top.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 09/08/2024 16:02
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_top.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_top.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_top' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_fm' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16431'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16438'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16473'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16480'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16485'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16492'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16497'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16504'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16509'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16516'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16521'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16528'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16533'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16540'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16545'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16552'.
Warning : Signal or variable has multiple drivers, including a constant driver. [CDFG2G-623]
        : 'padded_fragment' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 47, column 24.
        : Some tools may not accept this HDL.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_counter' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_kmer_buffer' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_hasher' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k_rotated' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 27.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key_rotated' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 31.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk' is not used in module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 9.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rst_n' is not used in module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 10.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 36 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=29 Z=32) at line 28 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'clk' of instance 'u_hasher' of module 'proj_hasher' inside module 'proj_top' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv' on line 50.
        : Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'rst_n' of instance 'u_hasher' of module 'proj_hasher' inside module 'proj_top' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv' on line 50.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_sorter' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'new_position_long' [9] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 55.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][index]' in module 'proj_sorter' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][signature]' in module 'proj_sorter' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][index]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI) to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][signature]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'proj_extender' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'proj_extender' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv' on line 58.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'proj_extender' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv' on line 58.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Read for variable 'N136928' at line 53 col 24, in Module 'proj_extender' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv' on line 53.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'clk' of instance 'u_hasher' of module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv' on line 50, column 26, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all unconnected instance input ports. It is better to double confirm with designer these unconnected instance input port are expected. During syn_gen the unconnected instance input ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'rst_n' of instance 'u_hasher' of module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv' on line 50, column 26, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'out_fragment' in module 'proj_top' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv' on line 8, column 44, hid = 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[0]' in module 'proj_fm'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[1]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[2]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[3]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[4]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[5]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[6]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[7]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[8]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[9]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[10]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[11]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[12]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[13]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[14]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[15]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[16]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[17]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[18]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[19]' in module 'proj_fm'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-622'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        11.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.123s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.017s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |       123.00 | 
| hlo_clip           |       0 |       0 |        17.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_top.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 09/08/2024 16:06
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_top'

No empty modules in design 'proj_top'

  Done Checking the design.
@file(genus_top.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_top.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_top.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_top' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top...
%# Begin write_design (08/09 16:07:31, mem=5469.79M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:16).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_top/post_elaboartion/proj_top.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_top' (command execution time mm:ss cpu = 00:18, real = 02:27).
.
%# End write_design (08/09 16:09:58, total cpu=08:00:18, real=08:02:27, peak res=1648.20M, current mem=5504.79M)
@file(genus_top.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_top.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.35)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.53)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.02)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.65)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.01)
read_sdc completed in 00:00:04 (hh:mm:ss)
@file(genus_top.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  04:10:27 pm
  Module:                 proj_top
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][0]/ena} constant:proj_top/1 {Case constant(1)}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][10]/ena} constant:proj_top/1 {Case constant(1)}
{pin:proj_top/u_sorter/smallest_idx_next_reg[0][index][11]/ena} constant:proj_top/1 {Case constant(1)}
  ... 44 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:proj_top/fm_fragment[0]
hnet:proj_top/fm_fragment[100]
hnet:proj_top/fm_fragment[101]
  ... 509 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:proj_top/proj.sdc_line_18
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    47
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                     512
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        560

@file(genus_top.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_top.tcl) 134: enics_default_cost_groups
@file(genus_top.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_top.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_top': 'lp_clock_gating_min_flops' = 8
@file(genus_top.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_top': 'lp_clock_gating_style' = latch
@file(genus_top.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 09/08/2024 16:10
ENICSINFO: ----------------------------------
@file(genus_top.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_top.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_top.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_top.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_top.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 09/08/2024 16:10
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...

Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'clk' of instance 'u_hasher' of module 'proj_hasher'.
        : The 'hdl_unconnected_value' attribute controls treatment of unconnected input port.
Info    : Unconnected instance input port detected. [ELABUTL-129]
        : Assuming a  logic '0' value for unconnected input port 'rst_n' of instance 'u_hasher' of module 'proj_hasher'.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'out_fragment' in module 'proj_top'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven output port.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_top, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I3]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I3]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I4]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I4]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I5]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I5]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I6]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I6]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I7]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I7]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I8]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I8]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I9]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I9]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I10]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I10]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I11]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I11]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I12]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I12]_79_63
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-34'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I13]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I13]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I14]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I14]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I15]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I15]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I16]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I16]_79_63
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 4 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_kmer_buffer/buffer_count_reg[0]', 'u_kmer_buffer/buffer_count_reg[1]', 
'u_kmer_buffer/buffer_count_reg[2]', 'u_kmer_buffer/buffer_count_reg[3]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Completed mux data reorder optimization (accepts: 28, rejects: 0, runtime: 43.153s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |      28 |       0 |     43153.00 | 
------------------------------------------------------
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 816978
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 16094 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_extender/frag_parts_idx_reg[0]', 'u_extender/frag_parts_idx_reg[1]', 
'u_extender/frag_parts_idx_reg[2]', 'u_extender/frag_parts_idx_reg[3]', 
'u_extender/frag_parts_idx_reg[4]', 'u_extender/frag_parts_idx_reg[5]', 
'u_extender/in_kmer_indices_r_reg[0][0]', 
'u_extender/in_kmer_indices_r_reg[0][1]', 
'u_extender/in_kmer_indices_r_reg[0][2]', 
'u_extender/in_kmer_indices_r_reg[0][3]', 
'u_extender/in_kmer_indices_r_reg[0][4]', 
'u_extender/in_kmer_indices_r_reg[0][5]', 
'u_extender/in_kmer_indices_r_reg[0][6]', 
'u_extender/in_kmer_indices_r_reg[0][7]', 
'u_extender/in_kmer_indices_r_reg[0][8]', 
'u_extender/in_kmer_indices_r_reg[0][9]', 
'u_extender/in_kmer_indices_r_reg[0][10]', 
'u_extender/in_kmer_indices_r_reg[0][11]', 
'u_extender/in_kmer_indices_r_reg[0][12]', 
'u_extender/in_kmer_indices_r_reg[0][13]', 
'u_extender/in_kmer_indices_r_reg[0][14]', 
'u_extender/in_kmer_indices_r_reg[1][0]', 
'u_extender/in_kmer_indices_r_reg[1][1]', 
'u_extender/in_kmer_indices_r_reg[1][2]', 
'u_extender/in_kmer_indices_r_reg[1][3]', 
'u_extender/in_kmer_indices_r_reg[1][4]', 
'u_extender/in_kmer_indices_r_reg[1][5]', 
'u_extender/in_kmer_indices_r_reg[1][6]', 
'u_extender/in_kmer_indices_r_reg[1][7]', 
'u_extender/in_kmer_indices_r_reg[1][8]', 
'u_extender/in_kmer_indices_r_reg[1][9]', 
'u_extender/in_kmer_indices_r_reg[1][10]', 
'u_extender/in_kmer_indices_r_reg[1][11]', 
'u_extender/in_kmer_indices_r_reg[1][12]', 
'u_extender/in_kmer_indices_r_reg[1][13]', 
'u_extender/in_kmer_indices_r_reg[1][14]', 
'u_extender/in_kmer_indices_r_reg[2][0]', 
'u_extender/in_kmer_indices_r_reg[2][1]', 
'u_extender/in_kmer_indices_r_reg[2][2]', 
'u_extender/in_kmer_indices_r_reg[2][3]', 
'u_extender/in_kmer_indices_r_reg[2][4]', 
'u_extender/in_kmer_indices_r_reg[2][5]', 
'u_extender/in_kmer_indices_r_reg[2][6]', 
'u_extender/in_kmer_indices_r_reg[2][7]', 
'u_extender/in_kmer_indices_r_reg[2][8]', 
'u_extender/in_kmer_indices_r_reg[2][9]', 
'u_extender/in_kmer_indices_r_reg[2][10]', 
'u_extender/in_kmer_indices_r_reg[2][11]', 
'u_extender/in_kmer_indices_r_reg[2][12]', 
'u_extender/in_kmer_indices_r_reg[2][13]', 
'u_extender/in_kmer_indices_r_reg[2][14]', 
'u_extender/in_kmer_indices_r_reg[3][0]', 
'u_extender/in_kmer_indices_r_reg[3][1]', 
'u_extender/in_kmer_indices_r_reg[3][2]', 
'u_extender/in_kmer_indices_r_reg[3][3]', 
'u_extender/in_kmer_indices_r_reg[3][4]', 
'u_extender/in_kmer_indices_r_reg[3][5]', 
'u_extender/in_kmer_indices_r_reg[3][6]', 
'u_extender/in_kmer_indices_r_reg[3][7]', 
'u_extender/in_kmer_indices_r_reg[3][8]', 
'u_extender/in_kmer_indices_r_reg[3][9]', 
'u_extender/in_kmer_indices_r_reg[3][10]', 
'u_extender/in_kmer_indices_r_reg[3][11]', 
'u_extender/in_kmer_indices_r_reg[3][12]', 
'u_extender/in_kmer_indices_r_reg[3][13]', 
'u_extender/in_kmer_indices_r_reg[3][14]', 
'u_extender/in_kmer_indices_r_reg[4][0]', 
'u_extender/in_kmer_indices_r_reg[4][1]', 
'u_extender/in_kmer_indices_r_reg[4][2]', 
'u_extender/in_kmer_indices_r_reg[4][3]', 
'u_extender/in_kmer_indices_r_reg[4][4]', 
'u_extender/in_kmer_indices_r_reg[4][5]', 
'u_extender/in_kmer_indices_r_reg[4][6]', 
'u_extender/in_kmer_indices_r_reg[4][7]', 
'u_extender/in_kmer_indices_r_reg[4][8]', 
'u_extender/in_kmer_indices_r_reg[4][9]', 
'u_extender/in_kmer_indices_r_reg[4][10]', 
'u_extender/in_kmer_indices_r_reg[4][11]', 
'u_extender/in_kmer_indices_r_reg[4][12]', 
'u_extender/in_kmer_indices_r_reg[4][13]', 
'u_extender/in_kmer_indices_r_reg[4][14]', 
'u_extender/in_kmer_indices_r_reg[5][0]', 
'u_extender/in_kmer_indices_r_reg[5][1]', 
'u_extender/in_kmer_indices_r_reg[5][2]', 
'u_extender/in_kmer_indices_r_reg[5][3]', 
'u_extender/in_kmer_indices_r_reg[5][4]', 
'u_extender/in_kmer_indices_r_reg[5][5]', 
'u_extender/in_kmer_indices_r_reg[5][6]', 
'u_extender/in_kmer_indices_r_reg[5][7]', 
'u_extender/in_kmer_indices_r_reg[5][8]', 
'u_extender/in_kmer_indices_r_reg[5][9]', 
'u_extender/in_kmer_indices_r_reg[5][10]', 
'u_extender/in_kmer_indices_r_reg[5][11]'
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_top' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:12:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:13:31 (Aug09) |   1.35 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         2.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 4, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.003s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed identity transform (accepts: 0, rejects: 1, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       4 |         0.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         3.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         1.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       1 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         1.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 7 bmuxes found, 7 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'proj_top'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:1 Speculation: 0
    MaxCSA: weighted_instance_count is 60 
MaxCSA: Successfully built Maximal CSA Expression Expr0
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_23...
        Done timing increment_unsigned_23.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_31...
        Done timing increment_unsigned_31.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_39...
        Done timing increment_unsigned_39.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_47...
        Done timing increment_unsigned_47.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_55...
        Done timing increment_unsigned_55.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_63...
        Done timing increment_unsigned_63.
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in proj_counter: area: 2047833396 ,dp = 2 mux = 3 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_counter: area: 1344379176 ,dp = 2 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_counter: area: 1344379176 ,dp = 2 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_counter: area: 1344379176 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_counter: area: 1344379176 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_counter: area: 1344379176 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_counter: area: 1344379176 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_counter: area: 2446457454 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c6 in proj_counter: area: 1344379176 ,dp = 2 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 1344379176.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2047833396         1344379176         1344379176         1344379176         1344379176         1344379176         1344379176         2446457454  
##>            WNS         +7143.00           +7153.30           +7153.30           +7153.30           +7153.30           +7153.30           +7153.30           +6534.00  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2047833396 (      )    107381325.40 (        )             0 (        )              
##> datapath_rewrite_one_def       START             2047833396 ( +0.00)    107381325.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2047833396 ( +0.00)    107381325.40 (   +0.00)             0 (       0)              
##>                                  END             2047833396 ( +0.00)    107381325.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2047833396 ( +0.00)    107381325.40 (   +0.00)             0 (       0)              
##>                                  END             2047833396 ( +0.00)    107381325.40 (   +0.00)             0 (       0)           0  
##>  rewrite                       START             2047833396 ( +0.00)    107381325.40 (   +0.00)             0 (       0)              (a,csaa) inc_with_select --> inc_ci
##>                                  END             1602312390 (-21.76)    107381335.70 (  +10.30)             0 (       0)           0  
##>  fast_cse_elim                 START             1602312390 ( +0.00)    107381335.70 (   +0.00)             0 (       0)              
##>                                  END             1602312390 ( +0.00)    107381335.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1602312390 ( +0.00)    107381335.70 (   +0.00)             0 (       0)              
##>                                  END             1602312390 ( +0.00)    107381335.70 (   +0.00)             0 (       0)           0  
##>                                  END             1602312390 (-21.76)    107381335.70 (  +10.30)             0 (       0)           0  
##> dpopt_share_one_def            START             1602312390 ( +0.00)    107381335.70 (   +0.00)             0 (       0)              
##>                                  END             1602312390 ( +0.00)    107381335.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1602312390 ( +0.00)    214748364.70 (+107367029.00)             0 (       0)              
##>                                  END             1500702336 ( -6.34)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1500702336 (-26.72)    214748364.70 (+107367039.30)             0 (       0)           0  
##>canonicalize_by_names           START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1500702336 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1344379176 (-10.42)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1344379176 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1344379176 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1344379176 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1344379176 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             1344379176 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             1344379176 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1344379176 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1344379176 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             1344379176 ( +0.00)     7153.30 (-214741211.40)             0 (       0)              
##>                                  END             1344379176 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_waddr_99_17' in design 'CDN_DP_region_1_0'.
	The following set of instances are flattened ( mux_waddr_99_17 mux_waddr_101_26 mux_52_25 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 10 
MaxCSA: Successfully built Maximal CSA Expression Expr1
      Timing increment_unsigned_71...
        Done timing increment_unsigned_71.
      Timing increment_unsigned_73_78...
        Done timing increment_unsigned_73_78.
      Timing increment_unsigned_73_86...
        Done timing increment_unsigned_73_86.
      Timing increment_unsigned_73_94...
        Done timing increment_unsigned_73_94.
      Timing increment_unsigned_73_102...
        Done timing increment_unsigned_73_102.
      Timing increment_unsigned_73_110...
        Done timing increment_unsigned_73_110.
      Timing increment_unsigned_73_118...
        Done timing increment_unsigned_73_118.
      Timing increment_unsigned_73_126...
        Done timing increment_unsigned_73_126.
CDN_DP_region_1_0 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_1_0_c0 in proj_fm: area: 640924956 ,dp = 1 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_0_c1 in proj_fm: area: 570579534 ,dp = 1 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c2 in proj_fm: area: 570579534 ,dp = 1 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c3 in proj_fm: area: 570579534 ,dp = 1 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c4 in proj_fm: area: 570579534 ,dp = 1 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c5 in proj_fm: area: 570579534 ,dp = 1 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c6 in proj_fm: area: 570579534 ,dp = 1 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c7 in proj_fm: area: 570579534 ,dp = 1 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_0_c7 in proj_fm: area: 570579534 ,dp = 1 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 570579534.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        640924956          570579534          570579534          570579534          570579534          570579534          570579534          570579534  
##>            WNS         +7153.30           +7153.30           +7153.30           +7153.30           +7153.30           +7153.30           +7153.30           +7153.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              640924956 (      )     7153.30 (        )             0 (        )              
##> rewrite                        START              789431958 (+23.17)     7119.50 (  -33.80)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END             1125526752 (+42.57)     7119.50 (   +0.00)             0 (       0)           0  
##>                                  END              640924956 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              640924956 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              640924956 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              640924956 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START              640924956 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              640924956 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              640924956 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>                                  END              640924956 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              640924956 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              648741114 ( +1.22)     7153.30 (   +0.00)             0 (       0)           0  
##>                                  END              648741114 ( +1.22)     7153.30 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>                                  END              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              648741114 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              633108798 ( -2.41)     7153.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              633108798 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              633108798 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>                                  END              633108798 ( -2.41)     7153.30 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START              633108798 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START              633108798 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              633108798 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>                                  END              633108798 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              633108798 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              633108798 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>                                  END              633108798 ( -2.41)     7153.30 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              601844166 ( -4.94)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              570579534 ( -5.19)     7153.30 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              570579534 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              570579534 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              570579534 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              570579534 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              570579534 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              570579534 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              570579534 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>                                  END              570579534 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>create_score                    START              570579534 ( +0.00)     7153.30 (   +0.00)             0 (       0)              
##>                                  END              570579534 ( +0.00)     7153.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_top'.
      Removing temporary intermediate hierarchies under proj_top
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         1.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_counter'.
              Optimizing muxes in design 'proj_fm'.
              Post blast muxes in design 'proj_counter'.
              Post blast muxes in design 'proj_fm'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.027s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        27.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                 Message Text                   |
--------------------------------------------------------------------------------
| CDFG-372    |Info    |    3 |Bitwidth mismatch in assignment.                |
|             |        |      |Review and make sure the mismatch is            |
|             |        |      | unintentional. Genus can possibly issue        |
|             |        |      | bitwidth mismatch warning for explicit         |
|             |        |      | assignments present in RTL as-well-as for      |
|             |        |      | implicit assignments inferred by the tool. For |
|             |        |      | example, in case of enum declaration without   |
|             |        |      | value, the tool will implicitly assign value   |
|             |        |      | to the enum variables. It also issues the      |
|             |        |      | warning for any bitwidth mismatch that appears |
|             |        |      | in this implicit assignment.                   |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.           |
| CDFG-479    |Info    |   16 |Constant relational expression.                 |
|             |        |      |A relational expression can evaluate to a       |
|             |        |      | constant when a variable is compared to a      |
|             |        |      | value which is outside the bounds of the       |
|             |        |      | variable.                                      |
| CDFG-500    |Info    |    2 |Unused module input port.                       |
|             |        |      |(In port definition within the module, the inpu |
|             |        |      | t port is not used in any assignment           |
|             |        |      | statements or conditional expressions for      |
|             |        |      | decision statements.                           |
| CDFG-738    |Info    |  323 |Common subexpression eliminated.                |
| CDFG-739    |Info    |  323 |Common subexpression kept.                      |
| CDFG-893    |Info    |    1 |Optimized the MUX created for array read /      |
|             |        |      | write or variable shifter.                     |
| CDFG2G-615  |Warning |    2 |Generated logic differs from the expected       |
|             |        |      | logic.                                         |
|             |        |      |The logic generated for an always_comb,         |
|             |        |      | always_latch or always_ff process may not      |
|             |        |      | match the behavior specified in the input HDL. |
| CDFG2G-616  |Info    |    2 |Latch inferred. Check and revisit your RTL if   |
|             |        |      | this is not the intended behavior.             |
|             |        |      |Use the attributes 'set_attribute               |
|             |        |      | hdl_error_on_latch true'(LUI)                  |
|             |        |      | or 'set_db hdl_error_on_latch true' (CUI)      |
|             |        |      | to issue an error when a latch is inferred.    |
|             |        |      | Use the attributes 'set_attributes             |
|             |        |      | hdl_latch_keep_feedback true'(LUI)             |
|             |        |      | or 'set_db hdl_latch_keep_feedback true'(CUI)  |
|             |        |      | to infer combinational logic rather than a     |
|             |        |      | latch in case a variable is explicitly         |
|             |        |      | assigned to itself.                            |
| CDFG2G-622  |Warning |  512 |Signal or variable has multiple drivers.        |
|             |        |      |This may cause simulation mismatches between    |
|             |        |      | the original and synthesized designs.          |
| CDFG2G-623  |Warning |    1 |Signal or variable has multiple drivers,        |
|             |        |      | including a constant driver.                   |
|             |        |      |Some tools may not accept this HDL.             |
| CWD-21      |Info    |    2 |Skipping an invalid binding for a subprogram    |
|             |        |      | call.                                          |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                      |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                 |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.           |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.      |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                   |
| DPOPT-10    |Info    |    1 |Optimized a mux chain.                          |
| ELAB-1      |Info    |    1 |Elaborating Design.                             |
| ELAB-2      |Info    |    6 |Elaborating Subdesign.                          |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                        |
| ELABUTL-123 |Warning |    1 |Undriven module output port.                    |
| ELABUTL-124 |Warning |    2 |Unconnected instance input port detected.       |
|             |        |      |Run check_design to check 'Undriven Port(s)     |
|             |        |      | /Pin(s)                                        |
|             |        |      | ' section for all unconnected instance input   |
|             |        |      | ports. It is better to double confirm with     |
|             |        |      | designer these unconnected instance input port |
|             |        |      | are expected. During syn_gen the unconnected   |
|             |        |      | instance input ports are controlled by         |
|             |        |      | attribute 'hdl_unconnected_value', the default |
|             |        |      | value is 0.                                    |
| ELABUTL-128 |Info    |    1 |Undriven module output port.                    |
|             |        |      |The 'hdl_unconnected_value' attribute controls  |
|             |        |      | treatment of undriven output port.             |
| ELABUTL-129 |Info    |    2 |Unconnected instance input port detected.       |
|             |        |      |The 'hdl_unconnected_value' attribute controls  |
|             |        |      | treatment of unconnected input port.           |
| ELABUTL-132 |Info    |    2 |Unused instance port.                           |
|             |        |      |Please check the reported scenario of           |
|             |        |      | unconnected instance port to ensure that it    |
|             |        |      | matches the design intent.                     |
| GB-6        |Info    |   16 |A datapath component has been ungrouped.        |
| GLO-32      |Info    |    2 |Deleting sequential instances not driving any   |
|             |        |      | primary outputs.                               |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so an instance does not drive any  |
|             |        |      | primary outputs anymore. To see the list of    |
|             |        |      | deleted sequential, set the                    |
|             |        |      | 'information_level' attribute to 2 or above.   |
|             |        |      | If the message is truncated set the message    |
|             |        |      | attribute 'truncate' to false to see the       |
|             |        |      | complete list.                                 |
| GLO-34      |Info    |   30 |Deleting instances not driving any primary      |
|             |        |      | outputs.                                       |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so a hierarchical instance does    |
|             |        |      | not drive any primary outputs anymore. To see  |
|             |        |      | the list of deleted hierarchical instances,    |
|             |        |      | set the 'information_level' attribute to 2 or  |
|             |        |      | above. If the message is truncated set the     |
|             |        |      | message attribute 'truncate' to false to see   |
|             |        |      | the complete list. To prevent this             |
|             |        |      | optimization, set the 'delete_unloaded_insts'  |
|             |        |      | root/subdesign attribute to 'false' or         |
|             |        |      | 'preserve' instance attribute to 'true'.       |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message |
|             |        |      | to 10 if information_level is less than 9.     |
| LBR-412     |Info    |    3 |Created nominal operating condition.            |
|             |        |      |The nominal operating condition is represented, |
|             |        |      | either by the nominal PVT values specified in  |
|             |        |      | the library source                             |
|             |        |      | (via nom_process,nom_voltage and nom_temperatu |
|             |        |      | re respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).  |
| MESG-6      |Warning |    1 |Message truncated because it exceeds the        |
|             |        |      | maximum length of 4096 characters.             |
|             |        |      |By default messages are limited to 4096         |
|             |        |      | characters. All characters after the 4096      |
|             |        |      | character limit are truncated. To remove this  |
|             |        |      | limit, set the message attribute 'truncate' to |
|             |        |      | 'false'. However, this may dramatically        |
|             |        |      | increase the size of the log file.             |
| PHYS-93     |Warning |    1 |The design is not fully mapped.                 |
|             |        |      |The original design intent derived from the RTL |
|             |        |      | may no longer be available upon restoration.   |
| PHYS-106    |Warning |    2 |Site already defined before, duplicated site    |
|             |        |      | will be ignored.                               |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.    |
| RTLOPT-40   |Info    |    7 |Transformed datapath macro.                     |
| SYNTH-1     |Info    |    1 |Synthesizing.                                   |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.       |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_top'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_63'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_52_49' of datapath component 'increment_unsigned_73_78'.
Inserting clock-gating logic .....
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        4 to 15                   1       15
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        15		 68%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             1		  5%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         6		 27%
Total flip-flops                        22		100%
Total CG Modules                        1
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 2 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_top...
          Done structuring (delay-based) proj_top
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_counter...
          Done structuring (delay-based) logic partition in proj_counter
        Mapping logic partition in proj_counter...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) logic partition in proj_counter...
          Done structuring (delay-based) logic partition in proj_counter
        Mapping logic partition in proj_counter...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |Sev  |Count |                     Message Text                      |
--------------------------------------------------------------------------------
| GB-6    |Info |    2 |A datapath component has been ungrouped.               |
| POPT-12 |Info |    1 |Could not find any user created clock-gating module.   |
|         |     |      |Looking for Integrated clock-gating cell in library.   |
| POPT-96 |Info |    1 |One or more cost groups were automatically created for |
|         |     |      | clock gate enable paths.                              |
|         |     |      |This feature can be disabled by setting the attribute  |
|         |     |      | lp_clock_gating_auto_cost_grouping false.             |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   238 ps
Target path end-point (Port: proj_top/out_wait)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
u_counter
  cb_seqi
    out_index_reg[11]/clk                                               
    out_index_reg[11]/q   (u)  unmapped_d_flop         4 14.8           
  cb_seqi/g8_in_1 
  cb_oseqi/cb_seqi_g8_in_1 
    g350/in_3                                                           
    g350/z                (u)  unmapped_nand4          1  3.8           
    g344/in_2                                                           
    g344/z                (u)  unmapped_complex6       3 11.4           
    g345/in_0                                                           
    g345/z                (u)  unmapped_not            1  3.7           
  cb_oseqi/finished_count 
u_counter/finished_count 
u_fm/chg_idx 
  cb_oseqi/chg_idx 
    g90048/in_1                                                         
    g90048/z              (u)  unmapped_or2            6 22.2           
    g90049/in_0                                                         
    g90049/z              (u)  unmapped_not            1  4.9           
  cb_oseqi/out_wait 
u_fm/out_wait 
out_wait                  <<<  interconnect                             
                               out port                                 
(proj.sdc_line_17_258_1)       ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                          10000 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : u_counter/cb_seqi/out_index_reg[11]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6348ps.
 
Cost Group 'in2reg' target slack:   296 ps
Target path end-point (Pin: u_counter/count_enabled_reg/d)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
(proj.sdc_line_15_3_1)         ext delay                                
start                     (u)  in port                 2  7.6           
u_counter/start 
  cb_oseqi/start 
    g347/in_0                                                           
    g347/z                (u)  unmapped_complex2      17 62.9           
    g341/in_0                                                           
    g341/z                (u)  unmapped_complex2       1  3.8           
  cb_oseqi/cb_seqi_g149_z 
  cb_seqi/g149_z 
    g171/sel0                                                           
    g171/z                (u)  unmapped_bmux3          1  3.8           
    count_enabled_reg/d   <<<  unmapped_d_flop                          
    count_enabled_reg/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                          10000 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start
End-point    : u_counter/cb_seqi/count_enabled_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7549ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: u_counter/out_index_reg[14]/d)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
u_counter
  cb_seqi
    out_index_reg[11]/clk                                               
    out_index_reg[11]/q   (u)  unmapped_d_flop         4 14.8           
  cb_seqi/g8_in_1 
  cb_oseqi/cb_seqi_g8_in_1 
    g350/in_3                                                           
    g350/z                (u)  unmapped_nand4          1  3.8           
    g344/in_2                                                           
    g344/z                (u)  unmapped_complex6       3 11.4           
    g342/in_0                                                           
    g342/z                (u)  unmapped_nand2          3 11.1           
    g340/in_1                                                           
    g340/z                (u)  unmapped_complex2       3 11.1           
    g332/in_0                                                           
    g332/z                (u)  unmapped_complex2       4 14.8           
    g326/in_0                                                           
    g326/z                (u)  unmapped_complex3       5 18.5           
    g314/in_0                                                           
    g314/z                (u)  unmapped_complex4       8 29.6           
    g302/in_0                                                           
    g302/z                (u)  unmapped_complex4       2  7.4           
    g276/in_0                                                           
    g276/z                (u)  unmapped_or2            1  3.7           
    g277/in_1                                                           
    g277/z                (u)  unmapped_nand2          1  3.8           
    g360/in_0                                                           
    g360/z                (u)  unmapped_and2           1  3.8           
  cb_oseqi/cb_seqi_g150_z 
  cb_seqi/g150_z 
    g172/data0                                                          
    g172/z                (u)  unmapped_bmux3          1  3.8           
    out_index_reg[14]/d   <<<  unmapped_d_flop                          
    out_index_reg[14]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                          10000 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : u_counter/cb_seqi/out_index_reg[11]/clk
End-point    : u_counter/cb_seqi/out_index_reg[14]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7553ps.
 
Cost Group 'cg_enable_group_clk' target slack:   232 ps
Target path end-point (Pin: u_counter/RC_CG_HIER_INST0/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

         Pin                         Type          Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clk)              <<<    launch                               0 R 
(proj.sdc_line_15_3_1)          ext delay                                
start                    (u)    in port                 2  7.4           
u_counter/start 
  cb_oseqi/start 
    g347/in_0                                                            
    g347/z               (u)    unmapped_complex2      17 64.6           
    g339/in_1                                                            
    g339/z               (u)    unmapped_complex3       1  3.4           
  cb_oseqi/RC_CG_HIER_INST0_enable 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E     <<< (P)  PREICG_X0P5B_A9TR                        
    RC_CGIC_INST/CK             setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                          10000 R 
                                uncertainty                              
-------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : start
End-point    : u_counter/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7476ps.
 

Test connection status for design: proj_top
===========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    22        100.0
Excluded from State Retention      22        100.0
    - Will not convert             22        100.0
      - Preserved                   0          0.0
      - Power intent excluded      22        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 17, CPU_Time 6.987311999999974
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:12:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:13:31 (Aug09) |   1.35 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:33(00:12:44) |  00:00:06(00:00:19) | 100.0(100.0) |   16:13:49 (Aug09) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:12:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:13:31 (Aug09) |   1.35 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:33(00:12:44) |  00:00:06(00:00:19) | 100.0(100.0) |   16:13:49 (Aug09) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:13:49 (Aug09) |   1.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                           50         -         -       200      1102      1348
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       146       819      1140
##>G:Misc                              17
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       67
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_top' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 09/08/2024 16:13
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_top' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:12:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:13:31 (Aug09) |   1.35 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:33(00:12:44) |  00:00:06(00:00:19) |  43.7( 51.4) |   16:13:49 (Aug09) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:13:49 (Aug09) |   1.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:42(00:13:02) |  00:00:09(00:00:18) |  56.3( 48.6) |   16:14:07 (Aug09) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:12:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:13:31 (Aug09) |   1.35 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:33(00:12:44) |  00:00:06(00:00:19) |  43.7( 51.4) |   16:13:49 (Aug09) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:13:49 (Aug09) |   1.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:42(00:13:02) |  00:00:09(00:00:18) |  56.3( 48.6) |   16:14:07 (Aug09) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:42(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:07 (Aug09) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_top'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_top...
          Done structuring (delay-based) proj_top
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_counter...
          Done structuring (delay-based) logic partition in proj_counter
        Mapping logic partition in proj_counter...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) logic partition in proj_counter...
          Done structuring (delay-based) logic partition in proj_counter
        Mapping logic partition in proj_counter...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   238 ps
Target path end-point (Port: proj_top/out_wait)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
u_counter
  cb_seqi
    out_index_reg[11]/clk                                               
    out_index_reg[11]/q   (u)  unmapped_d_flop         4 14.8           
  cb_seqi/g350_in_3 
  cb_oseqi/cb_seqi_g350_in_3 
    g399/in_3                                                           
    g399/z                (u)  unmapped_nand4          1  3.8           
    g397/in_2                                                           
    g397/z                (u)  unmapped_complex6       3 11.4           
  cb_oseqi/cb_seqi_g344_z 
  g385/in_0                                                             
  g385/z                  (u)  unmapped_not            1  3.7           
u_counter/finished_count 
u_fm/chg_idx 
  cb_oseqi/chg_idx 
    g90048/in_1                                                         
    g90048/z              (u)  unmapped_or2            6 22.2           
  cb_oseqi/cb_seqi_g90048_z 
  g90060/in_0                                                           
  g90060/z                (u)  unmapped_not            1  4.9           
u_fm/out_wait 
out_wait                  <<<  interconnect                             
                               out port                                 
(proj.sdc_line_17_258_1)       ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                          10000 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : u_counter/cb_seqi/out_index_reg[11]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6289ps.
 
Cost Group 'in2reg' target slack:   296 ps
Target path end-point (Pin: u_counter/count_enabled_reg/d)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
(proj.sdc_line_15_3_1)         ext delay                                
start                     (u)  in port                 2  7.6           
u_counter/start 
  cb_oseqi/start 
    g385/in_0                                                           
    g385/z                (u)  unmapped_complex2      17 62.9           
  cb_oseqi/cb_seqi_g347_z 
  cb_seqi/g347_z 
    g341/in_1                                                           
    g341/z                (u)  unmapped_complex2       1  3.8           
    g564/sel0                                                           
    g564/z                (u)  unmapped_bmux3          1  3.8           
    count_enabled_reg/d   <<<  unmapped_d_flop                          
    count_enabled_reg/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                          10000 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : start
End-point    : u_counter/cb_seqi/count_enabled_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7550ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: u_counter/out_index_reg[14]/d)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock clk)               <<<  launch                               0 R 
u_counter
  cb_seqi
    out_index_reg[11]/clk                                               
    out_index_reg[11]/q   (u)  unmapped_d_flop         4 14.8           
  cb_seqi/g350_in_3 
  cb_oseqi/cb_seqi_g350_in_3 
    g399/in_3                                                           
    g399/z                (u)  unmapped_nand4          1  3.8           
    g397/in_2                                                           
    g397/z                (u)  unmapped_complex6       3 11.4           
  cb_oseqi/cb_seqi_g344_z 
  cb_seqi/g344_z 
    g342/in_0                                                           
    g342/z                (u)  unmapped_nand2          3 11.1           
    g340/in_0                                                           
    g340/z                (u)  unmapped_complex2       3 11.1           
    g332/in_0                                                           
    g332/z                (u)  unmapped_complex2       3 11.1           
    g325/in_0                                                           
    g325/z                (u)  unmapped_complex2       3 11.1           
    g561/in_0                                                           
    g561/z                (u)  unmapped_complex2       4 14.8           
    g315/in_1                                                           
    g315/z                (u)  unmapped_or2            3 11.1           
    g367/in_0                                                           
    g367/z                (u)  unmapped_complex2       3 11.1           
    g560/in_0                                                           
    g560/z                (u)  unmapped_complex2       5 18.5           
    g303/in_1                                                           
    g303/z                (u)  unmapped_or2            3 11.1           
    g557/in_0                                                           
    g557/z                (u)  unmapped_complex2       3 11.1           
    g556/in_0                                                           
    g556/z                (u)  unmapped_complex2       2  7.4           
    g499/in_0                                                           
    g499/z                (u)  unmapped_or2            1  3.7           
    g500/in_1                                                           
    g500/z                (u)  unmapped_nand2          1  3.8           
    g555/in_0                                                           
    g555/z                (u)  unmapped_and2           1  3.8           
    g565/data0                                                          
    g565/z                (u)  unmapped_bmux3          1  3.8           
    out_index_reg[14]/d   <<<  unmapped_d_flop                          
    out_index_reg[14]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                          10000 R 
                               uncertainty                              
------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : u_counter/cb_seqi/out_index_reg[11]/clk
End-point    : u_counter/cb_seqi/out_index_reg[14]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7385ps.
 
Cost Group 'cg_enable_group_clk' target slack:   232 ps
Target path end-point (Pin: u_counter/RC_CG_HIER_INST0/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

         Pin                         Type          Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clk)              <<<    launch                               0 R 
(proj.sdc_line_15_3_1)          ext delay                                
start                    (u)    in port                 2  7.4           
u_counter/start 
  cb_oseqi/start 
    g385/in_0                                                            
    g385/z               (u)    unmapped_complex2      17 64.6           
    g396/in_1                                                            
    g396/z               (u)    unmapped_complex3       1  3.4           
  cb_oseqi/RC_CG_HIER_INST0_enable 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E     <<< (P)  PREICG_X0P5B_A9TR                        
    RC_CGIC_INST/CK             setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                          10000 R 
                                uncertainty                              
-------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : start
End-point    : u_counter/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7524ps.
 
Multi-threaded Technology Mapping (2 threads, 2 of 2 CPUs usable)
          Restructuring (delay-based) logic partition in proj_fm...
          Done restructuring (delay-based) logic partition in proj_fm
        Optimizing logic partition in proj_fm...
          Restructuring (delay-based) logic partition in proj_counter...
          Done restructuring (delay-based) logic partition in proj_counter
        Optimizing logic partition in proj_counter...
          Restructuring (delay-based) logic partition in proj_fm...
          Done restructuring (delay-based) logic partition in proj_fm
        Optimizing logic partition in proj_fm...
          Restructuring (delay-based) logic partition in proj_counter...
          Done restructuring (delay-based) logic partition in proj_counter
        Optimizing logic partition in proj_counter...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
       Pin                        Type          Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                  launch                                          0 R 
(proj.sdc_line_15)           ext delay                           +2000    2000 R 
rst_n                 (i)    in port                 3  0.0    0    +0    2000 R 
u_counter/rst_n (i)
  cb_oseqi/rst_n (i)
    g419/A                                                          +0    2000   
    g419/Y                   NAND2_X1A_A9TL          5 17.6  318  +187    2187 F 
    g418/A                                                          +0    2187   
    g418/Y                   INV_X2M_A9TL            1  3.5   95  +101    2288 R 
    g417/B                                                          +0    2288   
    g417/Y                   NAND3XXB_X1M_A9TL       1  3.4  156  +106    2394 F 
  cb_oseqi/RC_CG_HIER_INST0_enable 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E  <<< (P)  PREICG_X0P5B_A9TR                      +0    2394   
    RC_CGIC_INST/CK          setup                             0  +253    2647 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                     10000 R 
                             uncertainty                           -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    7303ps 
Start-point  : rst_n
End-point    : u_counter/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(i) : Net is ideal.

          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                   launch                                         0 R 
(proj.sdc_line_15)            ext delay                          +2000    2000 R 
rst_n                    (i)  in port                3  0.0    0    +0    2000 R 
u_counter/rst_n (i)
  cb_oseqi/rst_n (i)
    g419/A                                                          +0    2000   
    g419/Y                    NAND2_X1A_A9TL         5 17.6  318  +187    2187 F 
  cb_oseqi/cb_seqi_g343_z 
  cb_seqi/g343_z 
    g792/A                                                          +0    2187   
    g792/Y                    INV_X4M_A9TL          14 34.2  174  +189    2376 R 
    g790/B                                                          +0    2376   
    g790/Y                    NAND2_X1B_A9TL         1  4.0  144  +117    2493 F 
    count_enabled_reg/SE <<<  SDFFRPQ_X1M_A9TL                      +0    2493   
    count_enabled_reg/CK      setup                            0  +201    2694 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                    10000 R 
                              uncertainty                          -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    7256ps 
Start-point  : rst_n
End-point    : u_counter/cb_seqi/count_enabled_reg/SE

(i) : Net is ideal.

          Pin                     Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                   launch                                        0 R 
u_counter
  cb_seqi
    out_index_reg[9]/CK                                       0    +0       0 R 
    out_index_reg[9]/Q        DFFRPQ_X1M_A9TL       3  8.4  137  +339     339 R 
  cb_seqi/g350_in_1 
  cb_oseqi/cb_seqi_g350_in_1 
    g423/B                                                         +0     339   
    g423/Y                    AND4_X0P5M_A9TL       1  3.5  121  +198     538 R 
    g421/D                                                         +0     538   
    g421/Y                    AND4_X0P5M_A9TL       1  4.2  137  +216     754 R 
    g420/A                                                         +0     754   
    g420/Y                    NAND3_X2A_A9TL        3  9.6  141  +115     868 F 
  cb_oseqi/cb_seqi_g344_z 
  g386/A                                                           +0     868   
  g386/Y                      INV_X2M_A9TL          1  3.4   58   +64     932 R 
u_counter/finished_count 
u_fm/chg_idx 
  cb_oseqi/chg_idx 
    g90062/A                                                       +0     932   
    g90062/Y                  OR2_X0P5M_A9TL        2 11.3  305  +238    1170 R 
  cb_oseqi/cb_seqi_g90048_z 
  g90061/A                                                         +0    1170   
  g90061/Y                    INV_X2M_A9TL          1  4.9   87   +84    1254 F 
u_fm/out_wait 
out_wait                 <<<  interconnect                   87    +0    1254 F 
                              out port                             +0    1254 F 
(proj.sdc_line_17_258_1)      ext delay                         +2000    3254 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                   10000 R 
                              uncertainty                         -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6696ps 
Start-point  : u_counter/cb_seqi/out_index_reg[9]/CK
End-point    : out_wait

          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                   launch                                         0 R 
u_counter
  cb_seqi
    out_index_reg[11]/CK                                       0    +0       0 R 
    out_index_reg[11]/Q       DFFRPQ_X1M_A9TL        2  7.0   89  +317     317 F 
  cb_seqi/g350_in_3 
  cb_oseqi/cb_seqi_g350_in_3 
    g423/D                                                          +0     317   
    g423/Y                    AND4_X0P5M_A9TL        1  3.5   90  +200     517 F 
    g421/D                                                          +0     517   
    g421/Y                    AND4_X0P5M_A9TL        1  4.2  101  +207     724 F 
    g420/A                                                          +0     724   
    g420/Y                    NAND3_X2A_A9TL         3  9.9  201  +142     866 R 
  cb_oseqi/cb_seqi_g344_z 
  cb_seqi/g344_z 
    g791/B                                                          +0     866   
    g791/Y                    AND2_X1M_A9TL          1  4.9   98  +179    1045 R 
    g787/B                                                          +0    1045   
    g787/CO                   ADDH_X1M_A9TL          1  4.9   97  +158    1202 R 
    g784/B                                                          +0    1202   
    g784/CO                   ADDH_X1M_A9TL          1  4.9   97  +157    1360 R 
    g781/B                                                          +0    1360   
    g781/CO                   ADDH_X1M_A9TL          1  4.9   97  +157    1517 R 
    g778/B                                                          +0    1517   
    g778/CO                   ADDH_X1M_A9TL          2  7.2  126  +174    1691 R 
    g777/B                                                          +0    1691   
    g777/Y                    AND2_X1M_A9TL          1  3.5   78  +147    1838 R 
    g773/B                                                          +0    1838   
    g773/Y                    AND2_X1M_A9TL          1  4.9   97  +147    1985 R 
    g768/B                                                          +0    1985   
    g768/CO                   ADDH_X1M_A9TL          1  4.9   97  +157    2142 R 
    g764/B                                                          +0    2142   
    g764/CO                   ADDH_X1M_A9TL          2  7.3  128  +175    2318 R 
    g763/A                                                          +0    2318   
    g763/Y                    AND3_X1M_A9TL          1  4.9   95  +159    2477 R 
    g759/B                                                          +0    2477   
    g759/CO                   ADDH_X1M_A9TL          1  4.9   96  +157    2634 R 
    g752/B                                                          +0    2634   
    g752/CO                   ADDH_X1M_A9TL          1  4.9   97  +157    2791 R 
    g748/B                                                          +0    2791   
    g748/CO                   ADDH_X1M_A9TL          1  4.9   97  +157    2948 R 
    g745/B                                                          +0    2948   
    g745/CO                   ADDH_X1M_A9TL          1  4.9   97  +157    3105 R 
    g744/A                                                          +0    3105   
    g744/Y                    XNOR2_X0P7M_A9TL       1  3.5  124   +87    3192 F 
    g741/C                                                          +0    3192   
    g741/Y                    NOR3_X1M_A9TL          1  3.5  243  +193    3385 R 
    out_index_reg[14]/D  <<<  DFFRPQ_X1M_A9TL                       +0    3385   
    out_index_reg[14]/CK      setup                            0  +132    3516 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                    10000 R 
                              uncertainty                          -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    6434ps 
Start-point  : u_counter/cb_seqi/out_index_reg[11]/CK
End-point    : u_counter/cb_seqi/out_index_reg[14]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                  523        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                reg2reg               236     6434             10000 
                reg2out               238     6696             10000 
                 in2reg               296     7256             10000 
    cg_enable_group_clk               232     7303             10000 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:   158 ps
Target path end-point (Port: proj_top/out_wait)

          Pin                     Type         Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)              <<<  launch                             0 R 
u_counter
  cb_seqi
    out_index_reg[9]/CK                                              
    out_index_reg[9]/Q        DFFRPQ_X1M_A9TL       3  8.4           
  cb_seqi/g350_in_1 
  cb_oseqi/cb_seqi_g350_in_1 
    g423/B                                                           
    g423/Y                    AND4_X0P5M_A9TL       1  3.5           
    g421/D                                                           
    g421/Y                    AND4_X0P5M_A9TL       1  4.2           
    g420/A                                                           
    g420/Y                    NAND3_X2A_A9TL        3  9.6           
  cb_oseqi/cb_seqi_g344_z 
  g386/A                                                             
  g386/Y                      INV_X2M_A9TL          1  3.4           
u_counter/finished_count 
u_fm/chg_idx 
  cb_oseqi/chg_idx 
    g90062/A                                                         
    g90062/Y                  OR2_X0P5M_A9TL        2 11.3           
  cb_oseqi/cb_seqi_g90048_z 
  g90061/A                                                           
  g90061/Y                    INV_X2M_A9TL          1  4.9           
u_fm/out_wait 
out_wait                 <<<  interconnect                           
                              out port                               
(proj.sdc_line_17_258_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                        10000 R 
                              uncertainty                            
---------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : u_counter/cb_seqi/out_index_reg[9]/CK
End-point    : out_wait

The global mapper estimates a slack for this path of 5701ps.
 
Cost Group 'in2reg' target slack:   155 ps
Target path end-point (Pin: u_counter/count_enabled_reg/SE (SDFFRPQ_X1M_A9TL/SE))

          Pin                      Type         Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)              <<<  launch                              0 R 
(proj.sdc_line_15)            ext delay                               
rst_n                    (i)  in port                3  0.0           
u_counter/rst_n (i)
  cb_oseqi/rst_n (i)
    g419/A                                                            
    g419/Y                    NAND2_X1A_A9TL         5 17.6           
  cb_oseqi/cb_seqi_g343_z 
  cb_seqi/g343_z 
    g792/A                                                            
    g792/Y                    INV_X4M_A9TL          14 34.2           
    g790/B                                                            
    g790/Y                    NAND2_X1B_A9TL         1  4.0           
    count_enabled_reg/SE <<<  SDFFRPQ_X1M_A9TL                        
    count_enabled_reg/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                         10000 R 
                              uncertainty                             
----------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : rst_n
End-point    : u_counter/cb_seqi/count_enabled_reg/SE

(i) : Net is ideal.

The global mapper estimates a slack for this path of 7238ps.
 
Cost Group 'reg2reg' target slack:   156 ps
Target path end-point (Pin: u_counter/out_index_reg[14]/D (DFFRPQ_X1M_A9TL/D))

          Pin                      Type         Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)              <<<  launch                              0 R 
u_counter
  cb_seqi
    out_index_reg[11]/CK                                              
    out_index_reg[11]/Q       DFFRPQ_X1M_A9TL        2  7.0           
  cb_seqi/g350_in_3 
  cb_oseqi/cb_seqi_g350_in_3 
    g423/D                                                            
    g423/Y                    AND4_X0P5M_A9TL        1  3.5           
    g421/D                                                            
    g421/Y                    AND4_X0P5M_A9TL        1  4.2           
    g420/A                                                            
    g420/Y                    NAND3_X2A_A9TL         3  9.9           
  cb_oseqi/cb_seqi_g344_z 
  cb_seqi/g344_z 
    g791/B                                                            
    g791/Y                    AND2_X1M_A9TL          1  4.9           
    g787/B                                                            
    g787/CO                   ADDH_X1M_A9TL          1  4.9           
    g784/B                                                            
    g784/CO                   ADDH_X1M_A9TL          1  4.9           
    g781/B                                                            
    g781/CO                   ADDH_X1M_A9TL          1  4.9           
    g778/B                                                            
    g778/CO                   ADDH_X1M_A9TL          2  7.2           
    g777/B                                                            
    g777/Y                    AND2_X1M_A9TL          1  3.5           
    g773/B                                                            
    g773/Y                    AND2_X1M_A9TL          1  4.9           
    g768/B                                                            
    g768/CO                   ADDH_X1M_A9TL          1  4.9           
    g764/B                                                            
    g764/CO                   ADDH_X1M_A9TL          2  7.3           
    g763/A                                                            
    g763/Y                    AND3_X1M_A9TL          1  4.9           
    g759/B                                                            
    g759/CO                   ADDH_X1M_A9TL          1  4.9           
    g752/B                                                            
    g752/CO                   ADDH_X1M_A9TL          1  4.9           
    g748/B                                                            
    g748/CO                   ADDH_X1M_A9TL          1  4.9           
    g745/B                                                            
    g745/CO                   ADDH_X1M_A9TL          1  4.9           
    g744/A                                                            
    g744/Y                    XNOR2_X0P7M_A9TL       1  3.5           
    g741/C                                                            
    g741/Y                    NOR3_X1M_A9TL          1  3.5           
    out_index_reg[14]/D  <<<  DFFRPQ_X1M_A9TL                         
    out_index_reg[14]/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                         10000 R 
                              uncertainty                             
----------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : u_counter/cb_seqi/out_index_reg[11]/CK
End-point    : u_counter/cb_seqi/out_index_reg[14]/D

The global mapper estimates a slack for this path of 5463ps.
 
Cost Group 'cg_enable_group_clk' target slack:   153 ps
Target path end-point (Pin: u_counter/RC_CG_HIER_INST0/RC_CGIC_INST/E (PREICG_X0P5B_A9TR/E))

       Pin                        Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)           <<<    launch                               0 R 
(proj.sdc_line_15)           ext delay                                
rst_n                 (i)    in port                 3  0.0           
u_counter/rst_n (i)
  cb_oseqi/rst_n (i)
    g419/A                                                            
    g419/Y                   NAND2_X1A_A9TL          5 17.6           
    g418/A                                                            
    g418/Y                   INV_X2M_A9TL            1  3.5           
    g417/B                                                            
    g417/Y                   NAND3XXB_X1M_A9TL       1  3.4           
  cb_oseqi/RC_CG_HIER_INST0_enable 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E  <<< (P)  PREICG_X0P5B_A9TR                        
    RC_CGIC_INST/CK          setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                          10000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : rst_n
End-point    : u_counter/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(i) : Net is ideal.

The global mapper estimates a slack for this path of 7282ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
       Pin                        Type          Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                  launch                                          0 R 
(proj.sdc_line_15)           ext delay                           +2000    2000 R 
rst_n                 (i)    in port                 3  0.0    0    +0    2000 R 
u_counter/rst_n (i)
  cb_oseqi/rst_n (i)
    g419/A                                                          +0    2000   
    g419/Y                   NAND2_X1A_A9TL          5 14.0  266  +153    2153 F 
    g418/A                                                          +0    2153   
    g418/Y                   INV_X1M_A9TL            1  3.5  114  +130    2283 R 
    g417/B                                                          +0    2283   
    g417/Y                   NAND3XXB_X1M_A9TL       1  3.4  152  +110    2394 F 
  cb_oseqi/RC_CG_HIER_INST0_enable 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E  <<< (P)  PREICG_X0P5B_A9TR                      +0    2394   
    RC_CGIC_INST/CK          setup                             0  +252    2646 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                     10000 R 
                             uncertainty                           -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    7304ps 
Start-point  : rst_n
End-point    : u_counter/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(i) : Net is ideal.

          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                   launch                                         0 R 
(proj.sdc_line_15)            ext delay                          +2000    2000 R 
rst_n                    (i)  in port                3  0.0    0    +0    2000 R 
u_counter/rst_n (i)
  cb_oseqi/rst_n (i)
    g419/A                                                          +0    2000   
    g419/Y                    NAND2_X1A_A9TL         5 14.0  266  +153    2153 F 
  cb_oseqi/cb_seqi_g343_z 
  cb_seqi/g343_z 
    g792/A                                                          +0    2153   
    g792/Y                    INV_X2M_A9TL          14 34.2  249  +244    2397 R 
    g790/B                                                          +0    2397   
    g790/Y                    NAND2_X1B_A9TL         1  4.0  140  +138    2535 F 
    count_enabled_reg/SE <<<  SDFFRPQ_X1M_A9TL                      +0    2535   
    count_enabled_reg/CK      setup                            0  +200    2735 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                    10000 R 
                              uncertainty                          -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    7215ps 
Start-point  : rst_n
End-point    : u_counter/cb_seqi/count_enabled_reg/SE

(i) : Net is ideal.

          Pin                     Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                   launch                                        0 R 
u_counter
  cb_seqi
    out_index_reg[8]/CK                                       0    +0       0 R 
    out_index_reg[8]/Q        DFFRPQ_X1M_A9TL       3  9.6  152  +348     348 R 
  cb_seqi/g350_in_0 
  cb_oseqi/cb_seqi_g350_in_0 
    g423/A                                                         +0     348   
    g423/Y                    AND4_X0P5M_A9TL       1  3.5  122  +191     539 R 
    g421/D                                                         +0     539   
    g421/Y                    AND4_X0P5M_A9TL       1  3.5  121  +207     745 R 
    g420/A                                                         +0     745   
    g420/Y                    NAND3_X1A_A9TL        3  8.4  223  +169     914 F 
  cb_oseqi/cb_seqi_g344_z 
  g386/A                                                           +0     914   
  g386/Y                      INV_X1M_A9TL          1  3.4  102  +115    1029 R 
u_counter/finished_count 
u_fm/chg_idx 
  cb_oseqi/chg_idx 
    g90062/A                                                       +0    1029   
    g90062/Y                  OR2_X0P5M_A9TL        2  7.6  214  +202    1231 R 
  cb_oseqi/cb_seqi_g90048_z 
  g90061/A                                                         +0    1231   
  g90061/Y                    INV_X1M_A9TL          1  4.9   95  +106    1337 F 
u_fm/out_wait 
out_wait                 <<<  interconnect                   95    +0    1337 F 
                              out port                             +0    1337 F 
(proj.sdc_line_17_258_1)      ext delay                         +2000    3337 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                   10000 R 
                              uncertainty                         -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6613ps 
Start-point  : u_counter/cb_seqi/out_index_reg[8]/CK
End-point    : out_wait

          Pin                      Type         Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                   launch                                         0 R 
u_counter
  cb_seqi
    out_index_reg[11]/CK                                       0    +0       0 R 
    out_index_reg[11]/Q       DFFRPQ_X1M_A9TL        2  7.0   89  +317     317 F 
  cb_seqi/g350_in_3 
  cb_oseqi/cb_seqi_g350_in_3 
    g423/D                                                          +0     317   
    g423/Y                    AND4_X0P5M_A9TL        1  3.5   90  +200     517 F 
    g421/D                                                          +0     517   
    g421/Y                    AND4_X0P5M_A9TL        1  3.5   90  +200     717 F 
    g420/A                                                          +0     717   
    g420/Y                    NAND3_X1A_A9TL         3  8.7  295  +195     913 R 
  cb_oseqi/cb_seqi_g344_z 
  cb_seqi/g344_z 
    g791/B                                                          +0     913   
    g791/Y                    AND2_X1M_A9TL          1  4.9  100  +201    1114 R 
    g787/B                                                          +0    1114   
    g787/CO                   ADDH_X1M_A9TL          1  4.9   97  +158    1272 R 
    g784/B                                                          +0    1272   
    g784/CO                   ADDH_X1M_A9TL          1  4.9   97  +157    1429 R 
    g781/B                                                          +0    1429   
    g781/CO                   ADDH_X1M_A9TL          1  4.9   97  +157    1586 R 
    g778/B                                                          +0    1586   
    g778/CO                   ADDH_X1M_A9TL          2  7.2  126  +174    1760 R 
    g777/B                                                          +0    1760   
    g777/Y                    AND2_X1M_A9TL          1  3.5   79  +147    1908 R 
    g773/B                                                          +0    1908   
    g773/Y                    AND2_X1M_A9TL          1  4.9   97  +147    2055 R 
    g768/B                                                          +0    2055   
    g768/CO                   ADDH_X1M_A9TL          1  4.9   97  +157    2212 R 
    g764/B                                                          +0    2212   
    g764/CO                   ADDH_X1M_A9TL          2  7.3  128  +175    2387 R 
    g763/A                                                          +0    2387   
    g763/Y                    AND3_X1M_A9TL          1  4.9   95  +159    2546 R 
    g759/B                                                          +0    2546   
    g759/CO                   ADDH_X1M_A9TL          1  4.9   97  +157    2703 R 
    g752/B                                                          +0    2703   
    g752/CO                   ADDH_X1M_A9TL          1  4.9   97  +157    2860 R 
    g748/B                                                          +0    2860   
    g748/CO                   ADDH_X1M_A9TL          1  4.9   97  +157    3017 R 
    g745/B                                                          +0    3017   
    g745/CO                   ADDH_X1M_A9TL          1  4.9   97  +157    3174 R 
    g744/A                                                          +0    3174   
    g744/Y                    XNOR2_X0P7M_A9TL       1  3.5  226  +124    3298 R 
    g741/C                                                          +0    3298   
    g741/Y                    NOR3_X1M_A9TL          1  3.4  137  +158    3456 F 
    out_index_reg[14]/D  <<<  DFFRPQ_X1M_A9TL                       +0    3456   
    out_index_reg[14]/CK      setup                            0  +128    3584 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                    10000 R 
                              uncertainty                          -50    9950 R 
---------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    6366ps 
Start-point  : u_counter/cb_seqi/out_index_reg[11]/CK
End-point    : u_counter/cb_seqi/out_index_reg[14]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |    8 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                 516        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                reg2reg               156     6366             10000 
                reg2out               158     6613             10000 
                 in2reg               155     7215             10000 
    cg_enable_group_clk               153     7304             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

Test connection status for design: proj_top
===========================================
Connected 0 out of 0 clock-gating instances.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    22        100.0
Excluded from State Retention      22        100.0
    - Will not convert             22        100.0
      - Preserved                   0          0.0
      - Power intent excluded      22        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 11, CPU_Time 3.995162999999991
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:12:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:13:31 (Aug09) |   1.35 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:33(00:12:44) |  00:00:06(00:00:19) |  35.0( 39.6) |   16:13:49 (Aug09) |   1.14 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:33(00:12:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:13:49 (Aug09) |   1.14 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:42(00:13:02) |  00:00:09(00:00:18) |  45.0( 37.5) |   16:14:07 (Aug09) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:42(00:13:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:14:07 (Aug09) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:46(00:13:13) |  00:00:03(00:00:11) |  20.0( 22.9) |   16:14:18 (Aug09) |   1.06 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
RedirectOutput: cannot create thread, pthread_create failed: Resource temporarily unavailable.
