<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html>
<head>
<title>Performance Evaluation - Profiling results</title>
<link rel="stylesheet" type="text/css" media="screen" href="css/ui.jqgrid.css" />
<link rel="stylesheet" type="text/css" href="css/themes/redmond_custom/jquery-ui.css" />
<link rel="stylesheet" type="text/css" href="css/themes/redmond_custom/jquery.jqplot.min.css" />

<script src="js/jquery-1.9.0.min.js" type="text/javascript"></script>
<script src="js/jquery-ui-1.10.3.custom.min.js" type="text/javascript"></script>
<script src="js/grid.locale-en.js" type="text/javascript"></script>
<script src="js/jquery.jqGrid.min.js" type="text/javascript"></script>

<script class="include" type="text/javascript" src="js/jquery.jqplot.min.js"></script>
<script class="include" language="javascript" type="text/javascript" src="js/jqplot.barRenderer.min.js"></script>
<script class="include" language="javascript" type="text/javascript" src="js/jqplot.categoryAxisRenderer.min.js"></script>
<script class="include" language="javascript" type="text/javascript" src="js/jqplot.pointLabels.min.js"></script>
<script class="include" language="javascript" type="text/javascript" src="js/jqplot.cursor.min.js"></script>
<script class="include" language="javascript" type="text/javascript" src="js/jqplot.canvasTextRenderer.min.js"></script>
<script class="include" language="javascript" type="text/javascript" src="js/jqplot.canvasAxisTickRenderer.min.js"></script>
<script class="include" language="javascript" type="text/javascript" src="js/jqplot.canvasAxisLabelRenderer.min.js"></script>

<!--
For debugging purposes, I have created a grid.loader.js which does the same
loading of the files as in previous versions. The location of the file is in
src directory of the package. In order to use this, the variable pathojsfiles
should be adjusted to point to the appropriate folder - see 3.4.x docs.

$('#Grid').jqGrid('GridDestroy');

If custom jquery-ui css
<link rel="stylesheet" type="text/css" media="screen" href="www/css/jquery-ui-1.7.1.custom.css" />
-->
 <style>
/* IE has layout issues when sorting (see #5413) */
.group { zoom: 1 }

body {
   background-image: url("images/bg.jpg");
   background-position: top;
   background-repeat: no-repeat;
}

.cf_level_tabs{
   padding: 0 0;
}

.bin_loop_reports table{
   width:100%;
}

.bin_loop_report table{
   width:100%;
}

.bin_loop_report td{
   font-size: 10pt;
   text-align: justify;
   padding-left: 10px;
   padding-right: 10px;
}

.bin_loop_reports_header{
   font-size: 11pt;
}

#page_title{
	font-weight: bolder;
	color: #114B79;
  font-size: 2em;
	margin: 0 auto;
	margin-top: 100px;
	text-align: center;
	font-family: arial;
}

#accordion_src_lvl{
    width:  950px; 
    margin:  0 auto; 
    margin-top: 40px;
}
#accordion_hotspotsfcts .group{
    text-align: center;
}
/* Redefine jquery-ui widgets' css*/
.ui-accordion .ui-accordion-content {
    border-top: 0 none;
    overflow: auto;
    padding: 10px;
}

.ui-tabs .ui-tabs-panel {
    background: none repeat scroll 0 0 rgba(0, 0, 0, 0);
    border-width: 0;
    display: block;
    padding: 10px;
}

</style>
<script>
$(function() {
    $( "#accordion_src_lvl,#accordion_bin_lvl,#accordion_path_lvl" )
    .accordion({
        collapsible: true,
        //active: false,
        heightStyle: "content",
        //header: "> div > h3" //only when using div before h3 (class = group)
    })
    .sortable({
        axis: "y",
        handle: "h3",
        stop: function( event, ui ) {
            // IE doesn't register the blur when sorting
            // so trigger focusout handlers to remove .ui-state-focus
            ui.item.children( "h3" ).triggerHandler( "focusout" );
        }
    })
		.bind('accordionactivate', function(event, ui) {
				if(ui.newHeader.length)
						$(window).scrollTop(ui.newHeader.offset().top);
		});
    $(".cf_level_tabs").tabs();
});
</script>

      </head>
   
      <body>
      <div id="page_title">Code quality analysis</div>
   
<font size="3" color="white"><br>Target micro-architecture is: Knights Landing (run maqao --list-procs to review related processors).</font>         <div id="accordion_src_lvl">
                                     <h3>Binary loops</h3>
                                  <div>
                                                             <div id="accordion_bin_lvl">
                                                    <h3>MAQAO binary loop id: 0</h3>
                                                    <div>
                                					<table class="bin_loop_reports_header">
				  <tr><td><b></b></td></tr>
<tr><td><b>The structure of this loop is probably &ltif then [else] end&gt.<br></b></td></tr>
<tr><td><b>The presence of multiple execution paths is typically the main/first bottleneck.<br>Try to simplify control inside loop: ideally, try to remove all conditional expressions, for example by (if applicable):<br><ul><li>hoisting them (moving them outside the loop)</li><li>turning them into conditional moves, MIN or MAX</li></ul><br></b></td></tr>
					</table>
				                                                                     <div id="accordion_path_lvl">
                                                                                                                                         <h3>path #1</h3>
                                                                                         <div>
                                                                      <div class="bin_loop_reports">
               <table class="bin_loop_reports_header">
         <tr><td><b>Warnings:</b></td></tr>
<tr><td><b>Detected a function call instruction: ignoring called function instructions.</b></td></tr>
<tr><td><b>Rerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.</b></td></tr>
<tr><td><b>0% of peak computational performance is used (0.16 out of 32.00 FLOP per cycle (GFLOPS @ 1GHz))</b></td></tr>
      </table>
                                         <div class="cf_level_tabs">
                                                <ul>
                                                        <li><a href="#cf_level_tabs-1" style="padding: 0.1em 0.5em;font-size: 11pt;">Gain</a></li>
                                                        <li><a href="#cf_level_tabs-2" style="padding: 0.1em 0.5em;font-size: 11pt;">Potential gain</a></li>
                                                        <li><a href="#cf_level_tabs-3" style="padding: 0.1em 0.5em;font-size: 11pt;">Hints</a></li>
                                                        <li><a href="#cf_level_tabs-4" style="padding: 0.1em 0.5em;font-size: 11pt;">Experts only</a></li>
                                                </ul>
                                                <div id="cf_level_tabs-1">
         <table class="bin_loop_reports">
                                 <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Vectorization</th></tr>
                                          <tr><td>Your loop is not vectorized.<br/>Only 10% of vector register length is used (average across all SSE/AVX instructions).<br/>By vectorizing your loop, you can lower the cost of an iteration from 32.00 to 4.00 cycles (8.00x speedup).</td></tr>
                                          <tr><td><i>All SSE/AVX instructions are used in scalar version (process only one data element in vector registers).<br/>Since your execution units are vector units, only a vectorized loop can use their full power.<br/></i></td></tr>
                                       <tr><td><b>Proposed solution(s):</b></td></tr>
                     <tr><td><ul><li>Try another compiler or update/tune your current one</li><li>Remove inter-iterations dependences from your loop and make it unit-stride:<br/><ul><li>If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly</li><li>If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA)</li></ul></li></ul></td></tr>
                                  </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Execution units bottlenecks</th></tr>
                                          <tr><td>Performance is limited by execution of divide and square root operations (the divide/square root unit is a bottleneck).<br/><br/>By removing all these bottlenecks, you can lower the cost of an iteration from 32.00 to 15.00 cycles (2.13x speedup).<br/></td></tr>
                                          <tr><td><b>Proposed solution(s):</b></td></tr>
                     <tr><td><ul><li>Reduce the number of division or square root instructions:<br/><ul><li>If denominator is constant over iterations, use reciprocal (replace x/y with x*(1/y)). Check precision impact.</li></ul></li><li>Check whether you really need double precision. If not, switch to single precision to speedup execution</li></ul></td></tr>
                                  </table>
             <td>
                         <tr>
                      </table>
                                                                 </div>
                                                        <div id="cf_level_tabs-2">
         <table class="bin_loop_reports">
                                 <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">FMA</th></tr>
                                          <tr><td>Presence of both ADD/SUB and MUL operations.</td></tr>
                                          <tr><td><b>Proposed solution(s):</b></td></tr>
                     <tr><td><ul><li>Pass to your compiler a micro-architecture specialization option:<br/><ul><li>Please read your compiler manual</li></ul></li><li>Try to change order in which elements are evaluated (using parentheses) in arithmetic expressions containing both ADD/SUB and MUL operations to enable your compiler to generate FMA instructions wherever possible.<br/>For instance a + b*c is a valid FMA (MUL then ADD).<br/>However (a+b)* c cannot be translated into an FMA (ADD then MUL).</li></ul></td></tr>
                                  </table>
             <td>
                         <tr>
                      </table>
                                                                 </div>
                                                        <div id="cf_level_tabs-3">
         <table class="bin_loop_reports">
                                 <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">CALL instructions</th></tr>
                                          <tr><td>Detected function call instructions.<br/></td></tr>
                                          <tr><td><i>Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.<br/><ul><li>move_particles: 1 occurrences</li><li>unknown: 4 occurrences</li></ul></i></td></tr>
                                  </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Type of elements and instruction set</th></tr>
                                          <tr><td>5 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).<br/></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Matching between your loop (in the source code) and the binary loop</th></tr>
                                          <tr><td>The binary loop is composed of 5 FP arithmetical operations:<br/><ul><li>1: addition or subtraction</li><li>3: multiply</li><li>1: divide</li></ul>The binary loop is loading 44 bytes (5 double precision FP elements).<br/>The binary loop is storing 8 bytes (1 double precision FP elements).</td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Arithmetic intensity</th></tr>
                                          <tr><td>Arithmetic intensity is 0.10 FP operations per loaded or stored byte.</td></tr>
                                     </table>
             <td>
                         <tr>
                      </table>
                                                                 </div>
                                                        <div id="cf_level_tabs-4">
         <table class="bin_loop_reports">
                                 <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">General properties</th></tr>
                                          <tr><td><table><tr><td>nb instructions</td><td>25</td></tr><tr><td>loop length</td><td>132</td></tr><tr><td>used x86 registers</td><td>9</td></tr><tr><td>used mmx registers</td><td>0</td></tr><tr><td>used xmm registers</td><td>5</td></tr><tr><td>used ymm registers</td><td>0</td></tr><tr><td>used zmm registers</td><td>0</td></tr><tr><td>nb stack references</td><td>4</td></tr><tr><td>ADD-SUB / MUL ratio</td><td>0.33</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Front-end</th></tr>
                                          <tr><td>MACRO FUSION NOT POSSIBLE<br/><table><tr><td>instruction fetch</td><td>9.00 cycles</td></tr><tr><td>instruction queue</td><td>12.50 cycles</td></tr><tr><td>decoding</td><td>12.50 cycles</td></tr><tr><td>micro-operation queue</td><td>15.00 cycles</td></tr><tr><td>front end</td><td>15.00 cycles</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Back-end</th></tr>
                                          <tr><td><table><tr><th>      </th><th>P0</th><th>P1</th><th>P2</th><th>P3</th><th>P4</th><th>P5</th><th>P6</th></tr><tr><td>uops</td><td>2.50</td><td>2.50</td><td>3.50</td><td>3.50</td><td>8.00</td><td>8.00</td><td>1.00</td></tr><tr><td>cycles</td><td>2.50</td><td>2.50</td><td>3.50</td><td>3.50</td><td>8.00</td><td>8.00</td><td>1.00</td></tr></table><br/><table><tr><td>Cycles executing div or sqrt instructions</td><td>12.00-32.00</td></tr><tr><td>Longest recurrence chain latency (RecMII)</td><td>1.00</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Cycles summary</th></tr>
                                          <tr><td><table><tr><td>Front-end</td><td>15.00</td></tr><tr><td>Dispatch</td><td>8.00</td></tr><tr><td>DIV/SQRT</td><td>12.00-32.00</td></tr><tr><td>Data deps.</td><td>1.00</td></tr><tr><td>Overall L1</td><td>15.00-32.00</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Vectorization ratios</th></tr>
                                          <tr><td>INT<br/><table><tr><td>all</td><td>0%</td></tr><tr><td>load</td><td>0%</td></tr><tr><td>store</td><td>NA (no store vectorizable/vectorized instructions)</td></tr><tr><td>mul</td><td>NA (no mul vectorizable/vectorized instructions)</td></tr><tr><td>add-sub</td><td>NA (no add-sub vectorizable/vectorized instructions)</td></tr><tr><td>fma</td><td>NA (no fma vectorizable/vectorized instructions)</td></tr><tr><td>other</td><td>0%</td></tr></table>FP<br/><table><tr><td>all</td><td>0%</td></tr><tr><td>load</td><td>0%</td></tr><tr><td>store</td><td>0%</td></tr><tr><td>mul</td><td>0%</td></tr><tr><td>add-sub</td><td>0%</td></tr><tr><td>fma</td><td>NA (no fma vectorizable/vectorized instructions)</td></tr><tr><td>div/sqrt</td><td>0%</td></tr><tr><td>other</td><td>NA (no other vectorizable/vectorized instructions)</td></tr></table>INT+FP<br/><table><tr><td>all</td><td>0%</td></tr><tr><td>load</td><td>0%</td></tr><tr><td>store</td><td>0%</td></tr><tr><td>mul</td><td>0%</td></tr><tr><td>add-sub</td><td>0%</td></tr><tr><td>fma</td><td>NA (no fma vectorizable/vectorized instructions)</td></tr><tr><td>div/sqrt</td><td>0%</td></tr><tr><td>other</td><td>0%</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Vector efficiency ratios</th></tr>
                                          <tr><td>INT<br/><table><tr><td>all</td><td>8%</td></tr><tr><td>load</td><td>12%</td></tr><tr><td>store</td><td>NA (no store vectorizable/vectorized instructions)</td></tr><tr><td>mul</td><td>NA (no mul vectorizable/vectorized instructions)</td></tr><tr><td>add-sub</td><td>NA (no add-sub vectorizable/vectorized instructions)</td></tr><tr><td>fma</td><td>NA (no fma vectorizable/vectorized instructions)</td></tr><tr><td>other</td><td>6%</td></tr></table>FP<br/><table><tr><td>all</td><td>11%</td></tr><tr><td>load</td><td>11%</td></tr><tr><td>store</td><td>12%</td></tr><tr><td>mul</td><td>12%</td></tr><tr><td>add-sub</td><td>12%</td></tr><tr><td>fma</td><td>NA (no fma vectorizable/vectorized instructions)</td></tr><tr><td>div/sqrt</td><td>12%</td></tr><tr><td>other</td><td>NA (no other vectorizable/vectorized instructions)</td></tr></table>INT+FP<br/><table><tr><td>all</td><td>10%</td></tr><tr><td>load</td><td>11%</td></tr><tr><td>store</td><td>12%</td></tr><tr><td>mul</td><td>12%</td></tr><tr><td>add-sub</td><td>12%</td></tr><tr><td>fma</td><td>NA (no fma vectorizable/vectorized instructions)</td></tr><tr><td>div/sqrt</td><td>12%</td></tr><tr><td>other</td><td>6%</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Cycles and memory resources usage</th></tr>
                                          <tr><td>Assuming all data fit into the L1 cache, each iteration of the binary loop takes 32.00 cycles. At this rate:<br/><ul><li>1% of peak load performance is reached (1.38 out of 128.00 bytes loaded per cycle (GB/s @ 1GHz))</li><li>0% of peak store performance is reached (0.25 out of 64.00 bytes stored per cycle (GB/s @ 1GHz))</li></ul></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Front-end bottlenecks</th></tr>
                                          <tr><td>Found no such bottlenecks.</td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">ASM code</th></tr>
                                          <tr><td>In the binary file, the address of the loop is: 12b9<br/><br/><table><tr><th>Instruction</th><th>Nb FU</th><th>P0</th><th>P1</th><th>P2</th><th>P3</th><th>P4</th><th>P5</th><th>P6</th><th>Latency</th><th>Recip. throughput</th></tr><tr><td>LEA 0x1(%RBX),%RBX</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>CALL 10e0 <.plt.sec@start+0x20></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>2</td></tr><tr><td>VMOVSD %XMM0,(%RSP)</td><td>1</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>1</td><td>2</td><td>1</td></tr><tr><td>LEA (%R12),%RSI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>VMOVSS 0xe5d(%RIP),%XMM0</td><td>1</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>5</td><td>0.50</td></tr><tr><td>LEA (%RBP),%RDI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>CALL 15e0 <move_particles></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>2</td></tr><tr><td>CALL 10e0 <.plt.sec@start+0x20></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>2</td></tr><tr><td>VSUBSD (%RSP),%XMM0,%XMM0</td><td>1</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>6</td><td>0.50</td></tr><tr><td>VMOVSD 0xe5e(%RIP),%XMM6</td><td>1</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>5</td><td>0.50</td></tr><tr><td>CMP $0x2,%RBX</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>VDIVSD %XMM0,%XMM6,%XMM2</td><td>3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>40-42</td><td>12-32</td></tr><tr><td>VMULSD %XMM2,%XMM2,%XMM3</td><td>1</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>6</td><td>0.50</td></tr><tr><td>VMULSD 0x18(%RSP),%XMM2,%XMM1</td><td>1</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>6</td><td>0.50</td></tr><tr><td>VMULSD 0x20(%RSP),%XMM2,%XMM2</td><td>1</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>6</td><td>0.50</td></tr><tr><td>JA 1260 <main+0x120></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1-2</td></tr><tr><td>LEA 0xe0d(%RIP),%RCX</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>LEA (%RBX),%RDX</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>LEA 0xdd0(%RIP),%RSI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>MOV $0x1,%EDI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>MOV $0x3,%EAX</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>CALL 1120 <.plt.sec@start+0x60></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>2</td></tr><tr><td>MOV 0x2ce1(%RIP),%RDI</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>4</td><td>1</td></tr><tr><td>CALL 1110 <.plt.sec@start+0x50></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>2</td></tr><tr><td>JMP 12b5 <main+0x175></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>2</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                      </table>
                                                                 </div>
         </div>
      </div>
                                                                                            </div>
                                                                                                                                                         <h3>path #2</h3>
                                                                                         <div>
                                                                      <div class="bin_loop_reports">
               <table class="bin_loop_reports_header">
         <tr><td><b>Warnings:</b></td></tr>
<tr><td><b>Detected a function call instruction: ignoring called function instructions.</b></td></tr>
<tr><td><b>Rerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.</b></td></tr>
<tr><td><b>0% of peak computational performance is used (0.25 out of 32.00 FLOP per cycle (GFLOPS @ 1GHz))</b></td></tr>
      </table>
                                         <div class="cf_level_tabs">
                                                <ul>
                                                        <li><a href="#cf_level_tabs-1" style="padding: 0.1em 0.5em;font-size: 11pt;">Gain</a></li>
                                                        <li><a href="#cf_level_tabs-2" style="padding: 0.1em 0.5em;font-size: 11pt;">Potential gain</a></li>
                                                        <li><a href="#cf_level_tabs-3" style="padding: 0.1em 0.5em;font-size: 11pt;">Hints</a></li>
                                                        <li><a href="#cf_level_tabs-4" style="padding: 0.1em 0.5em;font-size: 11pt;">Experts only</a></li>
                                                </ul>
                                                <div id="cf_level_tabs-1">
         <table class="bin_loop_reports">
                                 <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Vectorization</th></tr>
                                          <tr><td>Your loop is not vectorized.<br/>Only 11% of vector register length is used (average across all SSE/AVX instructions).<br/>By vectorizing your loop, you can lower the cost of an iteration from 32.00 to 4.00 cycles (8.00x speedup).</td></tr>
                                          <tr><td><i>All SSE/AVX instructions are used in scalar version (process only one data element in vector registers).<br/>Since your execution units are vector units, only a vectorized loop can use their full power.<br/></i></td></tr>
                                       <tr><td><b>Proposed solution(s):</b></td></tr>
                     <tr><td><ul><li>Try another compiler or update/tune your current one</li><li>Remove inter-iterations dependences from your loop and make it unit-stride:<br/><ul><li>If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly</li><li>If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA)</li></ul></li></ul></td></tr>
                                  </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Execution units bottlenecks</th></tr>
                                          <tr><td>Performance is limited by execution of divide and square root operations (the divide/square root unit is a bottleneck).<br/><br/>By removing all these bottlenecks, you can lower the cost of an iteration from 32.00 to 18.00 cycles (1.78x speedup).<br/></td></tr>
                                          <tr><td><b>Proposed solution(s):</b></td></tr>
                     <tr><td><ul><li>Reduce the number of division or square root instructions:<br/><ul><li>If denominator is constant over iterations, use reciprocal (replace x/y with x*(1/y)). Check precision impact.</li></ul></li><li>Check whether you really need double precision. If not, switch to single precision to speedup execution</li></ul></td></tr>
                                  </table>
             <td>
                         <tr>
                      </table>
                                                                 </div>
                                                        <div id="cf_level_tabs-2">
         <table class="bin_loop_reports">
                                 <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">FMA</th></tr>
                                          <tr><td>Detected 1 FMA (fused multiply-add) operations.<br/>Presence of both ADD/SUB and MUL operations.</td></tr>
                                          <tr><td><b>Proposed solution(s):</b></td></tr>
                     <tr><td>Try to change order in which elements are evaluated (using parentheses) in arithmetic expressions containing both ADD/SUB and MUL operations to enable your compiler to generate FMA instructions wherever possible.<br/>For instance a + b*c is a valid FMA (MUL then ADD).<br/>However (a+b)* c cannot be translated into an FMA (ADD then MUL).</td></tr>
                                  </table>
             <td>
                         <tr>
                      </table>
                                                                 </div>
                                                        <div id="cf_level_tabs-3">
         <table class="bin_loop_reports">
                                 <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">CALL instructions</th></tr>
                                          <tr><td>Detected function call instructions.<br/></td></tr>
                                          <tr><td><i>Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.<br/><ul><li>move_particles: 1 occurrences</li><li>unknown: 4 occurrences</li></ul></i></td></tr>
                                  </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Type of elements and instruction set</th></tr>
                                          <tr><td>7 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).<br/></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Matching between your loop (in the source code) and the binary loop</th></tr>
                                          <tr><td>The binary loop is composed of 8 FP arithmetical operations:<br/><ul><li>3: addition or subtraction (1 inside FMA instructions)</li><li>4: multiply (1 inside FMA instructions)</li><li>1: divide</li></ul>The binary loop is loading 68 bytes (8 double precision FP elements).<br/>The binary loop is storing 24 bytes (3 double precision FP elements).</td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Arithmetic intensity</th></tr>
                                          <tr><td>Arithmetic intensity is 0.09 FP operations per loaded or stored byte.</td></tr>
                                     </table>
             <td>
                         <tr>
                      </table>
                                                                 </div>
                                                        <div id="cf_level_tabs-4">
         <table class="bin_loop_reports">
                                 <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">General properties</th></tr>
                                          <tr><td><table><tr><td>nb instructions</td><td>31</td></tr><tr><td>loop length</td><td>168</td></tr><tr><td>used x86 registers</td><td>9</td></tr><tr><td>used mmx registers</td><td>0</td></tr><tr><td>used xmm registers</td><td>6</td></tr><tr><td>used ymm registers</td><td>0</td></tr><tr><td>used zmm registers</td><td>0</td></tr><tr><td>nb stack references</td><td>7</td></tr><tr><td>ADD-SUB / MUL ratio</td><td>0.67</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Front-end</th></tr>
                                          <tr><td>MACRO FUSION NOT POSSIBLE<br/><table><tr><td>instruction fetch</td><td>11.00 cycles</td></tr><tr><td>instruction queue</td><td>15.50 cycles</td></tr><tr><td>decoding</td><td>15.50 cycles</td></tr><tr><td>micro-operation queue</td><td>18.00 cycles</td></tr><tr><td>front end</td><td>18.00 cycles</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Back-end</th></tr>
                                          <tr><td><table><tr><th>      </th><th>P0</th><th>P1</th><th>P2</th><th>P3</th><th>P4</th><th>P5</th><th>P6</th></tr><tr><td>uops</td><td>3.50</td><td>3.50</td><td>6.00</td><td>6.00</td><td>8.50</td><td>8.50</td><td>3.00</td></tr><tr><td>cycles</td><td>3.50</td><td>3.50</td><td>6.00</td><td>6.00</td><td>8.50</td><td>8.50</td><td>3.00</td></tr></table><br/><table><tr><td>Cycles executing div or sqrt instructions</td><td>12.00-32.00</td></tr><tr><td>Longest recurrence chain latency (RecMII)</td><td>1.00</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Cycles summary</th></tr>
                                          <tr><td><table><tr><td>Front-end</td><td>18.00</td></tr><tr><td>Dispatch</td><td>8.50</td></tr><tr><td>DIV/SQRT</td><td>12.00-32.00</td></tr><tr><td>Data deps.</td><td>1.00</td></tr><tr><td>Overall L1</td><td>18.00-32.00</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Vectorization ratios</th></tr>
                                          <tr><td>INT<br/><table><tr><td>all</td><td>0%</td></tr><tr><td>load</td><td>0%</td></tr><tr><td>store</td><td>NA (no store vectorizable/vectorized instructions)</td></tr><tr><td>mul</td><td>NA (no mul vectorizable/vectorized instructions)</td></tr><tr><td>add-sub</td><td>NA (no add-sub vectorizable/vectorized instructions)</td></tr><tr><td>fma</td><td>NA (no fma vectorizable/vectorized instructions)</td></tr><tr><td>other</td><td>0%</td></tr></table>FP<br/><table><tr><td>all</td><td>0%</td></tr><tr><td>load</td><td>0%</td></tr><tr><td>store</td><td>0%</td></tr><tr><td>mul</td><td>0%</td></tr><tr><td>add-sub</td><td>0%</td></tr><tr><td>fma</td><td>0%</td></tr><tr><td>div/sqrt</td><td>0%</td></tr><tr><td>other</td><td>NA (no other vectorizable/vectorized instructions)</td></tr></table>INT+FP<br/><table><tr><td>all</td><td>0%</td></tr><tr><td>load</td><td>0%</td></tr><tr><td>store</td><td>0%</td></tr><tr><td>mul</td><td>0%</td></tr><tr><td>add-sub</td><td>0%</td></tr><tr><td>fma</td><td>0%</td></tr><tr><td>div/sqrt</td><td>0%</td></tr><tr><td>other</td><td>0%</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Vector efficiency ratios</th></tr>
                                          <tr><td>INT<br/><table><tr><td>all</td><td>9%</td></tr><tr><td>load</td><td>12%</td></tr><tr><td>store</td><td>NA (no store vectorizable/vectorized instructions)</td></tr><tr><td>mul</td><td>NA (no mul vectorizable/vectorized instructions)</td></tr><tr><td>add-sub</td><td>NA (no add-sub vectorizable/vectorized instructions)</td></tr><tr><td>fma</td><td>NA (no fma vectorizable/vectorized instructions)</td></tr><tr><td>other</td><td>8%</td></tr></table>FP<br/><table><tr><td>all</td><td>12%</td></tr><tr><td>load</td><td>11%</td></tr><tr><td>store</td><td>12%</td></tr><tr><td>mul</td><td>12%</td></tr><tr><td>add-sub</td><td>12%</td></tr><tr><td>fma</td><td>12%</td></tr><tr><td>div/sqrt</td><td>12%</td></tr><tr><td>other</td><td>NA (no other vectorizable/vectorized instructions)</td></tr></table>INT+FP<br/><table><tr><td>all</td><td>11%</td></tr><tr><td>load</td><td>11%</td></tr><tr><td>store</td><td>12%</td></tr><tr><td>mul</td><td>12%</td></tr><tr><td>add-sub</td><td>12%</td></tr><tr><td>fma</td><td>12%</td></tr><tr><td>div/sqrt</td><td>12%</td></tr><tr><td>other</td><td>8%</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Cycles and memory resources usage</th></tr>
                                          <tr><td>Assuming all data fit into the L1 cache, each iteration of the binary loop takes 32.00 cycles. At this rate:<br/><ul><li>1% of peak load performance is reached (2.13 out of 128.00 bytes loaded per cycle (GB/s @ 1GHz))</li><li>1% of peak store performance is reached (0.75 out of 64.00 bytes stored per cycle (GB/s @ 1GHz))</li></ul></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Front-end bottlenecks</th></tr>
                                          <tr><td>Found no such bottlenecks.</td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">ASM code</th></tr>
                                          <tr><td>In the binary file, the address of the loop is: 12b9<br/><br/><table><tr><th>Instruction</th><th>Nb FU</th><th>P0</th><th>P1</th><th>P2</th><th>P3</th><th>P4</th><th>P5</th><th>P6</th><th>Latency</th><th>Recip. throughput</th></tr><tr><td>VADDSD 0x8(%RSP),%XMM2,%XMM6</td><td>1</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>6</td><td>0.50</td></tr><tr><td>VMOVSD 0x10(%RSP),%XMM4</td><td>1</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>5</td><td>0.50</td></tr><tr><td>LEA 0xe75(%RIP),%RCX</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>LEA (%RBX),%RDX</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>LEA 0xe6c(%RIP),%RSI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>MOV $0x1,%EDI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>VFMADD231SD 0x28(%RSP),%XMM3,%XMM4</td><td>1</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>6</td><td>0.50</td></tr><tr><td>VMOVSD %XMM6,0x8(%RSP)</td><td>1</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>1</td><td>2</td><td>1</td></tr><tr><td>VMOVSD %XMM4,0x10(%RSP)</td><td>1</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>1</td><td>2</td><td>1</td></tr><tr><td>MOV $0x3,%EAX</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>CALL 1120 <.plt.sec@start+0x60></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>2</td></tr><tr><td>MOV 0x2d6a(%RIP),%RDI</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>4</td><td>1</td></tr><tr><td>CALL 1110 <.plt.sec@start+0x50></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>2</td></tr><tr><td>CMP $0x9,%RBX</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>JE 1340 <main+0x200></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1-2</td></tr><tr><td>LEA 0x1(%RBX),%RBX</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>CALL 10e0 <.plt.sec@start+0x20></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>2</td></tr><tr><td>VMOVSD %XMM0,(%RSP)</td><td>1</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>1</td><td>2</td><td>1</td></tr><tr><td>LEA (%R12),%RSI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>VMOVSS 0xe5d(%RIP),%XMM0</td><td>1</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>5</td><td>0.50</td></tr><tr><td>LEA (%RBP),%RDI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>CALL 15e0 <move_particles></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>2</td></tr><tr><td>CALL 10e0 <.plt.sec@start+0x20></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>2</td></tr><tr><td>VSUBSD (%RSP),%XMM0,%XMM0</td><td>1</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>6</td><td>0.50</td></tr><tr><td>VMOVSD 0xe5e(%RIP),%XMM6</td><td>1</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>5</td><td>0.50</td></tr><tr><td>CMP $0x2,%RBX</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0.50</td><td>0.50</td><td>0</td><td>1</td><td>0.50</td></tr><tr><td>VDIVSD %XMM0,%XMM6,%XMM2</td><td>3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>40-42</td><td>12-32</td></tr><tr><td>VMULSD %XMM2,%XMM2,%XMM3</td><td>1</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>6</td><td>0.50</td></tr><tr><td>VMULSD 0x18(%RSP),%XMM2,%XMM1</td><td>1</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>6</td><td>0.50</td></tr><tr><td>VMULSD 0x20(%RSP),%XMM2,%XMM2</td><td>1</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0.50</td><td>0</td><td>0</td><td>0</td><td>6</td><td>0.50</td></tr><tr><td>JA 1260 <main+0x120></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1-2</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                      </table>
                                                                 </div>
         </div>
      </div>
                                                                                            </div>
                                                                                                                                                         <h3>path #AVG</h3>
                                                                                         <div>
                                                                      <div class="bin_loop_reports">
               <table class="bin_loop_reports_header">
         <tr><td><b>0% of peak computational performance is used (0.20 out of 32.00 FLOP per cycle (GFLOPS @ 1GHz))</b></td></tr>
      </table>
                                         <div class="cf_level_tabs">
                                                <ul>
                                                        <li><a href="#cf_level_tabs-1" style="padding: 0.1em 0.5em;font-size: 11pt;">Gain</a></li>
                                                        <li><a href="#cf_level_tabs-2" style="padding: 0.1em 0.5em;font-size: 11pt;">Potential gain</a></li>
                                                        <li><a href="#cf_level_tabs-3" style="padding: 0.1em 0.5em;font-size: 11pt;">Hints</a></li>
                                                        <li><a href="#cf_level_tabs-4" style="padding: 0.1em 0.5em;font-size: 11pt;">Experts only</a></li>
                                                </ul>
                                                <div id="cf_level_tabs-1">
         <table class="bin_loop_reports">
                                 <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Vectorization</th></tr>
                                          <tr><td>Your loop is not vectorized.<br/>Only 11% of vector register length is used (average across all SSE/AVX instructions).<br/>By vectorizing your loop, you can lower the cost of an iteration from 32.00 to 4.00 cycles (8.00x speedup).</td></tr>
                                          <tr><td><i>All SSE/AVX instructions are used in scalar version (process only one data element in vector registers).<br/>Since your execution units are vector units, only a vectorized loop can use their full power.<br/></i></td></tr>
                                       <tr><td><b>Proposed solution(s):</b></td></tr>
                     <tr><td><ul><li>Try another compiler or update/tune your current one</li><li>Remove inter-iterations dependences from your loop and make it unit-stride:<br/><ul><li>If your arrays have 2 or more dimensions, check whether elements are accessed contiguously and, otherwise, try to permute loops accordingly</li><li>If your loop streams arrays of structures (AoS), try to use structures of arrays instead (SoA)</li></ul></li></ul></td></tr>
                                  </table>
             <td>
                         <tr>
                      </table>
                                                                 </div>
                                                        <div id="cf_level_tabs-2">
         <table class="bin_loop_reports">
                                 <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">FMA</th></tr>
                                          <tr><td>Detected 0.50 FMA (fused multiply-add) operations.<br/>Presence of both ADD/SUB and MUL operations.</td></tr>
                                          <tr><td><b>Proposed solution(s):</b></td></tr>
                     <tr><td>Try to change order in which elements are evaluated (using parentheses) in arithmetic expressions containing both ADD/SUB and MUL operations to enable your compiler to generate FMA instructions wherever possible.<br/>For instance a + b*c is a valid FMA (MUL then ADD).<br/>However (a+b)* c cannot be translated into an FMA (ADD then MUL).</td></tr>
                                  </table>
             <td>
                         <tr>
                      </table>
                                                                 </div>
                                                        <div id="cf_level_tabs-3">
         <table class="bin_loop_reports">
                                 <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">CALL instructions</th></tr>
                                          <tr><td>Detected function call instructions.<br/></td></tr>
                                          <tr><td><i>Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.<br/><ul><li>move_particles: 1 occurrences</li><li>unknown: 4 occurrences</li></ul></i></td></tr>
                                  </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Type of elements and instruction set</th></tr>
                                          <tr><td>6 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).<br/></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Matching between your loop (in the source code) and the binary loop</th></tr>
                                          <tr><td>The binary loop is composed of 6.5 FP arithmetical operations:<br/><ul><li>2: addition or subtraction (0 inside FMA instructions)</li><li>3.50: multiply (0 inside FMA instructions)</li><li>1: divide</li></ul>The binary loop is loading 56 bytes (7 double precision FP elements).<br/>The binary loop is storing 16 bytes (2 double precision FP elements).</td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Arithmetic intensity</th></tr>
                                          <tr><td>Arithmetic intensity is 0.09 FP operations per loaded or stored byte.</td></tr>
                                     </table>
             <td>
                         <tr>
                      </table>
                                                                 </div>
                                                        <div id="cf_level_tabs-4">
         <table class="bin_loop_reports">
                                 <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">General properties</th></tr>
                                          <tr><td><table><tr><td>nb instructions</td><td>28</td></tr><tr><td>loop length</td><td>150</td></tr><tr><td>used x86 registers</td><td>9</td></tr><tr><td>used mmx registers</td><td>0</td></tr><tr><td>used xmm registers</td><td>5.50</td></tr><tr><td>used ymm registers</td><td>0</td></tr><tr><td>used zmm registers</td><td>0</td></tr><tr><td>nb stack references</td><td>5.50</td></tr><tr><td>ADD-SUB / MUL ratio</td><td>0.50</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Front-end</th></tr>
                                          <tr><td>MACRO FUSION NOT POSSIBLE<br/><table><tr><td>front end</td><td>16.50 cycles</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Back-end</th></tr>
                                          <tr><td><table><tr><th>      </th><th>P0</th><th>P1</th><th>P2</th><th>P3</th><th>P4</th><th>P5</th><th>P6</th></tr><tr><td>uops</td><td>3.00</td><td>3.00</td><td>4.75</td><td>4.75</td><td>8.25</td><td>8.25</td><td>2.00</td></tr><tr><td>cycles</td><td>3.00</td><td>3.00</td><td>4.75</td><td>4.75</td><td>8.25</td><td>8.25</td><td>2.00</td></tr></table><br/><table><tr><td>Cycles executing div or sqrt instructions</td><td>12.00-32.00</td></tr><tr><td>Longest recurrence chain latency (RecMII)</td><td>1.00</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Cycles summary</th></tr>
                                          <tr><td><table><tr><td>Front-end</td><td>16.50</td></tr><tr><td>Dispatch</td><td>8.25</td></tr><tr><td>DIV/SQRT</td><td>12.00-32.00</td></tr><tr><td>Data deps.</td><td>1.00</td></tr><tr><td>Overall L1</td><td>16.50-32.00</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Vectorization ratios</th></tr>
                                          <tr><td>INT<br/><table><tr><td>all</td><td>0%</td></tr><tr><td>load</td><td>0%</td></tr><tr><td>store</td><td>NA (no store vectorizable/vectorized instructions)</td></tr><tr><td>mul</td><td>NA (no mul vectorizable/vectorized instructions)</td></tr><tr><td>add-sub</td><td>NA (no add-sub vectorizable/vectorized instructions)</td></tr><tr><td>fma</td><td>NA (no fma vectorizable/vectorized instructions)</td></tr><tr><td>other</td><td>0%</td></tr></table>FP<br/><table><tr><td>all</td><td>0%</td></tr><tr><td>load</td><td>0%</td></tr><tr><td>store</td><td>0%</td></tr><tr><td>mul</td><td>0%</td></tr><tr><td>add-sub</td><td>0%</td></tr><tr><td>fma</td><td>0%</td></tr><tr><td>div/sqrt</td><td>0%</td></tr><tr><td>other</td><td>NA (no other vectorizable/vectorized instructions)</td></tr></table>INT+FP<br/><table><tr><td>all</td><td>0%</td></tr><tr><td>load</td><td>0%</td></tr><tr><td>store</td><td>0%</td></tr><tr><td>mul</td><td>0%</td></tr><tr><td>add-sub</td><td>0%</td></tr><tr><td>fma</td><td>0%</td></tr><tr><td>div/sqrt</td><td>0%</td></tr><tr><td>other</td><td>0%</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Vector efficiency ratios</th></tr>
                                          <tr><td>INT<br/><table><tr><td>all</td><td>8%</td></tr><tr><td>load</td><td>12%</td></tr><tr><td>store</td><td>NA (no store vectorizable/vectorized instructions)</td></tr><tr><td>mul</td><td>NA (no mul vectorizable/vectorized instructions)</td></tr><tr><td>add-sub</td><td>NA (no add-sub vectorizable/vectorized instructions)</td></tr><tr><td>fma</td><td>NA (no fma vectorizable/vectorized instructions)</td></tr><tr><td>other</td><td>7%</td></tr></table>FP<br/><table><tr><td>all</td><td>11%</td></tr><tr><td>load</td><td>11%</td></tr><tr><td>store</td><td>12%</td></tr><tr><td>mul</td><td>12%</td></tr><tr><td>add-sub</td><td>12%</td></tr><tr><td>fma</td><td>12%</td></tr><tr><td>div/sqrt</td><td>12%</td></tr><tr><td>other</td><td>NA (no other vectorizable/vectorized instructions)</td></tr></table>INT+FP<br/><table><tr><td>all</td><td>11%</td></tr><tr><td>load</td><td>11%</td></tr><tr><td>store</td><td>12%</td></tr><tr><td>mul</td><td>12%</td></tr><tr><td>add-sub</td><td>12%</td></tr><tr><td>fma</td><td>12%</td></tr><tr><td>div/sqrt</td><td>12%</td></tr><tr><td>other</td><td>7%</td></tr></table></td></tr>
                                     </table>
             <td>
                         <tr>
                                         <tr>
             <td>
                <table class="bin_loop_report ui-widget-content">
                                     <tr><th class="ui-widget-header">Cycles and memory resources usage</th></tr>
                                          <tr><td>Assuming all data fit into the L1 cache, each iteration of the binary loop takes 32.00 cycles. At this rate:<br/><ul><li>1% of peak load performance is reached (1.75 out of 128.00 bytes loaded per cycle (GB/s @ 1GHz))</li><li>0% of peak store performance is reached (0.50 out of 64.00 bytes stored per cycle (GB/s @ 1GHz))</li></ul></td></tr>
                                     </table>
             <td>
                         <tr>
                      </table>
                                                                 </div>
         </div>
      </div>
                                                                                            </div>
                                                                                                                                </div>
                                                                                                   </div>
                                      </div>
                                                            </div>
                           </div>
         </body>
   </html>
   
