// Seed: 1832902346
module module_0 (
    input supply1 id_0
);
  assign id_2 = !id_0;
  always #1 id_2 <= 1;
  assign id_2 = 1;
  wire id_3;
  assign module_1.id_1 = 0;
  wire id_4;
  supply1 id_6, id_7, id_8, id_9 = id_9 >> 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wire id_3,
    output wire id_4,
    input wire id_5,
    output wire id_6
);
  assign id_4 = 1;
  module_0 modCall_1 (id_3);
  assign id_4 = id_1;
  id_8 :
  assert property (@(1'b0 or posedge 1) 1'b0)
  else;
  wire id_9;
  wand id_10 = id_3;
endmodule
