/* Generated by Yosys 0.35+29 (git sha1 921ebc197, clang++ 16.0.6 -fPIC -Os) */

(* top =  1  *)
(* src = "./alu.sv:1.1-16.10" *)
module alu(i_a, i_b, i_control, o_res);
  (* src = "mycells.v:25.8-25.9" *)
  wire _00_;
  (* src = "mycells.v:9.8-9.9" *)
  wire _01_;
  (* src = "mycells.v:25.8-25.9" *)
  wire _02_;
  (* src = "mycells.v:13.8-13.9" *)
  wire _03_;
  (* src = "mycells.v:3.8-3.9" *)
  wire _04_;
  (* src = "mycells.v:25.8-25.9" *)
  wire _05_;
  (* src = "mycells.v:25.8-25.9" *)
  wire _06_;
  (* src = "mycells.v:13.8-13.9" *)
  wire _07_;
  (* src = "mycells.v:25.14-25.19" *)
  wire _08_;
  (* src = "mycells.v:25.14-25.19" *)
  wire _09_;
  (* src = "mycells.v:25.14-25.19" *)
  wire _10_;
  (* src = "mycells.v:25.14-25.19" *)
  wire _11_;
  (* src = "mycells.v:25.14-25.19" *)
  wire _12_;
  (* src = "./alu.sv:2.15-2.18" *)
  input i_a;
  wire i_a;
  (* src = "./alu.sv:3.15-3.18" *)
  input i_b;
  wire i_b;
  (* src = "./alu.sv:4.21-4.30" *)
  input [1:0] i_control;
  wire [1:0] i_control;
  (* src = "./alu.sv:5.17-5.22" *)
  output o_res;
  wire o_res;
  assign _00_ = ~ (* src = "mycells.v:25.12-25.20" *) _08_;
  assign _08_ = i_control[0] | (* src = "mycells.v:25.14-25.19" *) i_a;
  assign _01_ = i_control[0] ^ (* src = "mycells.v:9.12-9.17" *) i_a;
  assign _02_ = ~ (* src = "mycells.v:25.12-25.20" *) _09_;
  assign _09_ = i_b | (* src = "mycells.v:25.14-25.19" *) _01_;
  assign _03_ = i_control[1] & (* src = "mycells.v:13.12-13.17" *) i_a;
  assign _04_ = ~ (* src = "mycells.v:3.12-3.14" *) _03_;
  assign _05_ = ~ (* src = "mycells.v:25.12-25.20" *) _10_;
  assign _10_ = i_control[1] | (* src = "mycells.v:25.14-25.19" *) i_b;
  assign _06_ = ~ (* src = "mycells.v:25.12-25.20" *) _11_;
  assign _11_ = _00_ | (* src = "mycells.v:25.14-25.19" *) _05_;
  assign _07_ = _04_ & (* src = "mycells.v:13.12-13.17" *) _06_;
  assign o_res = ~ (* src = "mycells.v:25.12-25.20" *) _12_;
  assign _12_ = _02_ | (* src = "mycells.v:25.14-25.19" *) _07_;
endmodule
