============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.15-s055_1
  Generated on:           Sep 21 2021  08:16:37 pm
  Module:                 counter
  Operating conditions:   PVT_1P5V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                              
  Gate   Instances    Area      Library   
------------------------------------------
DFFX1            8  22400.000    kallhall 
INVX1            6   1680.000    kallhall 
NAND2X1         15   8400.000    kallhall 
NOR2X1          38  21280.000    kallhall 
------------------------------------------
total           67  53760.000             


                                          
     Type      Instances    Area   Area % 
------------------------------------------
sequential             8 22400.000   41.7 
inverter               6  1680.000    3.1 
logic                 53 29680.000   55.2 
physical_cells         0     0.000    0.0 
------------------------------------------
total                 67 53760.000  100.0 

