{"vcs1":{"timestamp_begin":1730431508.162038316, "rt":1.48, "ut":0.55, "st":0.30}}
{"vcselab":{"timestamp_begin":1730431509.721810250, "rt":0.97, "ut":0.29, "st":0.21}}
{"link":{"timestamp_begin":1730431510.768068274, "rt":0.37, "ut":0.15, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730431507.460335014}
{"VCS_COMP_START_TIME": 1730431507.460335014}
{"VCS_COMP_END_TIME": 1730431512.438621826}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331104}}
{"stitch_vcselab": {"peak_mem": 223364}}
