{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 09:29:10 2017 " "Info: Processing started: Fri Jun 02 09:29:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDieServer -c MoveOrDieServer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDieServer -c MoveOrDieServer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100M " "Info: Assuming node \"clk100M\" is an undefined clock" {  } { { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk100M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u000\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u000\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u000\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:visual\|l_CLK_50MHz " "Info: Detected ripple clock \"VGA640480:visual\|l_CLK_50MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:visual\|l_CLK_50MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u00\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u00\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u00\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:visual\|CLK_25MHz " "Info: Detected ripple clock \"VGA640480:visual\|CLK_25MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:visual\|CLK_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100M register VGA640480:visual\|l_vgaX\[7\] memory VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a3~porta_address_reg0 70.81 MHz 14.123 ns Internal " "Info: Clock \"clk100M\" has Internal fmax of 70.81 MHz between source register \"VGA640480:visual\|l_vgaX\[7\]\" and destination memory \"VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a3~porta_address_reg0\" (period= 14.123 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.328 ns + Longest register memory " "Info: + Longest register to memory delay is 10.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:visual\|l_vgaX\[7\] 1 REG LCFF_X53_Y23_N21 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y23_N21; Fanout = 21; REG Node = 'VGA640480:visual\|l_vgaX\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:visual|l_vgaX[7] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.010 ns) + CELL(0.621 ns) 2.631 ns VGA640480:visual\|MapGraphic:u0\|Add2~7 2 COMB LCCOMB_X54_Y25_N24 2 " "Info: 2: + IC(2.010 ns) + CELL(0.621 ns) = 2.631 ns; Loc. = LCCOMB_X54_Y25_N24; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { VGA640480:visual|l_vgaX[7] VGA640480:visual|MapGraphic:u0|Add2~7 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.137 ns VGA640480:visual\|MapGraphic:u0\|Add2~8 3 COMB LCCOMB_X54_Y25_N26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 3.137 ns; Loc. = LCCOMB_X54_Y25_N26; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add2~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|Add2~7 VGA640480:visual|MapGraphic:u0|Add2~8 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.621 ns) 4.451 ns VGA640480:visual\|MapGraphic:u0\|Add3~7 4 COMB LCCOMB_X54_Y25_N6 2 " "Info: 4: + IC(0.693 ns) + CELL(0.621 ns) = 4.451 ns; Loc. = LCCOMB_X54_Y25_N6; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add3~7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { VGA640480:visual|MapGraphic:u0|Add2~8 VGA640480:visual|MapGraphic:u0|Add3~7 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.957 ns VGA640480:visual\|MapGraphic:u0\|Add3~8 5 COMB LCCOMB_X54_Y25_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.957 ns; Loc. = LCCOMB_X54_Y25_N8; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|Add3~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|Add3~7 VGA640480:visual|MapGraphic:u0|Add3~8 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.621 ns) 6.645 ns VGA640480:visual\|MapGraphic:u0\|add0\[8\]~13 6 COMB LCCOMB_X56_Y25_N22 2 " "Info: 6: + IC(1.067 ns) + CELL(0.621 ns) = 6.645 ns; Loc. = LCCOMB_X56_Y25_N22; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[8\]~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { VGA640480:visual|MapGraphic:u0|Add3~8 VGA640480:visual|MapGraphic:u0|add0[8]~13 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.731 ns VGA640480:visual\|MapGraphic:u0\|add0\[9\]~15 7 COMB LCCOMB_X56_Y25_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.731 ns; Loc. = LCCOMB_X56_Y25_N24; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[9\]~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.817 ns VGA640480:visual\|MapGraphic:u0\|add0\[10\]~17 8 COMB LCCOMB_X56_Y25_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.817 ns; Loc. = LCCOMB_X56_Y25_N26; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[10\]~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.903 ns VGA640480:visual\|MapGraphic:u0\|add0\[11\]~19 9 COMB LCCOMB_X56_Y25_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.903 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[11\]~19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.409 ns VGA640480:visual\|MapGraphic:u0\|add0\[12\]~20 10 COMB LCCOMB_X56_Y25_N30 145 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 7.409 ns; Loc. = LCCOMB_X56_Y25_N30; Fanout = 145; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|add0\[12\]~20'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.137 ns) + CELL(0.782 ns) 10.328 ns VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a3~porta_address_reg0 11 MEM M4K_X55_Y31 1 " "Info: 11: + IC(2.137 ns) + CELL(0.782 ns) = 10.328 ns; Loc. = M4K_X55_Y31; Fanout = 1; MEM Node = 'VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a3~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.919 ns" { VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.421 ns ( 42.81 % ) " "Info: Total cell delay = 4.421 ns ( 42.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.907 ns ( 57.19 % ) " "Info: Total interconnect delay = 5.907 ns ( 57.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.328 ns" { VGA640480:visual|l_vgaX[7] VGA640480:visual|MapGraphic:u0|Add2~7 VGA640480:visual|MapGraphic:u0|Add2~8 VGA640480:visual|MapGraphic:u0|Add3~7 VGA640480:visual|MapGraphic:u0|Add3~8 VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.328 ns" { VGA640480:visual|l_vgaX[7] {} VGA640480:visual|MapGraphic:u0|Add2~7 {} VGA640480:visual|MapGraphic:u0|Add2~8 {} VGA640480:visual|MapGraphic:u0|Add3~7 {} VGA640480:visual|MapGraphic:u0|Add3~8 {} VGA640480:visual|MapGraphic:u0|add0[8]~13 {} VGA640480:visual|MapGraphic:u0|add0[9]~15 {} VGA640480:visual|MapGraphic:u0|add0[10]~17 {} VGA640480:visual|MapGraphic:u0|add0[11]~19 {} VGA640480:visual|MapGraphic:u0|add0[12]~20 {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0 {} } { 0.000ns 2.010ns 0.000ns 0.693ns 0.000ns 1.067ns 0.000ns 0.000ns 0.000ns 0.000ns 2.137ns } { 0.000ns 0.621ns 0.506ns 0.621ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.782ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.445 ns - Smallest " "Info: - Smallest clock skew is -3.445 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 3.411 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk100M\" to destination memory is 3.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk100M~clkctrl 2 COMB CLKCTRL_G2 423 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 423; COMB Node = 'clk100M~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk100M clk100M~clkctrl } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.835 ns) 3.411 ns VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a3~porta_address_reg0 3 MEM M4K_X55_Y31 1 " "Info: 3: + IC(1.341 ns) + CELL(0.835 ns) = 3.411 ns; Loc. = M4K_X55_Y31; Fanout = 1; MEM Node = 'VGA640480:visual\|MapGraphic:u0\|maprom:u0\|altsyncram:altsyncram_component\|altsyncram_4h71:auto_generated\|ram_block1a3~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 56.73 % ) " "Info: Total cell delay = 1.935 ns ( 56.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.476 ns ( 43.27 % ) " "Info: Total interconnect delay = 1.476 ns ( 43.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.411 ns" { clk100M clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.411 ns" { clk100M {} clk100M~combout {} clk100M~clkctrl {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.341ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M source 6.856 ns - Longest register " "Info: - Longest clock path from clock \"clk100M\" to source register is 6.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns VGA640480:visual\|l_CLK_50MHz 2 REG LCFF_X1_Y25_N9 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'VGA640480:visual\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk100M VGA640480:visual|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 3.950 ns VGA640480:visual\|CLK_25MHz 3 REG LCFF_X1_Y25_N13 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N13; Fanout = 2; REG Node = 'VGA640480:visual\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 4.755 ns VGA640480:visual\|CLK_25MHz~clkctrl 4 COMB CLKCTRL_G0 24 " "Info: 4: + IC(0.805 ns) + CELL(0.000 ns) = 4.755 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'VGA640480:visual\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.666 ns) 6.856 ns VGA640480:visual\|l_vgaX\[7\] 5 REG LCFF_X53_Y23_N21 21 " "Info: 5: + IC(1.435 ns) + CELL(0.666 ns) = 6.856 ns; Loc. = LCFF_X53_Y23_N21; Fanout = 21; REG Node = 'VGA640480:visual\|l_vgaX\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[7] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 54.05 % ) " "Info: Total cell delay = 3.706 ns ( 54.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.150 ns ( 45.95 % ) " "Info: Total interconnect delay = 3.150 ns ( 45.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.856 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.856 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[7] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.411 ns" { clk100M clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.411 ns" { clk100M {} clk100M~combout {} clk100M~clkctrl {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.341ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.856 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.856 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[7] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/build/db/altsyncram_4h71.tdf" 99 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.328 ns" { VGA640480:visual|l_vgaX[7] VGA640480:visual|MapGraphic:u0|Add2~7 VGA640480:visual|MapGraphic:u0|Add2~8 VGA640480:visual|MapGraphic:u0|Add3~7 VGA640480:visual|MapGraphic:u0|Add3~8 VGA640480:visual|MapGraphic:u0|add0[8]~13 VGA640480:visual|MapGraphic:u0|add0[9]~15 VGA640480:visual|MapGraphic:u0|add0[10]~17 VGA640480:visual|MapGraphic:u0|add0[11]~19 VGA640480:visual|MapGraphic:u0|add0[12]~20 VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.328 ns" { VGA640480:visual|l_vgaX[7] {} VGA640480:visual|MapGraphic:u0|Add2~7 {} VGA640480:visual|MapGraphic:u0|Add2~8 {} VGA640480:visual|MapGraphic:u0|Add3~7 {} VGA640480:visual|MapGraphic:u0|Add3~8 {} VGA640480:visual|MapGraphic:u0|add0[8]~13 {} VGA640480:visual|MapGraphic:u0|add0[9]~15 {} VGA640480:visual|MapGraphic:u0|add0[10]~17 {} VGA640480:visual|MapGraphic:u0|add0[11]~19 {} VGA640480:visual|MapGraphic:u0|add0[12]~20 {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0 {} } { 0.000ns 2.010ns 0.000ns 0.693ns 0.000ns 1.067ns 0.000ns 0.000ns 0.000ns 0.000ns 2.137ns } { 0.000ns 0.621ns 0.506ns 0.621ns 0.506ns 0.621ns 0.086ns 0.086ns 0.086ns 0.506ns 0.782ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.411 ns" { clk100M clk100M~clkctrl VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.411 ns" { clk100M {} clk100M~combout {} clk100M~clkctrl {} VGA640480:visual|MapGraphic:u0|maprom:u0|altsyncram:altsyncram_component|altsyncram_4h71:auto_generated|ram_block1a3~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.341ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.856 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.856 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[7] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "connector:net_1\|receiver:u0\|check receive_1 clk100M 6.248 ns register " "Info: tsu for register \"connector:net_1\|receiver:u0\|check\" (data pin = \"receive_1\", clock pin = \"clk100M\") is 6.248 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.455 ns + Longest pin register " "Info: + Longest pin to register delay is 12.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns receive_1 1 PIN PIN_C19 28 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_C19; Fanout = 28; PIN Node = 'receive_1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receive_1 } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.560 ns) + CELL(0.651 ns) 10.135 ns connector:net_1\|receiver:u0\|check~4 2 COMB LCCOMB_X54_Y23_N28 1 " "Info: 2: + IC(8.560 ns) + CELL(0.651 ns) = 10.135 ns; Loc. = LCCOMB_X54_Y23_N28; Fanout = 1; COMB Node = 'connector:net_1\|receiver:u0\|check~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { receive_1 connector:net_1|receiver:u0|check~4 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.650 ns) 12.347 ns connector:net_1\|receiver:u0\|check~5 3 COMB LCCOMB_X57_Y23_N6 1 " "Info: 3: + IC(1.562 ns) + CELL(0.650 ns) = 12.347 ns; Loc. = LCCOMB_X57_Y23_N6; Fanout = 1; COMB Node = 'connector:net_1\|receiver:u0\|check~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.212 ns" { connector:net_1|receiver:u0|check~4 connector:net_1|receiver:u0|check~5 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.455 ns connector:net_1\|receiver:u0\|check 4 REG LCFF_X57_Y23_N7 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 12.455 ns; Loc. = LCFF_X57_Y23_N7; Fanout = 4; REG Node = 'connector:net_1\|receiver:u0\|check'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { connector:net_1|receiver:u0|check~5 connector:net_1|receiver:u0|check } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.333 ns ( 18.73 % ) " "Info: Total cell delay = 2.333 ns ( 18.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.122 ns ( 81.27 % ) " "Info: Total interconnect delay = 10.122 ns ( 81.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.455 ns" { receive_1 connector:net_1|receiver:u0|check~4 connector:net_1|receiver:u0|check~5 connector:net_1|receiver:u0|check } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.455 ns" { receive_1 {} receive_1~combout {} connector:net_1|receiver:u0|check~4 {} connector:net_1|receiver:u0|check~5 {} connector:net_1|receiver:u0|check {} } { 0.000ns 0.000ns 8.560ns 1.562ns 0.000ns } { 0.000ns 0.924ns 0.651ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 6.167 ns - Shortest register " "Info: - Shortest clock path from clock \"clk100M\" to destination register is 6.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.970 ns) 2.929 ns ClkDivider:u00\|l_clkout 2 REG LCFF_X2_Y25_N17 7 " "Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y25_N17; Fanout = 7; REG Node = 'ClkDivider:u00\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { clk100M ClkDivider:u00|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.000 ns) 4.050 ns ClkDivider:u00\|l_clkout~clkctrl 3 COMB CLKCTRL_G1 347 " "Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 4.050 ns; Loc. = CLKCTRL_G1; Fanout = 347; COMB Node = 'ClkDivider:u00\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.666 ns) 6.167 ns connector:net_1\|receiver:u0\|check 4 REG LCFF_X57_Y23_N7 4 " "Info: 4: + IC(1.451 ns) + CELL(0.666 ns) = 6.167 ns; Loc. = LCFF_X57_Y23_N7; Fanout = 4; REG Node = 'connector:net_1\|receiver:u0\|check'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { ClkDivider:u00|l_clkout~clkctrl connector:net_1|receiver:u0|check } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 44.37 % ) " "Info: Total cell delay = 2.736 ns ( 44.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.431 ns ( 55.63 % ) " "Info: Total interconnect delay = 3.431 ns ( 55.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.167 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net_1|receiver:u0|check } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.167 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net_1|receiver:u0|check {} } { 0.000ns 0.000ns 0.859ns 1.121ns 1.451ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.455 ns" { receive_1 connector:net_1|receiver:u0|check~4 connector:net_1|receiver:u0|check~5 connector:net_1|receiver:u0|check } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.455 ns" { receive_1 {} receive_1~combout {} connector:net_1|receiver:u0|check~4 {} connector:net_1|receiver:u0|check~5 {} connector:net_1|receiver:u0|check {} } { 0.000ns 0.000ns 8.560ns 1.562ns 0.000ns } { 0.000ns 0.924ns 0.651ns 0.650ns 0.108ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.167 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net_1|receiver:u0|check } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.167 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net_1|receiver:u0|check {} } { 0.000ns 0.000ns 0.859ns 1.121ns 1.451ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100M vga_b\[2\] VGA640480:visual\|l_vgaX\[7\] 33.270 ns register " "Info: tco from clock \"clk100M\" to destination pin \"vga_b\[2\]\" through register \"VGA640480:visual\|l_vgaX\[7\]\" is 33.270 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M source 6.856 ns + Longest register " "Info: + Longest clock path from clock \"clk100M\" to source register is 6.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns VGA640480:visual\|l_CLK_50MHz 2 REG LCFF_X1_Y25_N9 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'VGA640480:visual\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk100M VGA640480:visual|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 3.950 ns VGA640480:visual\|CLK_25MHz 3 REG LCFF_X1_Y25_N13 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N13; Fanout = 2; REG Node = 'VGA640480:visual\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 4.755 ns VGA640480:visual\|CLK_25MHz~clkctrl 4 COMB CLKCTRL_G0 24 " "Info: 4: + IC(0.805 ns) + CELL(0.000 ns) = 4.755 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'VGA640480:visual\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.666 ns) 6.856 ns VGA640480:visual\|l_vgaX\[7\] 5 REG LCFF_X53_Y23_N21 21 " "Info: 5: + IC(1.435 ns) + CELL(0.666 ns) = 6.856 ns; Loc. = LCFF_X53_Y23_N21; Fanout = 21; REG Node = 'VGA640480:visual\|l_vgaX\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[7] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 54.05 % ) " "Info: Total cell delay = 3.706 ns ( 54.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.150 ns ( 45.95 % ) " "Info: Total interconnect delay = 3.150 ns ( 45.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.856 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.856 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[7] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.110 ns + Longest register pin " "Info: + Longest register to pin delay is 26.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:visual\|l_vgaX\[7\] 1 REG LCFF_X53_Y23_N21 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y23_N21; Fanout = 21; REG Node = 'VGA640480:visual\|l_vgaX\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:visual|l_vgaX[7] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.072 ns) + CELL(0.706 ns) 3.778 ns VGA640480:visual\|MapGraphic:u0\|p3_x_offset\[4\]~9 2 COMB LCCOMB_X52_Y25_N14 2 " "Info: 2: + IC(3.072 ns) + CELL(0.706 ns) = 3.778 ns; Loc. = LCCOMB_X52_Y25_N14; Fanout = 2; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|p3_x_offset\[4\]~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.778 ns" { VGA640480:visual|l_vgaX[7] VGA640480:visual|MapGraphic:u0|p3_x_offset[4]~9 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.864 ns VGA640480:visual\|MapGraphic:u0\|p3_x_offset\[5\]~11 3 COMB LCCOMB_X52_Y25_N16 1 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 3.864 ns; Loc. = LCCOMB_X52_Y25_N16; Fanout = 1; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|p3_x_offset\[5\]~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { VGA640480:visual|MapGraphic:u0|p3_x_offset[4]~9 VGA640480:visual|MapGraphic:u0|p3_x_offset[5]~11 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.370 ns VGA640480:visual\|MapGraphic:u0\|p3_x_offset\[6\]~12 4 COMB LCCOMB_X52_Y25_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 4.370 ns; Loc. = LCCOMB_X52_Y25_N18; Fanout = 1; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|p3_x_offset\[6\]~12'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { VGA640480:visual|MapGraphic:u0|p3_x_offset[5]~11 VGA640480:visual|MapGraphic:u0|p3_x_offset[6]~12 } "NODE_NAME" } } { "../src/map/mapgraphic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/map/mapgraphic.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.537 ns) 5.602 ns VGA640480:visual\|MapGraphic:u0\|process_0~12 5 COMB LCCOMB_X52_Y25_N0 1 " "Info: 5: + IC(0.695 ns) + CELL(0.537 ns) = 5.602 ns; Loc. = LCCOMB_X52_Y25_N0; Fanout = 1; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|process_0~12'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { VGA640480:visual|MapGraphic:u0|p3_x_offset[6]~12 VGA640480:visual|MapGraphic:u0|process_0~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.206 ns) 7.302 ns VGA640480:visual\|MapGraphic:u0\|process_0~13 6 COMB LCCOMB_X52_Y20_N24 9 " "Info: 6: + IC(1.494 ns) + CELL(0.206 ns) = 7.302 ns; Loc. = LCCOMB_X52_Y20_N24; Fanout = 9; COMB Node = 'VGA640480:visual\|MapGraphic:u0\|process_0~13'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { VGA640480:visual|MapGraphic:u0|process_0~12 VGA640480:visual|MapGraphic:u0|process_0~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.651 ns) 9.477 ns VGA640480:visual\|b\[1\]~4 7 COMB LCCOMB_X56_Y19_N22 6 " "Info: 7: + IC(1.524 ns) + CELL(0.651 ns) = 9.477 ns; Loc. = LCCOMB_X56_Y19_N22; Fanout = 6; COMB Node = 'VGA640480:visual\|b\[1\]~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { VGA640480:visual|MapGraphic:u0|process_0~13 VGA640480:visual|b[1]~4 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.206 ns) 11.528 ns VGA640480:visual\|b\[2\]~20 8 COMB LCCOMB_X52_Y20_N22 1 " "Info: 8: + IC(1.845 ns) + CELL(0.206 ns) = 11.528 ns; Loc. = LCCOMB_X52_Y20_N22; Fanout = 1; COMB Node = 'VGA640480:visual\|b\[2\]~20'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { VGA640480:visual|b[1]~4 VGA640480:visual|b[2]~20 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.624 ns) 12.830 ns VGA640480:visual\|b\[2\]~21 9 COMB LCCOMB_X53_Y20_N28 1 " "Info: 9: + IC(0.678 ns) + CELL(0.624 ns) = 12.830 ns; Loc. = LCCOMB_X53_Y20_N28; Fanout = 1; COMB Node = 'VGA640480:visual\|b\[2\]~21'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { VGA640480:visual|b[2]~20 VGA640480:visual|b[2]~21 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.623 ns) 13.819 ns VGA640480:visual\|b\[2\]~22 10 COMB LCCOMB_X53_Y20_N22 1 " "Info: 10: + IC(0.366 ns) + CELL(0.623 ns) = 13.819 ns; Loc. = LCCOMB_X53_Y20_N22; Fanout = 1; COMB Node = 'VGA640480:visual\|b\[2\]~22'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { VGA640480:visual|b[2]~21 VGA640480:visual|b[2]~22 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.366 ns) 15.251 ns VGA640480:visual\|b\[2\]~23 11 COMB LCCOMB_X56_Y20_N30 1 " "Info: 11: + IC(1.066 ns) + CELL(0.366 ns) = 15.251 ns; Loc. = LCCOMB_X56_Y20_N30; Fanout = 1; COMB Node = 'VGA640480:visual\|b\[2\]~23'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { VGA640480:visual|b[2]~22 VGA640480:visual|b[2]~23 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.651 ns) 17.031 ns VGA640480:visual\|b\[2\]~24 12 COMB LCCOMB_X56_Y20_N16 1 " "Info: 12: + IC(1.129 ns) + CELL(0.651 ns) = 17.031 ns; Loc. = LCCOMB_X56_Y20_N16; Fanout = 1; COMB Node = 'VGA640480:visual\|b\[2\]~24'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { VGA640480:visual|b[2]~23 VGA640480:visual|b[2]~24 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.033 ns) + CELL(3.046 ns) 26.110 ns vga_b\[2\] 13 PIN PIN_U1 0 " "Info: 13: + IC(6.033 ns) + CELL(3.046 ns) = 26.110 ns; Loc. = PIN_U1; Fanout = 0; PIN Node = 'vga_b\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.079 ns" { VGA640480:visual|b[2]~24 vga_b[2] } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.208 ns ( 31.44 % ) " "Info: Total cell delay = 8.208 ns ( 31.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.902 ns ( 68.56 % ) " "Info: Total interconnect delay = 17.902 ns ( 68.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.110 ns" { VGA640480:visual|l_vgaX[7] VGA640480:visual|MapGraphic:u0|p3_x_offset[4]~9 VGA640480:visual|MapGraphic:u0|p3_x_offset[5]~11 VGA640480:visual|MapGraphic:u0|p3_x_offset[6]~12 VGA640480:visual|MapGraphic:u0|process_0~12 VGA640480:visual|MapGraphic:u0|process_0~13 VGA640480:visual|b[1]~4 VGA640480:visual|b[2]~20 VGA640480:visual|b[2]~21 VGA640480:visual|b[2]~22 VGA640480:visual|b[2]~23 VGA640480:visual|b[2]~24 vga_b[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "26.110 ns" { VGA640480:visual|l_vgaX[7] {} VGA640480:visual|MapGraphic:u0|p3_x_offset[4]~9 {} VGA640480:visual|MapGraphic:u0|p3_x_offset[5]~11 {} VGA640480:visual|MapGraphic:u0|p3_x_offset[6]~12 {} VGA640480:visual|MapGraphic:u0|process_0~12 {} VGA640480:visual|MapGraphic:u0|process_0~13 {} VGA640480:visual|b[1]~4 {} VGA640480:visual|b[2]~20 {} VGA640480:visual|b[2]~21 {} VGA640480:visual|b[2]~22 {} VGA640480:visual|b[2]~23 {} VGA640480:visual|b[2]~24 {} vga_b[2] {} } { 0.000ns 3.072ns 0.000ns 0.000ns 0.695ns 1.494ns 1.524ns 1.845ns 0.678ns 0.366ns 1.066ns 1.129ns 6.033ns } { 0.000ns 0.706ns 0.086ns 0.506ns 0.537ns 0.206ns 0.651ns 0.206ns 0.624ns 0.623ns 0.366ns 0.651ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.856 ns" { clk100M VGA640480:visual|l_CLK_50MHz VGA640480:visual|CLK_25MHz VGA640480:visual|CLK_25MHz~clkctrl VGA640480:visual|l_vgaX[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.856 ns" { clk100M {} clk100M~combout {} VGA640480:visual|l_CLK_50MHz {} VGA640480:visual|CLK_25MHz {} VGA640480:visual|CLK_25MHz~clkctrl {} VGA640480:visual|l_vgaX[7] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "26.110 ns" { VGA640480:visual|l_vgaX[7] VGA640480:visual|MapGraphic:u0|p3_x_offset[4]~9 VGA640480:visual|MapGraphic:u0|p3_x_offset[5]~11 VGA640480:visual|MapGraphic:u0|p3_x_offset[6]~12 VGA640480:visual|MapGraphic:u0|process_0~12 VGA640480:visual|MapGraphic:u0|process_0~13 VGA640480:visual|b[1]~4 VGA640480:visual|b[2]~20 VGA640480:visual|b[2]~21 VGA640480:visual|b[2]~22 VGA640480:visual|b[2]~23 VGA640480:visual|b[2]~24 vga_b[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "26.110 ns" { VGA640480:visual|l_vgaX[7] {} VGA640480:visual|MapGraphic:u0|p3_x_offset[4]~9 {} VGA640480:visual|MapGraphic:u0|p3_x_offset[5]~11 {} VGA640480:visual|MapGraphic:u0|p3_x_offset[6]~12 {} VGA640480:visual|MapGraphic:u0|process_0~12 {} VGA640480:visual|MapGraphic:u0|process_0~13 {} VGA640480:visual|b[1]~4 {} VGA640480:visual|b[2]~20 {} VGA640480:visual|b[2]~21 {} VGA640480:visual|b[2]~22 {} VGA640480:visual|b[2]~23 {} VGA640480:visual|b[2]~24 {} vga_b[2] {} } { 0.000ns 3.072ns 0.000ns 0.000ns 0.695ns 1.494ns 1.524ns 1.845ns 0.678ns 0.366ns 1.066ns 1.129ns 6.033ns } { 0.000ns 0.706ns 0.086ns 0.506ns 0.537ns 0.206ns 0.651ns 0.206ns 0.624ns 0.623ns 0.366ns 0.651ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rst rst_2 14.489 ns Longest " "Info: Longest tpd from source pin \"rst\" to destination pin \"rst_2\" is 14.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns rst 1 PIN PIN_AE5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AE5; Fanout = 4; PIN Node = 'rst'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.319 ns) + CELL(3.226 ns) 14.489 ns rst_2 2 PIN PIN_B19 0 " "Info: 2: + IC(10.319 ns) + CELL(3.226 ns) = 14.489 ns; Loc. = PIN_B19; Fanout = 0; PIN Node = 'rst_2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.545 ns" { rst rst_2 } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.170 ns ( 28.78 % ) " "Info: Total cell delay = 4.170 ns ( 28.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.319 ns ( 71.22 % ) " "Info: Total interconnect delay = 10.319 ns ( 71.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "14.489 ns" { rst rst_2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "14.489 ns" { rst {} rst~combout {} rst_2 {} } { 0.000ns 0.000ns 10.319ns } { 0.000ns 0.944ns 3.226ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "connector:net_3\|receiver:u0\|datatemp\[1\] receive_3 clk100M -2.137 ns register " "Info: th for register \"connector:net_3\|receiver:u0\|datatemp\[1\]\" (data pin = \"receive_3\", clock pin = \"clk100M\") is -2.137 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100M destination 6.174 ns + Longest register " "Info: + Longest clock path from clock \"clk100M\" to destination register is 6.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100M 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'clk100M'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100M } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.970 ns) 2.929 ns ClkDivider:u00\|l_clkout 2 REG LCFF_X2_Y25_N17 7 " "Info: 2: + IC(0.859 ns) + CELL(0.970 ns) = 2.929 ns; Loc. = LCFF_X2_Y25_N17; Fanout = 7; REG Node = 'ClkDivider:u00\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { clk100M ClkDivider:u00|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.000 ns) 4.050 ns ClkDivider:u00\|l_clkout~clkctrl 3 COMB CLKCTRL_G1 347 " "Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 4.050 ns; Loc. = CLKCTRL_G1; Fanout = 347; COMB Node = 'ClkDivider:u00\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.666 ns) 6.174 ns connector:net_3\|receiver:u0\|datatemp\[1\] 4 REG LCFF_X59_Y25_N11 2 " "Info: 4: + IC(1.458 ns) + CELL(0.666 ns) = 6.174 ns; Loc. = LCFF_X59_Y25_N11; Fanout = 2; REG Node = 'connector:net_3\|receiver:u0\|datatemp\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { ClkDivider:u00|l_clkout~clkctrl connector:net_3|receiver:u0|datatemp[1] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 44.31 % ) " "Info: Total cell delay = 2.736 ns ( 44.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.438 ns ( 55.69 % ) " "Info: Total interconnect delay = 3.438 ns ( 55.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net_3|receiver:u0|datatemp[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.174 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net_3|receiver:u0|datatemp[1] {} } { 0.000ns 0.000ns 0.859ns 1.121ns 1.458ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.617 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns receive_3 1 PIN PIN_D15 26 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_D15; Fanout = 26; PIN Node = 'receive_3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { receive_3 } "NODE_NAME" } } { "../src/top/moveordieserver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/top/moveordieserver.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.971 ns) + CELL(0.624 ns) 8.509 ns connector:net_3\|receiver:u0\|datatemp\[1\]~86 2 COMB LCCOMB_X59_Y25_N10 1 " "Info: 2: + IC(6.971 ns) + CELL(0.624 ns) = 8.509 ns; Loc. = LCCOMB_X59_Y25_N10; Fanout = 1; COMB Node = 'connector:net_3\|receiver:u0\|datatemp\[1\]~86'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.595 ns" { receive_3 connector:net_3|receiver:u0|datatemp[1]~86 } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.617 ns connector:net_3\|receiver:u0\|datatemp\[1\] 3 REG LCFF_X59_Y25_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.617 ns; Loc. = LCFF_X59_Y25_N11; Fanout = 2; REG Node = 'connector:net_3\|receiver:u0\|datatemp\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { connector:net_3|receiver:u0|datatemp[1]~86 connector:net_3|receiver:u0|datatemp[1] } "NODE_NAME" } } { "../src/network/receiver.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/moveordie/src/network/receiver.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 19.10 % ) " "Info: Total cell delay = 1.646 ns ( 19.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.971 ns ( 80.90 % ) " "Info: Total interconnect delay = 6.971 ns ( 80.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.617 ns" { receive_3 connector:net_3|receiver:u0|datatemp[1]~86 connector:net_3|receiver:u0|datatemp[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.617 ns" { receive_3 {} receive_3~combout {} connector:net_3|receiver:u0|datatemp[1]~86 {} connector:net_3|receiver:u0|datatemp[1] {} } { 0.000ns 0.000ns 6.971ns 0.000ns } { 0.000ns 0.914ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { clk100M ClkDivider:u00|l_clkout ClkDivider:u00|l_clkout~clkctrl connector:net_3|receiver:u0|datatemp[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.174 ns" { clk100M {} clk100M~combout {} ClkDivider:u00|l_clkout {} ClkDivider:u00|l_clkout~clkctrl {} connector:net_3|receiver:u0|datatemp[1] {} } { 0.000ns 0.000ns 0.859ns 1.121ns 1.458ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.617 ns" { receive_3 connector:net_3|receiver:u0|datatemp[1]~86 connector:net_3|receiver:u0|datatemp[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.617 ns" { receive_3 {} receive_3~combout {} connector:net_3|receiver:u0|datatemp[1]~86 {} connector:net_3|receiver:u0|datatemp[1] {} } { 0.000ns 0.000ns 6.971ns 0.000ns } { 0.000ns 0.914ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 09:29:10 2017 " "Info: Processing ended: Fri Jun 02 09:29:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
