// Seed: 1828342985
module module_0 ();
  logic id_1;
endmodule
module module_1 (
    input tri0 id_0
);
  parameter id_2 = 1;
  parameter id_3 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd57
) (
    _id_1
);
  input wire _id_1;
  wire id_2, id_3[1 : id_1  !=?  -1];
  logic id_4;
  logic id_5;
  always id_4 = -1;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_1 = 32'd46,
    parameter id_2 = 32'd90
) (
    output wor  id_0,
    input  tri  _id_1,
    input  tri0 _id_2
);
  assign id_0 = -1;
  wire [id_1 : id_2] id_4, id_5, id_6, id_7;
  wire id_8;
  module_0 modCall_1 ();
endmodule
