#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Apr  1 17:56:52 2023
# Process ID: 7952
# Current directory: C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.runs/synth_1
# Command line: vivado.exe -log mips_cpu_8.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips_cpu_8.tcl
# Log file: C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.runs/synth_1/mips_cpu_8.vds
# Journal file: C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.runs/synth_1\vivado.jou
# Running On: DESKTOP-1RVLLH0, OS: Windows, CPU Frequency: 3392 MHz, CPU Physical cores: 4, Host memory: 17094 MB
#-----------------------------------------------------------
source mips_cpu_8.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 395.492 ; gain = 60.555
Command: synth_design -top mips_cpu_8 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1364
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'pc_to_instr_mem' is not allowed [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/mips_cpu_8.v:30]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'instruction' is not allowed [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/mips_cpu_8.v:30]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'readData1' is not allowed [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/mips_cpu_8.v:30]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'readData2' is not allowed [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/mips_cpu_8.v:30]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'aluResult' is not allowed [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/mips_cpu_8.v:30]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'mem_data_out' is not allowed [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/mips_cpu_8.v:30]
INFO: [Synth 8-11241] undeclared symbol '_', assumed default net type 'wire' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/mips_cpu_8.v:48]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 832.398 ; gain = 412.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_cpu_8' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/mips_cpu_8.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Alu_8' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/Alu_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Alu_8' (0#1) [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/Alu_8.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/instruction_memory.v:24]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.txt' is read successfully [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/instruction_memory.v:32]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/instruction_memory.v:24]
INFO: [Synth 8-6157] synthesizing module 'register_file_8' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/register_file_8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'register_file_8' (0#1) [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/register_file_8.v:24]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/control_unit_8.v:14]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/control_unit_8.v:14]
INFO: [Synth 8-6157] synthesizing module 'sign_extension' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/sign_extension_8.v:13]
INFO: [Synth 8-6155] done synthesizing module 'sign_extension' (0#1) [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/sign_extension_8.v:13]
INFO: [Synth 8-6157] synthesizing module 'multiplexor' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/multiplexor.v:23]
WARNING: [Synth 8-567] referenced signal 'selector' should be on the sensitivity list [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/multiplexor.v:30]
WARNING: [Synth 8-567] referenced signal 'input1' should be on the sensitivity list [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/multiplexor.v:30]
WARNING: [Synth 8-567] referenced signal 'input2' should be on the sensitivity list [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/multiplexor.v:30]
INFO: [Synth 8-6155] done synthesizing module 'multiplexor' (0#1) [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/multiplexor.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/data_memory.v:13]
INFO: [Synth 8-3876] $readmem data file 'data_memory.txt' is read successfully [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/data_memory.v:29]
WARNING: [Synth 8-639] system function call 'fopen' not supported [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/data_memory.v:39]
WARNING: [Synth 8-567] referenced signal 'memwrite' should be on the sensitivity list [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/data_memory.v:26]
WARNING: [Synth 8-567] referenced signal 'write_data' should be on the sensitivity list [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/data_memory.v:26]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/data_memory.v:13]
INFO: [Synth 8-6155] done synthesizing module 'mips_cpu_8' (0#1) [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/mips_cpu_8.v:23]
WARNING: [Synth 8-7129] Port write_data[7] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[6] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[5] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[4] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[3] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[2] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[1] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port write_data[0] in module data_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 924.938 ; gain = 504.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 924.938 ; gain = 504.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 924.938 ; gain = 504.598
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-327] inferring latch for variable 'registerList_reg[0]' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/register_file_8.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'registerList_reg[1]' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/register_file_8.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/control_unit_8.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/control_unit_8.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'ALUsrc_reg' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/control_unit_8.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/control_unit_8.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'MemToReg_reg' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/control_unit_8.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.srcs/sources_1/new/data_memory.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 924.938 ; gain = 504.598
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 2     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 11    
	   8 Input    8 Bit        Muxes := 1     
	 256 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (control/ALUop_reg) is unused and will be removed from module mips_cpu_8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1124.906 ; gain = 704.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|instruction_memory | instr_mem  | 256x8         | LUT            | 
|mips_cpu_8         | p_0_out    | 256x8         | LUT            | 
+-------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1124.906 ; gain = 704.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[1][7]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[1][6]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[1][5]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[1][4]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[1][3]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[1][2]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[1][1]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[1][0]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[0][7]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[0][6]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[0][5]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[0][4]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[0][3]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[0][2]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[0][1]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (register_file/registerList_reg[0][0]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (control/RegWrite_reg) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (control/ALUsrc_reg) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (control/MemToReg_reg) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (control/MemWrite_reg) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (dataMemory/data_out_reg[7]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (dataMemory/data_out_reg[5]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (dataMemory/data_out_reg[4]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (dataMemory/data_out_reg[3]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (dataMemory/data_out_reg[2]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (dataMemory/data_out_reg[1]) is unused and will be removed from module mips_cpu_8.
WARNING: [Synth 8-3332] Sequential element (dataMemory/data_out_reg[0]) is unused and will be removed from module mips_cpu_8.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1124.906 ; gain = 704.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.906 ; gain = 704.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.906 ; gain = 704.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.906 ; gain = 704.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.906 ; gain = 704.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.906 ; gain = 704.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.906 ; gain = 704.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT4   |     2|
|3     |LUT5   |     2|
|4     |LUT6   |     9|
|5     |OBUF   |    40|
|6     |OBUFT  |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    63|
|2     |  alu    |Alu_8  |    15|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.906 ; gain = 704.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.906 ; gain = 704.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1124.906 ; gain = 704.566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1125.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1216.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8e01beb3
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1216.848 ; gain = 821.355
INFO: [Common 17-1381] The checkpoint 'C:/Users/cpomp/workspace/work_sub/CSE490/CSE490-Project1.runs/synth_1/mips_cpu_8.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mips_cpu_8_utilization_synth.rpt -pb mips_cpu_8_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  1 17:57:34 2023...
