{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462319393912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462319393932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 16:49:53 2016 " "Processing started: Tue May 03 16:49:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462319393932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462319393932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_dataflow_test -c alu_dataflow_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_dataflow_test -c alu_dataflow_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462319393932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1462319396310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ee_469/ee469/lab3/verilog/alu_behavioral/alu_behavioral.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ee_469/ee469/lab3/verilog/alu_behavioral/alu_behavioral.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_behavioral " "Found entity 1: alu_behavioral" {  } { { "../alu_behavioral.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319397180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462319397180 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexEncoder.v(36) " "Verilog HDL warning at HexEncoder.v(36): extended using \"x\" or \"z\"" {  } { { "../../Hex_Encoder/HexEncoder.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/Hex_Encoder/HexEncoder.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1462319397380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/ee_469/ee469/lab3/verilog/hex_encoder/hexencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/ee_469/ee469/lab3/verilog/hex_encoder/hexencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexEncoder " "Found entity 1: HexEncoder" {  } { { "../../Hex_Encoder/HexEncoder.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/Hex_Encoder/HexEncoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319397390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462319397390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 alu_behavioral_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_behavioral_de1soc_test.v(14): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462319397460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 alu_behavioral_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_behavioral_de1soc_test.v(14): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462319397460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 alu_behavioral_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_behavioral_de1soc_test.v(14): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462319397460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 alu_behavioral_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_behavioral_de1soc_test.v(14): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462319397460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 alu_behavioral_de1soc_test.v(14) " "Verilog HDL Declaration information at alu_behavioral_de1soc_test.v(14): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462319397460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_behavioral_de1soc_test.v 2 2 " "Found 2 design units, including 2 entities, in source file alu_behavioral_de1soc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_behavioral_de1soc_test " "Found entity 1: alu_behavioral_de1soc_test" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319397460 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clock " "Found entity 2: div_clock" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319397460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462319397460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_behavioral_de1soc_test " "Elaborating entity \"alu_behavioral_de1soc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462319400046 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digitDisplayed alu_behavioral_de1soc_test.v(46) " "Verilog HDL or VHDL warning at alu_behavioral_de1soc_test.v(46): object \"digitDisplayed\" assigned a value but never read" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462319400106 "|alu_behavioral_de1soc_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] alu_behavioral_de1soc_test.v(13) " "Output port \"LEDR\[3\]\" at alu_behavioral_de1soc_test.v(13) has no driver" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462319400126 "|alu_behavioral_de1soc_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "alu_behavioral_de1soc_test.v" "clock_divider" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462319400616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_behavioral alu_behavioral:alu " "Elaborating entity \"alu_behavioral\" for hierarchy \"alu_behavioral:alu\"" {  } { { "alu_behavioral_de1soc_test.v" "alu" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462319400676 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "twos_comp_op1 alu_behavioral.v(45) " "Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable \"twos_comp_op1\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu_behavioral.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462319400686 "|alu_behavioral_de1soc_test|alu_behavioral:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_manip alu_behavioral.v(45) " "Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable \"result_manip\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu_behavioral.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462319400686 "|alu_behavioral_de1soc_test|alu_behavioral:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op0_msb alu_behavioral.v(45) " "Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable \"op0_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu_behavioral.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462319400686 "|alu_behavioral_de1soc_test|alu_behavioral:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op1_msb alu_behavioral.v(45) " "Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable \"op1_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu_behavioral.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462319400686 "|alu_behavioral_de1soc_test|alu_behavioral:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_msb alu_behavioral.v(45) " "Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable \"result_msb\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu_behavioral.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462319400686 "|alu_behavioral_de1soc_test|alu_behavioral:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexEncoder HexEncoder:hex5 " "Elaborating entity \"HexEncoder\" for hierarchy \"HexEncoder:hex5\"" {  } { { "alu_behavioral_de1soc_test.v" "hex5" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462319400758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6584.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6584.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6584 " "Found entity 1: altsyncram_6584" {  } { { "db/altsyncram_6584.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/altsyncram_6584.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319408329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462319408329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319408999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462319408999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319409221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462319409221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89i " "Found entity 1: cntr_89i" {  } { { "db/cntr_89i.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cntr_89i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319409843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462319409843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319409997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462319409997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319410276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462319410276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319410581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462319410581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319410748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462319410748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319410973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462319410973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462319411115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462319411115 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462319411607 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462319418045 "|alu_behavioral_de1soc_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462319418045 "|alu_behavioral_de1soc_test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462319418045 "|alu_behavioral_de1soc_test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462319418045 "|alu_behavioral_de1soc_test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462319418045 "|alu_behavioral_de1soc_test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462319418045 "|alu_behavioral_de1soc_test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462319418045 "|alu_behavioral_de1soc_test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462319418045 "|alu_behavioral_de1soc_test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "alu_behavioral_de1soc_test.v" "" { Text "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462319418045 "|alu_behavioral_de1soc_test|HEX4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462319418045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462319418455 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462319419849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/output_files/alu_dataflow_test.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/output_files/alu_dataflow_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462319420389 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 181 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 181 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1462319422307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462319422617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462319422617 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1830 " "Implemented 1830 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462319424983 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462319424983 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1684 " "Implemented 1684 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462319424983 ""} { "Info" "ICUT_CUT_TM_RAMS" "74 " "Implemented 74 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1462319424983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462319424983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462319425151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 03 16:50:25 2016 " "Processing ended: Tue May 03 16:50:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462319425151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462319425151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462319425151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462319425151 ""}
