{
  "title": "GitHub Verilog Languages Daily Trending",
  "description": "Daily Trending of Verilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Mon, 03 Nov 2025 19:06:33 GMT",
  "items": [
    {
      "title": "The-OpenROAD-Project/OpenROAD",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD",
      "description": "OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,248",
      "forks": "726",
      "addStars": "3",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34749589?s=40&v=4",
          "name": "jjcherry56",
          "url": "https://github.com/jjcherry56"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46405338?s=40&v=4",
          "name": "gadfort",
          "url": "https://github.com/gadfort"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56893454?s=40&v=4",
          "name": "osamahammad21",
          "url": "https://github.com/osamahammad21"
        }
      ]
    },
    {
      "title": "lnis-uofu/OpenFPGA",
      "url": "https://github.com/lnis-uofu/OpenFPGA",
      "description": "An Open-source FPGA IP Generator",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,011",
      "forks": "179",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/11499826?s=40&v=4",
          "name": "tangxifan",
          "url": "https://github.com/tangxifan"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6169914?s=40&v=4",
          "name": "ganeshgore",
          "url": "https://github.com/ganeshgore"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43420516?s=40&v=4",
          "name": "BaudouinChauviere",
          "url": "https://github.com/BaudouinChauviere"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD-flow-scripts",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts",
      "description": "OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "509",
      "forks": "390",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/9001905?s=40&v=4",
          "name": "vvbandeira",
          "url": "https://github.com/vvbandeira"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2798822?s=40&v=4",
          "name": "oharboe",
          "url": "https://github.com/oharboe"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/71403620?s=40&v=4",
          "name": "ravi-varadarajan",
          "url": "https://github.com/ravi-varadarajan"
        }
      ]
    },
    {
      "title": "vortexgpgpu/vortex",
      "url": "https://github.com/vortexgpgpu/vortex",
      "description": "",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,730",
      "forks": "382",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2282163?s=40&v=4",
          "name": "tinebp",
          "url": "https://github.com/tinebp"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/60236720?s=40&v=4",
          "name": "jaewon-lee-github",
          "url": "https://github.com/jaewon-lee-github"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/81488614?s=40&v=4",
          "name": "borlaugg",
          "url": "https://github.com/borlaugg"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/44707773?s=40&v=4",
          "name": "SantoshSrivatsan24",
          "url": "https://github.com/SantoshSrivatsan24"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/22665322?s=40&v=4",
          "name": "Udit8348",
          "url": "https://github.com/Udit8348"
        }
      ]
    },
    {
      "title": "YosysHQ/picorv32",
      "url": "https://github.com/YosysHQ/picorv32",
      "description": "PicoRV32 - A Size-Optimized RISC-V CPU",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "3,754",
      "forks": "871",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/619764?s=40&v=4",
          "name": "cliffordwolf",
          "url": "https://github.com/cliffordwolf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/70348?s=40&v=4",
          "name": "wallclimber21",
          "url": "https://github.com/wallclimber21"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2194902?s=40&v=4",
          "name": "olofk",
          "url": "https://github.com/olofk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3416?s=40&v=4",
          "name": "thoughtpolice",
          "url": "https://github.com/thoughtpolice"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1768286?s=40&v=4",
          "name": "ldoolitt",
          "url": "https://github.com/ldoolitt"
        }
      ]
    },
    {
      "title": "alexforencich/verilog-ethernet",
      "url": "https://github.com/alexforencich/verilog-ethernet",
      "description": "Verilog Ethernet components for FPGA implementation",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,742",
      "forks": "791",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48435475?s=40&v=4",
          "name": "lomotos10",
          "url": "https://github.com/lomotos10"
        }
      ]
    }
  ]
}