

================================================================
== Vivado HLS Report for 'readVoltages'
================================================================
* Date:           Thu Jan  9 23:44:26 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.71|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    3|  5001|    3|  5001|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    2|  5000|         2|          -|          -| 1 ~ 2500 |    no    |
        +----------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    152|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    125|
|Register         |        -|      -|     127|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     127|    277|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_200_p2            |     +    |      0|  0|  27|          27|           3|
    |V_data_V_data_00_status  |    and   |      0|  0|   1|           1|           1|
    |tmp_11_i_i_fu_135_p2     |   icmp   |      0|  0|  11|          32|          32|
    |ap_condition_84          |    or    |      0|  0|   1|           1|           1|
    |r_V_1_i_i_fu_178_p2      |    or    |      0|  0|  37|          27|           2|
    |r_V_2_i_i_fu_189_p2      |    or    |      0|  0|  37|          27|           2|
    |r_V_i_i_fu_167_p2        |    or    |      0|  0|  38|          28|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 152|         143|          42|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |V_SIZE_blk_n             |   1|          2|    1|          2|
    |V_data_V_data_0_blk_n    |   1|          2|    1|          2|
    |V_data_V_data_1_blk_n    |   1|          2|    1|          2|
    |V_data_V_data_2_blk_n    |   1|          2|    1|          2|
    |V_data_V_data_3_blk_n    |   1|          2|    1|          2|
    |ap_NS_fsm                |   1|          4|    1|          4|
    |p_i_i_reg_119            |  27|          2|   27|         54|
    |voltagesBackup_address0  |  14|          3|   14|         42|
    |voltagesBackup_address1  |  14|          3|   14|         42|
    |voltagesBackup_d0        |  32|          3|   32|         96|
    |voltagesBackup_d1        |  32|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 125|         28|  125|        344|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |V_SIZE_read_reg_206  |  32|   0|   32|          0|
    |ap_CS_fsm            |   3|   0|    3|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |p_i_i_reg_119        |  27|   0|   27|          0|
    |tmp_data_2_reg_214   |  32|   0|   32|          0|
    |tmp_data_3_reg_219   |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 127|   0|  127|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   readVoltages  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   readVoltages  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   readVoltages  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   readVoltages  | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   readVoltages  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   readVoltages  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   readVoltages  | return value |
|voltagesBackup_address0  | out |   14|  ap_memory |  voltagesBackup |     array    |
|voltagesBackup_ce0       | out |    1|  ap_memory |  voltagesBackup |     array    |
|voltagesBackup_we0       | out |    1|  ap_memory |  voltagesBackup |     array    |
|voltagesBackup_d0        | out |   32|  ap_memory |  voltagesBackup |     array    |
|voltagesBackup_address1  | out |   14|  ap_memory |  voltagesBackup |     array    |
|voltagesBackup_ce1       | out |    1|  ap_memory |  voltagesBackup |     array    |
|voltagesBackup_we1       | out |    1|  ap_memory |  voltagesBackup |     array    |
|voltagesBackup_d1        | out |   32|  ap_memory |  voltagesBackup |     array    |
|V_SIZE_dout              |  in |   32|   ap_fifo  |      V_SIZE     |    pointer   |
|V_SIZE_empty_n           |  in |    1|   ap_fifo  |      V_SIZE     |    pointer   |
|V_SIZE_read              | out |    1|   ap_fifo  |      V_SIZE     |    pointer   |
|V_data_V_data_0_dout     |  in |   32|   ap_fifo  | V_data_V_data_0 |    pointer   |
|V_data_V_data_0_empty_n  |  in |    1|   ap_fifo  | V_data_V_data_0 |    pointer   |
|V_data_V_data_0_read     | out |    1|   ap_fifo  | V_data_V_data_0 |    pointer   |
|V_data_V_data_1_dout     |  in |   32|   ap_fifo  | V_data_V_data_1 |    pointer   |
|V_data_V_data_1_empty_n  |  in |    1|   ap_fifo  | V_data_V_data_1 |    pointer   |
|V_data_V_data_1_read     | out |    1|   ap_fifo  | V_data_V_data_1 |    pointer   |
|V_data_V_data_2_dout     |  in |   32|   ap_fifo  | V_data_V_data_2 |    pointer   |
|V_data_V_data_2_empty_n  |  in |    1|   ap_fifo  | V_data_V_data_2 |    pointer   |
|V_data_V_data_2_read     | out |    1|   ap_fifo  | V_data_V_data_2 |    pointer   |
|V_data_V_data_3_dout     |  in |   32|   ap_fifo  | V_data_V_data_3 |    pointer   |
|V_data_V_data_3_empty_n  |  in |    1|   ap_fifo  | V_data_V_data_3 |    pointer   |
|V_data_V_data_3_read     | out |    1|   ap_fifo  | V_data_V_data_3 |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_11_i_i)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 3.00ns
ST_1: StgValue_4 (7)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_5 (8)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_6 (9)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_7 (10)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (11)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %V_SIZE, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (12)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (13)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (14)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (15)  [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(float* @V_data_V_data_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_13 (16)  [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecMemCore([10000 x float]* %voltagesBackup, [1 x i8]* @p_str466, [13 x i8]* @p_str567, [1 x i8]* @p_str466, i32 -1, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466)

ST_1: V_SIZE_read (17)  [1/1] 3.00ns  loc: modules/V_read/V_read.cpp:32
entry:10  %V_SIZE_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %V_SIZE)

ST_1: StgValue_15 (18)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:33
entry:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str466) nounwind

ST_1: StgValue_16 (19)  [1/1] 1.57ns  loc: modules/V_read/V_read.cpp:34
entry:12  br label %0


 <State 2>: 5.71ns
ST_2: p_i_i (21)  [1/1] 0.00ns
:0  %p_i_i = phi i27 [ 0, %entry ], [ %i_V, %1 ]

ST_2: tmp_i_i (22)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:34
:1  %tmp_i_i = sext i27 %p_i_i to i32

ST_2: tmp_11_i_i (23)  [1/1] 2.52ns  loc: modules/V_read/V_read.cpp:34
:2  %tmp_11_i_i = icmp slt i32 %tmp_i_i, %V_SIZE_read

ST_2: StgValue_20 (24)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:34
:3  br i1 %tmp_11_i_i, label %1, label %.exit

ST_2: empty (28)  [1/1] 3.00ns  loc: modules/V_read/V_read.cpp:36
:2  %empty = call { float, float, float, float } @_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP(float* @V_data_V_data_0, float* @V_data_V_data_1, float* @V_data_V_data_2, float* @V_data_V_data_3)

ST_2: tmp_data_0 (29)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:36
:3  %tmp_data_0 = extractvalue { float, float, float, float } %empty, 0

ST_2: tmp_data_1 (30)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:36
:4  %tmp_data_1 = extractvalue { float, float, float, float } %empty, 1

ST_2: tmp_data_2 (31)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:36
:5  %tmp_data_2 = extractvalue { float, float, float, float } %empty, 2

ST_2: tmp_data_3 (32)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:36
:6  %tmp_data_3 = extractvalue { float, float, float, float } %empty, 3

ST_2: lhs_V (33)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:38
:7  %lhs_V = sext i27 %p_i_i to i28

ST_2: tmp_19_i_i (34)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:38
:8  %tmp_19_i_i = sext i27 %p_i_i to i64

ST_2: voltagesBackup_addr (35)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:38
:9  %voltagesBackup_addr = getelementptr [10000 x float]* %voltagesBackup, i64 0, i64 %tmp_19_i_i

ST_2: StgValue_29 (36)  [1/1] 2.71ns  loc: modules/V_read/V_read.cpp:38
:10  store float %tmp_data_0, float* %voltagesBackup_addr, align 4

ST_2: r_V_i_i (37)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:38
:11  %r_V_i_i = or i28 %lhs_V, 1

ST_2: tmp_19_1_i_i (38)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:38
:12  %tmp_19_1_i_i = sext i28 %r_V_i_i to i64

ST_2: voltagesBackup_addr_8 (39)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:38
:13  %voltagesBackup_addr_8 = getelementptr [10000 x float]* %voltagesBackup, i64 0, i64 %tmp_19_1_i_i

ST_2: StgValue_33 (40)  [1/1] 2.71ns  loc: modules/V_read/V_read.cpp:38
:14  store float %tmp_data_1, float* %voltagesBackup_addr_8, align 4

ST_2: StgValue_34 (53)  [1/1] 0.00ns
.exit:0  ret void


 <State 3>: 2.71ns
ST_3: tmp_i_i_16 (26)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:34
:0  %tmp_i_i_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

ST_3: StgValue_36 (27)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:35
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2500, i32 0, [1 x i8]* @p_str466) nounwind

ST_3: r_V_1_i_i (41)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:38
:15  %r_V_1_i_i = or i27 %p_i_i, 2

ST_3: tmp_19_2_i_i (42)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:38
:16  %tmp_19_2_i_i = sext i27 %r_V_1_i_i to i64

ST_3: voltagesBackup_addr_9 (43)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:38
:17  %voltagesBackup_addr_9 = getelementptr [10000 x float]* %voltagesBackup, i64 0, i64 %tmp_19_2_i_i

ST_3: StgValue_40 (44)  [1/1] 2.71ns  loc: modules/V_read/V_read.cpp:38
:18  store float %tmp_data_2, float* %voltagesBackup_addr_9, align 4

ST_3: r_V_2_i_i (45)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:38
:19  %r_V_2_i_i = or i27 %p_i_i, 3

ST_3: tmp_19_3_i_i (46)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:38
:20  %tmp_19_3_i_i = sext i27 %r_V_2_i_i to i64

ST_3: voltagesBackup_addr_10 (47)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:38
:21  %voltagesBackup_addr_10 = getelementptr [10000 x float]* %voltagesBackup, i64 0, i64 %tmp_19_3_i_i

ST_3: StgValue_44 (48)  [1/1] 2.71ns  loc: modules/V_read/V_read.cpp:38
:22  store float %tmp_data_3, float* %voltagesBackup_addr_10, align 4

ST_3: empty_17 (49)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:40
:23  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_i_i_16)

ST_3: i_V (50)  [1/1] 2.32ns  loc: modules/V_read/V_read.cpp:34
:24  %i_V = add i27 %p_i_i, 4

ST_3: StgValue_47 (51)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:34
:25  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ voltagesBackup]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ V_SIZE]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ V_data_V_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4             (specinterface    ) [ 0000]
StgValue_5             (specinterface    ) [ 0000]
StgValue_6             (specinterface    ) [ 0000]
StgValue_7             (specinterface    ) [ 0000]
StgValue_8             (specinterface    ) [ 0000]
StgValue_9             (specinterface    ) [ 0000]
StgValue_10            (specinterface    ) [ 0000]
StgValue_11            (specinterface    ) [ 0000]
StgValue_12            (specinterface    ) [ 0000]
StgValue_13            (specmemcore      ) [ 0000]
V_SIZE_read            (read             ) [ 0011]
StgValue_15            (specpipeline     ) [ 0000]
StgValue_16            (br               ) [ 0111]
p_i_i                  (phi              ) [ 0011]
tmp_i_i                (sext             ) [ 0000]
tmp_11_i_i             (icmp             ) [ 0011]
StgValue_20            (br               ) [ 0000]
empty                  (read             ) [ 0000]
tmp_data_0             (extractvalue     ) [ 0000]
tmp_data_1             (extractvalue     ) [ 0000]
tmp_data_2             (extractvalue     ) [ 0001]
tmp_data_3             (extractvalue     ) [ 0001]
lhs_V                  (sext             ) [ 0000]
tmp_19_i_i             (sext             ) [ 0000]
voltagesBackup_addr    (getelementptr    ) [ 0000]
StgValue_29            (store            ) [ 0000]
r_V_i_i                (or               ) [ 0000]
tmp_19_1_i_i           (sext             ) [ 0000]
voltagesBackup_addr_8  (getelementptr    ) [ 0000]
StgValue_33            (store            ) [ 0000]
StgValue_34            (ret              ) [ 0000]
tmp_i_i_16             (specregionbegin  ) [ 0000]
StgValue_36            (speclooptripcount) [ 0000]
r_V_1_i_i              (or               ) [ 0000]
tmp_19_2_i_i           (sext             ) [ 0000]
voltagesBackup_addr_9  (getelementptr    ) [ 0000]
StgValue_40            (store            ) [ 0000]
r_V_2_i_i              (or               ) [ 0000]
tmp_19_3_i_i           (sext             ) [ 0000]
voltagesBackup_addr_10 (getelementptr    ) [ 0000]
StgValue_44            (store            ) [ 0000]
empty_17               (specregionend    ) [ 0000]
i_V                    (add              ) [ 0111]
StgValue_47            (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="voltagesBackup">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="voltagesBackup"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="V_SIZE">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_SIZE"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V_data_V_data_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="V_data_V_data_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="V_data_V_data_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="V_data_V_data_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_data_V_data_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str466"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str567"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP.floatP.floatP.floatP"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="V_SIZE_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_SIZE_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="empty_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="128" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="0" index="3" bw="32" slack="0"/>
<pin id="73" dir="0" index="4" bw="32" slack="0"/>
<pin id="74" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="voltagesBackup_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="27" slack="0"/>
<pin id="84" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="voltagesBackup_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="14" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="3" bw="14" slack="0"/>
<pin id="100" dir="0" index="4" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="32" slack="2147483647"/>
<pin id="101" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_29/2 StgValue_33/2 StgValue_40/3 StgValue_44/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="voltagesBackup_addr_8_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="28" slack="0"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="voltagesBackup_addr_8/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="voltagesBackup_addr_9_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="27" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="voltagesBackup_addr_9/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="voltagesBackup_addr_10_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="27" slack="0"/>
<pin id="115" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="voltagesBackup_addr_10/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="p_i_i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="27" slack="1"/>
<pin id="121" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="p_i_i (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_i_i_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="27" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i_i/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_i_i_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="27" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_11_i_i_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_i_i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_data_0_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="128" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_data_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="128" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_data_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="128" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_data_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="128" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="lhs_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="27" slack="0"/>
<pin id="160" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_19_i_i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="27" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_i_i/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="r_V_i_i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="28" slack="0"/>
<pin id="169" dir="0" index="1" bw="28" slack="0"/>
<pin id="170" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_V_i_i/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_19_1_i_i_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="28" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_1_i_i/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="r_V_1_i_i_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="27" slack="1"/>
<pin id="180" dir="0" index="1" bw="27" slack="0"/>
<pin id="181" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_V_1_i_i/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_19_2_i_i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="27" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_2_i_i/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="r_V_2_i_i_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="27" slack="1"/>
<pin id="191" dir="0" index="1" bw="27" slack="0"/>
<pin id="192" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_V_2_i_i/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_19_3_i_i_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="27" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_19_3_i_i/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="27" slack="1"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="206" class="1005" name="V_SIZE_read_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_SIZE_read "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_data_2_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_data_3_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_V_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="27" slack="1"/>
<pin id="226" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="92" pin="3"/><net_sink comp="87" pin=3"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="87" pin=3"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="134"><net_src comp="123" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="68" pin="5"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="148"><net_src comp="68" pin="5"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="153"><net_src comp="68" pin="5"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="68" pin="5"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="123" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="123" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="171"><net_src comp="158" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="182"><net_src comp="119" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="193"><net_src comp="119" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="204"><net_src comp="119" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="60" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="62" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="217"><net_src comp="150" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="222"><net_src comp="154" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="227"><net_src comp="200" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="123" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: voltagesBackup | {2 3 }
	Port: V_data_V_data_0 | {}
	Port: V_data_V_data_1 | {}
	Port: V_data_V_data_2 | {}
	Port: V_data_V_data_3 | {}
 - Input state : 
	Port: readVoltages : V_SIZE | {1 }
	Port: readVoltages : V_data_V_data_0 | {2 }
	Port: readVoltages : V_data_V_data_1 | {2 }
	Port: readVoltages : V_data_V_data_2 | {2 }
	Port: readVoltages : V_data_V_data_3 | {2 }
  - Chain level:
	State 1
	State 2
		tmp_i_i : 1
		tmp_11_i_i : 2
		StgValue_20 : 3
		lhs_V : 1
		tmp_19_i_i : 1
		voltagesBackup_addr : 2
		StgValue_29 : 3
		r_V_i_i : 2
		tmp_19_1_i_i : 2
		voltagesBackup_addr_8 : 3
		StgValue_33 : 4
	State 3
		voltagesBackup_addr_9 : 1
		StgValue_40 : 2
		voltagesBackup_addr_10 : 1
		StgValue_44 : 2
		empty_17 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |       i_V_fu_200       |    0    |    27   |
|----------|------------------------|---------|---------|
|   icmp   |    tmp_11_i_i_fu_135   |    0    |    11   |
|----------|------------------------|---------|---------|
|   read   | V_SIZE_read_read_fu_62 |    0    |    0    |
|          |    empty_read_fu_68    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     tmp_i_i_fu_131     |    0    |    0    |
|          |      lhs_V_fu_158      |    0    |    0    |
|   sext   |    tmp_19_i_i_fu_162   |    0    |    0    |
|          |   tmp_19_1_i_i_fu_173  |    0    |    0    |
|          |   tmp_19_2_i_i_fu_184  |    0    |    0    |
|          |   tmp_19_3_i_i_fu_195  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    tmp_data_0_fu_140   |    0    |    0    |
|extractvalue|    tmp_data_1_fu_145   |    0    |    0    |
|          |    tmp_data_2_fu_150   |    0    |    0    |
|          |    tmp_data_3_fu_154   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     r_V_i_i_fu_167     |    0    |    0    |
|    or    |    r_V_1_i_i_fu_178    |    0    |    0    |
|          |    r_V_2_i_i_fu_189    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    38   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|V_SIZE_read_reg_206|   32   |
|    i_V_reg_224    |   27   |
|   p_i_i_reg_119   |   27   |
| tmp_data_2_reg_214|   32   |
| tmp_data_3_reg_219|   32   |
+-------------------+--------+
|       Total       |   150  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   2  |  14  |   28   ||    14   |
| grp_access_fu_87 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_87 |  p3  |   2  |  14  |   28   ||    14   |
| grp_access_fu_87 |  p4  |   2  |  32  |   64   ||    32   |
|   p_i_i_reg_119  |  p0  |   2  |  27  |   54   ||    27   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   238  ||  7.855  ||   119   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   119  |
|  Register |    -   |   150  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   150  |   157  |
+-----------+--------+--------+--------+
