<?xml version="1.0"?>
<architecture>
	<!--!- - This file is automatically generated!!! Do not modify by hand!-->
	<models>
		<model name="io_po">
			<input_ports>
				<port name="outpad" />
			</input_ports>
		</model>
		<model name="io_po_cko">
			<input_ports>
				<port name="outpad" />
			</input_ports>
		</model>
		<model name="io_pi">
			<output_ports>
				<port name="inpad" />
			</output_ports>
		</model>
		<model name="io_pi_pdc_ecb1">
			<output_ports>
				<port name="inpad" />
			</output_ports>
		</model>
		<model name="ckbuf">
			<input_ports>
				<port name="in" combinational_sink_ports="out" />
			</input_ports>
			<output_ports>
				<port name="out" />
			</output_ports>
		</model>
		<model name="frac_lut5_arith">
			<input_ports>
				<port name="in" combinational_sink_ports="lut4_out lut5_out" />
			</input_ports>
			<output_ports>
				<port name="lut4_out" />
				<port name="lut5_out" />
			</output_ports>
		</model>
		<model name="dff">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="sdffrn">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="RN" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="sdffr">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="R" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="dffrn">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="RN" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="dffr">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="R" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="sdffsn">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="SN" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="sdffs">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="S" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="dffsn">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="SN" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="dffs">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="S" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="dffn">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="sdffnrn">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="RN" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="sdffnr">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="R" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="dffnrn">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="RN" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="dffnr">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="R" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="sdffnsn">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="SN" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="sdffns">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="S" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="dffnsn">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="SN" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="dffns">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="S" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="dffnr_dffr">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="R" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="dffr_dffnr">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="R" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="p_io_scffi">
			<input_ports>
				<port name="D" clock="C" />
				<port name="DI" />
				<port name="R" clock="C" />
				<port name="C" is_clock="1" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
				<port name="SQ" />
			</output_ports>
		</model>
		<model name="p_io_pdc_ecb1_scffi">
			<input_ports>
				<port name="D" clock="C" />
				<port name="DI" />
				<port name="R" clock="C" />
				<port name="C" is_clock="1" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
				<port name="SQ" />
			</output_ports>
		</model>
		<model name="dffnrn_dffrn">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="RN" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="dffrn_dffnrn">
			<input_ports>
				<port name="D" clock="C" />
				<port name="C" is_clock="1" />
				<port name="RN" clock="C" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="p_io_scffo">
			<input_ports>
				<port name="D" clock="C" />
				<port name="DI" />
				<port name="R" clock="C" />
				<port name="C" is_clock="1" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
				<port name="SQ" />
			</output_ports>
		</model>
		<model name="p_io_cko_scffo">
			<input_ports>
				<port name="D" clock="C" />
				<port name="DI" />
				<port name="R" clock="C" />
				<port name="C" is_clock="1" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
				<port name="SQ" />
			</output_ports>
		</model>
		<model name="_phy_fpga_adder">
			<input_ports>
				<port name="a" combinational_sink_ports="cout sumout" />
				<port name="b" combinational_sink_ports="cout sumout" />
				<port name="cin" combinational_sink_ports="cout sumout" />
			</input_ports>
			<output_ports>
				<port name="cout" />
				<port name="sumout" />
			</output_ports>
		</model>
		<model name="_fpga_adder">
			<input_ports>
				<port name="a" combinational_sink_ports="cout sumout" />
				<port name="b" combinational_sink_ports="cout sumout" />
				<port name="cin" combinational_sink_ports="cout sumout" />
			</input_ports>
			<output_ports>
				<port name="cout" />
				<port name="sumout" />
			</output_ports>
		</model>
		<model name="p_ff">
			<input_ports>
				<port name="D" clock="C" />
				<port name="R" clock="C" />
				<port name="C" is_clock="1" />
			</input_ports>
			<output_ports>
				<port name="Q" clock="C" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_srstn_load">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_srstn_add">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_srstn_sub">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_srstn_sl">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_srstn_sr">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_srstp_load">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_srstp_add">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_srstp_sub">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_srstp_sl">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_srstp_sr">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_arstn_load">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_arstn_add">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_arstn_sub">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_arstn_sl">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_arstn_sr">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_arstp_load">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_arstp_add">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_arstp_sub">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_arstp_sl">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkp_arstp_sr">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_srstn_load">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_srstn_add">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_srstn_sub">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_srstn_sl">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_srstn_sr">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_srstp_load">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_srstp_add">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_srstp_sub">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_srstp_sl">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_srstp_sr">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_arstn_load">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_arstn_add">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_arstn_sub">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_arstn_sl">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_arstn_sr">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_arstp_load">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_arstp_add">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_arstp_sub">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_arstp_sl">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="pcounter32_clkn_arstp_sr">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
		<model name="_pcnt">
			<input_ports>
				<port name="clk_i" is_clock="1" />
				<port name="rst_i" clock="clk_i" />
				<port name="event_i" clock="clk_i" />
				<port name="up_down_i" clock="clk_i" />
				<port name="stop_i" clock="clk_i" />
			</input_ports>
			<output_ports>
				<port name="match0_o" clock="clk_i" />
				<port name="match1_o" clock="clk_i" />
				<port name="zero_o" clock="clk_i" />
			</output_ports>
		</model>
	</models>
	<tiles>
		<tile name="clb" area="0">
			<sub_tile name="clb" capacity="1">
				<equivalent_sites>
					<site pb_type="clb" />
				</equivalent_sites>
				<input name="I0" num_pins="4" equivalent="full" />
				<input name="I1" num_pins="4" equivalent="full" />
				<input name="I2" num_pins="4" equivalent="full" />
				<input name="I3" num_pins="4" equivalent="full" />
				<input name="I4" num_pins="4" equivalent="full" />
				<input name="I5" num_pins="4" equivalent="full" />
				<input name="I6" num_pins="4" equivalent="full" />
				<input name="I7" num_pins="4" equivalent="full" />
				<input name="I8" num_pins="4" equivalent="full" />
				<input name="I9" num_pins="4" equivalent="full" />
				<input name="I10" num_pins="4" equivalent="full" />
				<input name="I11" num_pins="4" equivalent="full" />
				<input name="Ix" num_pins="12" />
				<input name="cin" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<output name="O" num_pins="24" />
				<output name="cout" num_pins="1" />
				<clock name="clk" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="cin" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="cout" fc_type="frac" fc_val="0" />
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top">clb[0:0].I0[2:2] clb[0:0].I0[3:3] clb[0:0].I1[2:2] clb[0:0].I1[3:3] clb[0:0].I2[2:2] clb[0:0].I2[3:3] clb[0:0].I3[2:2] clb[0:0].I3[3:3] clb[0:0].I4[2:2] clb[0:0].I4[3:3] clb[0:0].I5[2:2] clb[0:0].I5[3:3] clb[0:0].I6[2:2] clb[0:0].I6[3:3] clb[0:0].I7[2:2] clb[0:0].I7[3:3] clb[0:0].I8[2:2] clb[0:0].I8[3:3] clb[0:0].I9[2:2] clb[0:0].I9[3:3] clb[0:0].I10[2:2] clb[0:0].I10[3:3] clb[0:0].I11[2:2] clb[0:0].I11[3:3] clb[0:0].Ix[6:6] clb[0:0].Ix[7:7] clb[0:0].Ix[8:8] clb[0:0].Ix[9:9] clb[0:0].Ix[10:10] clb[0:0].Ix[11:11] clb[0:0].O[12:12] clb[0:0].O[13:13] clb[0:0].O[14:14] clb[0:0].O[15:15] clb[0:0].O[16:16] clb[0:0].O[17:17] clb[0:0].O[18:18] clb[0:0].O[19:19] clb[0:0].O[20:20] clb[0:0].O[21:21] clb[0:0].O[22:22] clb[0:0].O[23:23] clb[0:0].cin[0:0]</loc>
					<loc side="right">clb[0:0].clk[0:0] clb[0:0].I0[0:0] clb[0:0].I0[1:1] clb[0:0].I1[0:0] clb[0:0].I1[1:1] clb[0:0].I2[0:0] clb[0:0].I2[1:1] clb[0:0].I3[0:0] clb[0:0].I3[1:1] clb[0:0].I4[0:0] clb[0:0].I4[1:1] clb[0:0].I5[0:0] clb[0:0].I5[1:1] clb[0:0].I6[0:0] clb[0:0].I6[1:1] clb[0:0].I7[0:0] clb[0:0].I7[1:1] clb[0:0].I8[0:0] clb[0:0].I8[1:1] clb[0:0].I9[0:0] clb[0:0].I9[1:1] clb[0:0].I10[0:0] clb[0:0].I10[1:1] clb[0:0].I11[0:0] clb[0:0].I11[1:1] clb[0:0].Ix[0:0] clb[0:0].Ix[1:1] clb[0:0].Ix[2:2] clb[0:0].Ix[3:3] clb[0:0].Ix[4:4] clb[0:0].Ix[5:5] clb[0:0].O[0:0] clb[0:0].O[1:1] clb[0:0].O[2:2] clb[0:0].O[3:3] clb[0:0].O[4:4] clb[0:0].O[5:5] clb[0:0].O[6:6] clb[0:0].O[7:7] clb[0:0].O[8:8] clb[0:0].O[9:9] clb[0:0].O[10:10] clb[0:0].O[11:11] clb[0:0].reset[0:0]</loc>
					<loc side="bottom">clb[0:0].cout[0:0]</loc>
					<loc side="left" />
				</pinlocations>
			</sub_tile>
			<sub_tile name="pcnt" capacity="3">
				<equivalent_sites>
					<site pb_type="pcnt" />
				</equivalent_sites>
				<input name="rst_i" num_pins="1" is_non_clock_global="true" />
				<input name="event_i" num_pins="1" />
				<input name="up_down_i" num_pins="1" />
				<input name="stop_i" num_pins="1" />
				<output name="match0_o" num_pins="1" />
				<output name="match1_o" num_pins="1" />
				<output name="zero_o" num_pins="1" />
				<clock name="clk_i" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="rst_i" fc_type="frac" fc_val="0" />
					<fc_override port_name="clk_i" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top">pcnt[0:0].up_down_i[0:0] pcnt[0:0].stop_i[0:0] pcnt[0:0].match1_o[0:0] pcnt[0:0].zero_o[0:0] pcnt[1:1].up_down_i[0:0] pcnt[1:1].stop_i[0:0] pcnt[1:1].match1_o[0:0] pcnt[1:1].zero_o[0:0] pcnt[2:2].up_down_i[0:0] pcnt[2:2].stop_i[0:0] pcnt[2:2].match1_o[0:0] pcnt[2:2].zero_o[0:0]</loc>
					<loc side="right">pcnt[0:0].rst_i[0:0] pcnt[0:0].clk_i[0:0] pcnt[0:0].event_i[0:0] pcnt[0:0].match0_o[0:0] pcnt[1:1].rst_i[0:0] pcnt[1:1].clk_i[0:0] pcnt[1:1].event_i[0:0] pcnt[1:1].match0_o[0:0] pcnt[2:2].rst_i[0:0] pcnt[2:2].clk_i[0:0] pcnt[2:2].event_i[0:0] pcnt[2:2].match0_o[0:0]</loc>
					<loc side="bottom" />
					<loc side="left" />
				</pinlocations>
			</sub_tile>
			<sub_tile name="ckbuf" capacity="16">
				<equivalent_sites>
					<site pb_type="ckbuf" />
				</equivalent_sites>
				<input name="in" num_pins="1" />
				<output name="out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top" />
					<loc side="right">ckbuf[0:0].in[0:0] ckbuf[1:1].in[0:0] ckbuf[2:2].in[0:0] ckbuf[3:3].in[0:0] ckbuf[4:4].in[0:0] ckbuf[5:5].in[0:0] ckbuf[6:6].in[0:0] ckbuf[7:7].in[0:0] ckbuf[8:8].in[0:0] ckbuf[9:9].in[0:0] ckbuf[10:10].in[0:0] ckbuf[11:11].in[0:0] ckbuf[12:12].in[0:0] ckbuf[13:13].in[0:0] ckbuf[14:14].in[0:0] ckbuf[15:15].in[0:0]</loc>
					<loc side="bottom" />
					<loc side="left">ckbuf[0:0].out[0:0] ckbuf[1:1].out[0:0] ckbuf[2:2].out[0:0] ckbuf[3:3].out[0:0] ckbuf[4:4].out[0:0] ckbuf[5:5].out[0:0] ckbuf[6:6].out[0:0] ckbuf[7:7].out[0:0] ckbuf[8:8].out[0:0] ckbuf[9:9].out[0:0] ckbuf[10:10].out[0:0] ckbuf[11:11].out[0:0] ckbuf[12:12].out[0:0] ckbuf[13:13].out[0:0] ckbuf[14:14].out[0:0] ckbuf[15:15].out[0:0]</loc>
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="io_bottomL" area="0">
			<sub_tile name="io_pi_pdc_ecb1" capacity="1">
				<equivalent_sites>
					<site pb_type="io_pi_pdc_ecb1" />
				</equivalent_sites>
				<clock name="clk" num_pins="1" />
				<output name="a2f_o" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<input name="sc_in" num_pins="1" is_non_clock_global="true" />
				<output name="sc_out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top">io_pi_pdc_ecb1[0:0].a2f_o[0:0] io_pi_pdc_ecb1[0:0].sc_in[0:0] io_pi_pdc_ecb1[0:0].sc_out[0:0]</loc>
					<loc side="right">io_pi_pdc_ecb1[0:0].clk[0:0] io_pi_pdc_ecb1[0:0].reset[0:0]</loc>
					<loc side="bottom" />
					<loc side="left" />
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_pi" capacity="7">
				<equivalent_sites>
					<site pb_type="io_pi" />
				</equivalent_sites>
				<clock name="clk" num_pins="1" />
				<output name="a2f_o" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<input name="sc_in" num_pins="1" is_non_clock_global="true" />
				<output name="sc_out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top">io_pi[0:0].a2f_o[0:0] io_pi[0:0].sc_in[0:0] io_pi[0:0].sc_out[0:0] io_pi[1:1].a2f_o[0:0] io_pi[1:1].sc_in[0:0] io_pi[1:1].sc_out[0:0] io_pi[2:2].a2f_o[0:0] io_pi[2:2].sc_in[0:0] io_pi[2:2].sc_out[0:0] io_pi[3:3].a2f_o[0:0] io_pi[3:3].sc_in[0:0] io_pi[3:3].sc_out[0:0] io_pi[4:4].a2f_o[0:0] io_pi[4:4].sc_in[0:0] io_pi[4:4].sc_out[0:0] io_pi[5:5].a2f_o[0:0] io_pi[5:5].sc_in[0:0] io_pi[5:5].sc_out[0:0] io_pi[6:6].a2f_o[0:0] io_pi[6:6].sc_in[0:0] io_pi[6:6].sc_out[0:0]</loc>
					<loc side="right">io_pi[0:0].clk[0:0] io_pi[0:0].reset[0:0] io_pi[1:1].clk[0:0] io_pi[1:1].reset[0:0] io_pi[2:2].clk[0:0] io_pi[2:2].reset[0:0] io_pi[3:3].clk[0:0] io_pi[3:3].reset[0:0] io_pi[4:4].clk[0:0] io_pi[4:4].reset[0:0] io_pi[5:5].clk[0:0] io_pi[5:5].reset[0:0] io_pi[6:6].clk[0:0] io_pi[6:6].reset[0:0]</loc>
					<loc side="bottom" />
					<loc side="left" />
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_po" capacity="7">
				<equivalent_sites>
					<site pb_type="io_po" />
				</equivalent_sites>
				<clock name="clk" num_pins="1" />
				<input name="f2a_i" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<input name="sc_in" num_pins="1" is_non_clock_global="true" />
				<output name="sc_out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top">io_po[0:0].f2a_i[0:0] io_po[0:0].sc_in[0:0] io_po[0:0].sc_out[0:0] io_po[1:1].f2a_i[0:0] io_po[1:1].sc_in[0:0] io_po[1:1].sc_out[0:0] io_po[2:2].f2a_i[0:0] io_po[2:2].sc_in[0:0] io_po[2:2].sc_out[0:0] io_po[3:3].f2a_i[0:0] io_po[3:3].sc_in[0:0] io_po[3:3].sc_out[0:0] io_po[4:4].f2a_i[0:0] io_po[4:4].sc_in[0:0] io_po[4:4].sc_out[0:0] io_po[5:5].f2a_i[0:0] io_po[5:5].sc_in[0:0] io_po[5:5].sc_out[0:0] io_po[6:6].f2a_i[0:0] io_po[6:6].sc_in[0:0] io_po[6:6].sc_out[0:0]</loc>
					<loc side="right">io_po[0:0].clk[0:0] io_po[0:0].reset[0:0] io_po[1:1].clk[0:0] io_po[1:1].reset[0:0] io_po[2:2].clk[0:0] io_po[2:2].reset[0:0] io_po[3:3].clk[0:0] io_po[3:3].reset[0:0] io_po[4:4].clk[0:0] io_po[4:4].reset[0:0] io_po[5:5].clk[0:0] io_po[5:5].reset[0:0] io_po[6:6].clk[0:0] io_po[6:6].reset[0:0]</loc>
					<loc side="bottom" />
					<loc side="left" />
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_po_cko" capacity="1">
				<equivalent_sites>
					<site pb_type="io_po_cko" />
				</equivalent_sites>
				<clock name="clk" num_pins="1" />
				<input name="f2a_i" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<input name="sc_in" num_pins="1" is_non_clock_global="true" />
				<output name="sc_out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top">io_po_cko[0:0].f2a_i[0:0] io_po_cko[0:0].sc_in[0:0] io_po_cko[0:0].sc_out[0:0]</loc>
					<loc side="right">io_po_cko[0:0].clk[0:0] io_po_cko[0:0].reset[0:0]</loc>
					<loc side="bottom" />
					<loc side="left" />
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="io_leftL" area="0">
			<sub_tile name="io_pi" capacity="8">
				<equivalent_sites>
					<site pb_type="io_pi" />
				</equivalent_sites>
				<clock name="clk" num_pins="1" />
				<output name="a2f_o" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<input name="sc_in" num_pins="1" is_non_clock_global="true" />
				<output name="sc_out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top" />
					<loc side="right">io_pi[0:0].clk[0:0] io_pi[0:0].a2f_o[0:0] io_pi[0:0].reset[0:0] io_pi[0:0].sc_in[0:0] io_pi[0:0].sc_out[0:0] io_pi[1:1].clk[0:0] io_pi[1:1].a2f_o[0:0] io_pi[1:1].reset[0:0] io_pi[1:1].sc_in[0:0] io_pi[1:1].sc_out[0:0] io_pi[2:2].clk[0:0] io_pi[2:2].a2f_o[0:0] io_pi[2:2].reset[0:0] io_pi[2:2].sc_in[0:0] io_pi[2:2].sc_out[0:0] io_pi[3:3].clk[0:0] io_pi[3:3].a2f_o[0:0] io_pi[3:3].reset[0:0] io_pi[3:3].sc_in[0:0] io_pi[3:3].sc_out[0:0] io_pi[4:4].clk[0:0] io_pi[4:4].a2f_o[0:0] io_pi[4:4].reset[0:0] io_pi[4:4].sc_in[0:0] io_pi[4:4].sc_out[0:0] io_pi[5:5].clk[0:0] io_pi[5:5].a2f_o[0:0] io_pi[5:5].reset[0:0] io_pi[5:5].sc_in[0:0] io_pi[5:5].sc_out[0:0] io_pi[6:6].clk[0:0] io_pi[6:6].a2f_o[0:0] io_pi[6:6].reset[0:0] io_pi[6:6].sc_in[0:0] io_pi[6:6].sc_out[0:0] io_pi[7:7].clk[0:0] io_pi[7:7].a2f_o[0:0] io_pi[7:7].reset[0:0] io_pi[7:7].sc_in[0:0] io_pi[7:7].sc_out[0:0]</loc>
					<loc side="bottom" />
					<loc side="left" />
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_po" capacity="7">
				<equivalent_sites>
					<site pb_type="io_po" />
				</equivalent_sites>
				<clock name="clk" num_pins="1" />
				<input name="f2a_i" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<input name="sc_in" num_pins="1" is_non_clock_global="true" />
				<output name="sc_out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top" />
					<loc side="right">io_po[0:0].clk[0:0] io_po[0:0].f2a_i[0:0] io_po[0:0].reset[0:0] io_po[0:0].sc_in[0:0] io_po[0:0].sc_out[0:0] io_po[1:1].clk[0:0] io_po[1:1].f2a_i[0:0] io_po[1:1].reset[0:0] io_po[1:1].sc_in[0:0] io_po[1:1].sc_out[0:0] io_po[2:2].clk[0:0] io_po[2:2].f2a_i[0:0] io_po[2:2].reset[0:0] io_po[2:2].sc_in[0:0] io_po[2:2].sc_out[0:0] io_po[3:3].clk[0:0] io_po[3:3].f2a_i[0:0] io_po[3:3].reset[0:0] io_po[3:3].sc_in[0:0] io_po[3:3].sc_out[0:0] io_po[4:4].clk[0:0] io_po[4:4].f2a_i[0:0] io_po[4:4].reset[0:0] io_po[4:4].sc_in[0:0] io_po[4:4].sc_out[0:0] io_po[5:5].clk[0:0] io_po[5:5].f2a_i[0:0] io_po[5:5].reset[0:0] io_po[5:5].sc_in[0:0] io_po[5:5].sc_out[0:0] io_po[6:6].clk[0:0] io_po[6:6].f2a_i[0:0] io_po[6:6].reset[0:0] io_po[6:6].sc_in[0:0] io_po[6:6].sc_out[0:0]</loc>
					<loc side="bottom" />
					<loc side="left" />
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_po_cko" capacity="1">
				<equivalent_sites>
					<site pb_type="io_po_cko" />
				</equivalent_sites>
				<clock name="clk" num_pins="1" />
				<input name="f2a_i" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<input name="sc_in" num_pins="1" is_non_clock_global="true" />
				<output name="sc_out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top" />
					<loc side="right">io_po_cko[0:0].clk[0:0] io_po_cko[0:0].f2a_i[0:0] io_po_cko[0:0].reset[0:0] io_po_cko[0:0].sc_in[0:0] io_po_cko[0:0].sc_out[0:0]</loc>
					<loc side="bottom" />
					<loc side="left" />
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="io_rightL" area="0">
			<sub_tile name="io_pi" capacity="8">
				<equivalent_sites>
					<site pb_type="io_pi" />
				</equivalent_sites>
				<clock name="clk" num_pins="1" />
				<output name="a2f_o" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<input name="sc_in" num_pins="1" is_non_clock_global="true" />
				<output name="sc_out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top" />
					<loc side="right" />
					<loc side="bottom" />
					<loc side="left">io_pi[0:0].clk[0:0] io_pi[0:0].a2f_o[0:0] io_pi[0:0].reset[0:0] io_pi[0:0].sc_in[0:0] io_pi[0:0].sc_out[0:0] io_pi[1:1].clk[0:0] io_pi[1:1].a2f_o[0:0] io_pi[1:1].reset[0:0] io_pi[1:1].sc_in[0:0] io_pi[1:1].sc_out[0:0] io_pi[2:2].clk[0:0] io_pi[2:2].a2f_o[0:0] io_pi[2:2].reset[0:0] io_pi[2:2].sc_in[0:0] io_pi[2:2].sc_out[0:0] io_pi[3:3].clk[0:0] io_pi[3:3].a2f_o[0:0] io_pi[3:3].reset[0:0] io_pi[3:3].sc_in[0:0] io_pi[3:3].sc_out[0:0] io_pi[4:4].clk[0:0] io_pi[4:4].a2f_o[0:0] io_pi[4:4].reset[0:0] io_pi[4:4].sc_in[0:0] io_pi[4:4].sc_out[0:0] io_pi[5:5].clk[0:0] io_pi[5:5].a2f_o[0:0] io_pi[5:5].reset[0:0] io_pi[5:5].sc_in[0:0] io_pi[5:5].sc_out[0:0] io_pi[6:6].clk[0:0] io_pi[6:6].a2f_o[0:0] io_pi[6:6].reset[0:0] io_pi[6:6].sc_in[0:0] io_pi[6:6].sc_out[0:0] io_pi[7:7].clk[0:0] io_pi[7:7].a2f_o[0:0] io_pi[7:7].reset[0:0] io_pi[7:7].sc_in[0:0] io_pi[7:7].sc_out[0:0]</loc>
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_po" capacity="7">
				<equivalent_sites>
					<site pb_type="io_po" />
				</equivalent_sites>
				<clock name="clk" num_pins="1" />
				<input name="f2a_i" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<input name="sc_in" num_pins="1" is_non_clock_global="true" />
				<output name="sc_out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top" />
					<loc side="right" />
					<loc side="bottom" />
					<loc side="left">io_po[0:0].clk[0:0] io_po[0:0].f2a_i[0:0] io_po[0:0].reset[0:0] io_po[0:0].sc_in[0:0] io_po[0:0].sc_out[0:0] io_po[1:1].clk[0:0] io_po[1:1].f2a_i[0:0] io_po[1:1].reset[0:0] io_po[1:1].sc_in[0:0] io_po[1:1].sc_out[0:0] io_po[2:2].clk[0:0] io_po[2:2].f2a_i[0:0] io_po[2:2].reset[0:0] io_po[2:2].sc_in[0:0] io_po[2:2].sc_out[0:0] io_po[3:3].clk[0:0] io_po[3:3].f2a_i[0:0] io_po[3:3].reset[0:0] io_po[3:3].sc_in[0:0] io_po[3:3].sc_out[0:0] io_po[4:4].clk[0:0] io_po[4:4].f2a_i[0:0] io_po[4:4].reset[0:0] io_po[4:4].sc_in[0:0] io_po[4:4].sc_out[0:0] io_po[5:5].clk[0:0] io_po[5:5].f2a_i[0:0] io_po[5:5].reset[0:0] io_po[5:5].sc_in[0:0] io_po[5:5].sc_out[0:0] io_po[6:6].clk[0:0] io_po[6:6].f2a_i[0:0] io_po[6:6].reset[0:0] io_po[6:6].sc_in[0:0] io_po[6:6].sc_out[0:0]</loc>
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_po_cko" capacity="1">
				<equivalent_sites>
					<site pb_type="io_po_cko" />
				</equivalent_sites>
				<clock name="clk" num_pins="1" />
				<input name="f2a_i" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<input name="sc_in" num_pins="1" is_non_clock_global="true" />
				<output name="sc_out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top" />
					<loc side="right" />
					<loc side="bottom" />
					<loc side="left">io_po_cko[0:0].clk[0:0] io_po_cko[0:0].f2a_i[0:0] io_po_cko[0:0].reset[0:0] io_po_cko[0:0].sc_in[0:0] io_po_cko[0:0].sc_out[0:0]</loc>
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="io_topL" area="0">
			<sub_tile name="io_pi" capacity="8">
				<equivalent_sites>
					<site pb_type="io_pi" />
				</equivalent_sites>
				<clock name="clk" num_pins="1" />
				<output name="a2f_o" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<input name="sc_in" num_pins="1" is_non_clock_global="true" />
				<output name="sc_out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top" />
					<loc side="right">io_pi[0:0].clk[0:0] io_pi[0:0].reset[0:0] io_pi[1:1].clk[0:0] io_pi[1:1].reset[0:0] io_pi[2:2].clk[0:0] io_pi[2:2].reset[0:0] io_pi[3:3].clk[0:0] io_pi[3:3].reset[0:0] io_pi[4:4].clk[0:0] io_pi[4:4].reset[0:0] io_pi[5:5].clk[0:0] io_pi[5:5].reset[0:0] io_pi[6:6].clk[0:0] io_pi[6:6].reset[0:0] io_pi[7:7].clk[0:0] io_pi[7:7].reset[0:0]</loc>
					<loc side="bottom">io_pi[0:0].a2f_o[0:0] io_pi[0:0].sc_in[0:0] io_pi[0:0].sc_out[0:0] io_pi[1:1].a2f_o[0:0] io_pi[1:1].sc_in[0:0] io_pi[1:1].sc_out[0:0] io_pi[2:2].a2f_o[0:0] io_pi[2:2].sc_in[0:0] io_pi[2:2].sc_out[0:0] io_pi[3:3].a2f_o[0:0] io_pi[3:3].sc_in[0:0] io_pi[3:3].sc_out[0:0] io_pi[4:4].a2f_o[0:0] io_pi[4:4].sc_in[0:0] io_pi[4:4].sc_out[0:0] io_pi[5:5].a2f_o[0:0] io_pi[5:5].sc_in[0:0] io_pi[5:5].sc_out[0:0] io_pi[6:6].a2f_o[0:0] io_pi[6:6].sc_in[0:0] io_pi[6:6].sc_out[0:0] io_pi[7:7].a2f_o[0:0] io_pi[7:7].sc_in[0:0] io_pi[7:7].sc_out[0:0]</loc>
					<loc side="left" />
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_po" capacity="7">
				<equivalent_sites>
					<site pb_type="io_po" />
				</equivalent_sites>
				<clock name="clk" num_pins="1" />
				<input name="f2a_i" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<input name="sc_in" num_pins="1" is_non_clock_global="true" />
				<output name="sc_out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top" />
					<loc side="right">io_po[0:0].clk[0:0] io_po[0:0].reset[0:0] io_po[1:1].clk[0:0] io_po[1:1].reset[0:0] io_po[2:2].clk[0:0] io_po[2:2].reset[0:0] io_po[3:3].clk[0:0] io_po[3:3].reset[0:0] io_po[4:4].clk[0:0] io_po[4:4].reset[0:0] io_po[5:5].clk[0:0] io_po[5:5].reset[0:0] io_po[6:6].clk[0:0] io_po[6:6].reset[0:0]</loc>
					<loc side="bottom">io_po[0:0].f2a_i[0:0] io_po[0:0].sc_in[0:0] io_po[0:0].sc_out[0:0] io_po[1:1].f2a_i[0:0] io_po[1:1].sc_in[0:0] io_po[1:1].sc_out[0:0] io_po[2:2].f2a_i[0:0] io_po[2:2].sc_in[0:0] io_po[2:2].sc_out[0:0] io_po[3:3].f2a_i[0:0] io_po[3:3].sc_in[0:0] io_po[3:3].sc_out[0:0] io_po[4:4].f2a_i[0:0] io_po[4:4].sc_in[0:0] io_po[4:4].sc_out[0:0] io_po[5:5].f2a_i[0:0] io_po[5:5].sc_in[0:0] io_po[5:5].sc_out[0:0] io_po[6:6].f2a_i[0:0] io_po[6:6].sc_in[0:0] io_po[6:6].sc_out[0:0]</loc>
					<loc side="left" />
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_po_cko" capacity="1">
				<equivalent_sites>
					<site pb_type="io_po_cko" />
				</equivalent_sites>
				<clock name="clk" num_pins="1" />
				<input name="f2a_i" num_pins="1" />
				<input name="reset" num_pins="1" is_non_clock_global="true" />
				<input name="sc_in" num_pins="1" is_non_clock_global="true" />
				<output name="sc_out" num_pins="1" />
				<fc in_type="frac" in_val="0.150000" out_type="frac" out_val="0.100000">
					<fc_override port_name="clk" fc_type="frac" fc_val="0" />
					<fc_override port_name="reset" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0" />
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0" />
				</fc>
				<pinlocations pattern="custom">
					<loc side="top" />
					<loc side="right">io_po_cko[0:0].clk[0:0] io_po_cko[0:0].reset[0:0]</loc>
					<loc side="bottom">io_po_cko[0:0].f2a_i[0:0] io_po_cko[0:0].sc_in[0:0] io_po_cko[0:0].sc_out[0:0]</loc>
					<loc side="left" />
				</pinlocations>
			</sub_tile>
		</tile>
	</tiles>
	<layout tileable="true" through_channel="true" shrink_boundary="true" opin2all_sides="true" concat_wire="true" concat_pass_wire="false" perimeter_cb="true">
		<auto_layout aspect_ratio="1.0">
			<row type="io_topL" starty="H-1" priority="100" />
			<row type="io_bottomL" starty="0" priority="101" />
			<col type="io_rightL" startx="W-1" priority="102" />
			<col type="io_leftL" startx="0" priority="103" />
			<corners type="EMPTY" priority="104" />
			<fill type="clb" priority="10" />
		</auto_layout>
		<fixed_layout name="dp" width="4" height="6">
			<row type="io_topL" starty="H-1" priority="100" />
			<row type="io_bottomL" starty="0" priority="101" />
			<col type="io_rightL" startx="W-1" priority="102" />
			<col type="io_leftL" startx="0" priority="103" />
			<corners type="EMPTY" priority="104" />
			<fill type="clb" priority="10" />
		</fixed_layout>
		<fixed_layout name="ultimate" width="4" height="6">
			<row type="io_topL" starty="H-1" priority="100" />
			<row type="io_bottomL" starty="0" priority="101" />
			<col type="io_rightL" startx="W-1" priority="102" />
			<col type="io_leftL" startx="0" priority="103" />
			<corners type="EMPTY" priority="104" />
			<fill type="clb" priority="10" />
		</fixed_layout>
	</layout>
	<device>
		<sizing R_minW_nmos="8926" R_minW_pmos="16067" />
		<area grid_logic_tile_area="0" />
		<chan_width_distr>
			<x distr="uniform" peak="1.000000" />
			<y distr="uniform" peak="1.000000" />
		</chan_width_distr>
		<switch_block type="wilton" fs="3" sub_type="subset" sub_fs="3" />
		<connection_block input_switch_name="ipin_cblock" />
	</device>
	<switchlist>
		<switch type="mux" name="CK_mux" R="0" Cin="0" Cout="0" Tdel="${CK_MUX_DELAY}" mux_trans_size="2.630740" buf_size="27.645901" />
		<switch type="mux" name="L1x_mux" R="0" Cin="0" Cout="0" Tdel="${L1X_MUX_DELAY}" mux_trans_size="2.630740" buf_size="27.645901" />
		<switch type="mux" name="L2x_mux" R="0" Cin="0" Cout="0" Tdel="${L2X_MUX_DELAY}" mux_trans_size="2.630740" buf_size="27.645901" />
		<switch type="mux" name="L4x_mux" R="0" Cin="0" Cout="0" Tdel="${L4X_MUX_DELAY}" mux_trans_size="2.630740" buf_size="27.645901" />
		<switch type="mux" name="L1y_mux" R="0" Cin="0" Cout="0" Tdel="${L1Y_MUX_DELAY}" mux_trans_size="2.630740" buf_size="27.645901" />
		<switch type="mux" name="L2y_mux" R="0" Cin="0" Cout="0" Tdel="${L2Y_MUX_DELAY}" mux_trans_size="2.630740" buf_size="27.645901" />
		<switch type="mux" name="L4y_mux" R="0" Cin="0" Cout="0" Tdel="${L4Y_MUX_DELAY}" mux_trans_size="2.630740" buf_size="27.645901" />
		<switch type="mux" name="ipin_cblock" R="0" Cin="0" Cout="0" Tdel="${CB_MUX_DELAY}" mux_trans_size="2.630740" buf_size="27.645901" />
	</switchlist>
	<segmentlist>
		<segment axis="x" name="L1x" freq="0.187500" length="1" type="unidir" Rmetal="0" Cmetal="0">
			<mux name="L1x_mux" />
			<sb type="pattern">1 1</sb>
			<cb type="pattern">1</cb>
		</segment>
		<segment axis="x" name="L2x" freq="0.187500" length="2" type="unidir" Rmetal="0" Cmetal="0">
			<mux name="L2x_mux" />
			<sb type="pattern">1 1 1</sb>
			<cb type="pattern">1 1</cb>
		</segment>
		<segment axis="x" name="L4x" freq="0.625000" length="4" type="unidir" Rmetal="0" Cmetal="0">
			<mux name="L4x_mux" />
			<sb type="pattern">1 1 1 1 1</sb>
			<cb type="pattern">1 1 1 1</cb>
		</segment>
		<segment axis="y" name="L1y" freq="0.187500" length="1" type="unidir" Rmetal="0" Cmetal="0">
			<mux name="L1y_mux" />
			<sb type="pattern">1 1</sb>
			<cb type="pattern">1</cb>
		</segment>
		<segment axis="y" name="L2y" freq="0.187500" length="2" type="unidir" Rmetal="0" Cmetal="0">
			<mux name="L2y_mux" />
			<sb type="pattern">1 1 1</sb>
			<cb type="pattern">1 1</cb>
		</segment>
		<segment axis="y" name="L4y" freq="0.625000" length="4" type="unidir" Rmetal="0" Cmetal="0">
			<mux name="L4y_mux" />
			<sb type="pattern">1 1 1 1 1</sb>
			<cb type="pattern">1 1 1 1</cb>
		</segment>
	</segmentlist>
	<directlist>
		<direct name="clb_cout0_to_clb_cin_0" from_pin="clb.cout[0:0]" to_pin="clb.cin[0:0]" x_offset="0" y_offset="-1" z_offset="0" />
		<direct name="clb_O0_to_clb_I0_0" from_pin="clb.O[0:0]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O0_to_clb_I1_0" from_pin="clb.O[0:0]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O0_to_clb_I2_0" from_pin="clb.O[0:0]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O0_to_clb_I3_0" from_pin="clb.O[0:0]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O0_to_clb_I4_0" from_pin="clb.O[0:0]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O0_to_clb_I5_0" from_pin="clb.O[0:0]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O0_to_clb_I6_0" from_pin="clb.O[0:0]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O0_to_clb_I7_0" from_pin="clb.O[0:0]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O0_to_clb_I8_0" from_pin="clb.O[0:0]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O0_to_clb_I9_0" from_pin="clb.O[0:0]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O0_to_clb_I10_0" from_pin="clb.O[0:0]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O0_to_clb_I11_0" from_pin="clb.O[0:0]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I0_0" from_pin="clb.O[1:1]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I0_1" from_pin="clb.O[1:1]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I1_0" from_pin="clb.O[1:1]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I1_1" from_pin="clb.O[1:1]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I2_0" from_pin="clb.O[1:1]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I2_1" from_pin="clb.O[1:1]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I3_0" from_pin="clb.O[1:1]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I3_1" from_pin="clb.O[1:1]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I4_0" from_pin="clb.O[1:1]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I4_1" from_pin="clb.O[1:1]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I5_0" from_pin="clb.O[1:1]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I5_1" from_pin="clb.O[1:1]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I6_0" from_pin="clb.O[1:1]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I6_1" from_pin="clb.O[1:1]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I7_0" from_pin="clb.O[1:1]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I7_1" from_pin="clb.O[1:1]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I8_0" from_pin="clb.O[1:1]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I8_1" from_pin="clb.O[1:1]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I9_0" from_pin="clb.O[1:1]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I9_1" from_pin="clb.O[1:1]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I10_0" from_pin="clb.O[1:1]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I10_1" from_pin="clb.O[1:1]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I11_0" from_pin="clb.O[1:1]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O1_to_clb_I11_1" from_pin="clb.O[1:1]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I0_0" from_pin="clb.O[2:2]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I0_1" from_pin="clb.O[2:2]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I0_2" from_pin="clb.O[2:2]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I1_0" from_pin="clb.O[2:2]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I1_1" from_pin="clb.O[2:2]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I1_2" from_pin="clb.O[2:2]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I2_0" from_pin="clb.O[2:2]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I2_1" from_pin="clb.O[2:2]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I2_2" from_pin="clb.O[2:2]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I3_0" from_pin="clb.O[2:2]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I3_1" from_pin="clb.O[2:2]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I3_2" from_pin="clb.O[2:2]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I4_0" from_pin="clb.O[2:2]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I4_1" from_pin="clb.O[2:2]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I4_2" from_pin="clb.O[2:2]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I5_0" from_pin="clb.O[2:2]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I5_1" from_pin="clb.O[2:2]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I5_2" from_pin="clb.O[2:2]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I6_0" from_pin="clb.O[2:2]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I6_1" from_pin="clb.O[2:2]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I6_2" from_pin="clb.O[2:2]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I7_0" from_pin="clb.O[2:2]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I7_1" from_pin="clb.O[2:2]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I7_2" from_pin="clb.O[2:2]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I8_0" from_pin="clb.O[2:2]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I8_1" from_pin="clb.O[2:2]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I8_2" from_pin="clb.O[2:2]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I9_0" from_pin="clb.O[2:2]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I9_1" from_pin="clb.O[2:2]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I9_2" from_pin="clb.O[2:2]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I10_0" from_pin="clb.O[2:2]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I10_1" from_pin="clb.O[2:2]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I10_2" from_pin="clb.O[2:2]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I11_0" from_pin="clb.O[2:2]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I11_1" from_pin="clb.O[2:2]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O2_to_clb_I11_2" from_pin="clb.O[2:2]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I0_0" from_pin="clb.O[3:3]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I0_1" from_pin="clb.O[3:3]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I0_2" from_pin="clb.O[3:3]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I0_3" from_pin="clb.O[3:3]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I1_0" from_pin="clb.O[3:3]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I1_1" from_pin="clb.O[3:3]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I1_2" from_pin="clb.O[3:3]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I1_3" from_pin="clb.O[3:3]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I2_0" from_pin="clb.O[3:3]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I2_1" from_pin="clb.O[3:3]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I2_2" from_pin="clb.O[3:3]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I2_3" from_pin="clb.O[3:3]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I3_0" from_pin="clb.O[3:3]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I3_1" from_pin="clb.O[3:3]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I3_2" from_pin="clb.O[3:3]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I3_3" from_pin="clb.O[3:3]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I4_0" from_pin="clb.O[3:3]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I4_1" from_pin="clb.O[3:3]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I4_2" from_pin="clb.O[3:3]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I4_3" from_pin="clb.O[3:3]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I5_0" from_pin="clb.O[3:3]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I5_1" from_pin="clb.O[3:3]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I5_2" from_pin="clb.O[3:3]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I5_3" from_pin="clb.O[3:3]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I6_0" from_pin="clb.O[3:3]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I6_1" from_pin="clb.O[3:3]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I6_2" from_pin="clb.O[3:3]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I6_3" from_pin="clb.O[3:3]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I7_0" from_pin="clb.O[3:3]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I7_1" from_pin="clb.O[3:3]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I7_2" from_pin="clb.O[3:3]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I7_3" from_pin="clb.O[3:3]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I8_0" from_pin="clb.O[3:3]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I8_1" from_pin="clb.O[3:3]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I8_2" from_pin="clb.O[3:3]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I8_3" from_pin="clb.O[3:3]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I9_0" from_pin="clb.O[3:3]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I9_1" from_pin="clb.O[3:3]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I9_2" from_pin="clb.O[3:3]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I9_3" from_pin="clb.O[3:3]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I10_0" from_pin="clb.O[3:3]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I10_1" from_pin="clb.O[3:3]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I10_2" from_pin="clb.O[3:3]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I10_3" from_pin="clb.O[3:3]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I11_0" from_pin="clb.O[3:3]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I11_1" from_pin="clb.O[3:3]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I11_2" from_pin="clb.O[3:3]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O3_to_clb_I11_3" from_pin="clb.O[3:3]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I0_0" from_pin="clb.O[4:4]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I0_1" from_pin="clb.O[4:4]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I0_2" from_pin="clb.O[4:4]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I0_3" from_pin="clb.O[4:4]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_Ix_0" from_pin="clb.O[4:4]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I1_0" from_pin="clb.O[4:4]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I1_1" from_pin="clb.O[4:4]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I1_2" from_pin="clb.O[4:4]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I1_3" from_pin="clb.O[4:4]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_Ix_1" from_pin="clb.O[4:4]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I2_0" from_pin="clb.O[4:4]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I2_1" from_pin="clb.O[4:4]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I2_2" from_pin="clb.O[4:4]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I2_3" from_pin="clb.O[4:4]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_Ix_2" from_pin="clb.O[4:4]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I3_0" from_pin="clb.O[4:4]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I3_1" from_pin="clb.O[4:4]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I3_2" from_pin="clb.O[4:4]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I3_3" from_pin="clb.O[4:4]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_Ix_3" from_pin="clb.O[4:4]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I4_0" from_pin="clb.O[4:4]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I4_1" from_pin="clb.O[4:4]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I4_2" from_pin="clb.O[4:4]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I4_3" from_pin="clb.O[4:4]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_Ix_4" from_pin="clb.O[4:4]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I5_0" from_pin="clb.O[4:4]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I5_1" from_pin="clb.O[4:4]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I5_2" from_pin="clb.O[4:4]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I5_3" from_pin="clb.O[4:4]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_Ix_5" from_pin="clb.O[4:4]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I6_0" from_pin="clb.O[4:4]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I6_1" from_pin="clb.O[4:4]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I6_2" from_pin="clb.O[4:4]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I6_3" from_pin="clb.O[4:4]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_Ix_6" from_pin="clb.O[4:4]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I7_0" from_pin="clb.O[4:4]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I7_1" from_pin="clb.O[4:4]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I7_2" from_pin="clb.O[4:4]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I7_3" from_pin="clb.O[4:4]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_Ix_7" from_pin="clb.O[4:4]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I8_0" from_pin="clb.O[4:4]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I8_1" from_pin="clb.O[4:4]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I8_2" from_pin="clb.O[4:4]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I8_3" from_pin="clb.O[4:4]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_Ix_8" from_pin="clb.O[4:4]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I9_0" from_pin="clb.O[4:4]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I9_1" from_pin="clb.O[4:4]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I9_2" from_pin="clb.O[4:4]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I9_3" from_pin="clb.O[4:4]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_Ix_9" from_pin="clb.O[4:4]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I10_0" from_pin="clb.O[4:4]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I10_1" from_pin="clb.O[4:4]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I10_2" from_pin="clb.O[4:4]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I10_3" from_pin="clb.O[4:4]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_Ix_10" from_pin="clb.O[4:4]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I11_0" from_pin="clb.O[4:4]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I11_1" from_pin="clb.O[4:4]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I11_2" from_pin="clb.O[4:4]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_I11_3" from_pin="clb.O[4:4]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O4_to_clb_Ix_11" from_pin="clb.O[4:4]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I0_0" from_pin="clb.O[5:5]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I0_1" from_pin="clb.O[5:5]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I0_2" from_pin="clb.O[5:5]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I0_3" from_pin="clb.O[5:5]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_Ix_0" from_pin="clb.O[5:5]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I1_0" from_pin="clb.O[5:5]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I1_1" from_pin="clb.O[5:5]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I1_2" from_pin="clb.O[5:5]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I1_3" from_pin="clb.O[5:5]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_Ix_1" from_pin="clb.O[5:5]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I2_0" from_pin="clb.O[5:5]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I2_1" from_pin="clb.O[5:5]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I2_2" from_pin="clb.O[5:5]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I2_3" from_pin="clb.O[5:5]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_Ix_2" from_pin="clb.O[5:5]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I3_0" from_pin="clb.O[5:5]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I3_1" from_pin="clb.O[5:5]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I3_2" from_pin="clb.O[5:5]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I3_3" from_pin="clb.O[5:5]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_Ix_3" from_pin="clb.O[5:5]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I4_0" from_pin="clb.O[5:5]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I4_1" from_pin="clb.O[5:5]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I4_2" from_pin="clb.O[5:5]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I4_3" from_pin="clb.O[5:5]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_Ix_4" from_pin="clb.O[5:5]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I5_0" from_pin="clb.O[5:5]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I5_1" from_pin="clb.O[5:5]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I5_2" from_pin="clb.O[5:5]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I5_3" from_pin="clb.O[5:5]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_Ix_5" from_pin="clb.O[5:5]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I6_0" from_pin="clb.O[5:5]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I6_1" from_pin="clb.O[5:5]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I6_2" from_pin="clb.O[5:5]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I6_3" from_pin="clb.O[5:5]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_Ix_6" from_pin="clb.O[5:5]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I7_0" from_pin="clb.O[5:5]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I7_1" from_pin="clb.O[5:5]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I7_2" from_pin="clb.O[5:5]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I7_3" from_pin="clb.O[5:5]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_Ix_7" from_pin="clb.O[5:5]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I8_0" from_pin="clb.O[5:5]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I8_1" from_pin="clb.O[5:5]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I8_2" from_pin="clb.O[5:5]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I8_3" from_pin="clb.O[5:5]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_Ix_8" from_pin="clb.O[5:5]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I9_0" from_pin="clb.O[5:5]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I9_1" from_pin="clb.O[5:5]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I9_2" from_pin="clb.O[5:5]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I9_3" from_pin="clb.O[5:5]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_Ix_9" from_pin="clb.O[5:5]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I10_0" from_pin="clb.O[5:5]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I10_1" from_pin="clb.O[5:5]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I10_2" from_pin="clb.O[5:5]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I10_3" from_pin="clb.O[5:5]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_Ix_10" from_pin="clb.O[5:5]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I11_0" from_pin="clb.O[5:5]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I11_1" from_pin="clb.O[5:5]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I11_2" from_pin="clb.O[5:5]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_I11_3" from_pin="clb.O[5:5]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O5_to_clb_Ix_11" from_pin="clb.O[5:5]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I0_0" from_pin="clb.O[6:6]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I0_1" from_pin="clb.O[6:6]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I0_2" from_pin="clb.O[6:6]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I0_3" from_pin="clb.O[6:6]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_Ix_0" from_pin="clb.O[6:6]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I1_0" from_pin="clb.O[6:6]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I1_1" from_pin="clb.O[6:6]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I1_2" from_pin="clb.O[6:6]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I1_3" from_pin="clb.O[6:6]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_Ix_1" from_pin="clb.O[6:6]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I2_0" from_pin="clb.O[6:6]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I2_1" from_pin="clb.O[6:6]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I2_2" from_pin="clb.O[6:6]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I2_3" from_pin="clb.O[6:6]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_Ix_2" from_pin="clb.O[6:6]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I3_0" from_pin="clb.O[6:6]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I3_1" from_pin="clb.O[6:6]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I3_2" from_pin="clb.O[6:6]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I3_3" from_pin="clb.O[6:6]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_Ix_3" from_pin="clb.O[6:6]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I4_0" from_pin="clb.O[6:6]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I4_1" from_pin="clb.O[6:6]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I4_2" from_pin="clb.O[6:6]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I4_3" from_pin="clb.O[6:6]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_Ix_4" from_pin="clb.O[6:6]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I5_0" from_pin="clb.O[6:6]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I5_1" from_pin="clb.O[6:6]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I5_2" from_pin="clb.O[6:6]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I5_3" from_pin="clb.O[6:6]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_Ix_5" from_pin="clb.O[6:6]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I6_0" from_pin="clb.O[6:6]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I6_1" from_pin="clb.O[6:6]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I6_2" from_pin="clb.O[6:6]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I6_3" from_pin="clb.O[6:6]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_Ix_6" from_pin="clb.O[6:6]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I7_0" from_pin="clb.O[6:6]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I7_1" from_pin="clb.O[6:6]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I7_2" from_pin="clb.O[6:6]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I7_3" from_pin="clb.O[6:6]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_Ix_7" from_pin="clb.O[6:6]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I8_0" from_pin="clb.O[6:6]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I8_1" from_pin="clb.O[6:6]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I8_2" from_pin="clb.O[6:6]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I8_3" from_pin="clb.O[6:6]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_Ix_8" from_pin="clb.O[6:6]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I9_0" from_pin="clb.O[6:6]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I9_1" from_pin="clb.O[6:6]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I9_2" from_pin="clb.O[6:6]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I9_3" from_pin="clb.O[6:6]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_Ix_9" from_pin="clb.O[6:6]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I10_0" from_pin="clb.O[6:6]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I10_1" from_pin="clb.O[6:6]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I10_2" from_pin="clb.O[6:6]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I10_3" from_pin="clb.O[6:6]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_Ix_10" from_pin="clb.O[6:6]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I11_0" from_pin="clb.O[6:6]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I11_1" from_pin="clb.O[6:6]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I11_2" from_pin="clb.O[6:6]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_I11_3" from_pin="clb.O[6:6]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O6_to_clb_Ix_11" from_pin="clb.O[6:6]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I0_0" from_pin="clb.O[7:7]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I0_1" from_pin="clb.O[7:7]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I0_2" from_pin="clb.O[7:7]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I0_3" from_pin="clb.O[7:7]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_Ix_0" from_pin="clb.O[7:7]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I1_0" from_pin="clb.O[7:7]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I1_1" from_pin="clb.O[7:7]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I1_2" from_pin="clb.O[7:7]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I1_3" from_pin="clb.O[7:7]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_Ix_1" from_pin="clb.O[7:7]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I2_0" from_pin="clb.O[7:7]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I2_1" from_pin="clb.O[7:7]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I2_2" from_pin="clb.O[7:7]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I2_3" from_pin="clb.O[7:7]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_Ix_2" from_pin="clb.O[7:7]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I3_0" from_pin="clb.O[7:7]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I3_1" from_pin="clb.O[7:7]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I3_2" from_pin="clb.O[7:7]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I3_3" from_pin="clb.O[7:7]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_Ix_3" from_pin="clb.O[7:7]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I4_0" from_pin="clb.O[7:7]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I4_1" from_pin="clb.O[7:7]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I4_2" from_pin="clb.O[7:7]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I4_3" from_pin="clb.O[7:7]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_Ix_4" from_pin="clb.O[7:7]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I5_0" from_pin="clb.O[7:7]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I5_1" from_pin="clb.O[7:7]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I5_2" from_pin="clb.O[7:7]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I5_3" from_pin="clb.O[7:7]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_Ix_5" from_pin="clb.O[7:7]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I6_0" from_pin="clb.O[7:7]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I6_1" from_pin="clb.O[7:7]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I6_2" from_pin="clb.O[7:7]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I6_3" from_pin="clb.O[7:7]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_Ix_6" from_pin="clb.O[7:7]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I7_0" from_pin="clb.O[7:7]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I7_1" from_pin="clb.O[7:7]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I7_2" from_pin="clb.O[7:7]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I7_3" from_pin="clb.O[7:7]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_Ix_7" from_pin="clb.O[7:7]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I8_0" from_pin="clb.O[7:7]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I8_1" from_pin="clb.O[7:7]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I8_2" from_pin="clb.O[7:7]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I8_3" from_pin="clb.O[7:7]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_Ix_8" from_pin="clb.O[7:7]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I9_0" from_pin="clb.O[7:7]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I9_1" from_pin="clb.O[7:7]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I9_2" from_pin="clb.O[7:7]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I9_3" from_pin="clb.O[7:7]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_Ix_9" from_pin="clb.O[7:7]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I10_0" from_pin="clb.O[7:7]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I10_1" from_pin="clb.O[7:7]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I10_2" from_pin="clb.O[7:7]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I10_3" from_pin="clb.O[7:7]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_Ix_10" from_pin="clb.O[7:7]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I11_0" from_pin="clb.O[7:7]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I11_1" from_pin="clb.O[7:7]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I11_2" from_pin="clb.O[7:7]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_I11_3" from_pin="clb.O[7:7]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O7_to_clb_Ix_11" from_pin="clb.O[7:7]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I0_0" from_pin="clb.O[8:8]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I0_1" from_pin="clb.O[8:8]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I0_2" from_pin="clb.O[8:8]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I0_3" from_pin="clb.O[8:8]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_Ix_0" from_pin="clb.O[8:8]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I1_0" from_pin="clb.O[8:8]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I1_1" from_pin="clb.O[8:8]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I1_2" from_pin="clb.O[8:8]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I1_3" from_pin="clb.O[8:8]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_Ix_1" from_pin="clb.O[8:8]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I2_0" from_pin="clb.O[8:8]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I2_1" from_pin="clb.O[8:8]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I2_2" from_pin="clb.O[8:8]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I2_3" from_pin="clb.O[8:8]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_Ix_2" from_pin="clb.O[8:8]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I3_0" from_pin="clb.O[8:8]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I3_1" from_pin="clb.O[8:8]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I3_2" from_pin="clb.O[8:8]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I3_3" from_pin="clb.O[8:8]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_Ix_3" from_pin="clb.O[8:8]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I4_0" from_pin="clb.O[8:8]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I4_1" from_pin="clb.O[8:8]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I4_2" from_pin="clb.O[8:8]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I4_3" from_pin="clb.O[8:8]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_Ix_4" from_pin="clb.O[8:8]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I5_0" from_pin="clb.O[8:8]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I5_1" from_pin="clb.O[8:8]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I5_2" from_pin="clb.O[8:8]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I5_3" from_pin="clb.O[8:8]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_Ix_5" from_pin="clb.O[8:8]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I6_0" from_pin="clb.O[8:8]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I6_1" from_pin="clb.O[8:8]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I6_2" from_pin="clb.O[8:8]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I6_3" from_pin="clb.O[8:8]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_Ix_6" from_pin="clb.O[8:8]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I7_0" from_pin="clb.O[8:8]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I7_1" from_pin="clb.O[8:8]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I7_2" from_pin="clb.O[8:8]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I7_3" from_pin="clb.O[8:8]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_Ix_7" from_pin="clb.O[8:8]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I8_0" from_pin="clb.O[8:8]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I8_1" from_pin="clb.O[8:8]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I8_2" from_pin="clb.O[8:8]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I8_3" from_pin="clb.O[8:8]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_Ix_8" from_pin="clb.O[8:8]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I9_0" from_pin="clb.O[8:8]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I9_1" from_pin="clb.O[8:8]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I9_2" from_pin="clb.O[8:8]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I9_3" from_pin="clb.O[8:8]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_Ix_9" from_pin="clb.O[8:8]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I10_0" from_pin="clb.O[8:8]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I10_1" from_pin="clb.O[8:8]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I10_2" from_pin="clb.O[8:8]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I10_3" from_pin="clb.O[8:8]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_Ix_10" from_pin="clb.O[8:8]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I11_0" from_pin="clb.O[8:8]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I11_1" from_pin="clb.O[8:8]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I11_2" from_pin="clb.O[8:8]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_I11_3" from_pin="clb.O[8:8]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O8_to_clb_Ix_11" from_pin="clb.O[8:8]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I0_0" from_pin="clb.O[9:9]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I0_1" from_pin="clb.O[9:9]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I0_2" from_pin="clb.O[9:9]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I0_3" from_pin="clb.O[9:9]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_Ix_0" from_pin="clb.O[9:9]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I1_0" from_pin="clb.O[9:9]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I1_1" from_pin="clb.O[9:9]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I1_2" from_pin="clb.O[9:9]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I1_3" from_pin="clb.O[9:9]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_Ix_1" from_pin="clb.O[9:9]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I2_0" from_pin="clb.O[9:9]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I2_1" from_pin="clb.O[9:9]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I2_2" from_pin="clb.O[9:9]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I2_3" from_pin="clb.O[9:9]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_Ix_2" from_pin="clb.O[9:9]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I3_0" from_pin="clb.O[9:9]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I3_1" from_pin="clb.O[9:9]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I3_2" from_pin="clb.O[9:9]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I3_3" from_pin="clb.O[9:9]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_Ix_3" from_pin="clb.O[9:9]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I4_0" from_pin="clb.O[9:9]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I4_1" from_pin="clb.O[9:9]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I4_2" from_pin="clb.O[9:9]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I4_3" from_pin="clb.O[9:9]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_Ix_4" from_pin="clb.O[9:9]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I5_0" from_pin="clb.O[9:9]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I5_1" from_pin="clb.O[9:9]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I5_2" from_pin="clb.O[9:9]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I5_3" from_pin="clb.O[9:9]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_Ix_5" from_pin="clb.O[9:9]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I6_0" from_pin="clb.O[9:9]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I6_1" from_pin="clb.O[9:9]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I6_2" from_pin="clb.O[9:9]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I6_3" from_pin="clb.O[9:9]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_Ix_6" from_pin="clb.O[9:9]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I7_0" from_pin="clb.O[9:9]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I7_1" from_pin="clb.O[9:9]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I7_2" from_pin="clb.O[9:9]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I7_3" from_pin="clb.O[9:9]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_Ix_7" from_pin="clb.O[9:9]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I8_0" from_pin="clb.O[9:9]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I8_1" from_pin="clb.O[9:9]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I8_2" from_pin="clb.O[9:9]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I8_3" from_pin="clb.O[9:9]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_Ix_8" from_pin="clb.O[9:9]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I9_0" from_pin="clb.O[9:9]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I9_1" from_pin="clb.O[9:9]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I9_2" from_pin="clb.O[9:9]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I9_3" from_pin="clb.O[9:9]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_Ix_9" from_pin="clb.O[9:9]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I10_0" from_pin="clb.O[9:9]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I10_1" from_pin="clb.O[9:9]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I10_2" from_pin="clb.O[9:9]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I10_3" from_pin="clb.O[9:9]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_Ix_10" from_pin="clb.O[9:9]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I11_0" from_pin="clb.O[9:9]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I11_1" from_pin="clb.O[9:9]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I11_2" from_pin="clb.O[9:9]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_I11_3" from_pin="clb.O[9:9]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O9_to_clb_Ix_11" from_pin="clb.O[9:9]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I0_0" from_pin="clb.O[10:10]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I0_1" from_pin="clb.O[10:10]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I0_2" from_pin="clb.O[10:10]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I0_3" from_pin="clb.O[10:10]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_Ix_0" from_pin="clb.O[10:10]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I1_0" from_pin="clb.O[10:10]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I1_1" from_pin="clb.O[10:10]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I1_2" from_pin="clb.O[10:10]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I1_3" from_pin="clb.O[10:10]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_Ix_1" from_pin="clb.O[10:10]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I2_0" from_pin="clb.O[10:10]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I2_1" from_pin="clb.O[10:10]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I2_2" from_pin="clb.O[10:10]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I2_3" from_pin="clb.O[10:10]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_Ix_2" from_pin="clb.O[10:10]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I3_0" from_pin="clb.O[10:10]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I3_1" from_pin="clb.O[10:10]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I3_2" from_pin="clb.O[10:10]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I3_3" from_pin="clb.O[10:10]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_Ix_3" from_pin="clb.O[10:10]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I4_0" from_pin="clb.O[10:10]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I4_1" from_pin="clb.O[10:10]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I4_2" from_pin="clb.O[10:10]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I4_3" from_pin="clb.O[10:10]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_Ix_4" from_pin="clb.O[10:10]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I5_0" from_pin="clb.O[10:10]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I5_1" from_pin="clb.O[10:10]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I5_2" from_pin="clb.O[10:10]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I5_3" from_pin="clb.O[10:10]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_Ix_5" from_pin="clb.O[10:10]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I6_0" from_pin="clb.O[10:10]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I6_1" from_pin="clb.O[10:10]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I6_2" from_pin="clb.O[10:10]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I6_3" from_pin="clb.O[10:10]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_Ix_6" from_pin="clb.O[10:10]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I7_0" from_pin="clb.O[10:10]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I7_1" from_pin="clb.O[10:10]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I7_2" from_pin="clb.O[10:10]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I7_3" from_pin="clb.O[10:10]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_Ix_7" from_pin="clb.O[10:10]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I8_0" from_pin="clb.O[10:10]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I8_1" from_pin="clb.O[10:10]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I8_2" from_pin="clb.O[10:10]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I8_3" from_pin="clb.O[10:10]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_Ix_8" from_pin="clb.O[10:10]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I9_0" from_pin="clb.O[10:10]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I9_1" from_pin="clb.O[10:10]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I9_2" from_pin="clb.O[10:10]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I9_3" from_pin="clb.O[10:10]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_Ix_9" from_pin="clb.O[10:10]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I10_0" from_pin="clb.O[10:10]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I10_1" from_pin="clb.O[10:10]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I10_2" from_pin="clb.O[10:10]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I10_3" from_pin="clb.O[10:10]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_Ix_10" from_pin="clb.O[10:10]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I11_0" from_pin="clb.O[10:10]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I11_1" from_pin="clb.O[10:10]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I11_2" from_pin="clb.O[10:10]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_I11_3" from_pin="clb.O[10:10]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O10_to_clb_Ix_11" from_pin="clb.O[10:10]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I0_0" from_pin="clb.O[11:11]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I0_1" from_pin="clb.O[11:11]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I0_2" from_pin="clb.O[11:11]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I0_3" from_pin="clb.O[11:11]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_Ix_0" from_pin="clb.O[11:11]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I1_0" from_pin="clb.O[11:11]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I1_1" from_pin="clb.O[11:11]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I1_2" from_pin="clb.O[11:11]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I1_3" from_pin="clb.O[11:11]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_Ix_1" from_pin="clb.O[11:11]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I2_0" from_pin="clb.O[11:11]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I2_1" from_pin="clb.O[11:11]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I2_2" from_pin="clb.O[11:11]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I2_3" from_pin="clb.O[11:11]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_Ix_2" from_pin="clb.O[11:11]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I3_0" from_pin="clb.O[11:11]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I3_1" from_pin="clb.O[11:11]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I3_2" from_pin="clb.O[11:11]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I3_3" from_pin="clb.O[11:11]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_Ix_3" from_pin="clb.O[11:11]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I4_0" from_pin="clb.O[11:11]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I4_1" from_pin="clb.O[11:11]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I4_2" from_pin="clb.O[11:11]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I4_3" from_pin="clb.O[11:11]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_Ix_4" from_pin="clb.O[11:11]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I5_0" from_pin="clb.O[11:11]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I5_1" from_pin="clb.O[11:11]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I5_2" from_pin="clb.O[11:11]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I5_3" from_pin="clb.O[11:11]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_Ix_5" from_pin="clb.O[11:11]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I6_0" from_pin="clb.O[11:11]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I6_1" from_pin="clb.O[11:11]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I6_2" from_pin="clb.O[11:11]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I6_3" from_pin="clb.O[11:11]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_Ix_6" from_pin="clb.O[11:11]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I7_0" from_pin="clb.O[11:11]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I7_1" from_pin="clb.O[11:11]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I7_2" from_pin="clb.O[11:11]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I7_3" from_pin="clb.O[11:11]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_Ix_7" from_pin="clb.O[11:11]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I8_0" from_pin="clb.O[11:11]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I8_1" from_pin="clb.O[11:11]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I8_2" from_pin="clb.O[11:11]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I8_3" from_pin="clb.O[11:11]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_Ix_8" from_pin="clb.O[11:11]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I9_0" from_pin="clb.O[11:11]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I9_1" from_pin="clb.O[11:11]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I9_2" from_pin="clb.O[11:11]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I9_3" from_pin="clb.O[11:11]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_Ix_9" from_pin="clb.O[11:11]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I10_0" from_pin="clb.O[11:11]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I10_1" from_pin="clb.O[11:11]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I10_2" from_pin="clb.O[11:11]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I10_3" from_pin="clb.O[11:11]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_Ix_10" from_pin="clb.O[11:11]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I11_0" from_pin="clb.O[11:11]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I11_1" from_pin="clb.O[11:11]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I11_2" from_pin="clb.O[11:11]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_I11_3" from_pin="clb.O[11:11]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O11_to_clb_Ix_11" from_pin="clb.O[11:11]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I0_0" from_pin="clb.O[12:12]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I0_1" from_pin="clb.O[12:12]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I0_2" from_pin="clb.O[12:12]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I0_3" from_pin="clb.O[12:12]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_Ix_0" from_pin="clb.O[12:12]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I1_0" from_pin="clb.O[12:12]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I1_1" from_pin="clb.O[12:12]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I1_2" from_pin="clb.O[12:12]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I1_3" from_pin="clb.O[12:12]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_Ix_1" from_pin="clb.O[12:12]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I2_0" from_pin="clb.O[12:12]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I2_1" from_pin="clb.O[12:12]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I2_2" from_pin="clb.O[12:12]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I2_3" from_pin="clb.O[12:12]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_Ix_2" from_pin="clb.O[12:12]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I3_0" from_pin="clb.O[12:12]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I3_1" from_pin="clb.O[12:12]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I3_2" from_pin="clb.O[12:12]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I3_3" from_pin="clb.O[12:12]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_Ix_3" from_pin="clb.O[12:12]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I4_0" from_pin="clb.O[12:12]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I4_1" from_pin="clb.O[12:12]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I4_2" from_pin="clb.O[12:12]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I4_3" from_pin="clb.O[12:12]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_Ix_4" from_pin="clb.O[12:12]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I5_0" from_pin="clb.O[12:12]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I5_1" from_pin="clb.O[12:12]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I5_2" from_pin="clb.O[12:12]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I5_3" from_pin="clb.O[12:12]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_Ix_5" from_pin="clb.O[12:12]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I6_0" from_pin="clb.O[12:12]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I6_1" from_pin="clb.O[12:12]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I6_2" from_pin="clb.O[12:12]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I6_3" from_pin="clb.O[12:12]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_Ix_6" from_pin="clb.O[12:12]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I7_0" from_pin="clb.O[12:12]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I7_1" from_pin="clb.O[12:12]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I7_2" from_pin="clb.O[12:12]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I7_3" from_pin="clb.O[12:12]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_Ix_7" from_pin="clb.O[12:12]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I8_0" from_pin="clb.O[12:12]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I8_1" from_pin="clb.O[12:12]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I8_2" from_pin="clb.O[12:12]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I8_3" from_pin="clb.O[12:12]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_Ix_8" from_pin="clb.O[12:12]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I9_0" from_pin="clb.O[12:12]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I9_1" from_pin="clb.O[12:12]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I9_2" from_pin="clb.O[12:12]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I9_3" from_pin="clb.O[12:12]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_Ix_9" from_pin="clb.O[12:12]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I10_0" from_pin="clb.O[12:12]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I10_1" from_pin="clb.O[12:12]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I10_2" from_pin="clb.O[12:12]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I10_3" from_pin="clb.O[12:12]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_Ix_10" from_pin="clb.O[12:12]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I11_0" from_pin="clb.O[12:12]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I11_1" from_pin="clb.O[12:12]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I11_2" from_pin="clb.O[12:12]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_I11_3" from_pin="clb.O[12:12]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O12_to_clb_Ix_11" from_pin="clb.O[12:12]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I0_0" from_pin="clb.O[13:13]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I0_1" from_pin="clb.O[13:13]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I0_2" from_pin="clb.O[13:13]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I0_3" from_pin="clb.O[13:13]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_Ix_0" from_pin="clb.O[13:13]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I1_0" from_pin="clb.O[13:13]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I1_1" from_pin="clb.O[13:13]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I1_2" from_pin="clb.O[13:13]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I1_3" from_pin="clb.O[13:13]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_Ix_1" from_pin="clb.O[13:13]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I2_0" from_pin="clb.O[13:13]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I2_1" from_pin="clb.O[13:13]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I2_2" from_pin="clb.O[13:13]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I2_3" from_pin="clb.O[13:13]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_Ix_2" from_pin="clb.O[13:13]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I3_0" from_pin="clb.O[13:13]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I3_1" from_pin="clb.O[13:13]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I3_2" from_pin="clb.O[13:13]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I3_3" from_pin="clb.O[13:13]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_Ix_3" from_pin="clb.O[13:13]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I4_0" from_pin="clb.O[13:13]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I4_1" from_pin="clb.O[13:13]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I4_2" from_pin="clb.O[13:13]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I4_3" from_pin="clb.O[13:13]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_Ix_4" from_pin="clb.O[13:13]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I5_0" from_pin="clb.O[13:13]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I5_1" from_pin="clb.O[13:13]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I5_2" from_pin="clb.O[13:13]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I5_3" from_pin="clb.O[13:13]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_Ix_5" from_pin="clb.O[13:13]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I6_0" from_pin="clb.O[13:13]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I6_1" from_pin="clb.O[13:13]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I6_2" from_pin="clb.O[13:13]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I6_3" from_pin="clb.O[13:13]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_Ix_6" from_pin="clb.O[13:13]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I7_0" from_pin="clb.O[13:13]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I7_1" from_pin="clb.O[13:13]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I7_2" from_pin="clb.O[13:13]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I7_3" from_pin="clb.O[13:13]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_Ix_7" from_pin="clb.O[13:13]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I8_0" from_pin="clb.O[13:13]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I8_1" from_pin="clb.O[13:13]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I8_2" from_pin="clb.O[13:13]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I8_3" from_pin="clb.O[13:13]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_Ix_8" from_pin="clb.O[13:13]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I9_0" from_pin="clb.O[13:13]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I9_1" from_pin="clb.O[13:13]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I9_2" from_pin="clb.O[13:13]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I9_3" from_pin="clb.O[13:13]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_Ix_9" from_pin="clb.O[13:13]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I10_0" from_pin="clb.O[13:13]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I10_1" from_pin="clb.O[13:13]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I10_2" from_pin="clb.O[13:13]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I10_3" from_pin="clb.O[13:13]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_Ix_10" from_pin="clb.O[13:13]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I11_0" from_pin="clb.O[13:13]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I11_1" from_pin="clb.O[13:13]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I11_2" from_pin="clb.O[13:13]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_I11_3" from_pin="clb.O[13:13]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O13_to_clb_Ix_11" from_pin="clb.O[13:13]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I0_0" from_pin="clb.O[14:14]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I0_1" from_pin="clb.O[14:14]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I0_2" from_pin="clb.O[14:14]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I0_3" from_pin="clb.O[14:14]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_Ix_0" from_pin="clb.O[14:14]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I1_0" from_pin="clb.O[14:14]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I1_1" from_pin="clb.O[14:14]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I1_2" from_pin="clb.O[14:14]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I1_3" from_pin="clb.O[14:14]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_Ix_1" from_pin="clb.O[14:14]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I2_0" from_pin="clb.O[14:14]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I2_1" from_pin="clb.O[14:14]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I2_2" from_pin="clb.O[14:14]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I2_3" from_pin="clb.O[14:14]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_Ix_2" from_pin="clb.O[14:14]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I3_0" from_pin="clb.O[14:14]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I3_1" from_pin="clb.O[14:14]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I3_2" from_pin="clb.O[14:14]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I3_3" from_pin="clb.O[14:14]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_Ix_3" from_pin="clb.O[14:14]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I4_0" from_pin="clb.O[14:14]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I4_1" from_pin="clb.O[14:14]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I4_2" from_pin="clb.O[14:14]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I4_3" from_pin="clb.O[14:14]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_Ix_4" from_pin="clb.O[14:14]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I5_0" from_pin="clb.O[14:14]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I5_1" from_pin="clb.O[14:14]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I5_2" from_pin="clb.O[14:14]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I5_3" from_pin="clb.O[14:14]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_Ix_5" from_pin="clb.O[14:14]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I6_0" from_pin="clb.O[14:14]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I6_1" from_pin="clb.O[14:14]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I6_2" from_pin="clb.O[14:14]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I6_3" from_pin="clb.O[14:14]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_Ix_6" from_pin="clb.O[14:14]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I7_0" from_pin="clb.O[14:14]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I7_1" from_pin="clb.O[14:14]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I7_2" from_pin="clb.O[14:14]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I7_3" from_pin="clb.O[14:14]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_Ix_7" from_pin="clb.O[14:14]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I8_0" from_pin="clb.O[14:14]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I8_1" from_pin="clb.O[14:14]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I8_2" from_pin="clb.O[14:14]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I8_3" from_pin="clb.O[14:14]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_Ix_8" from_pin="clb.O[14:14]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I9_0" from_pin="clb.O[14:14]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I9_1" from_pin="clb.O[14:14]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I9_2" from_pin="clb.O[14:14]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I9_3" from_pin="clb.O[14:14]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_Ix_9" from_pin="clb.O[14:14]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I10_0" from_pin="clb.O[14:14]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I10_1" from_pin="clb.O[14:14]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I10_2" from_pin="clb.O[14:14]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I10_3" from_pin="clb.O[14:14]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_Ix_10" from_pin="clb.O[14:14]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I11_0" from_pin="clb.O[14:14]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I11_1" from_pin="clb.O[14:14]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I11_2" from_pin="clb.O[14:14]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_I11_3" from_pin="clb.O[14:14]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O14_to_clb_Ix_11" from_pin="clb.O[14:14]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I0_0" from_pin="clb.O[15:15]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I0_1" from_pin="clb.O[15:15]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I0_2" from_pin="clb.O[15:15]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I0_3" from_pin="clb.O[15:15]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_Ix_0" from_pin="clb.O[15:15]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I1_0" from_pin="clb.O[15:15]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I1_1" from_pin="clb.O[15:15]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I1_2" from_pin="clb.O[15:15]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I1_3" from_pin="clb.O[15:15]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_Ix_1" from_pin="clb.O[15:15]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I2_0" from_pin="clb.O[15:15]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I2_1" from_pin="clb.O[15:15]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I2_2" from_pin="clb.O[15:15]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I2_3" from_pin="clb.O[15:15]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_Ix_2" from_pin="clb.O[15:15]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I3_0" from_pin="clb.O[15:15]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I3_1" from_pin="clb.O[15:15]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I3_2" from_pin="clb.O[15:15]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I3_3" from_pin="clb.O[15:15]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_Ix_3" from_pin="clb.O[15:15]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I4_0" from_pin="clb.O[15:15]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I4_1" from_pin="clb.O[15:15]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I4_2" from_pin="clb.O[15:15]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I4_3" from_pin="clb.O[15:15]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_Ix_4" from_pin="clb.O[15:15]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I5_0" from_pin="clb.O[15:15]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I5_1" from_pin="clb.O[15:15]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I5_2" from_pin="clb.O[15:15]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I5_3" from_pin="clb.O[15:15]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_Ix_5" from_pin="clb.O[15:15]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I6_0" from_pin="clb.O[15:15]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I6_1" from_pin="clb.O[15:15]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I6_2" from_pin="clb.O[15:15]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I6_3" from_pin="clb.O[15:15]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_Ix_6" from_pin="clb.O[15:15]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I7_0" from_pin="clb.O[15:15]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I7_1" from_pin="clb.O[15:15]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I7_2" from_pin="clb.O[15:15]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I7_3" from_pin="clb.O[15:15]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_Ix_7" from_pin="clb.O[15:15]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I8_0" from_pin="clb.O[15:15]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I8_1" from_pin="clb.O[15:15]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I8_2" from_pin="clb.O[15:15]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I8_3" from_pin="clb.O[15:15]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_Ix_8" from_pin="clb.O[15:15]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I9_0" from_pin="clb.O[15:15]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I9_1" from_pin="clb.O[15:15]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I9_2" from_pin="clb.O[15:15]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I9_3" from_pin="clb.O[15:15]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_Ix_9" from_pin="clb.O[15:15]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I10_0" from_pin="clb.O[15:15]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I10_1" from_pin="clb.O[15:15]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I10_2" from_pin="clb.O[15:15]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I10_3" from_pin="clb.O[15:15]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_Ix_10" from_pin="clb.O[15:15]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I11_0" from_pin="clb.O[15:15]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I11_1" from_pin="clb.O[15:15]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I11_2" from_pin="clb.O[15:15]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_I11_3" from_pin="clb.O[15:15]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O15_to_clb_Ix_11" from_pin="clb.O[15:15]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I0_0" from_pin="clb.O[16:16]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I0_1" from_pin="clb.O[16:16]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I0_2" from_pin="clb.O[16:16]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I0_3" from_pin="clb.O[16:16]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_Ix_0" from_pin="clb.O[16:16]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I1_0" from_pin="clb.O[16:16]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I1_1" from_pin="clb.O[16:16]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I1_2" from_pin="clb.O[16:16]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I1_3" from_pin="clb.O[16:16]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_Ix_1" from_pin="clb.O[16:16]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I2_0" from_pin="clb.O[16:16]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I2_1" from_pin="clb.O[16:16]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I2_2" from_pin="clb.O[16:16]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I2_3" from_pin="clb.O[16:16]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_Ix_2" from_pin="clb.O[16:16]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I3_0" from_pin="clb.O[16:16]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I3_1" from_pin="clb.O[16:16]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I3_2" from_pin="clb.O[16:16]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I3_3" from_pin="clb.O[16:16]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_Ix_3" from_pin="clb.O[16:16]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I4_0" from_pin="clb.O[16:16]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I4_1" from_pin="clb.O[16:16]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I4_2" from_pin="clb.O[16:16]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I4_3" from_pin="clb.O[16:16]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_Ix_4" from_pin="clb.O[16:16]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I5_0" from_pin="clb.O[16:16]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I5_1" from_pin="clb.O[16:16]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I5_2" from_pin="clb.O[16:16]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I5_3" from_pin="clb.O[16:16]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_Ix_5" from_pin="clb.O[16:16]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I6_0" from_pin="clb.O[16:16]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I6_1" from_pin="clb.O[16:16]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I6_2" from_pin="clb.O[16:16]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I6_3" from_pin="clb.O[16:16]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_Ix_6" from_pin="clb.O[16:16]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I7_0" from_pin="clb.O[16:16]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I7_1" from_pin="clb.O[16:16]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I7_2" from_pin="clb.O[16:16]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I7_3" from_pin="clb.O[16:16]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_Ix_7" from_pin="clb.O[16:16]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I8_0" from_pin="clb.O[16:16]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I8_1" from_pin="clb.O[16:16]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I8_2" from_pin="clb.O[16:16]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I8_3" from_pin="clb.O[16:16]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_Ix_8" from_pin="clb.O[16:16]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I9_0" from_pin="clb.O[16:16]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I9_1" from_pin="clb.O[16:16]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I9_2" from_pin="clb.O[16:16]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I9_3" from_pin="clb.O[16:16]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_Ix_9" from_pin="clb.O[16:16]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I10_0" from_pin="clb.O[16:16]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I10_1" from_pin="clb.O[16:16]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I10_2" from_pin="clb.O[16:16]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I10_3" from_pin="clb.O[16:16]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_Ix_10" from_pin="clb.O[16:16]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I11_0" from_pin="clb.O[16:16]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I11_1" from_pin="clb.O[16:16]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I11_2" from_pin="clb.O[16:16]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_I11_3" from_pin="clb.O[16:16]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O16_to_clb_Ix_11" from_pin="clb.O[16:16]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I0_0" from_pin="clb.O[17:17]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I0_1" from_pin="clb.O[17:17]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I0_2" from_pin="clb.O[17:17]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I0_3" from_pin="clb.O[17:17]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_Ix_0" from_pin="clb.O[17:17]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I1_0" from_pin="clb.O[17:17]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I1_1" from_pin="clb.O[17:17]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I1_2" from_pin="clb.O[17:17]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I1_3" from_pin="clb.O[17:17]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_Ix_1" from_pin="clb.O[17:17]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I2_0" from_pin="clb.O[17:17]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I2_1" from_pin="clb.O[17:17]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I2_2" from_pin="clb.O[17:17]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I2_3" from_pin="clb.O[17:17]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_Ix_2" from_pin="clb.O[17:17]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I3_0" from_pin="clb.O[17:17]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I3_1" from_pin="clb.O[17:17]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I3_2" from_pin="clb.O[17:17]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I3_3" from_pin="clb.O[17:17]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_Ix_3" from_pin="clb.O[17:17]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I4_0" from_pin="clb.O[17:17]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I4_1" from_pin="clb.O[17:17]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I4_2" from_pin="clb.O[17:17]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I4_3" from_pin="clb.O[17:17]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_Ix_4" from_pin="clb.O[17:17]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I5_0" from_pin="clb.O[17:17]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I5_1" from_pin="clb.O[17:17]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I5_2" from_pin="clb.O[17:17]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I5_3" from_pin="clb.O[17:17]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_Ix_5" from_pin="clb.O[17:17]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I6_0" from_pin="clb.O[17:17]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I6_1" from_pin="clb.O[17:17]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I6_2" from_pin="clb.O[17:17]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I6_3" from_pin="clb.O[17:17]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_Ix_6" from_pin="clb.O[17:17]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I7_0" from_pin="clb.O[17:17]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I7_1" from_pin="clb.O[17:17]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I7_2" from_pin="clb.O[17:17]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I7_3" from_pin="clb.O[17:17]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_Ix_7" from_pin="clb.O[17:17]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I8_0" from_pin="clb.O[17:17]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I8_1" from_pin="clb.O[17:17]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I8_2" from_pin="clb.O[17:17]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I8_3" from_pin="clb.O[17:17]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_Ix_8" from_pin="clb.O[17:17]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I9_0" from_pin="clb.O[17:17]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I9_1" from_pin="clb.O[17:17]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I9_2" from_pin="clb.O[17:17]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I9_3" from_pin="clb.O[17:17]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_Ix_9" from_pin="clb.O[17:17]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I10_0" from_pin="clb.O[17:17]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I10_1" from_pin="clb.O[17:17]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I10_2" from_pin="clb.O[17:17]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I10_3" from_pin="clb.O[17:17]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_Ix_10" from_pin="clb.O[17:17]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I11_0" from_pin="clb.O[17:17]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I11_1" from_pin="clb.O[17:17]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I11_2" from_pin="clb.O[17:17]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_I11_3" from_pin="clb.O[17:17]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O17_to_clb_Ix_11" from_pin="clb.O[17:17]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I0_0" from_pin="clb.O[18:18]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I0_1" from_pin="clb.O[18:18]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I0_2" from_pin="clb.O[18:18]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I0_3" from_pin="clb.O[18:18]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_Ix_0" from_pin="clb.O[18:18]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I1_0" from_pin="clb.O[18:18]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I1_1" from_pin="clb.O[18:18]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I1_2" from_pin="clb.O[18:18]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I1_3" from_pin="clb.O[18:18]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_Ix_1" from_pin="clb.O[18:18]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I2_0" from_pin="clb.O[18:18]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I2_1" from_pin="clb.O[18:18]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I2_2" from_pin="clb.O[18:18]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I2_3" from_pin="clb.O[18:18]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_Ix_2" from_pin="clb.O[18:18]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I3_0" from_pin="clb.O[18:18]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I3_1" from_pin="clb.O[18:18]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I3_2" from_pin="clb.O[18:18]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I3_3" from_pin="clb.O[18:18]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_Ix_3" from_pin="clb.O[18:18]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I4_0" from_pin="clb.O[18:18]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I4_1" from_pin="clb.O[18:18]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I4_2" from_pin="clb.O[18:18]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I4_3" from_pin="clb.O[18:18]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_Ix_4" from_pin="clb.O[18:18]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I5_0" from_pin="clb.O[18:18]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I5_1" from_pin="clb.O[18:18]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I5_2" from_pin="clb.O[18:18]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I5_3" from_pin="clb.O[18:18]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_Ix_5" from_pin="clb.O[18:18]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I6_0" from_pin="clb.O[18:18]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I6_1" from_pin="clb.O[18:18]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I6_2" from_pin="clb.O[18:18]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I6_3" from_pin="clb.O[18:18]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_Ix_6" from_pin="clb.O[18:18]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I7_0" from_pin="clb.O[18:18]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I7_1" from_pin="clb.O[18:18]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I7_2" from_pin="clb.O[18:18]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I7_3" from_pin="clb.O[18:18]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_Ix_7" from_pin="clb.O[18:18]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I8_0" from_pin="clb.O[18:18]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I8_1" from_pin="clb.O[18:18]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I8_2" from_pin="clb.O[18:18]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I8_3" from_pin="clb.O[18:18]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_Ix_8" from_pin="clb.O[18:18]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I9_0" from_pin="clb.O[18:18]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I9_1" from_pin="clb.O[18:18]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I9_2" from_pin="clb.O[18:18]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I9_3" from_pin="clb.O[18:18]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_Ix_9" from_pin="clb.O[18:18]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I10_0" from_pin="clb.O[18:18]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I10_1" from_pin="clb.O[18:18]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I10_2" from_pin="clb.O[18:18]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I10_3" from_pin="clb.O[18:18]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_Ix_10" from_pin="clb.O[18:18]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I11_0" from_pin="clb.O[18:18]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I11_1" from_pin="clb.O[18:18]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I11_2" from_pin="clb.O[18:18]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_I11_3" from_pin="clb.O[18:18]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O18_to_clb_Ix_11" from_pin="clb.O[18:18]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I0_0" from_pin="clb.O[19:19]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I0_1" from_pin="clb.O[19:19]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I0_2" from_pin="clb.O[19:19]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I0_3" from_pin="clb.O[19:19]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_Ix_0" from_pin="clb.O[19:19]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I1_0" from_pin="clb.O[19:19]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I1_1" from_pin="clb.O[19:19]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I1_2" from_pin="clb.O[19:19]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I1_3" from_pin="clb.O[19:19]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_Ix_1" from_pin="clb.O[19:19]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I2_0" from_pin="clb.O[19:19]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I2_1" from_pin="clb.O[19:19]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I2_2" from_pin="clb.O[19:19]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I2_3" from_pin="clb.O[19:19]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_Ix_2" from_pin="clb.O[19:19]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I3_0" from_pin="clb.O[19:19]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I3_1" from_pin="clb.O[19:19]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I3_2" from_pin="clb.O[19:19]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I3_3" from_pin="clb.O[19:19]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_Ix_3" from_pin="clb.O[19:19]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I4_0" from_pin="clb.O[19:19]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I4_1" from_pin="clb.O[19:19]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I4_2" from_pin="clb.O[19:19]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I4_3" from_pin="clb.O[19:19]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_Ix_4" from_pin="clb.O[19:19]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I5_0" from_pin="clb.O[19:19]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I5_1" from_pin="clb.O[19:19]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I5_2" from_pin="clb.O[19:19]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I5_3" from_pin="clb.O[19:19]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_Ix_5" from_pin="clb.O[19:19]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I6_0" from_pin="clb.O[19:19]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I6_1" from_pin="clb.O[19:19]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I6_2" from_pin="clb.O[19:19]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I6_3" from_pin="clb.O[19:19]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_Ix_6" from_pin="clb.O[19:19]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I7_0" from_pin="clb.O[19:19]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I7_1" from_pin="clb.O[19:19]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I7_2" from_pin="clb.O[19:19]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I7_3" from_pin="clb.O[19:19]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_Ix_7" from_pin="clb.O[19:19]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I8_0" from_pin="clb.O[19:19]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I8_1" from_pin="clb.O[19:19]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I8_2" from_pin="clb.O[19:19]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I8_3" from_pin="clb.O[19:19]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_Ix_8" from_pin="clb.O[19:19]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I9_0" from_pin="clb.O[19:19]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I9_1" from_pin="clb.O[19:19]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I9_2" from_pin="clb.O[19:19]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I9_3" from_pin="clb.O[19:19]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_Ix_9" from_pin="clb.O[19:19]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I10_0" from_pin="clb.O[19:19]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I10_1" from_pin="clb.O[19:19]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I10_2" from_pin="clb.O[19:19]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I10_3" from_pin="clb.O[19:19]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_Ix_10" from_pin="clb.O[19:19]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I11_0" from_pin="clb.O[19:19]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I11_1" from_pin="clb.O[19:19]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I11_2" from_pin="clb.O[19:19]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_I11_3" from_pin="clb.O[19:19]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O19_to_clb_Ix_11" from_pin="clb.O[19:19]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I0_1" from_pin="clb.O[20:20]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I0_2" from_pin="clb.O[20:20]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I0_3" from_pin="clb.O[20:20]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_Ix_0" from_pin="clb.O[20:20]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I1_1" from_pin="clb.O[20:20]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I1_2" from_pin="clb.O[20:20]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I1_3" from_pin="clb.O[20:20]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_Ix_1" from_pin="clb.O[20:20]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I2_1" from_pin="clb.O[20:20]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I2_2" from_pin="clb.O[20:20]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I2_3" from_pin="clb.O[20:20]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_Ix_2" from_pin="clb.O[20:20]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I3_1" from_pin="clb.O[20:20]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I3_2" from_pin="clb.O[20:20]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I3_3" from_pin="clb.O[20:20]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_Ix_3" from_pin="clb.O[20:20]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I4_1" from_pin="clb.O[20:20]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I4_2" from_pin="clb.O[20:20]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I4_3" from_pin="clb.O[20:20]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_Ix_4" from_pin="clb.O[20:20]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I5_1" from_pin="clb.O[20:20]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I5_2" from_pin="clb.O[20:20]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I5_3" from_pin="clb.O[20:20]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_Ix_5" from_pin="clb.O[20:20]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I6_1" from_pin="clb.O[20:20]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I6_2" from_pin="clb.O[20:20]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I6_3" from_pin="clb.O[20:20]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_Ix_6" from_pin="clb.O[20:20]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I7_1" from_pin="clb.O[20:20]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I7_2" from_pin="clb.O[20:20]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I7_3" from_pin="clb.O[20:20]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_Ix_7" from_pin="clb.O[20:20]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I8_1" from_pin="clb.O[20:20]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I8_2" from_pin="clb.O[20:20]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I8_3" from_pin="clb.O[20:20]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_Ix_8" from_pin="clb.O[20:20]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I9_1" from_pin="clb.O[20:20]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I9_2" from_pin="clb.O[20:20]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I9_3" from_pin="clb.O[20:20]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_Ix_9" from_pin="clb.O[20:20]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I10_1" from_pin="clb.O[20:20]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I10_2" from_pin="clb.O[20:20]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I10_3" from_pin="clb.O[20:20]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_Ix_10" from_pin="clb.O[20:20]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I11_1" from_pin="clb.O[20:20]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I11_2" from_pin="clb.O[20:20]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_I11_3" from_pin="clb.O[20:20]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O20_to_clb_Ix_11" from_pin="clb.O[20:20]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I0_2" from_pin="clb.O[21:21]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I0_3" from_pin="clb.O[21:21]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_Ix_0" from_pin="clb.O[21:21]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I1_2" from_pin="clb.O[21:21]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I1_3" from_pin="clb.O[21:21]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_Ix_1" from_pin="clb.O[21:21]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I2_2" from_pin="clb.O[21:21]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I2_3" from_pin="clb.O[21:21]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_Ix_2" from_pin="clb.O[21:21]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I3_2" from_pin="clb.O[21:21]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I3_3" from_pin="clb.O[21:21]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_Ix_3" from_pin="clb.O[21:21]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I4_2" from_pin="clb.O[21:21]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I4_3" from_pin="clb.O[21:21]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_Ix_4" from_pin="clb.O[21:21]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I5_2" from_pin="clb.O[21:21]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I5_3" from_pin="clb.O[21:21]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_Ix_5" from_pin="clb.O[21:21]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I6_2" from_pin="clb.O[21:21]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I6_3" from_pin="clb.O[21:21]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_Ix_6" from_pin="clb.O[21:21]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I7_2" from_pin="clb.O[21:21]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I7_3" from_pin="clb.O[21:21]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_Ix_7" from_pin="clb.O[21:21]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I8_2" from_pin="clb.O[21:21]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I8_3" from_pin="clb.O[21:21]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_Ix_8" from_pin="clb.O[21:21]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I9_2" from_pin="clb.O[21:21]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I9_3" from_pin="clb.O[21:21]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_Ix_9" from_pin="clb.O[21:21]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I10_2" from_pin="clb.O[21:21]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I10_3" from_pin="clb.O[21:21]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_Ix_10" from_pin="clb.O[21:21]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I11_2" from_pin="clb.O[21:21]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_I11_3" from_pin="clb.O[21:21]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O21_to_clb_Ix_11" from_pin="clb.O[21:21]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_I0_3" from_pin="clb.O[22:22]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_Ix_0" from_pin="clb.O[22:22]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_I1_3" from_pin="clb.O[22:22]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_Ix_1" from_pin="clb.O[22:22]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_I2_3" from_pin="clb.O[22:22]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_Ix_2" from_pin="clb.O[22:22]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_I3_3" from_pin="clb.O[22:22]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_Ix_3" from_pin="clb.O[22:22]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_I4_3" from_pin="clb.O[22:22]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_Ix_4" from_pin="clb.O[22:22]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_I5_3" from_pin="clb.O[22:22]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_Ix_5" from_pin="clb.O[22:22]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_I6_3" from_pin="clb.O[22:22]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_Ix_6" from_pin="clb.O[22:22]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_I7_3" from_pin="clb.O[22:22]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_Ix_7" from_pin="clb.O[22:22]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_I8_3" from_pin="clb.O[22:22]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_Ix_8" from_pin="clb.O[22:22]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_I9_3" from_pin="clb.O[22:22]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_Ix_9" from_pin="clb.O[22:22]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_I10_3" from_pin="clb.O[22:22]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_Ix_10" from_pin="clb.O[22:22]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_I11_3" from_pin="clb.O[22:22]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O22_to_clb_Ix_11" from_pin="clb.O[22:22]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O23_to_clb_Ix_0" from_pin="clb.O[23:23]" to_pin="clb.Ix[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O23_to_clb_Ix_1" from_pin="clb.O[23:23]" to_pin="clb.Ix[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O23_to_clb_Ix_2" from_pin="clb.O[23:23]" to_pin="clb.Ix[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O23_to_clb_Ix_3" from_pin="clb.O[23:23]" to_pin="clb.Ix[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O23_to_clb_Ix_4" from_pin="clb.O[23:23]" to_pin="clb.Ix[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O23_to_clb_Ix_5" from_pin="clb.O[23:23]" to_pin="clb.Ix[5:5]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O23_to_clb_Ix_6" from_pin="clb.O[23:23]" to_pin="clb.Ix[6:6]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O23_to_clb_Ix_7" from_pin="clb.O[23:23]" to_pin="clb.Ix[7:7]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O23_to_clb_Ix_8" from_pin="clb.O[23:23]" to_pin="clb.Ix[8:8]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O23_to_clb_Ix_9" from_pin="clb.O[23:23]" to_pin="clb.Ix[9:9]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O23_to_clb_Ix_10" from_pin="clb.O[23:23]" to_pin="clb.Ix[10:10]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
		<direct name="clb_O23_to_clb_Ix_11" from_pin="clb.O[23:23]" to_pin="clb.Ix[11:11]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock" />
	</directlist>
	<complexblocklist>
		<pb_type name="ckbuf">
			<input name="in" num_pins="1" />
			<output name="out" num_pins="1" />
			<mode name="ckbuf_physical_mode">
				<pb_type name="ckbuf_core" num_pb="1" blif_model=".subckt ckbuf">
					<input name="in" num_pins="1" />
					<output name="out" num_pins="1" />
					<delay_constant max="20e-12" min="20e-12" in_port="ckbuf_core.in[0:0]" out_port="ckbuf_core.out[0:0]" />
				</pb_type>
				<interconnect>
					<direct name="ckbuf[0:0]_out[0:0]" input="ckbuf_core[0:0].out[0:0]" output="ckbuf[0:0].out[0:0]" />
					<direct name="ckbuf_core[0:0]_in[0:0]" input="ckbuf[0:0].in[0:0]" output="ckbuf_core[0:0].in[0:0]" />
				</interconnect>
			</mode>
		</pb_type>
		<pb_type name="clb">
			<input name="I0" num_pins="4" equivalent="full" />
			<input name="I1" num_pins="4" equivalent="full" />
			<input name="I2" num_pins="4" equivalent="full" />
			<input name="I3" num_pins="4" equivalent="full" />
			<input name="I4" num_pins="4" equivalent="full" />
			<input name="I5" num_pins="4" equivalent="full" />
			<input name="I6" num_pins="4" equivalent="full" />
			<input name="I7" num_pins="4" equivalent="full" />
			<input name="I8" num_pins="4" equivalent="full" />
			<input name="I9" num_pins="4" equivalent="full" />
			<input name="I10" num_pins="4" equivalent="full" />
			<input name="I11" num_pins="4" equivalent="full" />
			<input name="Ix" num_pins="12" />
			<input name="cin" num_pins="1" />
			<input name="reset" num_pins="1" is_non_clock_global="true" />
			<output name="O" num_pins="24" />
			<output name="cout" num_pins="1" />
			<clock name="clk" num_pins="1" />
			<mode name="clb_default_mode">
				<pb_type name="fle" num_pb="12">
					<input name="in" num_pins="5" />
					<input name="reset" num_pins="1" />
					<input name="cin" num_pins="1" />
					<clock name="clk" num_pins="1" />
					<output name="cout" num_pins="1" />
					<output name="out" num_pins="2" />
					<mode name="fle_physical_mode" disable_packing="true">
						<pb_type name="fabric" num_pb="1">
							<input name="in" num_pins="5" />
							<input name="reset" num_pins="1" />
							<input name="cin" num_pins="1" />
							<clock name="clk" num_pins="1" />
							<output name="cout" num_pins="1" />
							<output name="out" num_pins="2" />
							<mode name="fabric_default_mode">
								<pb_type name="_phy_fpga_adder_core" num_pb="1" blif_model=".subckt _phy_fpga_adder">
									<input name="a" num_pins="1" />
									<input name="b" num_pins="1" />
									<input name="cin" num_pins="1" />
									<output name="cout" num_pins="1" />
									<output name="sumout" num_pins="1" />
									<delay_constant max="${ADDER_A2S_DELAY}" min="${ADDER_A2S_DELAY}" in_port="_phy_fpga_adder_core.a[0:0]" out_port="_phy_fpga_adder_core.sumout[0:0]" />
									<delay_constant max="${ADDER_B2S_DELAY}" min="${ADDER_B2S_DELAY}" in_port="_phy_fpga_adder_core.b[0:0]" out_port="_phy_fpga_adder_core.sumout[0:0]" />
									<delay_constant max="${ADDER_C2S_DELAY}" min="${ADDER_C2S_DELAY}" in_port="_phy_fpga_adder_core.cin[0:0]" out_port="_phy_fpga_adder_core.sumout[0:0]" />
									<delay_constant max="${ADDER_A2C_DELAY}" min="${ADDER_A2C_DELAY}" in_port="_phy_fpga_adder_core.a[0:0]" out_port="_phy_fpga_adder_core.cout[0:0]" />
									<delay_constant max="${ADDER_B2C_DELAY}" min="${ADDER_B2C_DELAY}" in_port="_phy_fpga_adder_core.b[0:0]" out_port="_phy_fpga_adder_core.cout[0:0]" />
									<delay_constant max="${ADDER_C2C_DELAY}" min="${ADDER_C2C_DELAY}" in_port="_phy_fpga_adder_core.cin[0:0]" out_port="_phy_fpga_adder_core.cout[0:0]" />
								</pb_type>
								<pb_type name="frac_logic" num_pb="1">
									<input name="in" num_pins="5" />
									<output name="out" num_pins="2" />
									<mode name="frac_logic_default_mode">
										<pb_type name="frac_lut5_arith_frac_lut5_arith" num_pb="1" blif_model=".subckt frac_lut5_arith">
											<input name="in" num_pins="5" />
											<output name="lut4_out" num_pins="2" />
											<output name="lut5_out" num_pins="1" />
											<delay_constant max="${LUT4_DELAY}" min="${LUT4_DELAY}" in_port="frac_lut5_arith_frac_lut5_arith.in[0:4]" out_port="frac_lut5_arith_frac_lut5_arith.lut4_out[0:1]" />
											<delay_constant max="${LUT5_DELAY}" min="${LUT5_DELAY}" in_port="frac_lut5_arith_frac_lut5_arith.in[0:4]" out_port="frac_lut5_arith_frac_lut5_arith.lut5_out[0:0]" />
										</pb_type>
										<interconnect>
											<mux name="frac_logic[0:0]_out[0:0]" input="frac_lut5_arith_frac_lut5_arith[0:0].lut4_out[0:0] frac_lut5_arith_frac_lut5_arith[0:0].lut5_out[0:0]" output="frac_logic[0:0].out[0:0]" />
											<direct name="frac_logic[0:0]_out[1:1]" input="frac_lut5_arith_frac_lut5_arith[0:0].lut4_out[1:1]" output="frac_logic[0:0].out[1:1]" />
											<direct name="frac_lut5_arith_frac_lut5_arith[0:0]_in[0:0]" input="frac_logic[0:0].in[0:0]" output="frac_lut5_arith_frac_lut5_arith[0:0].in[0:0]" />
											<direct name="frac_lut5_arith_frac_lut5_arith[0:0]_in[1:1]" input="frac_logic[0:0].in[1:1]" output="frac_lut5_arith_frac_lut5_arith[0:0].in[1:1]" />
											<direct name="frac_lut5_arith_frac_lut5_arith[0:0]_in[2:2]" input="frac_logic[0:0].in[2:2]" output="frac_lut5_arith_frac_lut5_arith[0:0].in[2:2]" />
											<direct name="frac_lut5_arith_frac_lut5_arith[0:0]_in[3:3]" input="frac_logic[0:0].in[3:3]" output="frac_lut5_arith_frac_lut5_arith[0:0].in[3:3]" />
											<direct name="frac_lut5_arith_frac_lut5_arith[0:0]_in[4:4]" input="frac_logic[0:0].in[4:4]" output="frac_lut5_arith_frac_lut5_arith[0:0].in[4:4]" />
										</interconnect>
									</mode>
								</pb_type>
								<pb_type name="p_ff_p_ff" num_pb="2" blif_model=".subckt p_ff">
									<input name="D" num_pins="1" port_class="D" />
									<input name="R" num_pins="1" />
									<clock name="C" num_pins="1" port_class="clock" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_ff_p_ff.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_ff_p_ff.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_ff_p_ff.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_ff_p_ff.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_ff_p_ff.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="_phy_fpga_adder_core[0:0]_a[0:0]" input="frac_logic[0:0].out[0:0]" output="_phy_fpga_adder_core[0:0].a[0:0]" />
									<direct name="_phy_fpga_adder_core[0:0]_b[0:0]" input="frac_logic[0:0].out[1:1]" output="_phy_fpga_adder_core[0:0].b[0:0]" />
									<direct name="_phy_fpga_adder_core[0:0]_cin[0:0]" input="fabric[0:0].cin[0:0]" output="_phy_fpga_adder_core[0:0].cin[0:0]" />
									<direct name="fabric[0:0]_cout[0:0]" input="_phy_fpga_adder_core[0:0].cout[0:0]" output="fabric[0:0].cout[0:0]" />
									<mux name="fabric[0:0]_out[0:0]" input="p_ff_p_ff[0:0].Q[0:0] frac_logic[0:0].out[0:0]" output="fabric[0:0].out[0:0]">
										<delay_constant max="${FF0_Q_TO_FLE_OUT_DELAY}" in_port="p_ff_p_ff[0:0].Q[0:0]" out_port="fabric[0:0].out[0:0]" />
										<delay_constant max="${LUT_OUT0_TO_FLE_OUT_DELAY}" in_port="frac_logic[0:0].out[0:0]" out_port="fabric[0:0].out[0:0]" />
									</mux>
									<mux name="fabric[0:0]_out[1:1]" input="p_ff_p_ff[1:1].Q[0:0] _phy_fpga_adder_core[0:0].sumout[0:0] frac_logic[0:0].out[1:1]" output="fabric[0:0].out[1:1]">
										<delay_constant max="${FF1_Q_TO_FLE_OUT_DELAY}" in_port="p_ff_p_ff[1:1].Q[0:0]" out_port="fabric[0:0].out[1:1]" />
										<delay_constant max="${LUT_OUT1_TO_FLE_OUT_DELAY}" in_port="_phy_fpga_adder_core[0:0].sumout[0:0]" out_port="fabric[0:0].out[1:1]" />
										<delay_constant max="${LUT_OUT1_TO_FLE_OUT_DELAY}" in_port="frac_logic[0:0].out[1:1]" out_port="fabric[0:0].out[1:1]" />
									</mux>
									<direct name="frac_logic[0:0]_in[0:0]" input="fabric[0:0].in[0:0]" output="frac_logic[0:0].in[0:0]" />
									<direct name="frac_logic[0:0]_in[1:1]" input="fabric[0:0].in[1:1]" output="frac_logic[0:0].in[1:1]" />
									<direct name="frac_logic[0:0]_in[2:2]" input="fabric[0:0].in[2:2]" output="frac_logic[0:0].in[2:2]" />
									<direct name="frac_logic[0:0]_in[3:3]" input="fabric[0:0].in[3:3]" output="frac_logic[0:0].in[3:3]" />
									<direct name="frac_logic[0:0]_in[4:4]" input="fabric[0:0].in[4:4]" output="frac_logic[0:0].in[4:4]" />
									<direct name="p_ff_p_ff[0:0]_C[0:0]" input="fabric[0:0].clk[0:0]" output="p_ff_p_ff[0:0].C[0:0]" />
									<direct name="p_ff_p_ff[0:0]_D[0:0]" input="frac_logic[0:0].out[0:0]" output="p_ff_p_ff[0:0].D[0:0]">
										<delay_constant max="${LUT_OUT0_TO_FF_D_DELAY}" in_port="frac_logic[0:0].out[0:0]" out_port="p_ff_p_ff[0:0].D[0:0]" />
									</direct>
									<direct name="p_ff_p_ff[0:0]_R[0:0]" input="fabric[0:0].reset[0:0]" output="p_ff_p_ff[0:0].R[0:0]" />
									<direct name="p_ff_p_ff[1:1]_C[0:0]" input="fabric[0:0].clk[0:0]" output="p_ff_p_ff[1:1].C[0:0]" />
									<mux name="p_ff_p_ff[1:1]_D[0:0]" input="frac_logic[0:0].out[1:1] _phy_fpga_adder_core[0:0].sumout[0:0]" output="p_ff_p_ff[1:1].D[0:0]">
										<delay_constant max="${LUT_OUT1_TO_FF_D_DELAY}" in_port="frac_logic[0:0].out[1:1]" out_port="p_ff_p_ff[1:1].D[0:0]" />
										<delay_constant max="${LUT_OUT1_TO_FF_D_DELAY}" in_port="_phy_fpga_adder_core[0:0].sumout[0:0]" out_port="p_ff_p_ff[1:1].D[0:0]" />
									</mux>
									<direct name="p_ff_p_ff[1:1]_R[0:0]" input="fabric[0:0].reset[0:0]" output="p_ff_p_ff[1:1].R[0:0]" />
								</interconnect>
							</mode>
						</pb_type>
						<interconnect>
							<direct name="fabric[0:0]_cin[0:0]" input="fle[0:0].cin[0:0]" output="fabric[0:0].cin[0:0]" />
							<direct name="fabric[0:0]_clk[0:0]" input="fle[0:0].clk[0:0]" output="fabric[0:0].clk[0:0]" />
							<direct name="fabric[0:0]_in[0:0]" input="fle[0:0].in[0:0]" output="fabric[0:0].in[0:0]" />
							<direct name="fabric[0:0]_in[1:1]" input="fle[0:0].in[1:1]" output="fabric[0:0].in[1:1]" />
							<direct name="fabric[0:0]_in[2:2]" input="fle[0:0].in[2:2]" output="fabric[0:0].in[2:2]" />
							<direct name="fabric[0:0]_in[3:3]" input="fle[0:0].in[3:3]" output="fabric[0:0].in[3:3]" />
							<direct name="fabric[0:0]_in[4:4]" input="fle[0:0].in[4:4]" output="fabric[0:0].in[4:4]" />
							<direct name="fabric[0:0]_reset[0:0]" input="fle[0:0].reset[0:0]" output="fabric[0:0].reset[0:0]" />
							<direct name="fle[0:0]_cout[0:0]" input="fabric[0:0].cout[0:0]" output="fle[0:0].cout[0:0]" />
							<direct name="fle[0:0]_out[0:0]" input="fabric[0:0].out[0:0]" output="fle[0:0].out[0:0]" />
							<direct name="fle[0:0]_out[1:1]" input="fabric[0:0].out[1:1]" output="fle[0:0].out[1:1]" />
						</interconnect>
					</mode>
					<mode name="fle_mode_n2_lut4">
						<pb_type name="lut4inter" num_pb="1">
							<input name="in" num_pins="4" />
							<input name="reset" num_pins="1" />
							<clock name="clk" num_pins="1" />
							<output name="out" num_pins="2" />
							<mode name="lut4inter_default_mode">
								<pb_type name="ble4" num_pb="2">
									<input name="in" num_pins="4" />
									<input name="reset" num_pins="1" />
									<clock name="clk" num_pins="1" />
									<output name="out" num_pins="1" />
									<mode name="ble4_default_mode">
										<pb_type name="lut4" num_pb="1" blif_model=".names" class="lut">
											<input name="in" num_pins="4" port_class="lut_in" />
											<output name="out" num_pins="1" port_class="lut_out" />
											<delay_constant max="${LUT4_DELAY}" min="${LUT4_DELAY}" in_port="lut4.in[0:0]" out_port="lut4.out[0:0]" />
											<delay_constant max="${LUT4_DELAY}" min="${LUT4_DELAY}" in_port="lut4.in[1:1]" out_port="lut4.out[0:0]" />
											<delay_constant max="${LUT4_DELAY}" min="${LUT4_DELAY}" in_port="lut4.in[2:2]" out_port="lut4.out[0:0]" />
											<delay_constant max="${LUT4_DELAY}" min="${LUT4_DELAY}" in_port="lut4.in[3:3]" out_port="lut4.out[0:0]" />
										</pb_type>
										<pb_type name="v_ble4_ff" num_pb="1">
											<input name="D" num_pins="1" />
											<input name="R" num_pins="1" />
											<output name="Q" num_pins="1" />
											<clock name="C" num_pins="1" />
											<mode name="v_ble4_ff_mode_latch">
												<pb_type name="v_ble4_ff_latch" num_pb="1" blif_model=".latch">
													<input name="D" num_pins="1" port_class="D" />
													<output name="Q" num_pins="1" port_class="Q" />
													<clock name="clk" num_pins="1" port_class="clock" />
													<T_setup value="${IO_LATCH_TSETUP}" port="v_ble4_ff_latch.D[0:0]" clock="clk" />
													<T_hold value="${IO_LATCH_THOLD}" port="v_ble4_ff_latch.D[0:0]" clock="clk" />
													<T_clock_to_Q max="${IO_LATCH_CLK2Q_MAX}" min="${IO_LATCH_CLK2Q_MIN}" port="v_ble4_ff_latch.D[0:0]" clock="clk" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_latch[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_latch[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_latch[0:0].D[0:0]" />
													<direct name="v_ble4_ff_latch[0:0]_clk[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_latch[0:0].clk[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_dff">
												<pb_type name="v_ble4_ff_dff" num_pb="1" blif_model=".subckt dff">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dff.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dff.D[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dff.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dff.D[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dff.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dff.D[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dff.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dff.D[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dff.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_dff[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_dff[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_dff[0:0].C[0:0]" />
													<direct name="v_ble4_ff_dff[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_dff[0:0].D[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_sdffrn">
												<pb_type name="v_ble4_ff_sdffrn" num_pb="1" blif_model=".subckt sdffrn">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="RN" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffrn.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffrn.RN[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffrn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffrn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffrn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffrn.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_sdffrn[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_sdffrn[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_sdffrn[0:0].C[0:0]" />
													<direct name="v_ble4_ff_sdffrn[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_sdffrn[0:0].D[0:0]" />
													<direct name="v_ble4_ff_sdffrn[0:0]_RN[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_sdffrn[0:0].RN[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_sdffr">
												<pb_type name="v_ble4_ff_sdffr" num_pb="1" blif_model=".subckt sdffr">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="R" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffr.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffr.R[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffr.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffr.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffr.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffr.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_sdffr[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_sdffr[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_sdffr[0:0].C[0:0]" />
													<direct name="v_ble4_ff_sdffr[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_sdffr[0:0].D[0:0]" />
													<direct name="v_ble4_ff_sdffr[0:0]_R[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_sdffr[0:0].R[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_dffrn">
												<pb_type name="v_ble4_ff_dffrn" num_pb="1" blif_model=".subckt dffrn">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="RN" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffrn.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffrn.RN[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffrn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffrn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffrn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffrn.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_dffrn[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_dffrn[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_dffrn[0:0].C[0:0]" />
													<direct name="v_ble4_ff_dffrn[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_dffrn[0:0].D[0:0]" />
													<direct name="v_ble4_ff_dffrn[0:0]_RN[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_dffrn[0:0].RN[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_dffr">
												<pb_type name="v_ble4_ff_dffr" num_pb="1" blif_model=".subckt dffr">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="R" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffr.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffr.R[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffr.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffr.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffr.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffr.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_dffr[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_dffr[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_dffr[0:0].C[0:0]" />
													<direct name="v_ble4_ff_dffr[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_dffr[0:0].D[0:0]" />
													<direct name="v_ble4_ff_dffr[0:0]_R[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_dffr[0:0].R[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_sdffsn">
												<pb_type name="v_ble4_ff_sdffsn" num_pb="1" blif_model=".subckt sdffsn">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="SN" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffsn.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffsn.SN[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffsn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffsn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffsn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffsn.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_sdffsn[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_sdffsn[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_sdffsn[0:0].C[0:0]" />
													<direct name="v_ble4_ff_sdffsn[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_sdffsn[0:0].D[0:0]" />
													<direct name="v_ble4_ff_sdffsn[0:0]_SN[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_sdffsn[0:0].SN[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_sdffs">
												<pb_type name="v_ble4_ff_sdffs" num_pb="1" blif_model=".subckt sdffs">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="S" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffs.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffs.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffs.S[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffs.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffs.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffs.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffs.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffs.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffs.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffs.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffs.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffs.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffs.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffs.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_sdffs[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_sdffs[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_sdffs[0:0].C[0:0]" />
													<direct name="v_ble4_ff_sdffs[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_sdffs[0:0].D[0:0]" />
													<direct name="v_ble4_ff_sdffs[0:0]_S[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_sdffs[0:0].S[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_dffsn">
												<pb_type name="v_ble4_ff_dffsn" num_pb="1" blif_model=".subckt dffsn">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="SN" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffsn.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffsn.SN[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffsn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffsn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffsn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffsn.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_dffsn[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_dffsn[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_dffsn[0:0].C[0:0]" />
													<direct name="v_ble4_ff_dffsn[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_dffsn[0:0].D[0:0]" />
													<direct name="v_ble4_ff_dffsn[0:0]_SN[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_dffsn[0:0].SN[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_dffs">
												<pb_type name="v_ble4_ff_dffs" num_pb="1" blif_model=".subckt dffs">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="S" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffs.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffs.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffs.S[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffs.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffs.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffs.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffs.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffs.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffs.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffs.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffs.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffs.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffs.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffs.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_dffs[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_dffs[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_dffs[0:0].C[0:0]" />
													<direct name="v_ble4_ff_dffs[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_dffs[0:0].D[0:0]" />
													<direct name="v_ble4_ff_dffs[0:0]_S[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_dffs[0:0].S[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_dffn">
												<pb_type name="v_ble4_ff_dffn" num_pb="1" blif_model=".subckt dffn">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffn.D[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffn.D[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffn.D[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffn.D[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffn.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_dffn[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_dffn[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_dffn[0:0].C[0:0]" />
													<direct name="v_ble4_ff_dffn[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_dffn[0:0].D[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_sdffnrn">
												<pb_type name="v_ble4_ff_sdffnrn" num_pb="1" blif_model=".subckt sdffnrn">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="RN" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffnrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnrn.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffnrn.RN[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffnrn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffnrn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffnrn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffnrn.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_sdffnrn[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_sdffnrn[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_sdffnrn[0:0].C[0:0]" />
													<direct name="v_ble4_ff_sdffnrn[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_sdffnrn[0:0].D[0:0]" />
													<direct name="v_ble4_ff_sdffnrn[0:0]_RN[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_sdffnrn[0:0].RN[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_sdffnr">
												<pb_type name="v_ble4_ff_sdffnr" num_pb="1" blif_model=".subckt sdffnr">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="R" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffnr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnr.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffnr.R[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffnr.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffnr.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffnr.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffnr.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_sdffnr[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_sdffnr[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_sdffnr[0:0].C[0:0]" />
													<direct name="v_ble4_ff_sdffnr[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_sdffnr[0:0].D[0:0]" />
													<direct name="v_ble4_ff_sdffnr[0:0]_R[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_sdffnr[0:0].R[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_dffnrn">
												<pb_type name="v_ble4_ff_dffnrn" num_pb="1" blif_model=".subckt dffnrn">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="RN" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffnrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnrn.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffnrn.RN[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffnrn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffnrn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffnrn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnrn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnrn.RN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffnrn.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_dffnrn[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_dffnrn[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_dffnrn[0:0].C[0:0]" />
													<direct name="v_ble4_ff_dffnrn[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_dffnrn[0:0].D[0:0]" />
													<direct name="v_ble4_ff_dffnrn[0:0]_RN[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_dffnrn[0:0].RN[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_dffnr">
												<pb_type name="v_ble4_ff_dffnr" num_pb="1" blif_model=".subckt dffnr">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="R" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffnr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnr.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffnr.R[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffnr.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffnr.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffnr.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnr.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnr.R[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffnr.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_dffnr[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_dffnr[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_dffnr[0:0].C[0:0]" />
													<direct name="v_ble4_ff_dffnr[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_dffnr[0:0].D[0:0]" />
													<direct name="v_ble4_ff_dffnr[0:0]_R[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_dffnr[0:0].R[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_sdffnsn">
												<pb_type name="v_ble4_ff_sdffnsn" num_pb="1" blif_model=".subckt sdffnsn">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="SN" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffnsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnsn.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffnsn.SN[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffnsn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffnsn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffnsn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffnsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffnsn.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_sdffnsn[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_sdffnsn[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_sdffnsn[0:0].C[0:0]" />
													<direct name="v_ble4_ff_sdffnsn[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_sdffnsn[0:0].D[0:0]" />
													<direct name="v_ble4_ff_sdffnsn[0:0]_SN[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_sdffnsn[0:0].SN[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_sdffns">
												<pb_type name="v_ble4_ff_sdffns" num_pb="1" blif_model=".subckt sdffns">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="S" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffns.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffns.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_sdffns.S[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffns.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffns.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffns.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffns.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffns.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffns.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffns.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffns.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffns.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_sdffns.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_sdffns.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_sdffns[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_sdffns[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_sdffns[0:0].C[0:0]" />
													<direct name="v_ble4_ff_sdffns[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_sdffns[0:0].D[0:0]" />
													<direct name="v_ble4_ff_sdffns[0:0]_S[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_sdffns[0:0].S[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_dffnsn">
												<pb_type name="v_ble4_ff_dffnsn" num_pb="1" blif_model=".subckt dffnsn">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="SN" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffnsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnsn.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffnsn.SN[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffnsn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffnsn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffnsn.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnsn.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffnsn.SN[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffnsn.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_dffnsn[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_dffnsn[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_dffnsn[0:0].C[0:0]" />
													<direct name="v_ble4_ff_dffnsn[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_dffnsn[0:0].D[0:0]" />
													<direct name="v_ble4_ff_dffnsn[0:0]_SN[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_dffnsn[0:0].SN[0:0]" />
												</interconnect>
											</mode>
											<mode name="v_ble4_ff_mode_dffns">
												<pb_type name="v_ble4_ff_dffns" num_pb="1" blif_model=".subckt dffns">
													<input name="D" num_pins="1" port_class="D" />
													<clock name="C" num_pins="1" port_class="clock" />
													<input name="S" num_pins="1" />
													<output name="Q" num_pins="1" port_class="Q" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffns.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffns.D[0:0]" clock="C" />
													<T_setup value="${FF_T_SETUP}" port="v_ble4_ff_dffns.S[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffns.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffns.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffns.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffns.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffns.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffns.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffns.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffns.Q[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffns.D[0:0]" clock="C" />
													<T_hold value="${FF_T_HOLD}" port="v_ble4_ff_dffns.S[0:0]" clock="C" />
													<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble4_ff_dffns.Q[0:0]" clock="C" />
												</pb_type>
												<interconnect>
													<direct name="v_ble4_ff[0:0]_Q[0:0]" input="v_ble4_ff_dffns[0:0].Q[0:0]" output="v_ble4_ff[0:0].Q[0:0]" />
													<direct name="v_ble4_ff_dffns[0:0]_C[0:0]" input="v_ble4_ff[0:0].C[0:0]" output="v_ble4_ff_dffns[0:0].C[0:0]" />
													<direct name="v_ble4_ff_dffns[0:0]_D[0:0]" input="v_ble4_ff[0:0].D[0:0]" output="v_ble4_ff_dffns[0:0].D[0:0]" />
													<direct name="v_ble4_ff_dffns[0:0]_S[0:0]" input="v_ble4_ff[0:0].R[0:0]" output="v_ble4_ff_dffns[0:0].S[0:0]" />
												</interconnect>
											</mode>
										</pb_type>
										<interconnect>
											<mux name="ble4[0:0]_out[0:0]" input="lut4[0:0].out[0:0] v_ble4_ff[0:0].Q[0:0]" output="ble4[0:0].out[0:0]" />
											<direct name="lut4[0:0]_in[0:0]" input="ble4[0:0].in[0:0]" output="lut4[0:0].in[0:0]" />
											<direct name="lut4[0:0]_in[1:1]" input="ble4[0:0].in[1:1]" output="lut4[0:0].in[1:1]" />
											<direct name="lut4[0:0]_in[2:2]" input="ble4[0:0].in[2:2]" output="lut4[0:0].in[2:2]" />
											<direct name="lut4[0:0]_in[3:3]" input="ble4[0:0].in[3:3]" output="lut4[0:0].in[3:3]" />
											<direct name="v_ble4_ff[0:0]_C[0:0]" input="ble4[0:0].clk[0:0]" output="v_ble4_ff[0:0].C[0:0]" />
											<direct name="v_ble4_ff[0:0]_D[0:0]" input="lut4[0:0].out[0:0]" output="v_ble4_ff[0:0].D[0:0]">
												<pack_pattern name="ble4" in_port="lut4[0:0].out[0:0]" out_port="v_ble4_ff[0:0].D[0:0]" />
											</direct>
											<direct name="v_ble4_ff[0:0]_R[0:0]" input="ble4[0:0].reset[0:0]" output="v_ble4_ff[0:0].R[0:0]" />
										</interconnect>
									</mode>
								</pb_type>
								<interconnect>
									<direct name="ble4[0:0]_clk[0:0]" input="lut4inter[0:0].clk[0:0]" output="ble4[0:0].clk[0:0]" />
									<direct name="ble4[0:0]_in[0:0]" input="lut4inter[0:0].in[0:0]" output="ble4[0:0].in[0:0]" />
									<direct name="ble4[0:0]_in[1:1]" input="lut4inter[0:0].in[1:1]" output="ble4[0:0].in[1:1]" />
									<direct name="ble4[0:0]_in[2:2]" input="lut4inter[0:0].in[2:2]" output="ble4[0:0].in[2:2]" />
									<direct name="ble4[0:0]_in[3:3]" input="lut4inter[0:0].in[3:3]" output="ble4[0:0].in[3:3]" />
									<direct name="ble4[0:0]_reset[0:0]" input="lut4inter[0:0].reset[0:0]" output="ble4[0:0].reset[0:0]" />
									<direct name="ble4[1:1]_clk[0:0]" input="lut4inter[0:0].clk[0:0]" output="ble4[1:1].clk[0:0]" />
									<direct name="ble4[1:1]_in[0:0]" input="lut4inter[0:0].in[0:0]" output="ble4[1:1].in[0:0]" />
									<direct name="ble4[1:1]_in[1:1]" input="lut4inter[0:0].in[1:1]" output="ble4[1:1].in[1:1]" />
									<direct name="ble4[1:1]_in[2:2]" input="lut4inter[0:0].in[2:2]" output="ble4[1:1].in[2:2]" />
									<direct name="ble4[1:1]_in[3:3]" input="lut4inter[0:0].in[3:3]" output="ble4[1:1].in[3:3]" />
									<direct name="ble4[1:1]_reset[0:0]" input="lut4inter[0:0].reset[0:0]" output="ble4[1:1].reset[0:0]" />
									<direct name="lut4inter[0:0]_out[0:0]" input="ble4[0:0].out[0:0]" output="lut4inter[0:0].out[0:0]" />
									<direct name="lut4inter[0:0]_out[1:1]" input="ble4[1:1].out[0:0]" output="lut4inter[0:0].out[1:1]" />
								</interconnect>
							</mode>
						</pb_type>
						<interconnect>
							<direct name="fle[0:0]_out[0:0]" input="lut4inter[0:0].out[0:0]" output="fle[0:0].out[0:0]" />
							<direct name="fle[0:0]_out[1:1]" input="lut4inter[0:0].out[1:1]" output="fle[0:0].out[1:1]" />
							<direct name="lut4inter[0:0]_clk[0:0]" input="fle[0:0].clk[0:0]" output="lut4inter[0:0].clk[0:0]" />
							<direct name="lut4inter[0:0]_in[0:0]" input="fle[0:0].in[0:0]" output="lut4inter[0:0].in[0:0]" />
							<direct name="lut4inter[0:0]_in[1:1]" input="fle[0:0].in[1:1]" output="lut4inter[0:0].in[1:1]" />
							<direct name="lut4inter[0:0]_in[2:2]" input="fle[0:0].in[2:2]" output="lut4inter[0:0].in[2:2]" />
							<direct name="lut4inter[0:0]_in[3:3]" input="fle[0:0].in[3:3]" output="lut4inter[0:0].in[3:3]" />
							<direct name="lut4inter[0:0]_reset[0:0]" input="fle[0:0].reset[0:0]" output="lut4inter[0:0].reset[0:0]" />
						</interconnect>
					</mode>
					<mode name="fle_mode_n1_lut5">
						<pb_type name="ble5" num_pb="1">
							<input name="in" num_pins="5" />
							<input name="reset" num_pins="1" />
							<clock name="clk" num_pins="1" />
							<output name="out" num_pins="1" />
							<mode name="ble5_default_mode">
								<pb_type name="lut5" num_pb="1" blif_model=".names" class="lut">
									<input name="in" num_pins="5" port_class="lut_in" />
									<output name="out" num_pins="1" port_class="lut_out" />
									<delay_constant max="${LUT5_DELAY}" min="${LUT5_DELAY}" in_port="lut5.in[0:0]" out_port="lut5.out[0:0]" />
									<delay_constant max="${LUT5_DELAY}" min="${LUT5_DELAY}" in_port="lut5.in[1:1]" out_port="lut5.out[0:0]" />
									<delay_constant max="${LUT5_DELAY}" min="${LUT5_DELAY}" in_port="lut5.in[2:2]" out_port="lut5.out[0:0]" />
									<delay_constant max="${LUT5_DELAY}" min="${LUT5_DELAY}" in_port="lut5.in[3:3]" out_port="lut5.out[0:0]" />
									<delay_constant max="${LUT5_DELAY}" min="${LUT5_DELAY}" in_port="lut5.in[4:4]" out_port="lut5.out[0:0]" />
								</pb_type>
								<pb_type name="v_ble5_ff" num_pb="1">
									<input name="D" num_pins="1" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" />
									<clock name="C" num_pins="1" />
									<mode name="v_ble5_ff_mode_latch">
										<pb_type name="v_ble5_ff_latch" num_pb="1" blif_model=".latch">
											<input name="D" num_pins="1" port_class="D" />
											<output name="Q" num_pins="1" port_class="Q" />
											<clock name="clk" num_pins="1" port_class="clock" />
											<T_setup value="${IO_LATCH_TSETUP}" port="v_ble5_ff_latch.D[0:0]" clock="clk" />
											<T_hold value="${IO_LATCH_THOLD}" port="v_ble5_ff_latch.D[0:0]" clock="clk" />
											<T_clock_to_Q max="${IO_LATCH_CLK2Q_MAX}" min="${IO_LATCH_CLK2Q_MIN}" port="v_ble5_ff_latch.D[0:0]" clock="clk" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_latch[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_latch[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_latch[0:0].D[0:0]" />
											<direct name="v_ble5_ff_latch[0:0]_clk[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_latch[0:0].clk[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_dff">
										<pb_type name="v_ble5_ff_dff" num_pb="1" blif_model=".subckt dff">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dff.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dff.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dff.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dff.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dff.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dff.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dff.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dff.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dff.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_dff[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_dff[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_dff[0:0].C[0:0]" />
											<direct name="v_ble5_ff_dff[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_dff[0:0].D[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_sdffrn">
										<pb_type name="v_ble5_ff_sdffrn" num_pb="1" blif_model=".subckt sdffrn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="RN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffrn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffrn.RN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffrn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_sdffrn[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_sdffrn[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_sdffrn[0:0].C[0:0]" />
											<direct name="v_ble5_ff_sdffrn[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_sdffrn[0:0].D[0:0]" />
											<direct name="v_ble5_ff_sdffrn[0:0]_RN[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_sdffrn[0:0].RN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_sdffr">
										<pb_type name="v_ble5_ff_sdffr" num_pb="1" blif_model=".subckt sdffr">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="R" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffr.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffr.R[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffr.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_sdffr[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_sdffr[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_sdffr[0:0].C[0:0]" />
											<direct name="v_ble5_ff_sdffr[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_sdffr[0:0].D[0:0]" />
											<direct name="v_ble5_ff_sdffr[0:0]_R[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_sdffr[0:0].R[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_dffrn">
										<pb_type name="v_ble5_ff_dffrn" num_pb="1" blif_model=".subckt dffrn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="RN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffrn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffrn.RN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffrn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_dffrn[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_dffrn[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_dffrn[0:0].C[0:0]" />
											<direct name="v_ble5_ff_dffrn[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_dffrn[0:0].D[0:0]" />
											<direct name="v_ble5_ff_dffrn[0:0]_RN[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_dffrn[0:0].RN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_dffr">
										<pb_type name="v_ble5_ff_dffr" num_pb="1" blif_model=".subckt dffr">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="R" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffr.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffr.R[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffr.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_dffr[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_dffr[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_dffr[0:0].C[0:0]" />
											<direct name="v_ble5_ff_dffr[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_dffr[0:0].D[0:0]" />
											<direct name="v_ble5_ff_dffr[0:0]_R[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_dffr[0:0].R[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_sdffsn">
										<pb_type name="v_ble5_ff_sdffsn" num_pb="1" blif_model=".subckt sdffsn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="SN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffsn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffsn.SN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffsn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_sdffsn[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_sdffsn[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_sdffsn[0:0].C[0:0]" />
											<direct name="v_ble5_ff_sdffsn[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_sdffsn[0:0].D[0:0]" />
											<direct name="v_ble5_ff_sdffsn[0:0]_SN[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_sdffsn[0:0].SN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_sdffs">
										<pb_type name="v_ble5_ff_sdffs" num_pb="1" blif_model=".subckt sdffs">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="S" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffs.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffs.S[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffs.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffs.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffs.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffs.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_sdffs[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_sdffs[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_sdffs[0:0].C[0:0]" />
											<direct name="v_ble5_ff_sdffs[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_sdffs[0:0].D[0:0]" />
											<direct name="v_ble5_ff_sdffs[0:0]_S[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_sdffs[0:0].S[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_dffsn">
										<pb_type name="v_ble5_ff_dffsn" num_pb="1" blif_model=".subckt dffsn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="SN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffsn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffsn.SN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffsn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_dffsn[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_dffsn[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_dffsn[0:0].C[0:0]" />
											<direct name="v_ble5_ff_dffsn[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_dffsn[0:0].D[0:0]" />
											<direct name="v_ble5_ff_dffsn[0:0]_SN[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_dffsn[0:0].SN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_dffs">
										<pb_type name="v_ble5_ff_dffs" num_pb="1" blif_model=".subckt dffs">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="S" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffs.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffs.S[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffs.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffs.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffs.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffs.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_dffs[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_dffs[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_dffs[0:0].C[0:0]" />
											<direct name="v_ble5_ff_dffs[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_dffs[0:0].D[0:0]" />
											<direct name="v_ble5_ff_dffs[0:0]_S[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_dffs[0:0].S[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_dffn">
										<pb_type name="v_ble5_ff_dffn" num_pb="1" blif_model=".subckt dffn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffn.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffn.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffn.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffn.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_dffn[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_dffn[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_dffn[0:0].C[0:0]" />
											<direct name="v_ble5_ff_dffn[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_dffn[0:0].D[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_sdffnrn">
										<pb_type name="v_ble5_ff_sdffnrn" num_pb="1" blif_model=".subckt sdffnrn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="RN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnrn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffnrn.RN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffnrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffnrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffnrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffnrn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_sdffnrn[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_sdffnrn[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_sdffnrn[0:0].C[0:0]" />
											<direct name="v_ble5_ff_sdffnrn[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_sdffnrn[0:0].D[0:0]" />
											<direct name="v_ble5_ff_sdffnrn[0:0]_RN[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_sdffnrn[0:0].RN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_sdffnr">
										<pb_type name="v_ble5_ff_sdffnr" num_pb="1" blif_model=".subckt sdffnr">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="R" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnr.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffnr.R[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffnr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffnr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffnr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffnr.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_sdffnr[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_sdffnr[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_sdffnr[0:0].C[0:0]" />
											<direct name="v_ble5_ff_sdffnr[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_sdffnr[0:0].D[0:0]" />
											<direct name="v_ble5_ff_sdffnr[0:0]_R[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_sdffnr[0:0].R[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_dffnrn">
										<pb_type name="v_ble5_ff_dffnrn" num_pb="1" blif_model=".subckt dffnrn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="RN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnrn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffnrn.RN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffnrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffnrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffnrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffnrn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_dffnrn[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_dffnrn[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_dffnrn[0:0].C[0:0]" />
											<direct name="v_ble5_ff_dffnrn[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_dffnrn[0:0].D[0:0]" />
											<direct name="v_ble5_ff_dffnrn[0:0]_RN[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_dffnrn[0:0].RN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_dffnr">
										<pb_type name="v_ble5_ff_dffnr" num_pb="1" blif_model=".subckt dffnr">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="R" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnr.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffnr.R[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffnr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffnr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffnr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffnr.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_dffnr[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_dffnr[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_dffnr[0:0].C[0:0]" />
											<direct name="v_ble5_ff_dffnr[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_dffnr[0:0].D[0:0]" />
											<direct name="v_ble5_ff_dffnr[0:0]_R[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_dffnr[0:0].R[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_sdffnsn">
										<pb_type name="v_ble5_ff_sdffnsn" num_pb="1" blif_model=".subckt sdffnsn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="SN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnsn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffnsn.SN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffnsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffnsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffnsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffnsn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_sdffnsn[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_sdffnsn[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_sdffnsn[0:0].C[0:0]" />
											<direct name="v_ble5_ff_sdffnsn[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_sdffnsn[0:0].D[0:0]" />
											<direct name="v_ble5_ff_sdffnsn[0:0]_SN[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_sdffnsn[0:0].SN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_sdffns">
										<pb_type name="v_ble5_ff_sdffns" num_pb="1" blif_model=".subckt sdffns">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="S" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffns.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_sdffns.S[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffns.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffns.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffns.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_sdffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_sdffns.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_sdffns[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_sdffns[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_sdffns[0:0].C[0:0]" />
											<direct name="v_ble5_ff_sdffns[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_sdffns[0:0].D[0:0]" />
											<direct name="v_ble5_ff_sdffns[0:0]_S[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_sdffns[0:0].S[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_dffnsn">
										<pb_type name="v_ble5_ff_dffnsn" num_pb="1" blif_model=".subckt dffnsn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="SN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnsn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffnsn.SN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffnsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffnsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffnsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffnsn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_dffnsn[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_dffnsn[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_dffnsn[0:0].C[0:0]" />
											<direct name="v_ble5_ff_dffnsn[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_dffnsn[0:0].D[0:0]" />
											<direct name="v_ble5_ff_dffnsn[0:0]_SN[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_dffnsn[0:0].SN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ble5_ff_mode_dffns">
										<pb_type name="v_ble5_ff_dffns" num_pb="1" blif_model=".subckt dffns">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="S" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffns.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ble5_ff_dffns.S[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffns.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffns.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffns.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ble5_ff_dffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ble5_ff_dffns.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ble5_ff[0:0]_Q[0:0]" input="v_ble5_ff_dffns[0:0].Q[0:0]" output="v_ble5_ff[0:0].Q[0:0]" />
											<direct name="v_ble5_ff_dffns[0:0]_C[0:0]" input="v_ble5_ff[0:0].C[0:0]" output="v_ble5_ff_dffns[0:0].C[0:0]" />
											<direct name="v_ble5_ff_dffns[0:0]_D[0:0]" input="v_ble5_ff[0:0].D[0:0]" output="v_ble5_ff_dffns[0:0].D[0:0]" />
											<direct name="v_ble5_ff_dffns[0:0]_S[0:0]" input="v_ble5_ff[0:0].R[0:0]" output="v_ble5_ff_dffns[0:0].S[0:0]" />
										</interconnect>
									</mode>
								</pb_type>
								<interconnect>
									<mux name="ble5[0:0]_out[0:0]" input="lut5[0:0].out[0:0] v_ble5_ff[0:0].Q[0:0]" output="ble5[0:0].out[0:0]" />
									<direct name="lut5[0:0]_in[0:0]" input="ble5[0:0].in[0:0]" output="lut5[0:0].in[0:0]" />
									<direct name="lut5[0:0]_in[1:1]" input="ble5[0:0].in[1:1]" output="lut5[0:0].in[1:1]" />
									<direct name="lut5[0:0]_in[2:2]" input="ble5[0:0].in[2:2]" output="lut5[0:0].in[2:2]" />
									<direct name="lut5[0:0]_in[3:3]" input="ble5[0:0].in[3:3]" output="lut5[0:0].in[3:3]" />
									<direct name="lut5[0:0]_in[4:4]" input="ble5[0:0].in[4:4]" output="lut5[0:0].in[4:4]" />
									<direct name="v_ble5_ff[0:0]_C[0:0]" input="ble5[0:0].clk[0:0]" output="v_ble5_ff[0:0].C[0:0]" />
									<direct name="v_ble5_ff[0:0]_D[0:0]" input="lut5[0:0].out[0:0]" output="v_ble5_ff[0:0].D[0:0]">
										<pack_pattern name="ble5" in_port="lut5[0:0].out[0:0]" out_port="v_ble5_ff[0:0].D[0:0]" />
									</direct>
									<direct name="v_ble5_ff[0:0]_R[0:0]" input="ble5[0:0].reset[0:0]" output="v_ble5_ff[0:0].R[0:0]" />
								</interconnect>
							</mode>
						</pb_type>
						<interconnect>
							<direct name="ble5[0:0]_clk[0:0]" input="fle[0:0].clk[0:0]" output="ble5[0:0].clk[0:0]" />
							<direct name="ble5[0:0]_in[0:0]" input="fle[0:0].in[0:0]" output="ble5[0:0].in[0:0]" />
							<direct name="ble5[0:0]_in[1:1]" input="fle[0:0].in[1:1]" output="ble5[0:0].in[1:1]" />
							<direct name="ble5[0:0]_in[2:2]" input="fle[0:0].in[2:2]" output="ble5[0:0].in[2:2]" />
							<direct name="ble5[0:0]_in[3:3]" input="fle[0:0].in[3:3]" output="ble5[0:0].in[3:3]" />
							<direct name="ble5[0:0]_in[4:4]" input="fle[0:0].in[4:4]" output="ble5[0:0].in[4:4]" />
							<direct name="ble5[0:0]_reset[0:0]" input="fle[0:0].reset[0:0]" output="ble5[0:0].reset[0:0]" />
							<direct name="fle[0:0]_out[0:0]" input="ble5[0:0].out[0:0]" output="fle[0:0].out[0:0]" />
						</interconnect>
					</mode>
					<mode name="fle_mode_arith">
						<pb_type name="ale" num_pb="1">
							<input name="in" num_pins="4" />
							<input name="cin" num_pins="1" />
							<output name="cout" num_pins="1" />
							<input name="reset" num_pins="1" />
							<clock name="clk" num_pins="1" />
							<output name="out" num_pins="1" />
							<mode name="ale_default_mode">
								<pb_type name="_fpga_adder_core" num_pb="1" blif_model=".subckt _fpga_adder">
									<input name="a" num_pins="1" />
									<input name="b" num_pins="1" />
									<input name="cin" num_pins="1" />
									<output name="cout" num_pins="1" />
									<output name="sumout" num_pins="1" />
									<delay_constant max="${ADDER_A2S_DELAY}" min="${ADDER_A2S_DELAY}" in_port="_fpga_adder_core.a[0:0]" out_port="_fpga_adder_core.sumout[0:0]" />
									<delay_constant max="${ADDER_B2S_DELAY}" min="${ADDER_B2S_DELAY}" in_port="_fpga_adder_core.b[0:0]" out_port="_fpga_adder_core.sumout[0:0]" />
									<delay_constant max="${ADDER_C2S_DELAY}" min="${ADDER_C2S_DELAY}" in_port="_fpga_adder_core.cin[0:0]" out_port="_fpga_adder_core.sumout[0:0]" />
									<delay_constant max="${ADDER_A2C_DELAY}" min="${ADDER_A2C_DELAY}" in_port="_fpga_adder_core.a[0:0]" out_port="_fpga_adder_core.cout[0:0]" />
									<delay_constant max="${ADDER_B2C_DELAY}" min="${ADDER_B2C_DELAY}" in_port="_fpga_adder_core.b[0:0]" out_port="_fpga_adder_core.cout[0:0]" />
									<delay_constant max="${ADDER_C2C_DELAY}" min="${ADDER_C2C_DELAY}" in_port="_fpga_adder_core.cin[0:0]" out_port="_fpga_adder_core.cout[0:0]" />
								</pb_type>
								<pb_type name="lut4" num_pb="2" blif_model=".names" class="lut">
									<input name="in" num_pins="4" port_class="lut_in" />
									<output name="out" num_pins="1" port_class="lut_out" />
									<delay_constant max="${LUT4_DELAY}" min="${LUT4_DELAY}" in_port="lut4.in[0:0]" out_port="lut4.out[0:0]" />
									<delay_constant max="${LUT4_DELAY}" min="${LUT4_DELAY}" in_port="lut4.in[1:1]" out_port="lut4.out[0:0]" />
									<delay_constant max="${LUT4_DELAY}" min="${LUT4_DELAY}" in_port="lut4.in[2:2]" out_port="lut4.out[0:0]" />
									<delay_constant max="${LUT4_DELAY}" min="${LUT4_DELAY}" in_port="lut4.in[3:3]" out_port="lut4.out[0:0]" />
								</pb_type>
								<pb_type name="v_ale_ff" num_pb="1">
									<input name="D" num_pins="1" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" />
									<clock name="C" num_pins="1" />
									<mode name="v_ale_ff_mode_latch">
										<pb_type name="v_ale_ff_latch" num_pb="1" blif_model=".latch">
											<input name="D" num_pins="1" port_class="D" />
											<output name="Q" num_pins="1" port_class="Q" />
											<clock name="clk" num_pins="1" port_class="clock" />
											<T_setup value="${IO_LATCH_TSETUP}" port="v_ale_ff_latch.D[0:0]" clock="clk" />
											<T_hold value="${IO_LATCH_THOLD}" port="v_ale_ff_latch.D[0:0]" clock="clk" />
											<T_clock_to_Q max="${IO_LATCH_CLK2Q_MAX}" min="${IO_LATCH_CLK2Q_MIN}" port="v_ale_ff_latch.D[0:0]" clock="clk" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_latch[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_latch[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_latch[0:0].D[0:0]" />
											<direct name="v_ale_ff_latch[0:0]_clk[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_latch[0:0].clk[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_dff">
										<pb_type name="v_ale_ff_dff" num_pb="1" blif_model=".subckt dff">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dff.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dff.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dff.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dff.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dff.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dff.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dff.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dff.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dff.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_dff[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_dff[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_dff[0:0].C[0:0]" />
											<direct name="v_ale_ff_dff[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_dff[0:0].D[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_sdffrn">
										<pb_type name="v_ale_ff_sdffrn" num_pb="1" blif_model=".subckt sdffrn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="RN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffrn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffrn.RN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffrn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_sdffrn[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_sdffrn[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_sdffrn[0:0].C[0:0]" />
											<direct name="v_ale_ff_sdffrn[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_sdffrn[0:0].D[0:0]" />
											<direct name="v_ale_ff_sdffrn[0:0]_RN[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_sdffrn[0:0].RN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_sdffr">
										<pb_type name="v_ale_ff_sdffr" num_pb="1" blif_model=".subckt sdffr">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="R" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffr.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffr.R[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffr.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_sdffr[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_sdffr[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_sdffr[0:0].C[0:0]" />
											<direct name="v_ale_ff_sdffr[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_sdffr[0:0].D[0:0]" />
											<direct name="v_ale_ff_sdffr[0:0]_R[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_sdffr[0:0].R[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_dffrn">
										<pb_type name="v_ale_ff_dffrn" num_pb="1" blif_model=".subckt dffrn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="RN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffrn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffrn.RN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffrn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_dffrn[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_dffrn[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_dffrn[0:0].C[0:0]" />
											<direct name="v_ale_ff_dffrn[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_dffrn[0:0].D[0:0]" />
											<direct name="v_ale_ff_dffrn[0:0]_RN[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_dffrn[0:0].RN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_dffr">
										<pb_type name="v_ale_ff_dffr" num_pb="1" blif_model=".subckt dffr">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="R" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffr.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffr.R[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffr.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_dffr[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_dffr[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_dffr[0:0].C[0:0]" />
											<direct name="v_ale_ff_dffr[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_dffr[0:0].D[0:0]" />
											<direct name="v_ale_ff_dffr[0:0]_R[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_dffr[0:0].R[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_sdffsn">
										<pb_type name="v_ale_ff_sdffsn" num_pb="1" blif_model=".subckt sdffsn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="SN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffsn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffsn.SN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffsn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_sdffsn[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_sdffsn[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_sdffsn[0:0].C[0:0]" />
											<direct name="v_ale_ff_sdffsn[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_sdffsn[0:0].D[0:0]" />
											<direct name="v_ale_ff_sdffsn[0:0]_SN[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_sdffsn[0:0].SN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_sdffs">
										<pb_type name="v_ale_ff_sdffs" num_pb="1" blif_model=".subckt sdffs">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="S" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffs.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffs.S[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffs.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffs.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffs.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffs.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_sdffs[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_sdffs[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_sdffs[0:0].C[0:0]" />
											<direct name="v_ale_ff_sdffs[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_sdffs[0:0].D[0:0]" />
											<direct name="v_ale_ff_sdffs[0:0]_S[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_sdffs[0:0].S[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_dffsn">
										<pb_type name="v_ale_ff_dffsn" num_pb="1" blif_model=".subckt dffsn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="SN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffsn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffsn.SN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffsn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_dffsn[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_dffsn[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_dffsn[0:0].C[0:0]" />
											<direct name="v_ale_ff_dffsn[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_dffsn[0:0].D[0:0]" />
											<direct name="v_ale_ff_dffsn[0:0]_SN[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_dffsn[0:0].SN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_dffs">
										<pb_type name="v_ale_ff_dffs" num_pb="1" blif_model=".subckt dffs">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="S" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffs.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffs.S[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffs.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffs.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffs.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffs.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffs.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffs.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_dffs[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_dffs[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_dffs[0:0].C[0:0]" />
											<direct name="v_ale_ff_dffs[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_dffs[0:0].D[0:0]" />
											<direct name="v_ale_ff_dffs[0:0]_S[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_dffs[0:0].S[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_dffn">
										<pb_type name="v_ale_ff_dffn" num_pb="1" blif_model=".subckt dffn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffn.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffn.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffn.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffn.D[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_dffn[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_dffn[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_dffn[0:0].C[0:0]" />
											<direct name="v_ale_ff_dffn[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_dffn[0:0].D[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_sdffnrn">
										<pb_type name="v_ale_ff_sdffnrn" num_pb="1" blif_model=".subckt sdffnrn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="RN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnrn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffnrn.RN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffnrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffnrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffnrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffnrn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_sdffnrn[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_sdffnrn[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_sdffnrn[0:0].C[0:0]" />
											<direct name="v_ale_ff_sdffnrn[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_sdffnrn[0:0].D[0:0]" />
											<direct name="v_ale_ff_sdffnrn[0:0]_RN[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_sdffnrn[0:0].RN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_sdffnr">
										<pb_type name="v_ale_ff_sdffnr" num_pb="1" blif_model=".subckt sdffnr">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="R" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnr.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffnr.R[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffnr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffnr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffnr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffnr.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_sdffnr[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_sdffnr[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_sdffnr[0:0].C[0:0]" />
											<direct name="v_ale_ff_sdffnr[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_sdffnr[0:0].D[0:0]" />
											<direct name="v_ale_ff_sdffnr[0:0]_R[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_sdffnr[0:0].R[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_dffnrn">
										<pb_type name="v_ale_ff_dffnrn" num_pb="1" blif_model=".subckt dffnrn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="RN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnrn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffnrn.RN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffnrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffnrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffnrn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnrn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnrn.RN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffnrn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_dffnrn[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_dffnrn[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_dffnrn[0:0].C[0:0]" />
											<direct name="v_ale_ff_dffnrn[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_dffnrn[0:0].D[0:0]" />
											<direct name="v_ale_ff_dffnrn[0:0]_RN[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_dffnrn[0:0].RN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_dffnr">
										<pb_type name="v_ale_ff_dffnr" num_pb="1" blif_model=".subckt dffnr">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="R" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnr.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffnr.R[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffnr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffnr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffnr.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnr.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnr.R[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffnr.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_dffnr[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_dffnr[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_dffnr[0:0].C[0:0]" />
											<direct name="v_ale_ff_dffnr[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_dffnr[0:0].D[0:0]" />
											<direct name="v_ale_ff_dffnr[0:0]_R[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_dffnr[0:0].R[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_sdffnsn">
										<pb_type name="v_ale_ff_sdffnsn" num_pb="1" blif_model=".subckt sdffnsn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="SN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnsn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffnsn.SN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffnsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffnsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffnsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffnsn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_sdffnsn[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_sdffnsn[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_sdffnsn[0:0].C[0:0]" />
											<direct name="v_ale_ff_sdffnsn[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_sdffnsn[0:0].D[0:0]" />
											<direct name="v_ale_ff_sdffnsn[0:0]_SN[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_sdffnsn[0:0].SN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_sdffns">
										<pb_type name="v_ale_ff_sdffns" num_pb="1" blif_model=".subckt sdffns">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="S" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffns.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_sdffns.S[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffns.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffns.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffns.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_sdffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_sdffns.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_sdffns[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_sdffns[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_sdffns[0:0].C[0:0]" />
											<direct name="v_ale_ff_sdffns[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_sdffns[0:0].D[0:0]" />
											<direct name="v_ale_ff_sdffns[0:0]_S[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_sdffns[0:0].S[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_dffnsn">
										<pb_type name="v_ale_ff_dffnsn" num_pb="1" blif_model=".subckt dffnsn">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="SN" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnsn.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffnsn.SN[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffnsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffnsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffnsn.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnsn.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffnsn.SN[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffnsn.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_dffnsn[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_dffnsn[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_dffnsn[0:0].C[0:0]" />
											<direct name="v_ale_ff_dffnsn[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_dffnsn[0:0].D[0:0]" />
											<direct name="v_ale_ff_dffnsn[0:0]_SN[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_dffnsn[0:0].SN[0:0]" />
										</interconnect>
									</mode>
									<mode name="v_ale_ff_mode_dffns">
										<pb_type name="v_ale_ff_dffns" num_pb="1" blif_model=".subckt dffns">
											<input name="D" num_pins="1" port_class="D" />
											<clock name="C" num_pins="1" port_class="clock" />
											<input name="S" num_pins="1" />
											<output name="Q" num_pins="1" port_class="Q" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffns.D[0:0]" clock="C" />
											<T_setup value="${FF_T_SETUP}" port="v_ale_ff_dffns.S[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffns.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffns.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffns.Q[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffns.D[0:0]" clock="C" />
											<T_hold value="${FF_T_HOLD}" port="v_ale_ff_dffns.S[0:0]" clock="C" />
											<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="v_ale_ff_dffns.Q[0:0]" clock="C" />
										</pb_type>
										<interconnect>
											<direct name="v_ale_ff[0:0]_Q[0:0]" input="v_ale_ff_dffns[0:0].Q[0:0]" output="v_ale_ff[0:0].Q[0:0]" />
											<direct name="v_ale_ff_dffns[0:0]_C[0:0]" input="v_ale_ff[0:0].C[0:0]" output="v_ale_ff_dffns[0:0].C[0:0]" />
											<direct name="v_ale_ff_dffns[0:0]_D[0:0]" input="v_ale_ff[0:0].D[0:0]" output="v_ale_ff_dffns[0:0].D[0:0]" />
											<direct name="v_ale_ff_dffns[0:0]_S[0:0]" input="v_ale_ff[0:0].R[0:0]" output="v_ale_ff_dffns[0:0].S[0:0]" />
										</interconnect>
									</mode>
								</pb_type>
								<interconnect>
									<direct name="_fpga_adder_core[0:0]_a[0:0]" input="lut4[0:0].out[0:0]" output="_fpga_adder_core[0:0].a[0:0]" />
									<direct name="_fpga_adder_core[0:0]_b[0:0]" input="lut4[1:1].out[0:0]" output="_fpga_adder_core[0:0].b[0:0]" />
									<direct name="_fpga_adder_core[0:0]_cin[0:0]" input="ale[0:0].cin[0:0]" output="_fpga_adder_core[0:0].cin[0:0]">
										<pack_pattern name="chain" in_port="ale[0:0].cin[0:0]" out_port="_fpga_adder_core[0:0].cin[0:0]" />
									</direct>
									<direct name="ale[0:0]_cout[0:0]" input="_fpga_adder_core[0:0].cout[0:0]" output="ale[0:0].cout[0:0]">
										<pack_pattern name="chain" in_port="_fpga_adder_core[0:0].cout[0:0]" out_port="ale[0:0].cout[0:0]" />
									</direct>
									<mux name="ale[0:0]_out[0:0]" input="v_ale_ff[0:0].Q[0:0] _fpga_adder_core[0:0].sumout[0:0]" output="ale[0:0].out[0:0]" />
									<direct name="lut4[0:0]_in[0:0]" input="ale[0:0].in[0:0]" output="lut4[0:0].in[0:0]" />
									<direct name="lut4[0:0]_in[1:1]" input="ale[0:0].in[1:1]" output="lut4[0:0].in[1:1]" />
									<direct name="lut4[0:0]_in[2:2]" input="ale[0:0].in[2:2]" output="lut4[0:0].in[2:2]" />
									<direct name="lut4[0:0]_in[3:3]" input="ale[0:0].in[3:3]" output="lut4[0:0].in[3:3]" />
									<direct name="lut4[1:1]_in[0:0]" input="ale[0:0].in[0:0]" output="lut4[1:1].in[0:0]" />
									<direct name="lut4[1:1]_in[1:1]" input="ale[0:0].in[1:1]" output="lut4[1:1].in[1:1]" />
									<direct name="lut4[1:1]_in[2:2]" input="ale[0:0].in[2:2]" output="lut4[1:1].in[2:2]" />
									<direct name="lut4[1:1]_in[3:3]" input="ale[0:0].in[3:3]" output="lut4[1:1].in[3:3]" />
									<direct name="v_ale_ff[0:0]_C[0:0]" input="ale[0:0].clk[0:0]" output="v_ale_ff[0:0].C[0:0]" />
									<direct name="v_ale_ff[0:0]_D[0:0]" input="_fpga_adder_core[0:0].sumout[0:0]" output="v_ale_ff[0:0].D[0:0]">
										<pack_pattern name="arith" in_port="_fpga_adder_core[0:0].sumout[0:0]" out_port="v_ale_ff[0:0].D[0:0]" />
									</direct>
									<direct name="v_ale_ff[0:0]_R[0:0]" input="ale[0:0].reset[0:0]" output="v_ale_ff[0:0].R[0:0]" />
								</interconnect>
							</mode>
						</pb_type>
						<interconnect>
							<direct name="ale[0:0]_cin[0:0]" input="fle[0:0].cin[0:0]" output="ale[0:0].cin[0:0]">
								<pack_pattern name="chain" in_port="fle[0:0].cin[0:0]" out_port="ale[0:0].cin[0:0]" />
							</direct>
							<direct name="ale[0:0]_clk[0:0]" input="fle[0:0].clk[0:0]" output="ale[0:0].clk[0:0]" />
							<direct name="ale[0:0]_in[0:0]" input="fle[0:0].in[0:0]" output="ale[0:0].in[0:0]" />
							<direct name="ale[0:0]_in[1:1]" input="fle[0:0].in[1:1]" output="ale[0:0].in[1:1]" />
							<direct name="ale[0:0]_in[2:2]" input="fle[0:0].in[2:2]" output="ale[0:0].in[2:2]" />
							<direct name="ale[0:0]_in[3:3]" input="fle[0:0].in[3:3]" output="ale[0:0].in[3:3]" />
							<direct name="ale[0:0]_reset[0:0]" input="fle[0:0].reset[0:0]" output="ale[0:0].reset[0:0]" />
							<direct name="fle[0:0]_cout[0:0]" input="ale[0:0].cout[0:0]" output="fle[0:0].cout[0:0]">
								<pack_pattern name="chain" in_port="ale[0:0].cout[0:0]" out_port="fle[0:0].cout[0:0]" />
							</direct>
							<direct name="fle[0:0]_out[1:1]" input="ale[0:0].out[0:0]" output="fle[0:0].out[1:1]" />
						</interconnect>
					</mode>
				</pb_type>
				<interconnect>
					<direct name="clb[0:0]_O[0:0]" input="fle[0:0].out[0:0]" output="clb[0:0].O[0:0]" />
					<direct name="clb[0:0]_O[1:1]" input="fle[0:0].out[1:1]" output="clb[0:0].O[1:1]" />
					<direct name="clb[0:0]_O[2:2]" input="fle[1:1].out[0:0]" output="clb[0:0].O[2:2]" />
					<direct name="clb[0:0]_O[3:3]" input="fle[1:1].out[1:1]" output="clb[0:0].O[3:3]" />
					<direct name="clb[0:0]_O[4:4]" input="fle[2:2].out[0:0]" output="clb[0:0].O[4:4]" />
					<direct name="clb[0:0]_O[5:5]" input="fle[2:2].out[1:1]" output="clb[0:0].O[5:5]" />
					<direct name="clb[0:0]_O[6:6]" input="fle[3:3].out[0:0]" output="clb[0:0].O[6:6]" />
					<direct name="clb[0:0]_O[7:7]" input="fle[3:3].out[1:1]" output="clb[0:0].O[7:7]" />
					<direct name="clb[0:0]_O[8:8]" input="fle[4:4].out[0:0]" output="clb[0:0].O[8:8]" />
					<direct name="clb[0:0]_O[9:9]" input="fle[4:4].out[1:1]" output="clb[0:0].O[9:9]" />
					<direct name="clb[0:0]_O[10:10]" input="fle[5:5].out[0:0]" output="clb[0:0].O[10:10]" />
					<direct name="clb[0:0]_O[11:11]" input="fle[5:5].out[1:1]" output="clb[0:0].O[11:11]" />
					<direct name="clb[0:0]_O[12:12]" input="fle[6:6].out[0:0]" output="clb[0:0].O[12:12]" />
					<direct name="clb[0:0]_O[13:13]" input="fle[6:6].out[1:1]" output="clb[0:0].O[13:13]" />
					<direct name="clb[0:0]_O[14:14]" input="fle[7:7].out[0:0]" output="clb[0:0].O[14:14]" />
					<direct name="clb[0:0]_O[15:15]" input="fle[7:7].out[1:1]" output="clb[0:0].O[15:15]" />
					<direct name="clb[0:0]_O[16:16]" input="fle[8:8].out[0:0]" output="clb[0:0].O[16:16]" />
					<direct name="clb[0:0]_O[17:17]" input="fle[8:8].out[1:1]" output="clb[0:0].O[17:17]" />
					<direct name="clb[0:0]_O[18:18]" input="fle[9:9].out[0:0]" output="clb[0:0].O[18:18]" />
					<direct name="clb[0:0]_O[19:19]" input="fle[9:9].out[1:1]" output="clb[0:0].O[19:19]" />
					<direct name="clb[0:0]_O[20:20]" input="fle[10:10].out[0:0]" output="clb[0:0].O[20:20]" />
					<direct name="clb[0:0]_O[21:21]" input="fle[10:10].out[1:1]" output="clb[0:0].O[21:21]" />
					<direct name="clb[0:0]_O[22:22]" input="fle[11:11].out[0:0]" output="clb[0:0].O[22:22]" />
					<direct name="clb[0:0]_O[23:23]" input="fle[11:11].out[1:1]" output="clb[0:0].O[23:23]" />
					<direct name="clb[0:0]_cout[0:0]" input="fle[11:11].cout[0:0]" output="clb[0:0].cout[0:0]">
						<pack_pattern name="chain" in_port="fle[11:11].cout[0:0]" out_port="clb[0:0].cout[0:0]" />
					</direct>
					<direct name="fle[0:0]_cin[0:0]" input="clb[0:0].cin[0:0]" output="fle[0:0].cin[0:0]">
						<pack_pattern name="chain" in_port="clb[0:0].cin[0:0]" out_port="fle[0:0].cin[0:0]" />
					</direct>
					<direct name="fle[0:0]_clk[0:0]" input="clb[0:0].clk[0:0]" output="fle[0:0].clk[0:0]">
						<delay_constant max="${CLB_CLK_MUX_DELAY}" in_port="clb[0:0].clk[0:0]" out_port="fle[0:0].clk[0:0]" />
					</direct>
					<direct name="fle[0:0]_in[0:0]" input="clb[0:0].I0[0:0]" output="fle[0:0].in[0:0]" />
					<direct name="fle[0:0]_in[1:1]" input="clb[0:0].I0[1:1]" output="fle[0:0].in[1:1]" />
					<direct name="fle[0:0]_in[2:2]" input="clb[0:0].I0[2:2]" output="fle[0:0].in[2:2]" />
					<direct name="fle[0:0]_in[3:3]" input="clb[0:0].I0[3:3]" output="fle[0:0].in[3:3]" />
					<direct name="fle[0:0]_in[4:4]" input="clb[0:0].Ix[0:0]" output="fle[0:0].in[4:4]" />
					<direct name="fle[0:0]_reset[0:0]" input="clb[0:0].reset[0:0]" output="fle[0:0].reset[0:0]" />
					<direct name="fle[1:1]_cin[0:0]" input="fle[0:0].cout[0:0]" output="fle[1:1].cin[0:0]">
						<pack_pattern name="chain" in_port="fle[0:0].cout[0:0]" out_port="fle[1:1].cin[0:0]" />
					</direct>
					<direct name="fle[1:1]_clk[0:0]" input="clb[0:0].clk[0:0]" output="fle[1:1].clk[0:0]">
						<delay_constant max="${CLB_CLK_MUX_DELAY}" in_port="clb[0:0].clk[0:0]" out_port="fle[1:1].clk[0:0]" />
					</direct>
					<direct name="fle[1:1]_in[0:0]" input="clb[0:0].I1[0:0]" output="fle[1:1].in[0:0]" />
					<direct name="fle[1:1]_in[1:1]" input="clb[0:0].I1[1:1]" output="fle[1:1].in[1:1]" />
					<direct name="fle[1:1]_in[2:2]" input="clb[0:0].I1[2:2]" output="fle[1:1].in[2:2]" />
					<direct name="fle[1:1]_in[3:3]" input="clb[0:0].I1[3:3]" output="fle[1:1].in[3:3]" />
					<direct name="fle[1:1]_in[4:4]" input="clb[0:0].Ix[1:1]" output="fle[1:1].in[4:4]" />
					<direct name="fle[1:1]_reset[0:0]" input="clb[0:0].reset[0:0]" output="fle[1:1].reset[0:0]" />
					<direct name="fle[2:2]_cin[0:0]" input="fle[1:1].cout[0:0]" output="fle[2:2].cin[0:0]">
						<pack_pattern name="chain" in_port="fle[1:1].cout[0:0]" out_port="fle[2:2].cin[0:0]" />
					</direct>
					<direct name="fle[2:2]_clk[0:0]" input="clb[0:0].clk[0:0]" output="fle[2:2].clk[0:0]">
						<delay_constant max="${CLB_CLK_MUX_DELAY}" in_port="clb[0:0].clk[0:0]" out_port="fle[2:2].clk[0:0]" />
					</direct>
					<direct name="fle[2:2]_in[0:0]" input="clb[0:0].I2[0:0]" output="fle[2:2].in[0:0]" />
					<direct name="fle[2:2]_in[1:1]" input="clb[0:0].I2[1:1]" output="fle[2:2].in[1:1]" />
					<direct name="fle[2:2]_in[2:2]" input="clb[0:0].I2[2:2]" output="fle[2:2].in[2:2]" />
					<direct name="fle[2:2]_in[3:3]" input="clb[0:0].I2[3:3]" output="fle[2:2].in[3:3]" />
					<direct name="fle[2:2]_in[4:4]" input="clb[0:0].Ix[2:2]" output="fle[2:2].in[4:4]" />
					<direct name="fle[2:2]_reset[0:0]" input="clb[0:0].reset[0:0]" output="fle[2:2].reset[0:0]" />
					<direct name="fle[3:3]_cin[0:0]" input="fle[2:2].cout[0:0]" output="fle[3:3].cin[0:0]">
						<pack_pattern name="chain" in_port="fle[2:2].cout[0:0]" out_port="fle[3:3].cin[0:0]" />
					</direct>
					<direct name="fle[3:3]_clk[0:0]" input="clb[0:0].clk[0:0]" output="fle[3:3].clk[0:0]">
						<delay_constant max="${CLB_CLK_MUX_DELAY}" in_port="clb[0:0].clk[0:0]" out_port="fle[3:3].clk[0:0]" />
					</direct>
					<direct name="fle[3:3]_in[0:0]" input="clb[0:0].I3[0:0]" output="fle[3:3].in[0:0]" />
					<direct name="fle[3:3]_in[1:1]" input="clb[0:0].I3[1:1]" output="fle[3:3].in[1:1]" />
					<direct name="fle[3:3]_in[2:2]" input="clb[0:0].I3[2:2]" output="fle[3:3].in[2:2]" />
					<direct name="fle[3:3]_in[3:3]" input="clb[0:0].I3[3:3]" output="fle[3:3].in[3:3]" />
					<direct name="fle[3:3]_in[4:4]" input="clb[0:0].Ix[3:3]" output="fle[3:3].in[4:4]" />
					<direct name="fle[3:3]_reset[0:0]" input="clb[0:0].reset[0:0]" output="fle[3:3].reset[0:0]" />
					<direct name="fle[4:4]_cin[0:0]" input="fle[3:3].cout[0:0]" output="fle[4:4].cin[0:0]">
						<pack_pattern name="chain" in_port="fle[3:3].cout[0:0]" out_port="fle[4:4].cin[0:0]" />
					</direct>
					<direct name="fle[4:4]_clk[0:0]" input="clb[0:0].clk[0:0]" output="fle[4:4].clk[0:0]">
						<delay_constant max="${CLB_CLK_MUX_DELAY}" in_port="clb[0:0].clk[0:0]" out_port="fle[4:4].clk[0:0]" />
					</direct>
					<direct name="fle[4:4]_in[0:0]" input="clb[0:0].I4[0:0]" output="fle[4:4].in[0:0]" />
					<direct name="fle[4:4]_in[1:1]" input="clb[0:0].I4[1:1]" output="fle[4:4].in[1:1]" />
					<direct name="fle[4:4]_in[2:2]" input="clb[0:0].I4[2:2]" output="fle[4:4].in[2:2]" />
					<direct name="fle[4:4]_in[3:3]" input="clb[0:0].I4[3:3]" output="fle[4:4].in[3:3]" />
					<direct name="fle[4:4]_in[4:4]" input="clb[0:0].Ix[4:4]" output="fle[4:4].in[4:4]" />
					<direct name="fle[4:4]_reset[0:0]" input="clb[0:0].reset[0:0]" output="fle[4:4].reset[0:0]" />
					<direct name="fle[5:5]_cin[0:0]" input="fle[4:4].cout[0:0]" output="fle[5:5].cin[0:0]">
						<pack_pattern name="chain" in_port="fle[4:4].cout[0:0]" out_port="fle[5:5].cin[0:0]" />
					</direct>
					<direct name="fle[5:5]_clk[0:0]" input="clb[0:0].clk[0:0]" output="fle[5:5].clk[0:0]">
						<delay_constant max="${CLB_CLK_MUX_DELAY}" in_port="clb[0:0].clk[0:0]" out_port="fle[5:5].clk[0:0]" />
					</direct>
					<direct name="fle[5:5]_in[0:0]" input="clb[0:0].I5[0:0]" output="fle[5:5].in[0:0]" />
					<direct name="fle[5:5]_in[1:1]" input="clb[0:0].I5[1:1]" output="fle[5:5].in[1:1]" />
					<direct name="fle[5:5]_in[2:2]" input="clb[0:0].I5[2:2]" output="fle[5:5].in[2:2]" />
					<direct name="fle[5:5]_in[3:3]" input="clb[0:0].I5[3:3]" output="fle[5:5].in[3:3]" />
					<direct name="fle[5:5]_in[4:4]" input="clb[0:0].Ix[5:5]" output="fle[5:5].in[4:4]" />
					<direct name="fle[5:5]_reset[0:0]" input="clb[0:0].reset[0:0]" output="fle[5:5].reset[0:0]" />
					<direct name="fle[6:6]_cin[0:0]" input="fle[5:5].cout[0:0]" output="fle[6:6].cin[0:0]">
						<pack_pattern name="chain" in_port="fle[5:5].cout[0:0]" out_port="fle[6:6].cin[0:0]" />
					</direct>
					<direct name="fle[6:6]_clk[0:0]" input="clb[0:0].clk[0:0]" output="fle[6:6].clk[0:0]">
						<delay_constant max="${CLB_CLK_MUX_DELAY}" in_port="clb[0:0].clk[0:0]" out_port="fle[6:6].clk[0:0]" />
					</direct>
					<direct name="fle[6:6]_in[0:0]" input="clb[0:0].I6[0:0]" output="fle[6:6].in[0:0]" />
					<direct name="fle[6:6]_in[1:1]" input="clb[0:0].I6[1:1]" output="fle[6:6].in[1:1]" />
					<direct name="fle[6:6]_in[2:2]" input="clb[0:0].I6[2:2]" output="fle[6:6].in[2:2]" />
					<direct name="fle[6:6]_in[3:3]" input="clb[0:0].I6[3:3]" output="fle[6:6].in[3:3]" />
					<direct name="fle[6:6]_in[4:4]" input="clb[0:0].Ix[6:6]" output="fle[6:6].in[4:4]" />
					<direct name="fle[6:6]_reset[0:0]" input="clb[0:0].reset[0:0]" output="fle[6:6].reset[0:0]" />
					<direct name="fle[7:7]_cin[0:0]" input="fle[6:6].cout[0:0]" output="fle[7:7].cin[0:0]">
						<pack_pattern name="chain" in_port="fle[6:6].cout[0:0]" out_port="fle[7:7].cin[0:0]" />
					</direct>
					<direct name="fle[7:7]_clk[0:0]" input="clb[0:0].clk[0:0]" output="fle[7:7].clk[0:0]">
						<delay_constant max="${CLB_CLK_MUX_DELAY}" in_port="clb[0:0].clk[0:0]" out_port="fle[7:7].clk[0:0]" />
					</direct>
					<direct name="fle[7:7]_in[0:0]" input="clb[0:0].I7[0:0]" output="fle[7:7].in[0:0]" />
					<direct name="fle[7:7]_in[1:1]" input="clb[0:0].I7[1:1]" output="fle[7:7].in[1:1]" />
					<direct name="fle[7:7]_in[2:2]" input="clb[0:0].I7[2:2]" output="fle[7:7].in[2:2]" />
					<direct name="fle[7:7]_in[3:3]" input="clb[0:0].I7[3:3]" output="fle[7:7].in[3:3]" />
					<direct name="fle[7:7]_in[4:4]" input="clb[0:0].Ix[7:7]" output="fle[7:7].in[4:4]" />
					<direct name="fle[7:7]_reset[0:0]" input="clb[0:0].reset[0:0]" output="fle[7:7].reset[0:0]" />
					<direct name="fle[8:8]_cin[0:0]" input="fle[7:7].cout[0:0]" output="fle[8:8].cin[0:0]">
						<pack_pattern name="chain" in_port="fle[7:7].cout[0:0]" out_port="fle[8:8].cin[0:0]" />
					</direct>
					<direct name="fle[8:8]_clk[0:0]" input="clb[0:0].clk[0:0]" output="fle[8:8].clk[0:0]">
						<delay_constant max="${CLB_CLK_MUX_DELAY}" in_port="clb[0:0].clk[0:0]" out_port="fle[8:8].clk[0:0]" />
					</direct>
					<direct name="fle[8:8]_in[0:0]" input="clb[0:0].I8[0:0]" output="fle[8:8].in[0:0]" />
					<direct name="fle[8:8]_in[1:1]" input="clb[0:0].I8[1:1]" output="fle[8:8].in[1:1]" />
					<direct name="fle[8:8]_in[2:2]" input="clb[0:0].I8[2:2]" output="fle[8:8].in[2:2]" />
					<direct name="fle[8:8]_in[3:3]" input="clb[0:0].I8[3:3]" output="fle[8:8].in[3:3]" />
					<direct name="fle[8:8]_in[4:4]" input="clb[0:0].Ix[8:8]" output="fle[8:8].in[4:4]" />
					<direct name="fle[8:8]_reset[0:0]" input="clb[0:0].reset[0:0]" output="fle[8:8].reset[0:0]" />
					<direct name="fle[9:9]_cin[0:0]" input="fle[8:8].cout[0:0]" output="fle[9:9].cin[0:0]">
						<pack_pattern name="chain" in_port="fle[8:8].cout[0:0]" out_port="fle[9:9].cin[0:0]" />
					</direct>
					<direct name="fle[9:9]_clk[0:0]" input="clb[0:0].clk[0:0]" output="fle[9:9].clk[0:0]">
						<delay_constant max="${CLB_CLK_MUX_DELAY}" in_port="clb[0:0].clk[0:0]" out_port="fle[9:9].clk[0:0]" />
					</direct>
					<direct name="fle[9:9]_in[0:0]" input="clb[0:0].I9[0:0]" output="fle[9:9].in[0:0]" />
					<direct name="fle[9:9]_in[1:1]" input="clb[0:0].I9[1:1]" output="fle[9:9].in[1:1]" />
					<direct name="fle[9:9]_in[2:2]" input="clb[0:0].I9[2:2]" output="fle[9:9].in[2:2]" />
					<direct name="fle[9:9]_in[3:3]" input="clb[0:0].I9[3:3]" output="fle[9:9].in[3:3]" />
					<direct name="fle[9:9]_in[4:4]" input="clb[0:0].Ix[9:9]" output="fle[9:9].in[4:4]" />
					<direct name="fle[9:9]_reset[0:0]" input="clb[0:0].reset[0:0]" output="fle[9:9].reset[0:0]" />
					<direct name="fle[10:10]_cin[0:0]" input="fle[9:9].cout[0:0]" output="fle[10:10].cin[0:0]">
						<pack_pattern name="chain" in_port="fle[9:9].cout[0:0]" out_port="fle[10:10].cin[0:0]" />
					</direct>
					<direct name="fle[10:10]_clk[0:0]" input="clb[0:0].clk[0:0]" output="fle[10:10].clk[0:0]">
						<delay_constant max="${CLB_CLK_MUX_DELAY}" in_port="clb[0:0].clk[0:0]" out_port="fle[10:10].clk[0:0]" />
					</direct>
					<direct name="fle[10:10]_in[0:0]" input="clb[0:0].I10[0:0]" output="fle[10:10].in[0:0]" />
					<direct name="fle[10:10]_in[1:1]" input="clb[0:0].I10[1:1]" output="fle[10:10].in[1:1]" />
					<direct name="fle[10:10]_in[2:2]" input="clb[0:0].I10[2:2]" output="fle[10:10].in[2:2]" />
					<direct name="fle[10:10]_in[3:3]" input="clb[0:0].I10[3:3]" output="fle[10:10].in[3:3]" />
					<direct name="fle[10:10]_in[4:4]" input="clb[0:0].Ix[10:10]" output="fle[10:10].in[4:4]" />
					<direct name="fle[10:10]_reset[0:0]" input="clb[0:0].reset[0:0]" output="fle[10:10].reset[0:0]" />
					<direct name="fle[11:11]_cin[0:0]" input="fle[10:10].cout[0:0]" output="fle[11:11].cin[0:0]">
						<pack_pattern name="chain" in_port="fle[10:10].cout[0:0]" out_port="fle[11:11].cin[0:0]" />
					</direct>
					<direct name="fle[11:11]_clk[0:0]" input="clb[0:0].clk[0:0]" output="fle[11:11].clk[0:0]">
						<delay_constant max="${CLB_CLK_MUX_DELAY}" in_port="clb[0:0].clk[0:0]" out_port="fle[11:11].clk[0:0]" />
					</direct>
					<direct name="fle[11:11]_in[0:0]" input="clb[0:0].I11[0:0]" output="fle[11:11].in[0:0]" />
					<direct name="fle[11:11]_in[1:1]" input="clb[0:0].I11[1:1]" output="fle[11:11].in[1:1]" />
					<direct name="fle[11:11]_in[2:2]" input="clb[0:0].I11[2:2]" output="fle[11:11].in[2:2]" />
					<direct name="fle[11:11]_in[3:3]" input="clb[0:0].I11[3:3]" output="fle[11:11].in[3:3]" />
					<direct name="fle[11:11]_in[4:4]" input="clb[0:0].Ix[11:11]" output="fle[11:11].in[4:4]" />
					<direct name="fle[11:11]_reset[0:0]" input="clb[0:0].reset[0:0]" output="fle[11:11].reset[0:0]" />
				</interconnect>
			</mode>
		</pb_type>
		<pb_type name="io_pi">
			<clock name="clk" num_pins="1" />
			<output name="a2f_o" num_pins="1" />
			<input name="reset" num_pins="1" is_non_clock_global="true" />
			<input name="sc_in" num_pins="1" is_non_clock_global="true" />
			<output name="sc_out" num_pins="1" />
			<mode name="io_pi_physical_mode" disable_packing="true">
				<pb_type name="pi_pad" num_pb="1">
					<clock name="clk" num_pins="1" />
					<output name="a2f_o" num_pins="1" />
					<input name="reset" num_pins="1" />
					<input name="sc_in" num_pins="1" />
					<output name="sc_out" num_pins="1" />
					<mode name="pi_pad_default_mode">
						<pb_type name="io_pi_io_pi" num_pb="1" blif_model=".subckt io_pi">
							<output name="inpad" num_pins="1" />
						</pb_type>
						<pb_type name="p_io_scffi_p_io_scffi" num_pb="1" blif_model=".subckt p_io_scffi">
							<input name="D" num_pins="1" />
							<input name="DI" num_pins="1" />
							<input name="R" num_pins="1" />
							<clock name="C" num_pins="1" />
							<output name="Q" num_pins="1" />
							<output name="SQ" num_pins="1" />
							<T_setup value="0.414e-9" port="p_io_scffi_p_io_scffi.D[0:0]" clock="C" />
							<T_setup value="0.187e-9" port="p_io_scffi_p_io_scffi.R[0:0]" clock="C" />
							<T_clock_to_Q max="0.187e-9" min="0.187e-9" port="p_io_scffi_p_io_scffi.Q[0:0]" clock="C" />
						</pb_type>
						<interconnect>
							<direct name="p_io_scffi_p_io_scffi[0:0]_C[0:0]" input="pi_pad[0:0].clk[0:0]" output="p_io_scffi_p_io_scffi[0:0].C[0:0]" />
							<direct name="p_io_scffi_p_io_scffi[0:0]_D[0:0]" input="io_pi_io_pi[0:0].inpad[0:0]" output="p_io_scffi_p_io_scffi[0:0].D[0:0]" />
							<direct name="p_io_scffi_p_io_scffi[0:0]_DI[0:0]" input="pi_pad[0:0].sc_in[0:0]" output="p_io_scffi_p_io_scffi[0:0].DI[0:0]" />
							<direct name="p_io_scffi_p_io_scffi[0:0]_R[0:0]" input="pi_pad[0:0].reset[0:0]" output="p_io_scffi_p_io_scffi[0:0].R[0:0]" />
							<mux name="pi_pad[0:0]_a2f_o[0:0]" input="io_pi_io_pi[0:0].inpad[0:0] p_io_scffi_p_io_scffi[0:0].Q[0:0]" output="pi_pad[0:0].a2f_o[0:0]">
								<delay_constant max="0.429e-9" min="0.166e-9" in_port="p_io_scffi_p_io_scffi[0:0].Q[0:0]" out_port="pi_pad[0:0].a2f_o[0:0]" />
							</mux>
							<direct name="pi_pad[0:0]_sc_out[0:0]" input="p_io_scffi_p_io_scffi[0:0].SQ[0:0]" output="pi_pad[0:0].sc_out[0:0]" />
						</interconnect>
					</mode>
				</pb_type>
				<interconnect>
					<direct name="io_pi[0:0]_a2f_o[0:0]" input="pi_pad[0:0].a2f_o[0:0]" output="io_pi[0:0].a2f_o[0:0]" />
					<direct name="io_pi[0:0]_sc_out[0:0]" input="pi_pad[0:0].sc_out[0:0]" output="io_pi[0:0].sc_out[0:0]" />
					<direct name="pi_pad[0:0]_clk[0:0]" input="io_pi[0:0].clk[0:0]" output="pi_pad[0:0].clk[0:0]">
						<delay_constant max="${IO_CLK_MAX_DELAY}" min="${IO_CLK_MIN_DELAY}" in_port="io_pi[0:0].clk[0:0]" out_port="pi_pad[0:0].clk[0:0]" />
					</direct>
					<direct name="pi_pad[0:0]_reset[0:0]" input="io_pi[0:0].reset[0:0]" output="pi_pad[0:0].reset[0:0]">
						<delay_constant max="${IO_RST_MAX_DELAY}" min="${IO_RST_MIN_DELAY}" in_port="io_pi[0:0].reset[0:0]" out_port="pi_pad[0:0].reset[0:0]" />
					</direct>
					<direct name="pi_pad[0:0]_sc_in[0:0]" input="io_pi[0:0].sc_in[0:0]" output="pi_pad[0:0].sc_in[0:0]" />
				</interconnect>
			</mode>
			<mode name="io_input">
				<pb_type name="io_input" num_pb="1">
					<clock name="clk" num_pins="1" />
					<output name="a2f_o" num_pins="1" />
					<input name="reset" num_pins="1" />
					<input name="sc_in" num_pins="1" />
					<output name="sc_out" num_pins="1" />
					<mode name="io_input_default_mode">
						<pb_type name="builtin_inpad" num_pb="1" blif_model=".input">
							<output name="inpad" num_pins="1" />
						</pb_type>
						<pb_type name="v_io_scffi" num_pb="1">
							<input name="D" num_pins="1" />
							<input name="R" num_pins="1" />
							<output name="Q" num_pins="1" />
							<clock name="C" num_pins="1" />
							<mode name="v_io_scffi_mode_latch">
								<pb_type name="v_io_scffi_latch" num_pb="1" blif_model=".latch">
									<input name="D" num_pins="1" port_class="D" />
									<output name="Q" num_pins="1" port_class="Q" />
									<clock name="clk" num_pins="1" port_class="clock" />
									<T_setup value="${IO_LATCH_TSETUP}" port="v_io_scffi_latch.D[0:0]" clock="clk" />
									<T_hold value="${IO_LATCH_THOLD}" port="v_io_scffi_latch.D[0:0]" clock="clk" />
									<T_clock_to_Q max="${IO_LATCH_CLK2Q_MAX}" min="${IO_LATCH_CLK2Q_MIN}" port="v_io_scffi_latch.D[0:0]" clock="clk" />
								</pb_type>
								<interconnect>
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="v_io_scffi_latch[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
									<direct name="v_io_scffi_latch[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="v_io_scffi_latch[0:0].D[0:0]">
										<pack_pattern name="pack-v_io_scffi_latch-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="v_io_scffi_latch[0:0].D[0:0]" />
									</direct>
									<direct name="v_io_scffi_latch[0:0]_clk[0:0]" input="v_io_scffi[0:0].C[0:0]" output="v_io_scffi_latch[0:0].clk[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_dff">
								<pb_type name="p_io_scffi_dff" num_pb="1" blif_model=".subckt dff">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dff.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dff.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dff.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dff.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dff.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_dff[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_dff[0:0].C[0:0]" />
									<direct name="p_io_scffi_dff[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_dff[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_dff-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_dff[0:0].D[0:0]" />
									</direct>
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_dff[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_sdffrn">
								<pb_type name="p_io_scffi_sdffrn" num_pb="1" blif_model=".subckt sdffrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_sdffrn[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_sdffrn[0:0].C[0:0]" />
									<direct name="p_io_scffi_sdffrn[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_sdffrn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_sdffrn-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_sdffrn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_sdffrn[0:0]_RN[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_sdffrn[0:0].RN[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_sdffrn[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_sdffr">
								<pb_type name="p_io_scffi_sdffr" num_pb="1" blif_model=".subckt sdffr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_sdffr[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_sdffr[0:0].C[0:0]" />
									<direct name="p_io_scffi_sdffr[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_sdffr[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_sdffr-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_sdffr[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_sdffr[0:0]_R[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_sdffr[0:0].R[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_sdffr[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_dffrn">
								<pb_type name="p_io_scffi_dffrn" num_pb="1" blif_model=".subckt dffrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_dffrn[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_dffrn[0:0].C[0:0]" />
									<direct name="p_io_scffi_dffrn[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_dffrn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_dffrn-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_dffrn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_dffrn[0:0]_RN[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_dffrn[0:0].RN[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_dffrn[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_dffr">
								<pb_type name="p_io_scffi_dffr" num_pb="1" blif_model=".subckt dffr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_dffr[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_dffr[0:0].C[0:0]" />
									<direct name="p_io_scffi_dffr[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_dffr[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_dffr-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_dffr[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_dffr[0:0]_R[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_dffr[0:0].R[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_dffr[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_sdffsn">
								<pb_type name="p_io_scffi_sdffsn" num_pb="1" blif_model=".subckt sdffsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_sdffsn[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_sdffsn[0:0].C[0:0]" />
									<direct name="p_io_scffi_sdffsn[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_sdffsn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_sdffsn-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_sdffsn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_sdffsn[0:0]_SN[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_sdffsn[0:0].SN[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_sdffsn[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_sdffs">
								<pb_type name="p_io_scffi_sdffs" num_pb="1" blif_model=".subckt sdffs">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffs.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffs.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffs.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_sdffs[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_sdffs[0:0].C[0:0]" />
									<direct name="p_io_scffi_sdffs[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_sdffs[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_sdffs-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_sdffs[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_sdffs[0:0]_S[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_sdffs[0:0].S[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_sdffs[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_dffsn">
								<pb_type name="p_io_scffi_dffsn" num_pb="1" blif_model=".subckt dffsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_dffsn[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_dffsn[0:0].C[0:0]" />
									<direct name="p_io_scffi_dffsn[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_dffsn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_dffsn-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_dffsn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_dffsn[0:0]_SN[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_dffsn[0:0].SN[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_dffsn[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_dffs">
								<pb_type name="p_io_scffi_dffs" num_pb="1" blif_model=".subckt dffs">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffs.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffs.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffs.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_dffs[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_dffs[0:0].C[0:0]" />
									<direct name="p_io_scffi_dffs[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_dffs[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_dffs-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_dffs[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_dffs[0:0]_S[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_dffs[0:0].S[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_dffs[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_dffn">
								<pb_type name="p_io_scffi_dffn" num_pb="1" blif_model=".subckt dffn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_dffn[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_dffn[0:0].C[0:0]" />
									<direct name="p_io_scffi_dffn[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_dffn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_dffn-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_dffn[0:0].D[0:0]" />
									</direct>
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_dffn[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_sdffnrn">
								<pb_type name="p_io_scffi_sdffnrn" num_pb="1" blif_model=".subckt sdffnrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffnrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffnrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_sdffnrn[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_sdffnrn[0:0].C[0:0]" />
									<direct name="p_io_scffi_sdffnrn[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_sdffnrn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_sdffnrn-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_sdffnrn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_sdffnrn[0:0]_RN[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_sdffnrn[0:0].RN[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_sdffnrn[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_sdffnr">
								<pb_type name="p_io_scffi_sdffnr" num_pb="1" blif_model=".subckt sdffnr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffnr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffnr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_sdffnr[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_sdffnr[0:0].C[0:0]" />
									<direct name="p_io_scffi_sdffnr[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_sdffnr[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_sdffnr-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_sdffnr[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_sdffnr[0:0]_R[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_sdffnr[0:0].R[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_sdffnr[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_dffnrn">
								<pb_type name="p_io_scffi_dffnrn" num_pb="1" blif_model=".subckt dffnrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffnrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_dffnrn[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_dffnrn[0:0].C[0:0]" />
									<direct name="p_io_scffi_dffnrn[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_dffnrn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_dffnrn-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_dffnrn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_dffnrn[0:0]_RN[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_dffnrn[0:0].RN[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_dffnrn[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_dffnr">
								<pb_type name="p_io_scffi_dffnr" num_pb="1" blif_model=".subckt dffnr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffnr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_dffnr[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_dffnr[0:0].C[0:0]" />
									<direct name="p_io_scffi_dffnr[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_dffnr[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_dffnr-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_dffnr[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_dffnr[0:0]_R[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_dffnr[0:0].R[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_dffnr[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_sdffnsn">
								<pb_type name="p_io_scffi_sdffnsn" num_pb="1" blif_model=".subckt sdffnsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffnsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffnsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_sdffnsn[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_sdffnsn[0:0].C[0:0]" />
									<direct name="p_io_scffi_sdffnsn[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_sdffnsn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_sdffnsn-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_sdffnsn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_sdffnsn[0:0]_SN[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_sdffnsn[0:0].SN[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_sdffnsn[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_sdffns">
								<pb_type name="p_io_scffi_sdffns" num_pb="1" blif_model=".subckt sdffns">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffns.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_sdffns.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_sdffns.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_sdffns[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_sdffns[0:0].C[0:0]" />
									<direct name="p_io_scffi_sdffns[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_sdffns[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_sdffns-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_sdffns[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_sdffns[0:0]_S[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_sdffns[0:0].S[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_sdffns[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_dffnsn">
								<pb_type name="p_io_scffi_dffnsn" num_pb="1" blif_model=".subckt dffnsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffnsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_dffnsn[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_dffnsn[0:0].C[0:0]" />
									<direct name="p_io_scffi_dffnsn[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_dffnsn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_dffnsn-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_dffnsn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_dffnsn[0:0]_SN[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_dffnsn[0:0].SN[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_dffnsn[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_dffns">
								<pb_type name="p_io_scffi_dffns" num_pb="1" blif_model=".subckt dffns">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffns.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffns.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffns.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_dffns[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_dffns[0:0].C[0:0]" />
									<direct name="p_io_scffi_dffns[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_dffns[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_dffns-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_dffns[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_dffns[0:0]_S[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_dffns[0:0].S[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_dffns[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_dffnr_dffr">
								<pb_type name="p_io_scffi_dffnr_dffr" num_pb="1" blif_model=".subckt dffnr_dffr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffnr_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnr_dffr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffnr_dffr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnr_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnr_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnr_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffnr_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffnr_dffr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_dffnr_dffr[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_dffnr_dffr[0:0].C[0:0]" />
									<direct name="p_io_scffi_dffnr_dffr[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_dffnr_dffr[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_dffnr_dffr-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_dffnr_dffr[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_dffnr_dffr[0:0]_R[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_dffnr_dffr[0:0].R[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_dffnr_dffr[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffi_mode_dffr_dffnr">
								<pb_type name="p_io_scffi_dffr_dffnr" num_pb="1" blif_model=".subckt dffr_dffnr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffr_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffr_dffnr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffi_dffr_dffnr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffr_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffr_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffr_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffi_dffr_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffi_dffr_dffnr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffi_dffr_dffnr[0:0]_C[0:0]" input="v_io_scffi[0:0].C[0:0]" output="p_io_scffi_dffr_dffnr[0:0].C[0:0]" />
									<direct name="p_io_scffi_dffr_dffnr[0:0]_D[0:0]" input="v_io_scffi[0:0].D[0:0]" output="p_io_scffi_dffr_dffnr[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_scffi_dffr_dffnr-D" in_port="v_io_scffi[0:0].D[0:0]" out_port="p_io_scffi_dffr_dffnr[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_scffi_dffr_dffnr[0:0]_R[0:0]" input="v_io_scffi[0:0].R[0:0]" output="p_io_scffi_dffr_dffnr[0:0].R[0:0]" />
									<direct name="v_io_scffi[0:0]_Q[0:0]" input="p_io_scffi_dffr_dffnr[0:0].Q[0:0]" output="v_io_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
						</pb_type>
						<interconnect>
							<mux name="io_input[0:0]_a2f_o[0:0]" input="builtin_inpad[0:0].inpad[0:0] v_io_scffi[0:0].Q[0:0]" output="io_input[0:0].a2f_o[0:0]">
								<delay_constant max="0.429e-9" min="0.166e-9" in_port="v_io_scffi[0:0].Q[0:0]" out_port="io_input[0:0].a2f_o[0:0]" />
							</mux>
							<direct name="v_io_scffi[0:0]_C[0:0]" input="io_input[0:0].clk[0:0]" output="v_io_scffi[0:0].C[0:0]" />
							<direct name="v_io_scffi[0:0]_D[0:0]" input="builtin_inpad[0:0].inpad[0:0]" output="v_io_scffi[0:0].D[0:0]">
								<pack_pattern name="pack-v_io_scffi_latch-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_dff-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_sdffrn-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_sdffr-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_dffrn-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_dffr-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_sdffsn-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_sdffs-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_dffsn-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_dffs-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_dffn-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_sdffnrn-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_sdffnr-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_dffnrn-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_dffnr-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_sdffnsn-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_sdffns-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_dffnsn-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_dffns-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_dffnr_dffr-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_scffi_dffr_dffnr-D" in_port="builtin_inpad[0:0].inpad[0:0]" out_port="v_io_scffi[0:0].D[0:0]" />
							</direct>
							<direct name="v_io_scffi[0:0]_R[0:0]" input="io_input[0:0].reset[0:0]" output="v_io_scffi[0:0].R[0:0]" />
						</interconnect>
					</mode>
				</pb_type>
				<interconnect>
					<direct name="io_input[0:0]_clk[0:0]" input="io_pi[0:0].clk[0:0]" output="io_input[0:0].clk[0:0]" />
					<direct name="io_input[0:0]_reset[0:0]" input="io_pi[0:0].reset[0:0]" output="io_input[0:0].reset[0:0]" />
					<direct name="io_input[0:0]_sc_in[0:0]" input="io_pi[0:0].sc_in[0:0]" output="io_input[0:0].sc_in[0:0]" />
					<direct name="io_pi[0:0]_a2f_o[0:0]" input="io_input[0:0].a2f_o[0:0]" output="io_pi[0:0].a2f_o[0:0]" />
					<direct name="io_pi[0:0]_sc_out[0:0]" input="io_input[0:0].sc_out[0:0]" output="io_pi[0:0].sc_out[0:0]" />
				</interconnect>
			</mode>
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1">
			<clock name="clk" num_pins="1" />
			<output name="a2f_o" num_pins="1" />
			<input name="reset" num_pins="1" is_non_clock_global="true" />
			<input name="sc_in" num_pins="1" is_non_clock_global="true" />
			<output name="sc_out" num_pins="1" />
			<mode name="io_pi_pdc_ecb1_physical_mode" disable_packing="true">
				<pb_type name="pi_pdc_ecb1_pad" num_pb="1">
					<clock name="clk" num_pins="1" />
					<output name="a2f_o" num_pins="1" />
					<input name="reset" num_pins="1" />
					<input name="sc_in" num_pins="1" />
					<output name="sc_out" num_pins="1" />
					<mode name="pi_pdc_ecb1_pad_default_mode">
						<pb_type name="io_pi_pdc_ecb1_io_pi_pdc_ecb1" num_pb="1" blif_model=".subckt io_pi_pdc_ecb1">
							<output name="inpad" num_pins="1" />
						</pb_type>
						<pb_type name="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi" num_pb="1" blif_model=".subckt p_io_pdc_ecb1_scffi">
							<input name="D" num_pins="1" />
							<input name="DI" num_pins="1" />
							<input name="R" num_pins="1" />
							<clock name="C" num_pins="1" />
							<output name="Q" num_pins="1" />
							<output name="SQ" num_pins="1" />
							<T_setup value="0.414e-9" port="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.D[0:0]" clock="C" />
							<T_setup value="0.187e-9" port="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.R[0:0]" clock="C" />
							<T_clock_to_Q max="0.187e-9" min="0.187e-9" port="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi.Q[0:0]" clock="C" />
						</pb_type>
						<interconnect>
							<direct name="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi[0:0]_C[0:0]" input="pi_pdc_ecb1_pad[0:0].clk[0:0]" output="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi[0:0].C[0:0]" />
							<direct name="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi[0:0]_D[0:0]" input="io_pi_pdc_ecb1_io_pi_pdc_ecb1[0:0].inpad[0:0]" output="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi[0:0].D[0:0]" />
							<direct name="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi[0:0]_DI[0:0]" input="pi_pdc_ecb1_pad[0:0].sc_in[0:0]" output="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi[0:0].DI[0:0]" />
							<direct name="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi[0:0]_R[0:0]" input="pi_pdc_ecb1_pad[0:0].reset[0:0]" output="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi[0:0].R[0:0]" />
							<mux name="pi_pdc_ecb1_pad[0:0]_a2f_o[0:0]" input="io_pi_pdc_ecb1_io_pi_pdc_ecb1[0:0].inpad[0:0] p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi[0:0].Q[0:0]" output="pi_pdc_ecb1_pad[0:0].a2f_o[0:0]">
								<delay_constant max="0.429e-9" min="0.166e-9" in_port="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi[0:0].Q[0:0]" out_port="pi_pdc_ecb1_pad[0:0].a2f_o[0:0]" />
							</mux>
							<direct name="pi_pdc_ecb1_pad[0:0]_sc_out[0:0]" input="p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi[0:0].SQ[0:0]" output="pi_pdc_ecb1_pad[0:0].sc_out[0:0]" />
						</interconnect>
					</mode>
				</pb_type>
				<interconnect>
					<direct name="io_pi_pdc_ecb1[0:0]_a2f_o[0:0]" input="pi_pdc_ecb1_pad[0:0].a2f_o[0:0]" output="io_pi_pdc_ecb1[0:0].a2f_o[0:0]" />
					<direct name="io_pi_pdc_ecb1[0:0]_sc_out[0:0]" input="pi_pdc_ecb1_pad[0:0].sc_out[0:0]" output="io_pi_pdc_ecb1[0:0].sc_out[0:0]" />
					<direct name="pi_pdc_ecb1_pad[0:0]_clk[0:0]" input="io_pi_pdc_ecb1[0:0].clk[0:0]" output="pi_pdc_ecb1_pad[0:0].clk[0:0]">
						<delay_constant max="${IO_CLK_MAX_DELAY}" min="${IO_CLK_MIN_DELAY}" in_port="io_pi_pdc_ecb1[0:0].clk[0:0]" out_port="pi_pdc_ecb1_pad[0:0].clk[0:0]" />
					</direct>
					<direct name="pi_pdc_ecb1_pad[0:0]_reset[0:0]" input="io_pi_pdc_ecb1[0:0].reset[0:0]" output="pi_pdc_ecb1_pad[0:0].reset[0:0]">
						<delay_constant max="${IO_RST_MAX_DELAY}" min="${IO_RST_MIN_DELAY}" in_port="io_pi_pdc_ecb1[0:0].reset[0:0]" out_port="pi_pdc_ecb1_pad[0:0].reset[0:0]" />
					</direct>
					<direct name="pi_pdc_ecb1_pad[0:0]_sc_in[0:0]" input="io_pi_pdc_ecb1[0:0].sc_in[0:0]" output="pi_pdc_ecb1_pad[0:0].sc_in[0:0]" />
				</interconnect>
			</mode>
			<mode name="io_pdc_ecb1_input">
				<pb_type name="io_pdc_ecb1_input" num_pb="1">
					<clock name="clk" num_pins="1" />
					<output name="a2f_o" num_pins="1" />
					<input name="reset" num_pins="1" />
					<input name="sc_in" num_pins="1" />
					<output name="sc_out" num_pins="1" />
					<mode name="io_pdc_ecb1_input_default_mode">
						<pb_type name="builtin_pdc_ecb1_inpad" num_pb="1" blif_model=".input">
							<output name="inpad" num_pins="1" />
						</pb_type>
						<pb_type name="v_io_pdc_ecb1_scffi" num_pb="1">
							<input name="D" num_pins="1" />
							<input name="R" num_pins="1" />
							<output name="Q" num_pins="1" />
							<clock name="C" num_pins="1" />
							<mode name="v_io_pdc_ecb1_scffi_mode_latch">
								<pb_type name="v_io_pdc_ecb1_scffi_latch" num_pb="1" blif_model=".latch">
									<input name="D" num_pins="1" port_class="D" />
									<output name="Q" num_pins="1" port_class="Q" />
									<clock name="clk" num_pins="1" port_class="clock" />
									<T_setup value="${IO_LATCH_TSETUP}" port="v_io_pdc_ecb1_scffi_latch.D[0:0]" clock="clk" />
									<T_hold value="${IO_LATCH_THOLD}" port="v_io_pdc_ecb1_scffi_latch.D[0:0]" clock="clk" />
									<T_clock_to_Q max="${IO_LATCH_CLK2Q_MAX}" min="${IO_LATCH_CLK2Q_MIN}" port="v_io_pdc_ecb1_scffi_latch.D[0:0]" clock="clk" />
								</pb_type>
								<interconnect>
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="v_io_pdc_ecb1_scffi_latch[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi_latch[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="v_io_pdc_ecb1_scffi_latch[0:0].D[0:0]">
										<pack_pattern name="pack-v_io_pdc_ecb1_scffi_latch-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="v_io_pdc_ecb1_scffi_latch[0:0].D[0:0]" />
									</direct>
									<direct name="v_io_pdc_ecb1_scffi_latch[0:0]_clk[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="v_io_pdc_ecb1_scffi_latch[0:0].clk[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_dff">
								<pb_type name="p_io_pdc_ecb1_scffi_dff" num_pb="1" blif_model=".subckt dff">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dff.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dff.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dff.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dff.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dff.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_dff[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_dff[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_dff[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_dff[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dff-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_dff[0:0].D[0:0]" />
									</direct>
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_dff[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_sdffrn">
								<pb_type name="p_io_pdc_ecb1_scffi_sdffrn" num_pb="1" blif_model=".subckt sdffrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_sdffrn[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_sdffrn[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_sdffrn[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_sdffrn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffrn-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_sdffrn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_sdffrn[0:0]_RN[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_sdffrn[0:0].RN[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_sdffrn[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_sdffr">
								<pb_type name="p_io_pdc_ecb1_scffi_sdffr" num_pb="1" blif_model=".subckt sdffr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_sdffr[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_sdffr[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_sdffr[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_sdffr[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffr-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_sdffr[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_sdffr[0:0]_R[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_sdffr[0:0].R[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_sdffr[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_dffrn">
								<pb_type name="p_io_pdc_ecb1_scffi_dffrn" num_pb="1" blif_model=".subckt dffrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_dffrn[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_dffrn[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_dffrn[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_dffrn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffrn-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_dffrn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_dffrn[0:0]_RN[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_dffrn[0:0].RN[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_dffrn[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_dffr">
								<pb_type name="p_io_pdc_ecb1_scffi_dffr" num_pb="1" blif_model=".subckt dffr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_dffr[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_dffr[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_dffr[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_dffr[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffr-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_dffr[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_dffr[0:0]_R[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_dffr[0:0].R[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_dffr[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_sdffsn">
								<pb_type name="p_io_pdc_ecb1_scffi_sdffsn" num_pb="1" blif_model=".subckt sdffsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_sdffsn[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_sdffsn[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_sdffsn[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_sdffsn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffsn-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_sdffsn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_sdffsn[0:0]_SN[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_sdffsn[0:0].SN[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_sdffsn[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_sdffs">
								<pb_type name="p_io_pdc_ecb1_scffi_sdffs" num_pb="1" blif_model=".subckt sdffs">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffs.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffs.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffs.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_sdffs[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_sdffs[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_sdffs[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_sdffs[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffs-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_sdffs[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_sdffs[0:0]_S[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_sdffs[0:0].S[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_sdffs[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_dffsn">
								<pb_type name="p_io_pdc_ecb1_scffi_dffsn" num_pb="1" blif_model=".subckt dffsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_dffsn[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_dffsn[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_dffsn[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_dffsn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffsn-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_dffsn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_dffsn[0:0]_SN[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_dffsn[0:0].SN[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_dffsn[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_dffs">
								<pb_type name="p_io_pdc_ecb1_scffi_dffs" num_pb="1" blif_model=".subckt dffs">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffs.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffs.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffs.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_dffs[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_dffs[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_dffs[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_dffs[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffs-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_dffs[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_dffs[0:0]_S[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_dffs[0:0].S[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_dffs[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_dffn">
								<pb_type name="p_io_pdc_ecb1_scffi_dffn" num_pb="1" blif_model=".subckt dffn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_dffn[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_dffn[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_dffn[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_dffn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffn-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_dffn[0:0].D[0:0]" />
									</direct>
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_dffn[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_sdffnrn">
								<pb_type name="p_io_pdc_ecb1_scffi_sdffnrn" num_pb="1" blif_model=".subckt sdffnrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffnrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffnrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_sdffnrn[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_sdffnrn[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_sdffnrn[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_sdffnrn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffnrn-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_sdffnrn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_sdffnrn[0:0]_RN[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_sdffnrn[0:0].RN[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_sdffnrn[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_sdffnr">
								<pb_type name="p_io_pdc_ecb1_scffi_sdffnr" num_pb="1" blif_model=".subckt sdffnr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffnr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffnr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_sdffnr[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_sdffnr[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_sdffnr[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_sdffnr[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffnr-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_sdffnr[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_sdffnr[0:0]_R[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_sdffnr[0:0].R[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_sdffnr[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_dffnrn">
								<pb_type name="p_io_pdc_ecb1_scffi_dffnrn" num_pb="1" blif_model=".subckt dffnrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffnrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_dffnrn[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_dffnrn[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_dffnrn[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_dffnrn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffnrn-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_dffnrn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_dffnrn[0:0]_RN[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_dffnrn[0:0].RN[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_dffnrn[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_dffnr">
								<pb_type name="p_io_pdc_ecb1_scffi_dffnr" num_pb="1" blif_model=".subckt dffnr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffnr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_dffnr[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_dffnr[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_dffnr[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_dffnr[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffnr-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_dffnr[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_dffnr[0:0]_R[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_dffnr[0:0].R[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_dffnr[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_sdffnsn">
								<pb_type name="p_io_pdc_ecb1_scffi_sdffnsn" num_pb="1" blif_model=".subckt sdffnsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffnsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffnsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_sdffnsn[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_sdffnsn[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_sdffnsn[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_sdffnsn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffnsn-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_sdffnsn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_sdffnsn[0:0]_SN[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_sdffnsn[0:0].SN[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_sdffnsn[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_sdffns">
								<pb_type name="p_io_pdc_ecb1_scffi_sdffns" num_pb="1" blif_model=".subckt sdffns">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffns.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_sdffns.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_sdffns.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_sdffns[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_sdffns[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_sdffns[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_sdffns[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffns-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_sdffns[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_sdffns[0:0]_S[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_sdffns[0:0].S[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_sdffns[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_dffnsn">
								<pb_type name="p_io_pdc_ecb1_scffi_dffnsn" num_pb="1" blif_model=".subckt dffnsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffnsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_dffnsn[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_dffnsn[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_dffnsn[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_dffnsn[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffnsn-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_dffnsn[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_dffnsn[0:0]_SN[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_dffnsn[0:0].SN[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_dffnsn[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_dffns">
								<pb_type name="p_io_pdc_ecb1_scffi_dffns" num_pb="1" blif_model=".subckt dffns">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffns.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffns.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffns.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_dffns[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_dffns[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_dffns[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_dffns[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffns-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_dffns[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_dffns[0:0]_S[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_dffns[0:0].S[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_dffns[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_dffnr_dffr">
								<pb_type name="p_io_pdc_ecb1_scffi_dffnr_dffr" num_pb="1" blif_model=".subckt dffnr_dffr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffnr_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnr_dffr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffnr_dffr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnr_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnr_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnr_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffnr_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffnr_dffr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_dffnr_dffr[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_dffnr_dffr[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_dffnr_dffr[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_dffnr_dffr[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffnr_dffr-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_dffnr_dffr[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_dffnr_dffr[0:0]_R[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_dffnr_dffr[0:0].R[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_dffnr_dffr[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_pdc_ecb1_scffi_mode_dffr_dffnr">
								<pb_type name="p_io_pdc_ecb1_scffi_dffr_dffnr" num_pb="1" blif_model=".subckt dffr_dffnr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffr_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffr_dffnr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_pdc_ecb1_scffi_dffr_dffnr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffr_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffr_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffr_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_pdc_ecb1_scffi_dffr_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_pdc_ecb1_scffi_dffr_dffnr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_pdc_ecb1_scffi_dffr_dffnr[0:0]_C[0:0]" input="v_io_pdc_ecb1_scffi[0:0].C[0:0]" output="p_io_pdc_ecb1_scffi_dffr_dffnr[0:0].C[0:0]" />
									<direct name="p_io_pdc_ecb1_scffi_dffr_dffnr[0:0]_D[0:0]" input="v_io_pdc_ecb1_scffi[0:0].D[0:0]" output="p_io_pdc_ecb1_scffi_dffr_dffnr[0:0].D[0:0]">
										<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffr_dffnr-D" in_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" out_port="p_io_pdc_ecb1_scffi_dffr_dffnr[0:0].D[0:0]" />
									</direct>
									<direct name="p_io_pdc_ecb1_scffi_dffr_dffnr[0:0]_R[0:0]" input="v_io_pdc_ecb1_scffi[0:0].R[0:0]" output="p_io_pdc_ecb1_scffi_dffr_dffnr[0:0].R[0:0]" />
									<direct name="v_io_pdc_ecb1_scffi[0:0]_Q[0:0]" input="p_io_pdc_ecb1_scffi_dffr_dffnr[0:0].Q[0:0]" output="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" />
								</interconnect>
							</mode>
						</pb_type>
						<interconnect>
							<mux name="io_pdc_ecb1_input[0:0]_a2f_o[0:0]" input="builtin_pdc_ecb1_inpad[0:0].inpad[0:0] v_io_pdc_ecb1_scffi[0:0].Q[0:0]" output="io_pdc_ecb1_input[0:0].a2f_o[0:0]">
								<delay_constant max="0.429e-9" min="0.166e-9" in_port="v_io_pdc_ecb1_scffi[0:0].Q[0:0]" out_port="io_pdc_ecb1_input[0:0].a2f_o[0:0]" />
							</mux>
							<direct name="v_io_pdc_ecb1_scffi[0:0]_C[0:0]" input="io_pdc_ecb1_input[0:0].clk[0:0]" output="v_io_pdc_ecb1_scffi[0:0].C[0:0]" />
							<direct name="v_io_pdc_ecb1_scffi[0:0]_D[0:0]" input="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" output="v_io_pdc_ecb1_scffi[0:0].D[0:0]">
								<pack_pattern name="pack-v_io_pdc_ecb1_scffi_latch-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dff-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffrn-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffr-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffrn-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffr-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffsn-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffs-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffsn-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffs-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffn-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffnrn-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffnr-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffnrn-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffnr-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffnsn-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_sdffns-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffnsn-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffns-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffnr_dffr-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
								<pack_pattern name="pack-p_io_pdc_ecb1_scffi_dffr_dffnr-D" in_port="builtin_pdc_ecb1_inpad[0:0].inpad[0:0]" out_port="v_io_pdc_ecb1_scffi[0:0].D[0:0]" />
							</direct>
							<direct name="v_io_pdc_ecb1_scffi[0:0]_R[0:0]" input="io_pdc_ecb1_input[0:0].reset[0:0]" output="v_io_pdc_ecb1_scffi[0:0].R[0:0]" />
						</interconnect>
					</mode>
				</pb_type>
				<interconnect>
					<direct name="io_pdc_ecb1_input[0:0]_clk[0:0]" input="io_pi_pdc_ecb1[0:0].clk[0:0]" output="io_pdc_ecb1_input[0:0].clk[0:0]" />
					<direct name="io_pdc_ecb1_input[0:0]_reset[0:0]" input="io_pi_pdc_ecb1[0:0].reset[0:0]" output="io_pdc_ecb1_input[0:0].reset[0:0]" />
					<direct name="io_pdc_ecb1_input[0:0]_sc_in[0:0]" input="io_pi_pdc_ecb1[0:0].sc_in[0:0]" output="io_pdc_ecb1_input[0:0].sc_in[0:0]" />
					<direct name="io_pi_pdc_ecb1[0:0]_a2f_o[0:0]" input="io_pdc_ecb1_input[0:0].a2f_o[0:0]" output="io_pi_pdc_ecb1[0:0].a2f_o[0:0]" />
					<direct name="io_pi_pdc_ecb1[0:0]_sc_out[0:0]" input="io_pdc_ecb1_input[0:0].sc_out[0:0]" output="io_pi_pdc_ecb1[0:0].sc_out[0:0]" />
				</interconnect>
			</mode>
		</pb_type>
		<pb_type name="io_po">
			<clock name="clk" num_pins="1" />
			<input name="f2a_i" num_pins="1" />
			<input name="reset" num_pins="1" is_non_clock_global="true" />
			<input name="sc_in" num_pins="1" is_non_clock_global="true" />
			<output name="sc_out" num_pins="1" />
			<mode name="io_po_physical_mode" disable_packing="true">
				<pb_type name="po_pad" num_pb="1">
					<clock name="clk" num_pins="1" />
					<input name="f2a_i" num_pins="1" />
					<input name="reset" num_pins="1" />
					<input name="sc_in" num_pins="1" />
					<output name="sc_out" num_pins="1" />
					<mode name="po_pad_default_mode">
						<pb_type name="io_po_core" num_pb="1" blif_model=".subckt io_po">
							<input name="outpad" num_pins="1" />
						</pb_type>
						<pb_type name="p_io_scffo_p_io_scffo" num_pb="1" blif_model=".subckt p_io_scffo">
							<input name="D" num_pins="1" />
							<input name="DI" num_pins="1" />
							<input name="R" num_pins="1" />
							<clock name="C" num_pins="1" />
							<output name="Q" num_pins="1" />
							<output name="SQ" num_pins="1" />
							<T_setup value="0.414e-9" port="p_io_scffo_p_io_scffo.D[0:0]" clock="C" />
							<T_setup value="0.187e-9" port="p_io_scffo_p_io_scffo.R[0:0]" clock="C" />
							<T_clock_to_Q max="0.187e-9" min="0.187e-9" port="p_io_scffo_p_io_scffo.Q[0:0]" clock="C" />
						</pb_type>
						<interconnect>
							<mux name="io_po_core[0:0]_outpad[0:0]" input="po_pad[0:0].f2a_i[0:0] p_io_scffo_p_io_scffo[0:0].Q[0:0]" output="io_po_core[0:0].outpad[0:0]">
								<delay_constant max="0.436e-9" min="0.245e-9" in_port="po_pad[0:0].f2a_i[0:0]" out_port="io_po_core[0:0].outpad[0:0]" />
								<delay_constant max="0.120e-9" min="0.085e-9" in_port="p_io_scffo_p_io_scffo[0:0].Q[0:0]" out_port="io_po_core[0:0].outpad[0:0]" />
							</mux>
							<direct name="p_io_scffo_p_io_scffo[0:0]_C[0:0]" input="po_pad[0:0].clk[0:0]" output="p_io_scffo_p_io_scffo[0:0].C[0:0]" />
							<direct name="p_io_scffo_p_io_scffo[0:0]_D[0:0]" input="po_pad[0:0].f2a_i[0:0]" output="p_io_scffo_p_io_scffo[0:0].D[0:0]" />
							<direct name="p_io_scffo_p_io_scffo[0:0]_DI[0:0]" input="po_pad[0:0].sc_in[0:0]" output="p_io_scffo_p_io_scffo[0:0].DI[0:0]" />
							<direct name="p_io_scffo_p_io_scffo[0:0]_R[0:0]" input="po_pad[0:0].reset[0:0]" output="p_io_scffo_p_io_scffo[0:0].R[0:0]" />
							<direct name="po_pad[0:0]_sc_out[0:0]" input="p_io_scffo_p_io_scffo[0:0].SQ[0:0]" output="po_pad[0:0].sc_out[0:0]" />
						</interconnect>
					</mode>
				</pb_type>
				<interconnect>
					<direct name="io_po[0:0]_sc_out[0:0]" input="po_pad[0:0].sc_out[0:0]" output="io_po[0:0].sc_out[0:0]" />
					<direct name="po_pad[0:0]_clk[0:0]" input="io_po[0:0].clk[0:0]" output="po_pad[0:0].clk[0:0]">
						<delay_constant max="${IO_CLK_MAX_DELAY}" min="${IO_CLK_MIN_DELAY}" in_port="io_po[0:0].clk[0:0]" out_port="po_pad[0:0].clk[0:0]" />
					</direct>
					<direct name="po_pad[0:0]_f2a_i[0:0]" input="io_po[0:0].f2a_i[0:0]" output="po_pad[0:0].f2a_i[0:0]" />
					<direct name="po_pad[0:0]_reset[0:0]" input="io_po[0:0].reset[0:0]" output="po_pad[0:0].reset[0:0]">
						<delay_constant max="${IO_RST_MAX_DELAY}" min="${IO_RST_MIN_DELAY}" in_port="io_po[0:0].reset[0:0]" out_port="po_pad[0:0].reset[0:0]" />
					</direct>
					<direct name="po_pad[0:0]_sc_in[0:0]" input="io_po[0:0].sc_in[0:0]" output="po_pad[0:0].sc_in[0:0]" />
				</interconnect>
			</mode>
			<mode name="io_output">
				<pb_type name="io_output" num_pb="1">
					<clock name="clk" num_pins="1" />
					<input name="f2a_i" num_pins="1" />
					<input name="reset" num_pins="1" />
					<input name="sc_in" num_pins="1" />
					<output name="sc_out" num_pins="1" />
					<mode name="io_output_default_mode">
						<pb_type name="builtin_outpad" num_pb="1" blif_model=".output">
							<input name="outpad" num_pins="1" />
						</pb_type>
						<pb_type name="v_io_scffo" num_pb="1">
							<input name="D" num_pins="1" />
							<input name="R" num_pins="1" />
							<output name="Q" num_pins="1" />
							<clock name="C" num_pins="1" />
							<mode name="v_io_scffo_mode_latch">
								<pb_type name="v_io_scffo_latch" num_pb="1" blif_model=".latch">
									<input name="D" num_pins="1" port_class="D" />
									<output name="Q" num_pins="1" port_class="Q" />
									<clock name="clk" num_pins="1" port_class="clock" />
									<T_setup value="${IO_LATCH_TSETUP}" port="v_io_scffo_latch.D[0:0]" clock="clk" />
									<T_hold value="${IO_LATCH_THOLD}" port="v_io_scffo_latch.D[0:0]" clock="clk" />
									<T_clock_to_Q max="${IO_LATCH_CLK2Q_MAX}" min="${IO_LATCH_CLK2Q_MIN}" port="v_io_scffo_latch.D[0:0]" clock="clk" />
								</pb_type>
								<interconnect>
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="v_io_scffo_latch[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-v_io_scffo_latch-Q" in_port="v_io_scffo_latch[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
									<direct name="v_io_scffo_latch[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="v_io_scffo_latch[0:0].D[0:0]" />
									<direct name="v_io_scffo_latch[0:0]_clk[0:0]" input="v_io_scffo[0:0].C[0:0]" output="v_io_scffo_latch[0:0].clk[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_dff">
								<pb_type name="p_io_scffo_dff" num_pb="1" blif_model=".subckt dff">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dff.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dff.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dff.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dff.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dff.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_dff[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_dff[0:0].C[0:0]" />
									<direct name="p_io_scffo_dff[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_dff[0:0].D[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_dff[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_dff-Q" in_port="p_io_scffo_dff[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_sdffrn">
								<pb_type name="p_io_scffo_sdffrn" num_pb="1" blif_model=".subckt sdffrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_sdffrn[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_sdffrn[0:0].C[0:0]" />
									<direct name="p_io_scffo_sdffrn[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_sdffrn[0:0].D[0:0]" />
									<direct name="p_io_scffo_sdffrn[0:0]_RN[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_sdffrn[0:0].RN[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_sdffrn[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_sdffrn-Q" in_port="p_io_scffo_sdffrn[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_sdffr">
								<pb_type name="p_io_scffo_sdffr" num_pb="1" blif_model=".subckt sdffr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_sdffr[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_sdffr[0:0].C[0:0]" />
									<direct name="p_io_scffo_sdffr[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_sdffr[0:0].D[0:0]" />
									<direct name="p_io_scffo_sdffr[0:0]_R[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_sdffr[0:0].R[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_sdffr[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_sdffr-Q" in_port="p_io_scffo_sdffr[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_dffrn">
								<pb_type name="p_io_scffo_dffrn" num_pb="1" blif_model=".subckt dffrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_dffrn[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_dffrn[0:0].C[0:0]" />
									<direct name="p_io_scffo_dffrn[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_dffrn[0:0].D[0:0]" />
									<direct name="p_io_scffo_dffrn[0:0]_RN[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_dffrn[0:0].RN[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_dffrn[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_dffrn-Q" in_port="p_io_scffo_dffrn[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_dffr">
								<pb_type name="p_io_scffo_dffr" num_pb="1" blif_model=".subckt dffr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_dffr[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_dffr[0:0].C[0:0]" />
									<direct name="p_io_scffo_dffr[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_dffr[0:0].D[0:0]" />
									<direct name="p_io_scffo_dffr[0:0]_R[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_dffr[0:0].R[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_dffr[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_dffr-Q" in_port="p_io_scffo_dffr[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_sdffsn">
								<pb_type name="p_io_scffo_sdffsn" num_pb="1" blif_model=".subckt sdffsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_sdffsn[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_sdffsn[0:0].C[0:0]" />
									<direct name="p_io_scffo_sdffsn[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_sdffsn[0:0].D[0:0]" />
									<direct name="p_io_scffo_sdffsn[0:0]_SN[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_sdffsn[0:0].SN[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_sdffsn[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_sdffsn-Q" in_port="p_io_scffo_sdffsn[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_sdffs">
								<pb_type name="p_io_scffo_sdffs" num_pb="1" blif_model=".subckt sdffs">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffs.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffs.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffs.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_sdffs[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_sdffs[0:0].C[0:0]" />
									<direct name="p_io_scffo_sdffs[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_sdffs[0:0].D[0:0]" />
									<direct name="p_io_scffo_sdffs[0:0]_S[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_sdffs[0:0].S[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_sdffs[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_sdffs-Q" in_port="p_io_scffo_sdffs[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_dffsn">
								<pb_type name="p_io_scffo_dffsn" num_pb="1" blif_model=".subckt dffsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_dffsn[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_dffsn[0:0].C[0:0]" />
									<direct name="p_io_scffo_dffsn[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_dffsn[0:0].D[0:0]" />
									<direct name="p_io_scffo_dffsn[0:0]_SN[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_dffsn[0:0].SN[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_dffsn[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_dffsn-Q" in_port="p_io_scffo_dffsn[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_dffs">
								<pb_type name="p_io_scffo_dffs" num_pb="1" blif_model=".subckt dffs">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffs.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffs.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffs.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_dffs[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_dffs[0:0].C[0:0]" />
									<direct name="p_io_scffo_dffs[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_dffs[0:0].D[0:0]" />
									<direct name="p_io_scffo_dffs[0:0]_S[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_dffs[0:0].S[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_dffs[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_dffs-Q" in_port="p_io_scffo_dffs[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_dffn">
								<pb_type name="p_io_scffo_dffn" num_pb="1" blif_model=".subckt dffn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_dffn[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_dffn[0:0].C[0:0]" />
									<direct name="p_io_scffo_dffn[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_dffn[0:0].D[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_dffn[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_dffn-Q" in_port="p_io_scffo_dffn[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_sdffnrn">
								<pb_type name="p_io_scffo_sdffnrn" num_pb="1" blif_model=".subckt sdffnrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffnrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffnrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_sdffnrn[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_sdffnrn[0:0].C[0:0]" />
									<direct name="p_io_scffo_sdffnrn[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_sdffnrn[0:0].D[0:0]" />
									<direct name="p_io_scffo_sdffnrn[0:0]_RN[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_sdffnrn[0:0].RN[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_sdffnrn[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_sdffnrn-Q" in_port="p_io_scffo_sdffnrn[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_sdffnr">
								<pb_type name="p_io_scffo_sdffnr" num_pb="1" blif_model=".subckt sdffnr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffnr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffnr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_sdffnr[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_sdffnr[0:0].C[0:0]" />
									<direct name="p_io_scffo_sdffnr[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_sdffnr[0:0].D[0:0]" />
									<direct name="p_io_scffo_sdffnr[0:0]_R[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_sdffnr[0:0].R[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_sdffnr[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_sdffnr-Q" in_port="p_io_scffo_sdffnr[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_dffnrn">
								<pb_type name="p_io_scffo_dffnrn" num_pb="1" blif_model=".subckt dffnrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffnrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_dffnrn[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_dffnrn[0:0].C[0:0]" />
									<direct name="p_io_scffo_dffnrn[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_dffnrn[0:0].D[0:0]" />
									<direct name="p_io_scffo_dffnrn[0:0]_RN[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_dffnrn[0:0].RN[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_dffnrn[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_dffnrn-Q" in_port="p_io_scffo_dffnrn[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_dffnr">
								<pb_type name="p_io_scffo_dffnr" num_pb="1" blif_model=".subckt dffnr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffnr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_dffnr[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_dffnr[0:0].C[0:0]" />
									<direct name="p_io_scffo_dffnr[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_dffnr[0:0].D[0:0]" />
									<direct name="p_io_scffo_dffnr[0:0]_R[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_dffnr[0:0].R[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_dffnr[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_dffnr-Q" in_port="p_io_scffo_dffnr[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_sdffnsn">
								<pb_type name="p_io_scffo_sdffnsn" num_pb="1" blif_model=".subckt sdffnsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffnsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffnsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_sdffnsn[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_sdffnsn[0:0].C[0:0]" />
									<direct name="p_io_scffo_sdffnsn[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_sdffnsn[0:0].D[0:0]" />
									<direct name="p_io_scffo_sdffnsn[0:0]_SN[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_sdffnsn[0:0].SN[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_sdffnsn[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_sdffnsn-Q" in_port="p_io_scffo_sdffnsn[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_sdffns">
								<pb_type name="p_io_scffo_sdffns" num_pb="1" blif_model=".subckt sdffns">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffns.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_sdffns.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_sdffns.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_sdffns[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_sdffns[0:0].C[0:0]" />
									<direct name="p_io_scffo_sdffns[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_sdffns[0:0].D[0:0]" />
									<direct name="p_io_scffo_sdffns[0:0]_S[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_sdffns[0:0].S[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_sdffns[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_sdffns-Q" in_port="p_io_scffo_sdffns[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_dffnsn">
								<pb_type name="p_io_scffo_dffnsn" num_pb="1" blif_model=".subckt dffnsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffnsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_dffnsn[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_dffnsn[0:0].C[0:0]" />
									<direct name="p_io_scffo_dffnsn[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_dffnsn[0:0].D[0:0]" />
									<direct name="p_io_scffo_dffnsn[0:0]_SN[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_dffnsn[0:0].SN[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_dffnsn[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_dffnsn-Q" in_port="p_io_scffo_dffnsn[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_dffns">
								<pb_type name="p_io_scffo_dffns" num_pb="1" blif_model=".subckt dffns">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffns.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffns.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffns.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_dffns[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_dffns[0:0].C[0:0]" />
									<direct name="p_io_scffo_dffns[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_dffns[0:0].D[0:0]" />
									<direct name="p_io_scffo_dffns[0:0]_S[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_dffns[0:0].S[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_dffns[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_dffns-Q" in_port="p_io_scffo_dffns[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_dffnrn_dffrn">
								<pb_type name="p_io_scffo_dffnrn_dffrn" num_pb="1" blif_model=".subckt dffnrn_dffrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffnrn_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnrn_dffrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffnrn_dffrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnrn_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnrn_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnrn_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffnrn_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffnrn_dffrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_dffnrn_dffrn[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_dffnrn_dffrn[0:0].C[0:0]" />
									<direct name="p_io_scffo_dffnrn_dffrn[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_dffnrn_dffrn[0:0].D[0:0]" />
									<direct name="p_io_scffo_dffnrn_dffrn[0:0]_RN[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_dffnrn_dffrn[0:0].RN[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_dffnrn_dffrn[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_dffnrn_dffrn-Q" in_port="p_io_scffo_dffnrn_dffrn[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_scffo_mode_dffrn_dffnrn">
								<pb_type name="p_io_scffo_dffrn_dffnrn" num_pb="1" blif_model=".subckt dffrn_dffnrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffrn_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffrn_dffnrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_scffo_dffrn_dffnrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffrn_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffrn_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffrn_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_scffo_dffrn_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_scffo_dffrn_dffnrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_scffo_dffrn_dffnrn[0:0]_C[0:0]" input="v_io_scffo[0:0].C[0:0]" output="p_io_scffo_dffrn_dffnrn[0:0].C[0:0]" />
									<direct name="p_io_scffo_dffrn_dffnrn[0:0]_D[0:0]" input="v_io_scffo[0:0].D[0:0]" output="p_io_scffo_dffrn_dffnrn[0:0].D[0:0]" />
									<direct name="p_io_scffo_dffrn_dffnrn[0:0]_RN[0:0]" input="v_io_scffo[0:0].R[0:0]" output="p_io_scffo_dffrn_dffnrn[0:0].RN[0:0]" />
									<direct name="v_io_scffo[0:0]_Q[0:0]" input="p_io_scffo_dffrn_dffnrn[0:0].Q[0:0]" output="v_io_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_scffo_dffrn_dffnrn-Q" in_port="p_io_scffo_dffrn_dffnrn[0:0].Q[0:0]" out_port="v_io_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
						</pb_type>
						<interconnect>
							<mux name="builtin_outpad[0:0]_outpad[0:0]" input="io_output[0:0].f2a_i[0:0] v_io_scffo[0:0].Q[0:0]" output="builtin_outpad[0:0].outpad[0:0]">
								<delay_constant max="${IO_O2O_MAX_DELAY}" min="${IO_O2O_MIN_DELAY}" in_port="io_output[0:0].f2a_i[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<delay_constant max="${IO_FF2O_MAX_DELAY}" min="${IO_FF2O_MIN_DELAY}" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-v_io_scffo_latch-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_dff-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_sdffrn-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_sdffr-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_dffrn-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_dffr-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_sdffsn-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_sdffs-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_dffsn-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_dffs-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_dffn-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_sdffnrn-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_sdffnr-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_dffnrn-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_dffnr-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_sdffnsn-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_sdffns-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_dffnsn-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_dffns-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_dffnrn_dffrn-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_scffo_dffrn_dffnrn-Q" in_port="v_io_scffo[0:0].Q[0:0]" out_port="builtin_outpad[0:0].outpad[0:0]" />
							</mux>
							<direct name="v_io_scffo[0:0]_C[0:0]" input="io_output[0:0].clk[0:0]" output="v_io_scffo[0:0].C[0:0]" />
							<direct name="v_io_scffo[0:0]_D[0:0]" input="io_output[0:0].f2a_i[0:0]" output="v_io_scffo[0:0].D[0:0]">
								<delay_constant max="${IO_OUTPAD_MAX_DELAY}" min="${IO_OUTPAD_MIN_DELAY}" in_port="io_output[0:0].f2a_i[0:0]" out_port="v_io_scffo[0:0].D[0:0]" />
							</direct>
							<direct name="v_io_scffo[0:0]_R[0:0]" input="io_output[0:0].reset[0:0]" output="v_io_scffo[0:0].R[0:0]" />
						</interconnect>
					</mode>
				</pb_type>
				<interconnect>
					<direct name="io_output[0:0]_clk[0:0]" input="io_po[0:0].clk[0:0]" output="io_output[0:0].clk[0:0]" />
					<direct name="io_output[0:0]_f2a_i[0:0]" input="io_po[0:0].f2a_i[0:0]" output="io_output[0:0].f2a_i[0:0]" />
					<direct name="io_output[0:0]_reset[0:0]" input="io_po[0:0].reset[0:0]" output="io_output[0:0].reset[0:0]" />
					<direct name="io_output[0:0]_sc_in[0:0]" input="io_po[0:0].sc_in[0:0]" output="io_output[0:0].sc_in[0:0]" />
					<direct name="io_po[0:0]_sc_out[0:0]" input="io_output[0:0].sc_out[0:0]" output="io_po[0:0].sc_out[0:0]" />
				</interconnect>
			</mode>
		</pb_type>
		<pb_type name="io_po_cko">
			<clock name="clk" num_pins="1" />
			<input name="f2a_i" num_pins="1" />
			<input name="reset" num_pins="1" is_non_clock_global="true" />
			<input name="sc_in" num_pins="1" is_non_clock_global="true" />
			<output name="sc_out" num_pins="1" />
			<mode name="io_po_cko_physical_mode" disable_packing="true">
				<pb_type name="po_cko_pad" num_pb="1">
					<clock name="clk" num_pins="1" />
					<input name="f2a_i" num_pins="1" />
					<input name="reset" num_pins="1" />
					<input name="sc_in" num_pins="1" />
					<output name="sc_out" num_pins="1" />
					<mode name="po_cko_pad_default_mode">
						<pb_type name="io_po_cko_core" num_pb="1" blif_model=".subckt io_po_cko">
							<input name="outpad" num_pins="1" />
						</pb_type>
						<pb_type name="p_io_cko_scffo_p_io_cko_scffo" num_pb="1" blif_model=".subckt p_io_cko_scffo">
							<input name="D" num_pins="1" />
							<input name="DI" num_pins="1" />
							<input name="R" num_pins="1" />
							<clock name="C" num_pins="1" />
							<output name="Q" num_pins="1" />
							<output name="SQ" num_pins="1" />
							<T_setup value="0.414e-9" port="p_io_cko_scffo_p_io_cko_scffo.D[0:0]" clock="C" />
							<T_setup value="0.187e-9" port="p_io_cko_scffo_p_io_cko_scffo.R[0:0]" clock="C" />
							<T_clock_to_Q max="0.187e-9" min="0.187e-9" port="p_io_cko_scffo_p_io_cko_scffo.Q[0:0]" clock="C" />
						</pb_type>
						<interconnect>
							<mux name="io_po_cko_core[0:0]_outpad[0:0]" input="po_cko_pad[0:0].f2a_i[0:0] p_io_cko_scffo_p_io_cko_scffo[0:0].Q[0:0]" output="io_po_cko_core[0:0].outpad[0:0]">
								<delay_constant max="0.436e-9" min="0.245e-9" in_port="po_cko_pad[0:0].f2a_i[0:0]" out_port="io_po_cko_core[0:0].outpad[0:0]" />
								<delay_constant max="0.120e-9" min="0.085e-9" in_port="p_io_cko_scffo_p_io_cko_scffo[0:0].Q[0:0]" out_port="io_po_cko_core[0:0].outpad[0:0]" />
							</mux>
							<direct name="p_io_cko_scffo_p_io_cko_scffo[0:0]_C[0:0]" input="po_cko_pad[0:0].clk[0:0]" output="p_io_cko_scffo_p_io_cko_scffo[0:0].C[0:0]" />
							<direct name="p_io_cko_scffo_p_io_cko_scffo[0:0]_D[0:0]" input="po_cko_pad[0:0].f2a_i[0:0]" output="p_io_cko_scffo_p_io_cko_scffo[0:0].D[0:0]" />
							<direct name="p_io_cko_scffo_p_io_cko_scffo[0:0]_DI[0:0]" input="po_cko_pad[0:0].sc_in[0:0]" output="p_io_cko_scffo_p_io_cko_scffo[0:0].DI[0:0]" />
							<direct name="p_io_cko_scffo_p_io_cko_scffo[0:0]_R[0:0]" input="po_cko_pad[0:0].reset[0:0]" output="p_io_cko_scffo_p_io_cko_scffo[0:0].R[0:0]" />
							<direct name="po_cko_pad[0:0]_sc_out[0:0]" input="p_io_cko_scffo_p_io_cko_scffo[0:0].SQ[0:0]" output="po_cko_pad[0:0].sc_out[0:0]" />
						</interconnect>
					</mode>
				</pb_type>
				<interconnect>
					<direct name="io_po_cko[0:0]_sc_out[0:0]" input="po_cko_pad[0:0].sc_out[0:0]" output="io_po_cko[0:0].sc_out[0:0]" />
					<direct name="po_cko_pad[0:0]_clk[0:0]" input="io_po_cko[0:0].clk[0:0]" output="po_cko_pad[0:0].clk[0:0]">
						<delay_constant max="${IO_CLK_MAX_DELAY}" min="${IO_CLK_MIN_DELAY}" in_port="io_po_cko[0:0].clk[0:0]" out_port="po_cko_pad[0:0].clk[0:0]" />
					</direct>
					<direct name="po_cko_pad[0:0]_f2a_i[0:0]" input="io_po_cko[0:0].f2a_i[0:0]" output="po_cko_pad[0:0].f2a_i[0:0]" />
					<direct name="po_cko_pad[0:0]_reset[0:0]" input="io_po_cko[0:0].reset[0:0]" output="po_cko_pad[0:0].reset[0:0]">
						<delay_constant max="${IO_RST_MAX_DELAY}" min="${IO_RST_MIN_DELAY}" in_port="io_po_cko[0:0].reset[0:0]" out_port="po_cko_pad[0:0].reset[0:0]" />
					</direct>
					<direct name="po_cko_pad[0:0]_sc_in[0:0]" input="io_po_cko[0:0].sc_in[0:0]" output="po_cko_pad[0:0].sc_in[0:0]" />
				</interconnect>
			</mode>
			<mode name="io_cko_output">
				<pb_type name="io_cko_output" num_pb="1">
					<clock name="clk" num_pins="1" />
					<input name="f2a_i" num_pins="1" />
					<input name="reset" num_pins="1" />
					<input name="sc_in" num_pins="1" />
					<output name="sc_out" num_pins="1" />
					<mode name="io_cko_output_default_mode">
						<pb_type name="builtin_cko_outpad" num_pb="1" blif_model=".output">
							<input name="outpad" num_pins="1" />
						</pb_type>
						<pb_type name="v_io_cko_scffo" num_pb="1">
							<input name="D" num_pins="1" />
							<input name="R" num_pins="1" />
							<output name="Q" num_pins="1" />
							<clock name="C" num_pins="1" />
							<mode name="v_io_cko_scffo_mode_latch">
								<pb_type name="v_io_cko_scffo_latch" num_pb="1" blif_model=".latch">
									<input name="D" num_pins="1" port_class="D" />
									<output name="Q" num_pins="1" port_class="Q" />
									<clock name="clk" num_pins="1" port_class="clock" />
									<T_setup value="${IO_LATCH_TSETUP}" port="v_io_cko_scffo_latch.D[0:0]" clock="clk" />
									<T_hold value="${IO_LATCH_THOLD}" port="v_io_cko_scffo_latch.D[0:0]" clock="clk" />
									<T_clock_to_Q max="${IO_LATCH_CLK2Q_MAX}" min="${IO_LATCH_CLK2Q_MIN}" port="v_io_cko_scffo_latch.D[0:0]" clock="clk" />
								</pb_type>
								<interconnect>
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="v_io_cko_scffo_latch[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-v_io_cko_scffo_latch-Q" in_port="v_io_cko_scffo_latch[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
									<direct name="v_io_cko_scffo_latch[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="v_io_cko_scffo_latch[0:0].D[0:0]" />
									<direct name="v_io_cko_scffo_latch[0:0]_clk[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="v_io_cko_scffo_latch[0:0].clk[0:0]" />
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_dff">
								<pb_type name="p_io_cko_scffo_dff" num_pb="1" blif_model=".subckt dff">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dff.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dff.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dff.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dff.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dff.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dff.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_dff[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_dff[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_dff[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_dff[0:0].D[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_dff[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_dff-Q" in_port="p_io_cko_scffo_dff[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_sdffrn">
								<pb_type name="p_io_cko_scffo_sdffrn" num_pb="1" blif_model=".subckt sdffrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_sdffrn[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_sdffrn[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_sdffrn[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_sdffrn[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_sdffrn[0:0]_RN[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_sdffrn[0:0].RN[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_sdffrn[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_sdffrn-Q" in_port="p_io_cko_scffo_sdffrn[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_sdffr">
								<pb_type name="p_io_cko_scffo_sdffr" num_pb="1" blif_model=".subckt sdffr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_sdffr[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_sdffr[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_sdffr[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_sdffr[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_sdffr[0:0]_R[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_sdffr[0:0].R[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_sdffr[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_sdffr-Q" in_port="p_io_cko_scffo_sdffr[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_dffrn">
								<pb_type name="p_io_cko_scffo_dffrn" num_pb="1" blif_model=".subckt dffrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_dffrn[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_dffrn[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_dffrn[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_dffrn[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_dffrn[0:0]_RN[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_dffrn[0:0].RN[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_dffrn[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_dffrn-Q" in_port="p_io_cko_scffo_dffrn[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_dffr">
								<pb_type name="p_io_cko_scffo_dffr" num_pb="1" blif_model=".subckt dffr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_dffr[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_dffr[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_dffr[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_dffr[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_dffr[0:0]_R[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_dffr[0:0].R[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_dffr[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_dffr-Q" in_port="p_io_cko_scffo_dffr[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_sdffsn">
								<pb_type name="p_io_cko_scffo_sdffsn" num_pb="1" blif_model=".subckt sdffsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_sdffsn[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_sdffsn[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_sdffsn[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_sdffsn[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_sdffsn[0:0]_SN[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_sdffsn[0:0].SN[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_sdffsn[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_sdffsn-Q" in_port="p_io_cko_scffo_sdffsn[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_sdffs">
								<pb_type name="p_io_cko_scffo_sdffs" num_pb="1" blif_model=".subckt sdffs">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffs.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffs.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffs.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_sdffs[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_sdffs[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_sdffs[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_sdffs[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_sdffs[0:0]_S[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_sdffs[0:0].S[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_sdffs[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_sdffs-Q" in_port="p_io_cko_scffo_sdffs[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_dffsn">
								<pb_type name="p_io_cko_scffo_dffsn" num_pb="1" blif_model=".subckt dffsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_dffsn[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_dffsn[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_dffsn[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_dffsn[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_dffsn[0:0]_SN[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_dffsn[0:0].SN[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_dffsn[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_dffsn-Q" in_port="p_io_cko_scffo_dffsn[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_dffs">
								<pb_type name="p_io_cko_scffo_dffs" num_pb="1" blif_model=".subckt dffs">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffs.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffs.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffs.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffs.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffs.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffs.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_dffs[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_dffs[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_dffs[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_dffs[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_dffs[0:0]_S[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_dffs[0:0].S[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_dffs[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_dffs-Q" in_port="p_io_cko_scffo_dffs[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_dffn">
								<pb_type name="p_io_cko_scffo_dffn" num_pb="1" blif_model=".subckt dffn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffn.D[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_dffn[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_dffn[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_dffn[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_dffn[0:0].D[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_dffn[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_dffn-Q" in_port="p_io_cko_scffo_dffn[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_sdffnrn">
								<pb_type name="p_io_cko_scffo_sdffnrn" num_pb="1" blif_model=".subckt sdffnrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffnrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffnrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_sdffnrn[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_sdffnrn[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_sdffnrn[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_sdffnrn[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_sdffnrn[0:0]_RN[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_sdffnrn[0:0].RN[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_sdffnrn[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_sdffnrn-Q" in_port="p_io_cko_scffo_sdffnrn[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_sdffnr">
								<pb_type name="p_io_cko_scffo_sdffnr" num_pb="1" blif_model=".subckt sdffnr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffnr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffnr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_sdffnr[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_sdffnr[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_sdffnr[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_sdffnr[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_sdffnr[0:0]_R[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_sdffnr[0:0].R[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_sdffnr[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_sdffnr-Q" in_port="p_io_cko_scffo_sdffnr[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_dffnrn">
								<pb_type name="p_io_cko_scffo_dffnrn" num_pb="1" blif_model=".subckt dffnrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffnrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_dffnrn[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_dffnrn[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_dffnrn[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_dffnrn[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_dffnrn[0:0]_RN[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_dffnrn[0:0].RN[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_dffnrn[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_dffnrn-Q" in_port="p_io_cko_scffo_dffnrn[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_dffnr">
								<pb_type name="p_io_cko_scffo_dffnr" num_pb="1" blif_model=".subckt dffnr">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="R" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnr.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffnr.R[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnr.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnr.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnr.R[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnr.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_dffnr[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_dffnr[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_dffnr[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_dffnr[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_dffnr[0:0]_R[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_dffnr[0:0].R[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_dffnr[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_dffnr-Q" in_port="p_io_cko_scffo_dffnr[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_sdffnsn">
								<pb_type name="p_io_cko_scffo_sdffnsn" num_pb="1" blif_model=".subckt sdffnsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffnsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffnsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_sdffnsn[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_sdffnsn[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_sdffnsn[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_sdffnsn[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_sdffnsn[0:0]_SN[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_sdffnsn[0:0].SN[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_sdffnsn[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_sdffnsn-Q" in_port="p_io_cko_scffo_sdffnsn[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_sdffns">
								<pb_type name="p_io_cko_scffo_sdffns" num_pb="1" blif_model=".subckt sdffns">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffns.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_sdffns.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_sdffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_sdffns.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_sdffns[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_sdffns[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_sdffns[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_sdffns[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_sdffns[0:0]_S[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_sdffns[0:0].S[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_sdffns[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_sdffns-Q" in_port="p_io_cko_scffo_sdffns[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_dffnsn">
								<pb_type name="p_io_cko_scffo_dffnsn" num_pb="1" blif_model=".subckt dffnsn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="SN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnsn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffnsn.SN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnsn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnsn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnsn.SN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnsn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_dffnsn[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_dffnsn[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_dffnsn[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_dffnsn[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_dffnsn[0:0]_SN[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_dffnsn[0:0].SN[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_dffnsn[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_dffnsn-Q" in_port="p_io_cko_scffo_dffnsn[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_dffns">
								<pb_type name="p_io_cko_scffo_dffns" num_pb="1" blif_model=".subckt dffns">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="S" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffns.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffns.S[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffns.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffns.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffns.S[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffns.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_dffns[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_dffns[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_dffns[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_dffns[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_dffns[0:0]_S[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_dffns[0:0].S[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_dffns[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_dffns-Q" in_port="p_io_cko_scffo_dffns[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_dffnrn_dffrn">
								<pb_type name="p_io_cko_scffo_dffnrn_dffrn" num_pb="1" blif_model=".subckt dffnrn_dffrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffnrn_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnrn_dffrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffnrn_dffrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnrn_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnrn_dffrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnrn_dffrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffnrn_dffrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffnrn_dffrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_dffnrn_dffrn[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_dffnrn_dffrn[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_dffnrn_dffrn[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_dffnrn_dffrn[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_dffnrn_dffrn[0:0]_RN[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_dffnrn_dffrn[0:0].RN[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_dffnrn_dffrn[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_dffnrn_dffrn-Q" in_port="p_io_cko_scffo_dffnrn_dffrn[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
							<mode name="v_io_cko_scffo_mode_dffrn_dffnrn">
								<pb_type name="p_io_cko_scffo_dffrn_dffnrn" num_pb="1" blif_model=".subckt dffrn_dffnrn">
									<input name="D" num_pins="1" port_class="D" />
									<clock name="C" num_pins="1" port_class="clock" />
									<input name="RN" num_pins="1" />
									<output name="Q" num_pins="1" port_class="Q" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffrn_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffrn_dffnrn.D[0:0]" clock="C" />
									<T_setup value="${FF_T_SETUP}" port="p_io_cko_scffo_dffrn_dffnrn.RN[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffrn_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffrn_dffnrn.Q[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffrn_dffnrn.D[0:0]" clock="C" />
									<T_hold value="${FF_T_HOLD}" port="p_io_cko_scffo_dffrn_dffnrn.RN[0:0]" clock="C" />
									<T_clock_to_Q max="${FF_T_CLK2Q}" min="${FF_T_CLK2Q}" port="p_io_cko_scffo_dffrn_dffnrn.Q[0:0]" clock="C" />
								</pb_type>
								<interconnect>
									<direct name="p_io_cko_scffo_dffrn_dffnrn[0:0]_C[0:0]" input="v_io_cko_scffo[0:0].C[0:0]" output="p_io_cko_scffo_dffrn_dffnrn[0:0].C[0:0]" />
									<direct name="p_io_cko_scffo_dffrn_dffnrn[0:0]_D[0:0]" input="v_io_cko_scffo[0:0].D[0:0]" output="p_io_cko_scffo_dffrn_dffnrn[0:0].D[0:0]" />
									<direct name="p_io_cko_scffo_dffrn_dffnrn[0:0]_RN[0:0]" input="v_io_cko_scffo[0:0].R[0:0]" output="p_io_cko_scffo_dffrn_dffnrn[0:0].RN[0:0]" />
									<direct name="v_io_cko_scffo[0:0]_Q[0:0]" input="p_io_cko_scffo_dffrn_dffnrn[0:0].Q[0:0]" output="v_io_cko_scffo[0:0].Q[0:0]">
										<pack_pattern name="pack-p_io_cko_scffo_dffrn_dffnrn-Q" in_port="p_io_cko_scffo_dffrn_dffnrn[0:0].Q[0:0]" out_port="v_io_cko_scffo[0:0].Q[0:0]" />
									</direct>
								</interconnect>
							</mode>
						</pb_type>
						<interconnect>
							<mux name="builtin_cko_outpad[0:0]_outpad[0:0]" input="io_cko_output[0:0].f2a_i[0:0] v_io_cko_scffo[0:0].Q[0:0]" output="builtin_cko_outpad[0:0].outpad[0:0]">
								<delay_constant max="${IO_O2O_MAX_DELAY}" min="${IO_O2O_MIN_DELAY}" in_port="io_cko_output[0:0].f2a_i[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<delay_constant max="${IO_FF2O_MAX_DELAY}" min="${IO_FF2O_MIN_DELAY}" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-v_io_cko_scffo_latch-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_dff-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_sdffrn-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_sdffr-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_dffrn-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_dffr-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_sdffsn-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_sdffs-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_dffsn-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_dffs-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_dffn-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_sdffnrn-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_sdffnr-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_dffnrn-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_dffnr-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_sdffnsn-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_sdffns-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_dffnsn-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_dffns-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_dffnrn_dffrn-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
								<pack_pattern name="pack-p_io_cko_scffo_dffrn_dffnrn-Q" in_port="v_io_cko_scffo[0:0].Q[0:0]" out_port="builtin_cko_outpad[0:0].outpad[0:0]" />
							</mux>
							<direct name="v_io_cko_scffo[0:0]_C[0:0]" input="io_cko_output[0:0].clk[0:0]" output="v_io_cko_scffo[0:0].C[0:0]" />
							<direct name="v_io_cko_scffo[0:0]_D[0:0]" input="io_cko_output[0:0].f2a_i[0:0]" output="v_io_cko_scffo[0:0].D[0:0]">
								<delay_constant max="${IO_OUTPAD_MAX_DELAY}" min="${IO_OUTPAD_MIN_DELAY}" in_port="io_cko_output[0:0].f2a_i[0:0]" out_port="v_io_cko_scffo[0:0].D[0:0]" />
							</direct>
							<direct name="v_io_cko_scffo[0:0]_R[0:0]" input="io_cko_output[0:0].reset[0:0]" output="v_io_cko_scffo[0:0].R[0:0]" />
						</interconnect>
					</mode>
				</pb_type>
				<interconnect>
					<direct name="io_cko_output[0:0]_clk[0:0]" input="io_po_cko[0:0].clk[0:0]" output="io_cko_output[0:0].clk[0:0]" />
					<direct name="io_cko_output[0:0]_f2a_i[0:0]" input="io_po_cko[0:0].f2a_i[0:0]" output="io_cko_output[0:0].f2a_i[0:0]" />
					<direct name="io_cko_output[0:0]_reset[0:0]" input="io_po_cko[0:0].reset[0:0]" output="io_cko_output[0:0].reset[0:0]" />
					<direct name="io_cko_output[0:0]_sc_in[0:0]" input="io_po_cko[0:0].sc_in[0:0]" output="io_cko_output[0:0].sc_in[0:0]" />
					<direct name="io_po_cko[0:0]_sc_out[0:0]" input="io_cko_output[0:0].sc_out[0:0]" output="io_po_cko[0:0].sc_out[0:0]" />
				</interconnect>
			</mode>
		</pb_type>
		<pb_type name="pcnt">
			<input name="rst_i" num_pins="1" is_non_clock_global="true" />
			<input name="event_i" num_pins="1" />
			<input name="up_down_i" num_pins="1" />
			<input name="stop_i" num_pins="1" />
			<output name="match0_o" num_pins="1" />
			<output name="match1_o" num_pins="1" />
			<output name="zero_o" num_pins="1" />
			<clock name="clk_i" num_pins="1" />
			<mode name="pcnt_physical_mode" disable_packing="true">
				<pb_type name="_pcnt__pcnt" num_pb="1" blif_model=".subckt _pcnt">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCNT_RST_I_SETUP}" port="_pcnt__pcnt.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCNT_RST_I_HOLD}" port="_pcnt__pcnt.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCNT_EVENT_I_SETUP}" port="_pcnt__pcnt.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCNT_EVENT_I_HOLD}" port="_pcnt__pcnt.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCNT_UP_DOWN_I_SETUP}" port="_pcnt__pcnt.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCNT_UP_DOWN_I_HOLD}" port="_pcnt__pcnt.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCNT_STOP_I_SETUP}" port="_pcnt__pcnt.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCNT_STOP_I_HOLD}" port="_pcnt__pcnt.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCNT_MATCH0_O_CLK2Q_MAX}" min="${PCNT_MATCH0_O_CLK2Q_MIN}" port="_pcnt__pcnt.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCNT_MATCH1_O_CLK2Q_MAX}" min="${PCNT_MATCH1_O_CLK2Q_MIN}" port="_pcnt__pcnt.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCNT_ZERO_O_CLK2Q_MAX}" min="${PCNT_ZERO_O_CLK2Q_MIN}" port="_pcnt__pcnt.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt__pcnt[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt__pcnt[0:0].clk_i[0:0]" />
					<direct name="_pcnt__pcnt[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt__pcnt[0:0].event_i[0:0]" />
					<direct name="_pcnt__pcnt[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt__pcnt[0:0].rst_i[0:0]" />
					<direct name="_pcnt__pcnt[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt__pcnt[0:0].stop_i[0:0]" />
					<direct name="_pcnt__pcnt[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt__pcnt[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt__pcnt[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt__pcnt[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt__pcnt[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_srstn_load">
				<pb_type name="_pcnt_pcounter32_clkp_srstn_load" num_pb="1" blif_model=".subckt pcounter32_clkp_srstn_load">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_LOAD_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_load.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_LOAD_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_load.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_LOAD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_load.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_LOAD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_load.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_LOAD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_load.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_LOAD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_load.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_LOAD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_load.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_LOAD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_load.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_LOAD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_LOAD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_load.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_LOAD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_LOAD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_load.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_LOAD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_LOAD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_load.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_srstn_load[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_load[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_load[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_load[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_load[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_load[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_load[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_load[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_load[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_load[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_load[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_load[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_load[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_srstn_add">
				<pb_type name="_pcnt_pcounter32_clkp_srstn_add" num_pb="1" blif_model=".subckt pcounter32_clkp_srstn_add">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_ADD_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_add.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_ADD_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_add.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_ADD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_add.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_ADD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_add.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_ADD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_add.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_ADD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_add.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_ADD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_add.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_ADD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_add.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_ADD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_ADD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_add.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_ADD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_ADD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_add.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_ADD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_ADD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_add.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_srstn_add[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_add[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_add[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_add[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_add[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_add[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_add[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_add[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_add[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_add[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_add[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_add[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_add[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_srstn_sub">
				<pb_type name="_pcnt_pcounter32_clkp_srstn_sub" num_pb="1" blif_model=".subckt pcounter32_clkp_srstn_sub">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_SUB_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_sub.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_SUB_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_sub.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_SUB_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_sub.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_SUB_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_sub.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_SUB_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_sub.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_SUB_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_sub.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_SUB_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_sub.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_SUB_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_sub.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_SUB_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_SUB_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_sub.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_SUB_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_SUB_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_sub.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_SUB_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_SUB_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_sub.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_srstn_sub[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sub[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_sub[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sub[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_sub[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sub[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_sub[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sub[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_sub[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sub[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_sub[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_sub[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_sub[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_srstn_sl">
				<pb_type name="_pcnt_pcounter32_clkp_srstn_sl" num_pb="1" blif_model=".subckt pcounter32_clkp_srstn_sl">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_SL_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_sl.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_SL_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_sl.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_SL_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_sl.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_SL_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_sl.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_SL_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_sl.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_SL_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_sl.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_SL_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_sl.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_SL_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_sl.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_SL_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_SL_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_sl.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_SL_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_SL_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_sl.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_SL_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_SL_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_sl.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_srstn_sl[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sl[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_sl[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sl[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_sl[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sl[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_sl[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sl[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_sl[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sl[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_sl[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_sl[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_sl[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_srstn_sr">
				<pb_type name="_pcnt_pcounter32_clkp_srstn_sr" num_pb="1" blif_model=".subckt pcounter32_clkp_srstn_sr">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_SR_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_sr.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_SR_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_sr.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_SR_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_sr.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_SR_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_sr.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_SR_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_sr.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_SR_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_sr.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTN_SR_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_srstn_sr.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTN_SR_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_srstn_sr.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_SR_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_SR_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_sr.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_SR_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_SR_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_sr.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTN_SR_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTN_SR_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstn_sr.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_srstn_sr[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sr[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_sr[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sr[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_sr[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sr[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_sr[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sr[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstn_sr[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_srstn_sr[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_sr[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_sr[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_srstn_sr[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_srstp_load">
				<pb_type name="_pcnt_pcounter32_clkp_srstp_load" num_pb="1" blif_model=".subckt pcounter32_clkp_srstp_load">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_LOAD_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_load.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_LOAD_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_load.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_LOAD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_load.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_LOAD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_load.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_LOAD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_load.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_LOAD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_load.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_LOAD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_load.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_LOAD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_load.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_LOAD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_LOAD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_load.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_LOAD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_LOAD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_load.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_LOAD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_LOAD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_load.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_srstp_load[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_load[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_load[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_load[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_load[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_load[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_load[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_load[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_load[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_load[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_load[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_load[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_load[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_srstp_add">
				<pb_type name="_pcnt_pcounter32_clkp_srstp_add" num_pb="1" blif_model=".subckt pcounter32_clkp_srstp_add">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_ADD_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_add.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_ADD_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_add.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_ADD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_add.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_ADD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_add.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_ADD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_add.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_ADD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_add.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_ADD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_add.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_ADD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_add.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_ADD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_ADD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_add.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_ADD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_ADD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_add.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_ADD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_ADD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_add.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_srstp_add[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_add[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_add[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_add[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_add[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_add[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_add[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_add[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_add[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_add[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_add[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_add[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_add[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_srstp_sub">
				<pb_type name="_pcnt_pcounter32_clkp_srstp_sub" num_pb="1" blif_model=".subckt pcounter32_clkp_srstp_sub">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_SUB_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_sub.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_SUB_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_sub.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_SUB_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_sub.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_SUB_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_sub.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_SUB_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_sub.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_SUB_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_sub.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_SUB_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_sub.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_SUB_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_sub.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_SUB_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_SUB_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_sub.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_SUB_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_SUB_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_sub.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_SUB_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_SUB_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_sub.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_srstp_sub[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sub[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_sub[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sub[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_sub[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sub[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_sub[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sub[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_sub[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sub[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_sub[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_sub[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_sub[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_srstp_sl">
				<pb_type name="_pcnt_pcounter32_clkp_srstp_sl" num_pb="1" blif_model=".subckt pcounter32_clkp_srstp_sl">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_SL_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_sl.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_SL_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_sl.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_SL_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_sl.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_SL_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_sl.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_SL_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_sl.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_SL_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_sl.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_SL_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_sl.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_SL_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_sl.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_SL_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_SL_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_sl.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_SL_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_SL_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_sl.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_SL_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_SL_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_sl.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_srstp_sl[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sl[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_sl[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sl[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_sl[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sl[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_sl[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sl[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_sl[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sl[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_sl[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_sl[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_sl[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_srstp_sr">
				<pb_type name="_pcnt_pcounter32_clkp_srstp_sr" num_pb="1" blif_model=".subckt pcounter32_clkp_srstp_sr">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_SR_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_sr.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_SR_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_sr.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_SR_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_sr.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_SR_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_sr.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_SR_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_sr.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_SR_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_sr.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_SRSTP_SR_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_srstp_sr.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_SRSTP_SR_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_srstp_sr.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_SR_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_SR_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_sr.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_SR_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_SR_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_sr.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_SRSTP_SR_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_SRSTP_SR_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_srstp_sr.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_srstp_sr[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sr[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_sr[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sr[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_sr[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sr[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_sr[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sr[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_srstp_sr[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_srstp_sr[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_sr[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_sr[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_srstp_sr[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_arstn_load">
				<pb_type name="_pcnt_pcounter32_clkp_arstn_load" num_pb="1" blif_model=".subckt pcounter32_clkp_arstn_load">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_LOAD_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_load.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_LOAD_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_load.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_LOAD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_load.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_LOAD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_load.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_LOAD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_load.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_LOAD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_load.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_LOAD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_load.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_LOAD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_load.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_LOAD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_LOAD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_load.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_LOAD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_LOAD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_load.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_LOAD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_LOAD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_load.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_arstn_load[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_load[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_load[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_load[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_load[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_load[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_load[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_load[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_load[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_load[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_load[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_load[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_load[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_arstn_add">
				<pb_type name="_pcnt_pcounter32_clkp_arstn_add" num_pb="1" blif_model=".subckt pcounter32_clkp_arstn_add">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_ADD_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_add.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_ADD_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_add.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_ADD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_add.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_ADD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_add.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_ADD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_add.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_ADD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_add.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_ADD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_add.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_ADD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_add.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_ADD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_ADD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_add.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_ADD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_ADD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_add.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_ADD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_ADD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_add.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_arstn_add[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_add[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_add[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_add[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_add[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_add[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_add[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_add[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_add[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_add[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_add[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_add[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_add[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_arstn_sub">
				<pb_type name="_pcnt_pcounter32_clkp_arstn_sub" num_pb="1" blif_model=".subckt pcounter32_clkp_arstn_sub">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_SUB_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_sub.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_SUB_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_sub.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_SUB_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_sub.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_SUB_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_sub.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_SUB_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_sub.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_SUB_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_sub.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_SUB_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_sub.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_SUB_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_sub.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_SUB_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_SUB_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_sub.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_SUB_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_SUB_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_sub.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_SUB_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_SUB_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_sub.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_arstn_sub[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sub[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_sub[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sub[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_sub[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sub[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_sub[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sub[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_sub[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sub[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_sub[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_sub[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_sub[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_arstn_sl">
				<pb_type name="_pcnt_pcounter32_clkp_arstn_sl" num_pb="1" blif_model=".subckt pcounter32_clkp_arstn_sl">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_SL_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_sl.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_SL_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_sl.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_SL_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_sl.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_SL_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_sl.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_SL_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_sl.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_SL_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_sl.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_SL_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_sl.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_SL_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_sl.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_SL_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_SL_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_sl.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_SL_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_SL_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_sl.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_SL_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_SL_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_sl.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_arstn_sl[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sl[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_sl[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sl[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_sl[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sl[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_sl[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sl[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_sl[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sl[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_sl[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_sl[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_sl[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_arstn_sr">
				<pb_type name="_pcnt_pcounter32_clkp_arstn_sr" num_pb="1" blif_model=".subckt pcounter32_clkp_arstn_sr">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_SR_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_sr.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_SR_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_sr.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_SR_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_sr.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_SR_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_sr.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_SR_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_sr.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_SR_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_sr.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTN_SR_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_arstn_sr.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTN_SR_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_arstn_sr.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_SR_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_SR_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_sr.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_SR_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_SR_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_sr.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTN_SR_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTN_SR_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstn_sr.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_arstn_sr[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sr[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_sr[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sr[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_sr[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sr[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_sr[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sr[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstn_sr[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_arstn_sr[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_sr[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_sr[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_arstn_sr[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_arstp_load">
				<pb_type name="_pcnt_pcounter32_clkp_arstp_load" num_pb="1" blif_model=".subckt pcounter32_clkp_arstp_load">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_LOAD_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_load.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_LOAD_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_load.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_LOAD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_load.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_LOAD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_load.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_LOAD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_load.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_LOAD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_load.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_LOAD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_load.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_LOAD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_load.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_LOAD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_LOAD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_load.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_LOAD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_LOAD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_load.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_LOAD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_LOAD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_load.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_arstp_load[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_load[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_load[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_load[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_load[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_load[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_load[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_load[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_load[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_load[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_load[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_load[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_load[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_arstp_add">
				<pb_type name="_pcnt_pcounter32_clkp_arstp_add" num_pb="1" blif_model=".subckt pcounter32_clkp_arstp_add">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_ADD_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_add.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_ADD_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_add.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_ADD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_add.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_ADD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_add.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_ADD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_add.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_ADD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_add.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_ADD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_add.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_ADD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_add.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_ADD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_ADD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_add.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_ADD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_ADD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_add.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_ADD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_ADD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_add.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_arstp_add[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_add[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_add[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_add[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_add[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_add[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_add[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_add[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_add[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_add[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_add[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_add[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_add[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_arstp_sub">
				<pb_type name="_pcnt_pcounter32_clkp_arstp_sub" num_pb="1" blif_model=".subckt pcounter32_clkp_arstp_sub">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_SUB_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_sub.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_SUB_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_sub.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_SUB_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_sub.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_SUB_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_sub.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_SUB_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_sub.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_SUB_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_sub.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_SUB_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_sub.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_SUB_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_sub.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_SUB_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_SUB_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_sub.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_SUB_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_SUB_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_sub.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_SUB_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_SUB_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_sub.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_arstp_sub[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sub[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_sub[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sub[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_sub[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sub[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_sub[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sub[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_sub[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sub[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_sub[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_sub[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_sub[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_arstp_sl">
				<pb_type name="_pcnt_pcounter32_clkp_arstp_sl" num_pb="1" blif_model=".subckt pcounter32_clkp_arstp_sl">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_SL_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_sl.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_SL_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_sl.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_SL_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_sl.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_SL_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_sl.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_SL_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_sl.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_SL_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_sl.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_SL_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_sl.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_SL_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_sl.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_SL_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_SL_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_sl.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_SL_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_SL_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_sl.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_SL_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_SL_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_sl.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_arstp_sl[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sl[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_sl[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sl[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_sl[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sl[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_sl[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sl[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_sl[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sl[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_sl[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_sl[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_sl[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkp_arstp_sr">
				<pb_type name="_pcnt_pcounter32_clkp_arstp_sr" num_pb="1" blif_model=".subckt pcounter32_clkp_arstp_sr">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_SR_RST_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_sr.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_SR_RST_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_sr.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_SR_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_sr.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_SR_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_sr.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_SR_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_sr.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_SR_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_sr.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKP_ARSTP_SR_STOP_I_SETUP}" port="_pcnt_pcounter32_clkp_arstp_sr.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKP_ARSTP_SR_STOP_I_HOLD}" port="_pcnt_pcounter32_clkp_arstp_sr.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_SR_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_SR_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_sr.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_SR_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_SR_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_sr.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKP_ARSTP_SR_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKP_ARSTP_SR_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkp_arstp_sr.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkp_arstp_sr[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sr[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_sr[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sr[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_sr[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sr[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_sr[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sr[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkp_arstp_sr[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkp_arstp_sr[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_sr[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_sr[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkp_arstp_sr[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_srstn_load">
				<pb_type name="_pcnt_pcounter32_clkn_srstn_load" num_pb="1" blif_model=".subckt pcounter32_clkn_srstn_load">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_LOAD_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_load.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_LOAD_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_load.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_LOAD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_load.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_LOAD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_load.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_LOAD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_load.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_LOAD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_load.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_LOAD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_load.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_LOAD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_load.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_LOAD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_LOAD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_load.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_LOAD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_LOAD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_load.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_LOAD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_LOAD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_load.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_srstn_load[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_load[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_load[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_load[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_load[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_load[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_load[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_load[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_load[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_load[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_load[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_load[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_load[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_srstn_add">
				<pb_type name="_pcnt_pcounter32_clkn_srstn_add" num_pb="1" blif_model=".subckt pcounter32_clkn_srstn_add">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_ADD_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_add.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_ADD_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_add.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_ADD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_add.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_ADD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_add.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_ADD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_add.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_ADD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_add.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_ADD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_add.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_ADD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_add.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_ADD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_ADD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_add.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_ADD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_ADD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_add.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_ADD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_ADD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_add.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_srstn_add[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_add[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_add[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_add[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_add[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_add[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_add[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_add[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_add[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_add[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_add[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_add[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_add[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_srstn_sub">
				<pb_type name="_pcnt_pcounter32_clkn_srstn_sub" num_pb="1" blif_model=".subckt pcounter32_clkn_srstn_sub">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_SUB_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_sub.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_SUB_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_sub.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_SUB_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_sub.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_SUB_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_sub.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_SUB_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_sub.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_SUB_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_sub.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_SUB_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_sub.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_SUB_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_sub.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_SUB_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_SUB_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_sub.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_SUB_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_SUB_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_sub.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_SUB_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_SUB_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_sub.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_srstn_sub[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sub[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_sub[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sub[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_sub[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sub[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_sub[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sub[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_sub[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sub[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_sub[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_sub[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_sub[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_srstn_sl">
				<pb_type name="_pcnt_pcounter32_clkn_srstn_sl" num_pb="1" blif_model=".subckt pcounter32_clkn_srstn_sl">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_SL_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_sl.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_SL_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_sl.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_SL_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_sl.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_SL_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_sl.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_SL_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_sl.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_SL_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_sl.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_SL_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_sl.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_SL_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_sl.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_SL_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_SL_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_sl.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_SL_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_SL_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_sl.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_SL_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_SL_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_sl.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_srstn_sl[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sl[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_sl[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sl[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_sl[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sl[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_sl[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sl[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_sl[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sl[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_sl[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_sl[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_sl[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_srstn_sr">
				<pb_type name="_pcnt_pcounter32_clkn_srstn_sr" num_pb="1" blif_model=".subckt pcounter32_clkn_srstn_sr">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_SR_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_sr.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_SR_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_sr.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_SR_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_sr.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_SR_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_sr.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_SR_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_sr.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_SR_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_sr.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTN_SR_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_srstn_sr.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTN_SR_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_srstn_sr.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_SR_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_SR_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_sr.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_SR_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_SR_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_sr.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTN_SR_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTN_SR_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstn_sr.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_srstn_sr[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sr[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_sr[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sr[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_sr[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sr[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_sr[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sr[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstn_sr[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_srstn_sr[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_sr[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_sr[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_srstn_sr[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_srstp_load">
				<pb_type name="_pcnt_pcounter32_clkn_srstp_load" num_pb="1" blif_model=".subckt pcounter32_clkn_srstp_load">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_LOAD_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_load.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_LOAD_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_load.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_LOAD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_load.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_LOAD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_load.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_LOAD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_load.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_LOAD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_load.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_LOAD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_load.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_LOAD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_load.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_LOAD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_LOAD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_load.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_LOAD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_LOAD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_load.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_LOAD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_LOAD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_load.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_srstp_load[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_load[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_load[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_load[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_load[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_load[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_load[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_load[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_load[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_load[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_load[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_load[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_load[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_srstp_add">
				<pb_type name="_pcnt_pcounter32_clkn_srstp_add" num_pb="1" blif_model=".subckt pcounter32_clkn_srstp_add">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_ADD_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_add.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_ADD_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_add.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_ADD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_add.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_ADD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_add.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_ADD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_add.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_ADD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_add.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_ADD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_add.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_ADD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_add.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_ADD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_ADD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_add.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_ADD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_ADD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_add.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_ADD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_ADD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_add.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_srstp_add[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_add[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_add[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_add[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_add[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_add[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_add[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_add[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_add[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_add[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_add[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_add[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_add[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_srstp_sub">
				<pb_type name="_pcnt_pcounter32_clkn_srstp_sub" num_pb="1" blif_model=".subckt pcounter32_clkn_srstp_sub">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_SUB_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_sub.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_SUB_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_sub.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_SUB_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_sub.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_SUB_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_sub.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_SUB_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_sub.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_SUB_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_sub.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_SUB_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_sub.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_SUB_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_sub.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_SUB_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_SUB_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_sub.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_SUB_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_SUB_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_sub.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_SUB_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_SUB_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_sub.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_srstp_sub[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sub[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_sub[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sub[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_sub[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sub[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_sub[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sub[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_sub[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sub[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_sub[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_sub[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_sub[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_srstp_sl">
				<pb_type name="_pcnt_pcounter32_clkn_srstp_sl" num_pb="1" blif_model=".subckt pcounter32_clkn_srstp_sl">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_SL_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_sl.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_SL_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_sl.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_SL_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_sl.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_SL_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_sl.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_SL_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_sl.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_SL_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_sl.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_SL_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_sl.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_SL_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_sl.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_SL_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_SL_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_sl.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_SL_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_SL_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_sl.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_SL_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_SL_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_sl.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_srstp_sl[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sl[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_sl[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sl[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_sl[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sl[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_sl[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sl[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_sl[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sl[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_sl[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_sl[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_sl[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_srstp_sr">
				<pb_type name="_pcnt_pcounter32_clkn_srstp_sr" num_pb="1" blif_model=".subckt pcounter32_clkn_srstp_sr">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_SR_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_sr.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_SR_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_sr.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_SR_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_sr.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_SR_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_sr.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_SR_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_sr.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_SR_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_sr.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_SRSTP_SR_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_srstp_sr.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_SRSTP_SR_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_srstp_sr.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_SR_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_SR_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_sr.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_SR_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_SR_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_sr.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_SRSTP_SR_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_SRSTP_SR_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_srstp_sr.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_srstp_sr[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sr[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_sr[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sr[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_sr[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sr[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_sr[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sr[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_srstp_sr[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_srstp_sr[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_sr[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_sr[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_srstp_sr[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_arstn_load">
				<pb_type name="_pcnt_pcounter32_clkn_arstn_load" num_pb="1" blif_model=".subckt pcounter32_clkn_arstn_load">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_LOAD_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_load.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_LOAD_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_load.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_LOAD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_load.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_LOAD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_load.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_LOAD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_load.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_LOAD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_load.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_LOAD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_load.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_LOAD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_load.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_LOAD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_LOAD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_load.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_LOAD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_LOAD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_load.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_LOAD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_LOAD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_load.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_arstn_load[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_load[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_load[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_load[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_load[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_load[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_load[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_load[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_load[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_load[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_load[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_load[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_load[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_arstn_add">
				<pb_type name="_pcnt_pcounter32_clkn_arstn_add" num_pb="1" blif_model=".subckt pcounter32_clkn_arstn_add">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_ADD_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_add.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_ADD_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_add.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_ADD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_add.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_ADD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_add.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_ADD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_add.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_ADD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_add.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_ADD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_add.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_ADD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_add.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_ADD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_ADD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_add.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_ADD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_ADD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_add.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_ADD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_ADD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_add.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_arstn_add[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_add[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_add[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_add[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_add[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_add[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_add[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_add[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_add[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_add[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_add[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_add[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_add[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_arstn_sub">
				<pb_type name="_pcnt_pcounter32_clkn_arstn_sub" num_pb="1" blif_model=".subckt pcounter32_clkn_arstn_sub">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_SUB_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_sub.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_SUB_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_sub.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_SUB_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_sub.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_SUB_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_sub.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_SUB_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_sub.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_SUB_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_sub.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_SUB_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_sub.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_SUB_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_sub.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_SUB_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_SUB_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_sub.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_SUB_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_SUB_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_sub.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_SUB_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_SUB_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_sub.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_arstn_sub[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sub[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_sub[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sub[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_sub[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sub[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_sub[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sub[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_sub[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sub[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_sub[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_sub[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_sub[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_arstn_sl">
				<pb_type name="_pcnt_pcounter32_clkn_arstn_sl" num_pb="1" blif_model=".subckt pcounter32_clkn_arstn_sl">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_SL_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_sl.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_SL_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_sl.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_SL_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_sl.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_SL_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_sl.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_SL_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_sl.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_SL_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_sl.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_SL_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_sl.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_SL_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_sl.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_SL_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_SL_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_sl.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_SL_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_SL_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_sl.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_SL_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_SL_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_sl.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_arstn_sl[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sl[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_sl[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sl[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_sl[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sl[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_sl[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sl[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_sl[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sl[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_sl[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_sl[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_sl[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_arstn_sr">
				<pb_type name="_pcnt_pcounter32_clkn_arstn_sr" num_pb="1" blif_model=".subckt pcounter32_clkn_arstn_sr">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_SR_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_sr.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_SR_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_sr.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_SR_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_sr.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_SR_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_sr.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_SR_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_sr.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_SR_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_sr.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTN_SR_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_arstn_sr.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTN_SR_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_arstn_sr.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_SR_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_SR_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_sr.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_SR_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_SR_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_sr.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTN_SR_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTN_SR_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstn_sr.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_arstn_sr[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sr[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_sr[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sr[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_sr[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sr[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_sr[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sr[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstn_sr[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_arstn_sr[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_sr[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_sr[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_arstn_sr[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_arstp_load">
				<pb_type name="_pcnt_pcounter32_clkn_arstp_load" num_pb="1" blif_model=".subckt pcounter32_clkn_arstp_load">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_LOAD_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_load.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_LOAD_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_load.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_LOAD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_load.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_LOAD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_load.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_LOAD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_load.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_LOAD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_load.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_LOAD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_load.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_LOAD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_load.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_LOAD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_LOAD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_load.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_LOAD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_LOAD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_load.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_LOAD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_LOAD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_load.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_arstp_load[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_load[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_load[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_load[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_load[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_load[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_load[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_load[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_load[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_load[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_load[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_load[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_load[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_arstp_add">
				<pb_type name="_pcnt_pcounter32_clkn_arstp_add" num_pb="1" blif_model=".subckt pcounter32_clkn_arstp_add">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_ADD_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_add.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_ADD_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_add.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_ADD_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_add.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_ADD_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_add.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_ADD_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_add.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_ADD_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_add.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_ADD_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_add.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_ADD_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_add.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_ADD_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_ADD_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_add.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_ADD_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_ADD_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_add.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_ADD_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_ADD_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_add.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_arstp_add[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_add[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_add[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_add[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_add[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_add[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_add[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_add[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_add[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_add[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_add[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_add[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_add[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_arstp_sub">
				<pb_type name="_pcnt_pcounter32_clkn_arstp_sub" num_pb="1" blif_model=".subckt pcounter32_clkn_arstp_sub">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_SUB_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_sub.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_SUB_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_sub.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_SUB_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_sub.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_SUB_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_sub.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_SUB_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_sub.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_SUB_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_sub.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_SUB_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_sub.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_SUB_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_sub.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_SUB_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_SUB_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_sub.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_SUB_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_SUB_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_sub.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_SUB_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_SUB_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_sub.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_arstp_sub[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sub[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_sub[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sub[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_sub[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sub[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_sub[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sub[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_sub[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sub[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_sub[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_sub[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_sub[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_arstp_sl">
				<pb_type name="_pcnt_pcounter32_clkn_arstp_sl" num_pb="1" blif_model=".subckt pcounter32_clkn_arstp_sl">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_SL_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_sl.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_SL_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_sl.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_SL_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_sl.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_SL_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_sl.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_SL_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_sl.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_SL_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_sl.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_SL_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_sl.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_SL_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_sl.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_SL_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_SL_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_sl.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_SL_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_SL_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_sl.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_SL_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_SL_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_sl.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_arstp_sl[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sl[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_sl[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sl[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_sl[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sl[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_sl[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sl[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_sl[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sl[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_sl[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_sl[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_sl[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
			<mode name="pcnt_mode_pcounter32_clkn_arstp_sr">
				<pb_type name="_pcnt_pcounter32_clkn_arstp_sr" num_pb="1" blif_model=".subckt pcounter32_clkn_arstp_sr">
					<clock name="clk_i" num_pins="1" />
					<input name="rst_i" num_pins="1" />
					<input name="event_i" num_pins="1" />
					<input name="up_down_i" num_pins="1" />
					<input name="stop_i" num_pins="1" />
					<output name="match0_o" num_pins="1" />
					<output name="match1_o" num_pins="1" />
					<output name="zero_o" num_pins="1" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_SR_RST_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_sr.rst_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_SR_RST_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_sr.rst_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_SR_EVENT_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_sr.event_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_SR_EVENT_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_sr.event_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_SR_UP_DOWN_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_sr.up_down_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_SR_UP_DOWN_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_sr.up_down_i[0:0]" clock="clk_i" />
					<T_setup value="${PCOUNTER32_CLKN_ARSTP_SR_STOP_I_SETUP}" port="_pcnt_pcounter32_clkn_arstp_sr.stop_i[0:0]" clock="clk_i" />
					<T_hold value="${PCOUNTER32_CLKN_ARSTP_SR_STOP_I_HOLD}" port="_pcnt_pcounter32_clkn_arstp_sr.stop_i[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_SR_MATCH0_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_SR_MATCH0_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_sr.match0_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_SR_MATCH1_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_SR_MATCH1_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_sr.match1_o[0:0]" clock="clk_i" />
					<T_clock_to_Q max="${PCOUNTER32_CLKN_ARSTP_SR_ZERO_O_CLK2Q_MAX}" min="${PCOUNTER32_CLKN_ARSTP_SR_ZERO_O_CLK2Q_MIN}" port="_pcnt_pcounter32_clkn_arstp_sr.zero_o[0:0]" clock="clk_i" />
				</pb_type>
				<interconnect>
					<direct name="_pcnt_pcounter32_clkn_arstp_sr[0:0]_clk_i[0:0]" input="pcnt[0:0].clk_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sr[0:0].clk_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_sr[0:0]_event_i[0:0]" input="pcnt[0:0].event_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sr[0:0].event_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_sr[0:0]_rst_i[0:0]" input="pcnt[0:0].rst_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sr[0:0].rst_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_sr[0:0]_stop_i[0:0]" input="pcnt[0:0].stop_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sr[0:0].stop_i[0:0]" />
					<direct name="_pcnt_pcounter32_clkn_arstp_sr[0:0]_up_down_i[0:0]" input="pcnt[0:0].up_down_i[0:0]" output="_pcnt_pcounter32_clkn_arstp_sr[0:0].up_down_i[0:0]" />
					<direct name="pcnt[0:0]_match0_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_sr[0:0].match0_o[0:0]" output="pcnt[0:0].match0_o[0:0]" />
					<direct name="pcnt[0:0]_match1_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_sr[0:0].match1_o[0:0]" output="pcnt[0:0].match1_o[0:0]" />
					<direct name="pcnt[0:0]_zero_o[0:0]" input="_pcnt_pcounter32_clkn_arstp_sr[0:0].zero_o[0:0]" output="pcnt[0:0].zero_o[0:0]" />
				</interconnect>
			</mode>
		</pb_type>
	</complexblocklist>
</architecture>
