 
cpldfit:  version P.28xd                            Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date: 12-11-2012,  2:36PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
37 /72  ( 51%) 104 /360  ( 29%) 69 /216 ( 32%)   37 /72  ( 51%) 11 /34  ( 32%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          12/18       13/54       20/90       1/ 9
FB2           7/18        9/54       21/90       1/ 9
FB3           6/18       33/54       28/90       7/ 9
FB4          12/18       14/54       35/90       2/ 7
             -----       -----       -----      -----    
             37/72       69/216     104/360     11/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    3           3    |  I/O              :     9      28
Output        :    7           7    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     11          11

** Power Data **

There are 37 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 7 Outputs **

Signal                  Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                    Pts   Inps          No.  Type    Use     Mode Rate State
xmt                     14    19    FB3_8   13   I/O     O       STD  FAST RESET
lowClk                  2     9     FB3_9   14   I/O     O       STD  FAST RESET
data<0>                 3     3     FB3_11  18   I/O     O       STD  FAST RESET
data<1>                 3     3     FB3_14  19   I/O     O       STD  FAST RESET
data<2>                 3     3     FB3_15  20   I/O     O       STD  FAST RESET
data<3>                 3     3     FB3_17  22   I/O     O       STD  FAST RESET
sendDone                3     4     FB4_2   25   I/O     O       STD  FAST RESET

** 30 Buried Nodes **

Signal                  Total Total Loc     Pwr  Reg Init
Name                    Pts   Inps          Mode State
XLXI_3/XLXN_69          1     2     FB1_7   STD  RESET
XLXI_3/XLXN_68          1     2     FB1_8   STD  RESET
XLXI_3/XLXN_67          1     2     FB1_9   STD  RESET
XLXI_3/XLXN_66          1     2     FB1_10  STD  RESET
XLXI_1/count<7>         2     8     FB1_11  STD  RESET
XLXI_1/count<6>         2     7     FB1_12  STD  RESET
XLXI_1/count<5>         2     6     FB1_13  STD  RESET
XLXI_1/count<4>         2     5     FB1_14  STD  RESET
XLXI_1/count<3>         2     4     FB1_15  STD  RESET
XLXI_1/count<2>         2     3     FB1_16  STD  RESET
XLXI_1/count<1>         2     2     FB1_17  STD  RESET
XLXI_1/count<0>         2     9     FB1_18  STD  RESET
XLXI_2/state_FSM_FFd9   3     3     FB2_12  STD  RESET
XLXI_2/state_FSM_FFd8   3     3     FB2_13  STD  RESET
XLXI_2/state_FSM_FFd7   3     3     FB2_14  STD  RESET
XLXI_2/state_FSM_FFd6   3     3     FB2_15  STD  RESET
XLXI_2/state_FSM_FFd5   3     3     FB2_16  STD  RESET
XLXI_2/state_FSM_FFd4   3     3     FB2_17  STD  RESET
XLXI_2/state_FSM_FFd3   3     3     FB2_18  STD  RESET
XLXI_2/state_FSM_FFd19  2     2     FB4_8   STD  SET
XLXI_2/state_FSM_FFd2   3     3     FB4_9   STD  RESET
XLXI_2/state_FSM_FFd18  3     3     FB4_10  STD  RESET
XLXI_2/state_FSM_FFd17  3     3     FB4_11  STD  RESET
XLXI_2/state_FSM_FFd16  3     3     FB4_12  STD  RESET
XLXI_2/state_FSM_FFd15  3     3     FB4_13  STD  RESET
XLXI_2/state_FSM_FFd14  3     3     FB4_14  STD  RESET
XLXI_2/state_FSM_FFd13  3     3     FB4_15  STD  RESET
XLXI_2/state_FSM_FFd12  3     3     FB4_16  STD  RESET
XLXI_2/state_FSM_FFd11  3     3     FB4_17  STD  RESET
XLXI_2/state_FSM_FFd10  3     3     FB4_18  STD  RESET

** 4 Inputs **

Signal                  Loc     Pin  Pin     Pin     
Name                            No.  Type    Use     
clk                     FB1_9   5    GCK/I/O GCK
rst                     FB2_9   39   GSR/I/O I
sendEnable              FB3_16  24   I/O     I
getRand                 FB4_5   26   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               13/41
Number of signals used by logic mapping into function block:  13
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     
(unused)              0       0     0   5     FB1_6   3     I/O     
XLXI_3/XLXN_69        1       0     0   4     FB1_7         (b)     (b)
XLXI_3/XLXN_68        1       0     0   4     FB1_8   4     I/O     (b)
XLXI_3/XLXN_67        1       0     0   4     FB1_9   5     GCK/I/O GCK
XLXI_3/XLXN_66        1       0     0   4     FB1_10        (b)     (b)
XLXI_1/count<7>       2       0     0   3     FB1_11  6     GCK/I/O (b)
XLXI_1/count<6>       2       0     0   3     FB1_12        (b)     (b)
XLXI_1/count<5>       2       0     0   3     FB1_13        (b)     (b)
XLXI_1/count<4>       2       0     0   3     FB1_14  7     GCK/I/O (b)
XLXI_1/count<3>       2       0     0   3     FB1_15  8     I/O     (b)
XLXI_1/count<2>       2       0     0   3     FB1_16        (b)     (b)
XLXI_1/count<1>       2       0     0   3     FB1_17  9     I/O     (b)
XLXI_1/count<0>       2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_1/count<0>    6: XLXI_1/count<5>   10: XLXI_3/XLXN_67 
  2: XLXI_1/count<1>    7: XLXI_1/count<6>   11: XLXI_3/XLXN_68 
  3: XLXI_1/count<2>    8: XLXI_1/count<7>   12: XLXI_3/XLXN_69 
  4: XLXI_1/count<3>    9: XLXI_3/XLXN_66    13: rst 
  5: XLXI_1/count<4>  

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_3/XLXN_69       ..........X.X........................... 2
XLXI_3/XLXN_68       .........X..X........................... 2
XLXI_3/XLXN_67       ........X...X........................... 2
XLXI_3/XLXN_66       ...........XX........................... 2
XLXI_1/count<7>      XXXXXXX.....X........................... 8
XLXI_1/count<6>      XXXXXX......X........................... 7
XLXI_1/count<5>      XXXXX.......X........................... 6
XLXI_1/count<4>      XXXX........X........................... 5
XLXI_1/count<3>      XXX.........X........................... 4
XLXI_1/count<2>      XX..........X........................... 3
XLXI_1/count<1>      X...........X........................... 2
XLXI_1/count<0>      XXXXXXXX....X........................... 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
(unused)              0       0     0   5     FB2_6   37    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
XLXI_2/state_FSM_FFd9
                      3       0     0   2     FB2_12        (b)     (b)
XLXI_2/state_FSM_FFd8
                      3       0     0   2     FB2_13        (b)     (b)
XLXI_2/state_FSM_FFd7
                      3       0     0   2     FB2_14  42    GTS/I/O (b)
XLXI_2/state_FSM_FFd6
                      3       0     0   2     FB2_15  43    I/O     (b)
XLXI_2/state_FSM_FFd5
                      3       0     0   2     FB2_16        (b)     (b)
XLXI_2/state_FSM_FFd4
                      3       0     0   2     FB2_17  44    I/O     (b)
XLXI_2/state_FSM_FFd3
                      3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_2/state_FSM_FFd10   4: XLXI_2/state_FSM_FFd6   7: XLXI_2/state_FSM_FFd9 
  2: XLXI_2/state_FSM_FFd4    5: XLXI_2/state_FSM_FFd7   8: lowClk 
  3: XLXI_2/state_FSM_FFd5    6: XLXI_2/state_FSM_FFd8   9: sendEnable 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_2/state_FSM_FFd9 
                     X......XX............................... 3
XLXI_2/state_FSM_FFd8 
                     ......XXX............................... 3
XLXI_2/state_FSM_FFd7 
                     .....X.XX............................... 3
XLXI_2/state_FSM_FFd6 
                     ....X..XX............................... 3
XLXI_2/state_FSM_FFd5 
                     ...X...XX............................... 3
XLXI_2/state_FSM_FFd4 
                     ..X....XX............................... 3
XLXI_2/state_FSM_FFd3 
                     .X.....XX............................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               33/21
Number of signals used by logic mapping into function block:  33
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0   \/1   4     FB3_6         (b)     (b)
(unused)              0       0   \/5   0     FB3_7         (b)     (b)
xmt                  14       9<-   0   0     FB3_8   13    I/O     O
lowClk                2       0   /\3   0     FB3_9   14    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
data<0>               3       0     0   2     FB3_11  18    I/O     O
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
data<1>               3       0     0   2     FB3_14  19    I/O     O
data<2>               3       0     0   2     FB3_15  20    I/O     O
(unused)              0       0     0   5     FB3_16  24    I/O     I
data<3>               3       0     0   2     FB3_17  22    I/O     O
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: XLXI_1/count<0>         12: XLXI_2/state_FSM_FFd17  23: XLXI_3/XLXN_69 
  2: XLXI_1/count<1>         13: XLXI_2/state_FSM_FFd19  24: data<0> 
  3: XLXI_1/count<2>         14: XLXI_2/state_FSM_FFd3   25: data<1> 
  4: XLXI_1/count<3>         15: XLXI_2/state_FSM_FFd4   26: data<2> 
  5: XLXI_1/count<4>         16: XLXI_2/state_FSM_FFd5   27: data<3> 
  6: XLXI_1/count<5>         17: XLXI_2/state_FSM_FFd6   28: getRand 
  7: XLXI_1/count<6>         18: XLXI_2/state_FSM_FFd7   29: lowClk 
  8: XLXI_1/count<7>         19: XLXI_2/state_FSM_FFd9   30: rst 
  9: XLXI_2/state_FSM_FFd11  20: XLXI_3/XLXN_66          31: sendDone 
 10: XLXI_2/state_FSM_FFd13  21: XLXI_3/XLXN_67          32: sendEnable 
 11: XLXI_2/state_FSM_FFd15  22: XLXI_3/XLXN_68          33: xmt 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
xmt                  ........XXXXXXXXXXX....XXXX.X.XXX....... 19
lowClk               XXXXXXXX.....................X.......... 9
data<0>              ...................X.......X.X.......... 3
data<1>              ....................X......X.X.......... 3
data<2>              .....................X.....X.X.......... 3
data<3>              ......................X....X.X.......... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               14/40
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
sendDone              3       0     0   2     FB4_2   25    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     I
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
XLXI_2/state_FSM_FFd19
                      2       0     0   3     FB4_8   27    I/O     (b)
XLXI_2/state_FSM_FFd2
                      3       0     0   2     FB4_9         (b)     (b)
XLXI_2/state_FSM_FFd18
                      3       0     0   2     FB4_10        (b)     (b)
XLXI_2/state_FSM_FFd17
                      3       0     0   2     FB4_11  28    I/O     (b)
XLXI_2/state_FSM_FFd16
                      3       0     0   2     FB4_12        (b)     (b)
XLXI_2/state_FSM_FFd15
                      3       0     0   2     FB4_13        (b)     (b)
XLXI_2/state_FSM_FFd14
                      3       0     0   2     FB4_14  29    I/O     (b)
XLXI_2/state_FSM_FFd13
                      3       0     0   2     FB4_15  33    I/O     (b)
XLXI_2/state_FSM_FFd12
                      3       0     0   2     FB4_16        (b)     (b)
XLXI_2/state_FSM_FFd11
                      3       0     0   2     FB4_17  34    I/O     (b)
XLXI_2/state_FSM_FFd10
                      3       0     0   2     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_2/state_FSM_FFd11   6: XLXI_2/state_FSM_FFd16  11: XLXI_2/state_FSM_FFd3 
  2: XLXI_2/state_FSM_FFd12   7: XLXI_2/state_FSM_FFd17  12: lowClk 
  3: XLXI_2/state_FSM_FFd13   8: XLXI_2/state_FSM_FFd18  13: sendDone 
  4: XLXI_2/state_FSM_FFd14   9: XLXI_2/state_FSM_FFd19  14: sendEnable 
  5: XLXI_2/state_FSM_FFd15  10: XLXI_2/state_FSM_FFd2  

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
sendDone             .........X.XXX.......................... 4
XLXI_2/state_FSM_FFd19 
                     ...........X.X.......................... 2
XLXI_2/state_FSM_FFd2 
                     ..........XX.X.......................... 3
XLXI_2/state_FSM_FFd18 
                     ........X..X.X.......................... 3
XLXI_2/state_FSM_FFd17 
                     .......X...X.X.......................... 3
XLXI_2/state_FSM_FFd16 
                     ......X....X.X.......................... 3
XLXI_2/state_FSM_FFd15 
                     .....X.....X.X.......................... 3
XLXI_2/state_FSM_FFd14 
                     ....X......X.X.......................... 3
XLXI_2/state_FSM_FFd13 
                     ...X.......X.X.......................... 3
XLXI_2/state_FSM_FFd12 
                     ..X........X.X.......................... 3
XLXI_2/state_FSM_FFd11 
                     .X.........X.X.......................... 3
XLXI_2/state_FSM_FFd10 
                     X..........X.X.......................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********





FTCPE_XLXI_1/count0: FTCPE port map (XLXI_1/count(0),XLXI_1/count_T(0),clk,'0',rst);
XLXI_1/count_T(0) <= (XLXI_1/count(0) AND XLXI_1/count(1) AND 
	XLXI_1/count(2) AND XLXI_1/count(3) AND XLXI_1/count(4) AND 
	XLXI_1/count(5) AND XLXI_1/count(6) AND XLXI_1/count(7));

FTCPE_XLXI_1/count1: FTCPE port map (XLXI_1/count(1),XLXI_1/count(0),clk,rst,'0');

FTCPE_XLXI_1/count2: FTCPE port map (XLXI_1/count(2),XLXI_1/count_T(2),clk,rst,'0');
XLXI_1/count_T(2) <= (XLXI_1/count(0) AND XLXI_1/count(1));

FTCPE_XLXI_1/count3: FTCPE port map (XLXI_1/count(3),XLXI_1/count_T(3),clk,rst,'0');
XLXI_1/count_T(3) <= (XLXI_1/count(0) AND XLXI_1/count(1) AND 
	XLXI_1/count(2));

FTCPE_XLXI_1/count4: FTCPE port map (XLXI_1/count(4),XLXI_1/count_T(4),clk,rst,'0');
XLXI_1/count_T(4) <= (XLXI_1/count(0) AND XLXI_1/count(1) AND 
	XLXI_1/count(2) AND XLXI_1/count(3));

FTCPE_XLXI_1/count5: FTCPE port map (XLXI_1/count(5),XLXI_1/count_T(5),clk,rst,'0');
XLXI_1/count_T(5) <= (XLXI_1/count(0) AND XLXI_1/count(1) AND 
	XLXI_1/count(2) AND XLXI_1/count(3) AND XLXI_1/count(4));

FTCPE_XLXI_1/count6: FTCPE port map (XLXI_1/count(6),XLXI_1/count_T(6),clk,rst,'0');
XLXI_1/count_T(6) <= (XLXI_1/count(0) AND XLXI_1/count(1) AND 
	XLXI_1/count(2) AND XLXI_1/count(3) AND XLXI_1/count(4) AND 
	XLXI_1/count(5));

FTCPE_XLXI_1/count7: FTCPE port map (XLXI_1/count(7),XLXI_1/count_T(7),clk,rst,'0');
XLXI_1/count_T(7) <= (XLXI_1/count(0) AND XLXI_1/count(1) AND 
	XLXI_1/count(2) AND XLXI_1/count(3) AND XLXI_1/count(4) AND 
	XLXI_1/count(5) AND XLXI_1/count(6));

FDCPE_XLXI_2/state_FSM_FFd10: FDCPE port map (XLXI_2/state_FSM_FFd10,XLXI_2/state_FSM_FFd11,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd11: FDCPE port map (XLXI_2/state_FSM_FFd11,XLXI_2/state_FSM_FFd12,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd12: FDCPE port map (XLXI_2/state_FSM_FFd12,XLXI_2/state_FSM_FFd13,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd13: FDCPE port map (XLXI_2/state_FSM_FFd13,XLXI_2/state_FSM_FFd14,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd14: FDCPE port map (XLXI_2/state_FSM_FFd14,XLXI_2/state_FSM_FFd15,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd15: FDCPE port map (XLXI_2/state_FSM_FFd15,XLXI_2/state_FSM_FFd16,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd16: FDCPE port map (XLXI_2/state_FSM_FFd16,XLXI_2/state_FSM_FFd17,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd17: FDCPE port map (XLXI_2/state_FSM_FFd17,XLXI_2/state_FSM_FFd18,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd18: FDCPE port map (XLXI_2/state_FSM_FFd18,XLXI_2/state_FSM_FFd19,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd19: FDCPE port map (XLXI_2/state_FSM_FFd19,'0',lowClk,'0',NOT sendEnable);

FDCPE_XLXI_2/state_FSM_FFd2: FDCPE port map (XLXI_2/state_FSM_FFd2,XLXI_2/state_FSM_FFd3,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd3: FDCPE port map (XLXI_2/state_FSM_FFd3,XLXI_2/state_FSM_FFd4,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd4: FDCPE port map (XLXI_2/state_FSM_FFd4,XLXI_2/state_FSM_FFd5,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd5: FDCPE port map (XLXI_2/state_FSM_FFd5,XLXI_2/state_FSM_FFd6,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd6: FDCPE port map (XLXI_2/state_FSM_FFd6,XLXI_2/state_FSM_FFd7,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd7: FDCPE port map (XLXI_2/state_FSM_FFd7,XLXI_2/state_FSM_FFd8,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd8: FDCPE port map (XLXI_2/state_FSM_FFd8,XLXI_2/state_FSM_FFd9,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_2/state_FSM_FFd9: FDCPE port map (XLXI_2/state_FSM_FFd9,XLXI_2/state_FSM_FFd10,lowClk,NOT sendEnable,'0');

FDCPE_XLXI_3/XLXN_66: FDCPE port map (XLXI_3/XLXN_66,XLXI_3/XLXN_66_D,clk,'0','0');
XLXI_3/XLXN_66_D <= (rst AND NOT XLXI_3/XLXN_69);

FDCPE_XLXI_3/XLXN_67: FDCPE port map (XLXI_3/XLXN_67,XLXI_3/XLXN_67_D,clk,'0','0');
XLXI_3/XLXN_67_D <= (rst AND XLXI_3/XLXN_66);

FDCPE_XLXI_3/XLXN_68: FDCPE port map (XLXI_3/XLXN_68,XLXI_3/XLXN_68_D,clk,'0','0');
XLXI_3/XLXN_68_D <= (rst AND XLXI_3/XLXN_67);

FDCPE_XLXI_3/XLXN_69: FDCPE port map (XLXI_3/XLXN_69,XLXI_3/XLXN_69_D,clk,'0','0');
XLXI_3/XLXN_69_D <= (rst AND XLXI_3/XLXN_68);

FDCPE_data0: FDCPE port map (data(0),XLXI_3/XLXN_66,clk,NOT rst,'0',getRand);

FDCPE_data1: FDCPE port map (data(1),XLXI_3/XLXN_67,clk,NOT rst,'0',getRand);

FDCPE_data2: FDCPE port map (data(2),XLXI_3/XLXN_68,clk,NOT rst,'0',getRand);

FDCPE_data3: FDCPE port map (data(3),XLXI_3/XLXN_69,clk,NOT rst,'0',getRand);

FDCPE_lowClk: FDCPE port map (lowClk,lowClk_D,clk,rst,'0');
lowClk_D <= (XLXI_1/count(0) AND XLXI_1/count(1) AND 
	XLXI_1/count(2) AND XLXI_1/count(3) AND XLXI_1/count(4) AND 
	XLXI_1/count(5) AND XLXI_1/count(6) AND XLXI_1/count(7));

FDCPE_sendDone: FDCPE port map (sendDone,sendDone_D,lowClk,NOT sendEnable,'0');
sendDone_D <= (NOT sendDone AND NOT XLXI_2/state_FSM_FFd2);

FDCPE_xmt: FDCPE port map (xmt,xmt_D,lowClk,NOT sendEnable,'0');
xmt_D <= ((XLXI_2/state_FSM_FFd11)
	OR (XLXI_2/state_FSM_FFd7)
	OR (XLXI_2/state_FSM_FFd19)
	OR (XLXI_2/state_FSM_FFd13)
	OR (XLXI_2/state_FSM_FFd15)
	OR (XLXI_2/state_FSM_FFd17)
	OR (XLXI_2/state_FSM_FFd9)
	OR (EXP6_.EXP)
	OR (data(1) AND XLXI_2/state_FSM_FFd5)
	OR (data(0) AND XLXI_2/state_FSM_FFd6)
	OR (data(2) AND XLXI_2/state_FSM_FFd4)
	OR (data(3) AND XLXI_2/state_FSM_FFd3));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 GND                           
  2 KPR                              24 sendEnable                    
  3 KPR                              25 sendDone                      
  4 KPR                              26 getRand                       
  5 clk                              27 KPR                           
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 KPR                              34 KPR                           
 13 xmt                              35 KPR                           
 14 lowClk                           36 KPR                           
 15 TDI                              37 KPR                           
 16 TMS                              38 KPR                           
 17 TCK                              39 rst                           
 18 data<0>                          40 KPR                           
 19 data<1>                          41 VCC                           
 20 data<2>                          42 KPR                           
 21 VCC                              43 KPR                           
 22 data<3>                          44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
