INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sources_1/new/note_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sources_1/new/speaker_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control
WARNING: [VRFC 10-3676] redeclaration of ansi port 'buff_idx' is not allowed [D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sources_1/new/speaker_control.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab7/exp_1/exp_1.srcs/sim_1/new/speaker_control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker_control_tb
