<stg><name>scal<float, 2u, unsigned int></name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_betaC5, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strC6_i, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:3 %store_ln59 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln59 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %i_3 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:1 %icmp_ln59 = icmp_eq  i3 %i_3, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:3 %i_4 = add i3 %i_3, i3 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln59 = br i1 %icmp_ln59, void %for.inc.split, void %for.end10

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:2 %p_Val2_s = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %l_strC6_i

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:3 %l_val = trunc i64 %p_Val2_s

]]></Node>
<StgValue><ssdm name="l_val"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:5 %l_val_5 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="l_val_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:13 %store_ln59 = store i3 %i_4, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:4 %bitcast_ln110 = bitcast i32 %l_val

]]></Node>
<StgValue><ssdm name="bitcast_ln110"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:6 %bitcast_ln110_1 = bitcast i32 %l_val_5

]]></Node>
<StgValue><ssdm name="bitcast_ln110_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %mul = fmul i32 %bitcast_ln110, i32 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:8 %mul_1 = fmul i32 %bitcast_ln110_1, i32 0

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %mul = fmul i32 %bitcast_ln110, i32 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:8 %mul_1 = fmul i32 %bitcast_ln110_1, i32 0

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %mul = fmul i32 %bitcast_ln110, i32 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:8 %mul_1 = fmul i32 %bitcast_ln110_1, i32 0

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="31" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %mul = fmul i32 %bitcast_ln110, i32 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:8 %mul_1 = fmul i32 %bitcast_ln110_1, i32 0

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.end10:0 %ret_ln69 = ret

]]></Node>
<StgValue><ssdm name="ret_ln69"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln60"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:9 %l_val_V = bitcast i32 %mul

]]></Node>
<StgValue><ssdm name="l_val_V"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:10 %l_val_V_4 = bitcast i32 %mul_1

]]></Node>
<StgValue><ssdm name="l_val_V_4"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:11 %p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %l_val_V_4, i32 %l_val_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %write_ln67 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %l_betaC5, i64 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln67"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:14 %br_ln59 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="l_strC6_i" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="l_strC6_i"/></StgValue>
</port>
<port id="59" name="l_betaC5" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="l_betaC5"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="i" fromId="60" toId="9">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="l_betaC5" to="specinterface_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="66" from="empty_11" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="71" from="empty_26" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="74" from="empty_26" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="75" from="empty_26" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="76" from="empty_26" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="81" from="empty_26" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="82" from="empty_26" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="87" from="l_strC6_i" to="specinterface_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="88" from="empty_11" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="91" from="empty_26" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="94" from="empty_26" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="95" from="empty_26" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="96" from="empty_26" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="101" from="empty_26" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="102" from="empty_26" to="specinterface_ln0" fromId="70" toId="11">
</dataflow>
<dataflow id="103" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="106" from="StgValue_105" to="store_ln59" fromId="105" toId="12">
</dataflow>
<dataflow id="107" from="i" to="store_ln59" fromId="9" toId="12">
</dataflow>
<dataflow id="108" from="i" to="i_3" fromId="9" toId="14">
</dataflow>
<dataflow id="109" from="i_3" to="icmp_ln59" fromId="14" toId="15">
</dataflow>
<dataflow id="111" from="StgValue_110" to="icmp_ln59" fromId="110" toId="15">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="112" toId="16">
</dataflow>
<dataflow id="115" from="StgValue_114" to="empty" fromId="114" toId="16">
</dataflow>
<dataflow id="116" from="StgValue_114" to="empty" fromId="114" toId="16">
</dataflow>
<dataflow id="117" from="StgValue_114" to="empty" fromId="114" toId="16">
</dataflow>
<dataflow id="118" from="i_3" to="i_4" fromId="14" toId="17">
</dataflow>
<dataflow id="120" from="StgValue_119" to="i_4" fromId="119" toId="17">
</dataflow>
<dataflow id="121" from="icmp_ln59" to="br_ln59" fromId="15" toId="18">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.ap_fifo.volatile.i64P0A" to="p_Val2_s" fromId="122" toId="19">
</dataflow>
<dataflow id="124" from="l_strC6_i" to="p_Val2_s" fromId="58" toId="19">
</dataflow>
<dataflow id="125" from="p_Val2_s" to="l_val" fromId="19" toId="20">
</dataflow>
<dataflow id="127" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="l_val_5" fromId="126" toId="21">
</dataflow>
<dataflow id="128" from="p_Val2_s" to="l_val_5" fromId="19" toId="21">
</dataflow>
<dataflow id="130" from="StgValue_129" to="l_val_5" fromId="129" toId="21">
</dataflow>
<dataflow id="132" from="StgValue_131" to="l_val_5" fromId="131" toId="21">
</dataflow>
<dataflow id="133" from="i_4" to="store_ln59" fromId="17" toId="22">
</dataflow>
<dataflow id="134" from="i" to="store_ln59" fromId="9" toId="22">
</dataflow>
<dataflow id="135" from="l_val" to="bitcast_ln110" fromId="20" toId="23">
</dataflow>
<dataflow id="136" from="l_val_5" to="bitcast_ln110_1" fromId="21" toId="24">
</dataflow>
<dataflow id="137" from="bitcast_ln110" to="mul" fromId="23" toId="25">
</dataflow>
<dataflow id="139" from="StgValue_138" to="mul" fromId="138" toId="25">
</dataflow>
<dataflow id="140" from="bitcast_ln110_1" to="mul_1" fromId="24" toId="26">
</dataflow>
<dataflow id="141" from="StgValue_138" to="mul_1" fromId="138" toId="26">
</dataflow>
<dataflow id="142" from="bitcast_ln110" to="mul" fromId="23" toId="27">
</dataflow>
<dataflow id="143" from="StgValue_138" to="mul" fromId="138" toId="27">
</dataflow>
<dataflow id="144" from="bitcast_ln110_1" to="mul_1" fromId="24" toId="28">
</dataflow>
<dataflow id="145" from="StgValue_138" to="mul_1" fromId="138" toId="28">
</dataflow>
<dataflow id="146" from="bitcast_ln110" to="mul" fromId="23" toId="29">
</dataflow>
<dataflow id="147" from="StgValue_138" to="mul" fromId="138" toId="29">
</dataflow>
<dataflow id="148" from="bitcast_ln110_1" to="mul_1" fromId="24" toId="30">
</dataflow>
<dataflow id="149" from="StgValue_138" to="mul_1" fromId="138" toId="30">
</dataflow>
<dataflow id="150" from="bitcast_ln110" to="mul" fromId="23" toId="31">
</dataflow>
<dataflow id="151" from="StgValue_138" to="mul" fromId="138" toId="31">
</dataflow>
<dataflow id="152" from="bitcast_ln110_1" to="mul_1" fromId="24" toId="32">
</dataflow>
<dataflow id="153" from="StgValue_138" to="mul_1" fromId="138" toId="32">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecPipeline" to="specpipeline_ln60" fromId="154" toId="33">
</dataflow>
<dataflow id="156" from="StgValue_83" to="specpipeline_ln60" fromId="83" toId="33">
</dataflow>
<dataflow id="157" from="StgValue_67" to="specpipeline_ln60" fromId="67" toId="33">
</dataflow>
<dataflow id="158" from="StgValue_67" to="specpipeline_ln60" fromId="67" toId="33">
</dataflow>
<dataflow id="159" from="StgValue_67" to="specpipeline_ln60" fromId="67" toId="33">
</dataflow>
<dataflow id="160" from="empty_26" to="specpipeline_ln60" fromId="70" toId="33">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopName" to="specloopname_ln59" fromId="161" toId="34">
</dataflow>
<dataflow id="164" from="empty_17" to="specloopname_ln59" fromId="163" toId="34">
</dataflow>
<dataflow id="165" from="mul" to="l_val_V" fromId="31" toId="35">
</dataflow>
<dataflow id="166" from="mul_1" to="l_val_V_4" fromId="32" toId="36">
</dataflow>
<dataflow id="168" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="p_Result_s" fromId="167" toId="37">
</dataflow>
<dataflow id="169" from="l_val_V_4" to="p_Result_s" fromId="36" toId="37">
</dataflow>
<dataflow id="170" from="l_val_V" to="p_Result_s" fromId="35" toId="37">
</dataflow>
<dataflow id="172" from="_ssdm_op_Write.ap_fifo.volatile.i64P0A" to="write_ln67" fromId="171" toId="38">
</dataflow>
<dataflow id="173" from="l_betaC5" to="write_ln67" fromId="59" toId="38">
</dataflow>
<dataflow id="174" from="p_Result_s" to="write_ln67" fromId="37" toId="38">
</dataflow>
<dataflow id="175" from="icmp_ln59" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="176" from="icmp_ln59" to="StgValue_6" fromId="15" toId="6">
</dataflow>
</dataflows>


</stg>
