# do LogicalStep_Lab4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:33 on Apr 01,2021
# vlog -work work LogicalStep_Lab4_top.vo 
# -- Compiling module LogicalStep_Lab4_top
# -- Compiling module hard_block
# ** Warning: LogicalStep_Lab4_top.vo(2183): (vlog-13233) Design unit "hard_block" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	LogicalStep_Lab4_top
# End time: 14:28:34 on Apr 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:34 on Apr 01,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module LogicalStep_Lab4_top_vlg_vec_tst
# 
# Top level modules:
# 	LogicalStep_Lab4_top_vlg_vec_tst
# End time: 14:28:34 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.LogicalStep_Lab4_top_vlg_vec_tst 
# Start time: 14:28:34 on Apr 01,2021
# Loading work.LogicalStep_Lab4_top_vlg_vec_tst
# Loading work.LogicalStep_Lab4_top
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) LogicalStep_Lab4_top.vo(2127): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /LogicalStep_Lab4_top_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) LogicalStep_Lab4_top.vo(2127): [TFMPC] - Missing connection for port 'clk_dft'.
# after#27
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /LogicalStep_Lab4_top_vlg_vec_tst
# End time: 14:28:34 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
