report_min_pulse_width -nosplit
Scenario: func_fast
Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Corner typical: no PVT mismatches. (PVT-032)
Information: Corner fast: no PVT mismatches. (PVT-032)
Information: Corner slow: no PVT mismatches. (PVT-032)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.465383 ohm/um, via_r = 0.638714 ohm/cut, c = 0.126380 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.138997 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28592, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1351, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****************************************
Report : min_pulse_width
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Thu May 29 05:29:27 2025
****************************************

  Mode: func Corner: fast
  Scenario: func_fast

                             Required        Actual                            
   Pin                      pulse width    pulse width       Slack             
  ---------------------------------------------------------------------------
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Corner typical: no PVT mismatches. (PVT-032)
Information: Corner slow: no PVT mismatches. (PVT-032)
Information: Corner fast: no PVT mismatches. (PVT-032)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.465383 ohm/um, via_r = 0.638714 ohm/cut, c = 0.126380 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.138997 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28592, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1351, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
1
Scenario: func_slow
Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Corner typical: no PVT mismatches. (PVT-032)
Information: Corner fast: no PVT mismatches. (PVT-032)
Information: Corner slow: no PVT mismatches. (PVT-032)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.465383 ohm/um, via_r = 0.638714 ohm/cut, c = 0.126380 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.138997 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28592, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1351, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****************************************
Report : min_pulse_width
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Thu May 29 05:29:38 2025
****************************************

  Mode: func Corner: slow
  Scenario: func_slow

                             Required        Actual                            
   Pin                      pulse width    pulse width       Slack             
  ---------------------------------------------------------------------------
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Corner typical: no PVT mismatches. (PVT-032)
Information: Corner slow: no PVT mismatches. (PVT-032)
Information: Corner fast: no PVT mismatches. (PVT-032)
Warning: no valid parasitic for typical corner(LATE) (NEX-018)
Warning: no valid parasitic for typical corner(EARLY) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_placement.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_placement  (NEX-011)
Information: r = 2.465383 ohm/um, via_r = 0.638714 ohm/cut, c = 0.126380 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.179617 ohm/um, via_r = 1.038181 ohm/cut, c = 0.138997 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 28592, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1351, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
1
