
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max 744.96

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sel_r$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sel_r$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.25   16.03   33.34   33.34 v sel_r$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _01_ (net)
                 16.03    0.01   33.35 v _18_/A1 (OA211x2_ASAP7_75t_R)
     1    0.64    7.64   23.13   56.47 v _18_/Y (OA211x2_ASAP7_75t_R)
                                         _07_ (net)
                  7.64    0.01   56.48 v y$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                 56.48   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ y$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.50    8.50   library hold time
                                  8.50   data required time
-----------------------------------------------------------------------------
                                  8.50   data required time
                                -56.48   data arrival time
-----------------------------------------------------------------------------
                                 47.98   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: y$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    0.98    0.00    0.00  200.00 v rst (in)
                                         rst (net)
                  0.10    0.03  200.03 v input3/A (BUFx3_ASAP7_75t_R)
     1    0.71    4.61    9.78  209.81 v input3/Y (BUFx3_ASAP7_75t_R)
                                         net3 (net)
                  4.61    0.00  209.82 v _12_/A (INVx1_ASAP7_75t_R)
     4    2.30   15.61    9.24  219.06 ^ _12_/Y (INVx1_ASAP7_75t_R)
                                         _08_ (net)
                 15.61    0.02  219.08 ^ _18_/B (OA211x2_ASAP7_75t_R)
     1    0.71    7.91   20.75  239.82 ^ _18_/Y (OA211x2_ASAP7_75t_R)
                                         _07_ (net)
                  7.91    0.01  239.83 ^ y$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                239.83   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ y$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.20  984.80   library setup time
                                984.80   data required time
-----------------------------------------------------------------------------
                                984.80   data required time
                               -239.83   data arrival time
-----------------------------------------------------------------------------
                                744.96   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: y$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    0.98    0.00    0.00  200.00 v rst (in)
                                         rst (net)
                  0.10    0.03  200.03 v input3/A (BUFx3_ASAP7_75t_R)
     1    0.71    4.61    9.78  209.81 v input3/Y (BUFx3_ASAP7_75t_R)
                                         net3 (net)
                  4.61    0.00  209.82 v _12_/A (INVx1_ASAP7_75t_R)
     4    2.30   15.61    9.24  219.06 ^ _12_/Y (INVx1_ASAP7_75t_R)
                                         _08_ (net)
                 15.61    0.02  219.08 ^ _18_/B (OA211x2_ASAP7_75t_R)
     1    0.71    7.91   20.75  239.82 ^ _18_/Y (OA211x2_ASAP7_75t_R)
                                         _07_ (net)
                  7.91    0.01  239.83 ^ y$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                239.83   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ y$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.20  984.80   library setup time
                                984.80   data required time
-----------------------------------------------------------------------------
                                984.80   data required time
                               -239.83   data arrival time
-----------------------------------------------------------------------------
                                744.96   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
301.4435119628906

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9420

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
43.78441619873047

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9502

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sel_r$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sel_r$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
  34.99   34.99 v sel_r$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
  12.44   47.43 ^ _17_/Y (NAND2x1_ASAP7_75t_R)
  19.74   67.17 ^ _18_/Y (OA211x2_ASAP7_75t_R)
   0.01   67.18 ^ y$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
          67.18   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock network delay (ideal)
   0.00 1000.00   clock reconvergence pessimism
        1000.00 ^ y$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
 -15.20  984.80   library setup time
         984.80   data required time
---------------------------------------------------------
         984.80   data required time
         -67.18   data arrival time
---------------------------------------------------------
         917.62   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: sel_r$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sel_r$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
  33.34   33.34 v sel_r$_SDFF_PP0_/QN (DFFHQNx1_ASAP7_75t_R)
  23.13   56.47 v _18_/Y (OA211x2_ASAP7_75t_R)
   0.01   56.48 v y$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
          56.48   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ y$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.50    8.50   library hold time
           8.50   data required time
---------------------------------------------------------
           8.50   data required time
         -56.48   data arrival time
---------------------------------------------------------
          47.98   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
239.8341

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
744.9623

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
310.615671

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.46e-06   1.29e-07   6.40e-10   6.59e-06  85.5%
Combinational          8.25e-07   2.96e-07   9.19e-10   1.12e-06  14.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.29e-06   4.25e-07   1.56e-09   7.71e-06 100.0%
                          94.5%       5.5%       0.0%
