---
title: "HDL resources"
description: "Resources for learning HDL"
---

# Verilog

* [Verilog explorer in the browser](https://8bitworkshop.com/v3.9.0/?platform=verilog&file=clock_divider.v)
* [WTFpga workshop](https://github.com/esden/WTFpga)
* [Obijuan's Verilog tutorial](https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki/Home_EN)
* [Verilog cheatsheet](https://marceluda.github.io/rp_dummy/EEOF2018/Verilog_Cheat_Sheet.pdf)

# Tools

* [All the open source tools in one bundle](https://github.com/YosysHQ/oss-cad-suite-build)
* [Cocotb website](https://www.cocotb.org/)

