<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/  http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><id>9481</id>
	<dc:title xml:lang="en-US">Redundancy AES Masking Basis for Attack Mitigation (RAMBAM)</dc:title>
	<dc:creator>Belenky, Yaacov</dc:creator>
	<dc:creator>Bugaenko, Vadim</dc:creator>
	<dc:creator>Azriel, Leonid</dc:creator>
	<dc:creator>Chernyshchyk, Hennadii</dc:creator>
	<dc:creator>Dushar, Ira</dc:creator>
	<dc:creator>Karavaev, Oleg</dc:creator>
	<dc:creator>Maksimenko, Oleh</dc:creator>
	<dc:creator>Ruda, Yulia</dc:creator>
	<dc:creator>Teper, Valery</dc:creator>
	<dc:creator>Kreimer, Yury</dc:creator>
	<dc:subject xml:lang="en-US">Side-channel</dc:subject>
	<dc:subject xml:lang="en-US">DPA</dc:subject>
	<dc:subject xml:lang="en-US">SCA</dc:subject>
	<dc:subject xml:lang="en-US">FIA</dc:subject>
	<dc:subject xml:lang="en-US">AES</dc:subject>
	<dc:subject xml:lang="en-US">Algebraic</dc:subject>
	<dc:subject xml:lang="en-US">Masking</dc:subject>
	<dc:subject xml:lang="en-US">Sbox</dc:subject>
	<dc:subject xml:lang="en-US">Fault injection</dc:subject>
	<dc:subject xml:lang="en-US">SIFA</dc:subject>
	<dc:description xml:lang="en-US">In this work, we present RAMBAM, a novel concept of designing countermeasures against side-channel attacks and the Statistical Ineffective Fault Attack (specifically SIFA-1) on AES that employs redundant representations of finite field elements. From this concept, we derive a family of protected hardware implementations of AES. A fundamental property of RAMBAM is a security parameter d that along with other attributes of the scheme allows for making trade-offs between gate count, maximal frequency, performance, level of robustness to the first and higher-order side-channel attacks, and protection against SIFA-1. We present an analytical model that explains how the scheme reduces the leakage and how the design choices affect it. Furthermore, we demonstrate experimentally how different design choices achieve the required goals. In particular, the compact version exhibits a gate count as low as 12.075 kGE, while maintaining adequate protection. The performance-oriented version provides latency as low as one round per cycle, thus combining protection against SCA and SIFA-1 with high performance which is one of the original design goals of AES. Finally, we assess the leakage of the scheme for the first and the second (bivariate) orders using TVLA methodology on an FPGA implementation and observe resilience to at least 348M traces with 16 Sboxes.</dc:description>
	<dc:publisher xml:lang="en-US">Ruhr-Universit√§t Bochum</dc:publisher>
	<dc:date>2022-02-15</dc:date>
	<dc:type>info:eu-repo/semantics/article</dc:type>
	<dc:type>info:eu-repo/semantics/publishedVersion</dc:type>
	<dc:format>application/pdf</dc:format>
	<dc:identifier>https://tches.iacr.org/index.php/TCHES/article/view/9481</dc:identifier>
	<dc:identifier>10.46586/tches.v2022.i2.69-91</dc:identifier>
	<dc:source xml:lang="en-US">IACR Transactions on Cryptographic Hardware and Embedded Systems; Volume 2022, Issue 2; 69-91</dc:source>
	<dc:source>2569-2925</dc:source>
	<dc:language>eng</dc:language>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/9481/9022</dc:relation>
	<dc:rights xml:lang="en-US">Copyright (c) 2022 Yaacov Belenky, Vadim Bugaenko, Leonid Azriel, Hennadii Chernyshchyk, Ira Dushar, Oleg Karavaev, Oleh Maksimenko, Yulia Ruda, Valery Teper, Yury Kreimer</dc:rights>
	<dc:rights xml:lang="en-US">https://creativecommons.org/licenses/by/4.0/</dc:rights>
</oai_dc:dc>