GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\HSPI_Tx.v'
Undeclared symbol 'wire_tx_crc_clr', assumed default net type 'wire'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\HSPI_Tx.v":88)
Undeclared symbol 'wire_crc_en', assumed default net type 'wire'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\HSPI_Tx.v":89)
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\crc32_32b.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\data_storage_controller.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\debounce.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fake_fifo_test_data.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs\fifo_hs_input.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs_output\fifo_hs_output.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\gowin_ddr\gowin_ddr.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\hspi_sender.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\hspi_sender_btn.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\psram_memory_interface_hs_v2\psram_memory_interface_hs_v2.v'
Analyzing Verilog file 'C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\top.v'
Undeclared symbol 'init_done', assumed default net type 'wire'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\top.v":160)
Compiling module 'top'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\top.v":1)
Compiling module 'Gowin_DDR'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\gowin_ddr\gowin_ddr.v":9)
Compiling module 'fifo_hs_input'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs\fifo_hs_input.v":436)
Compiling module '**'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs\fifo_hs_input.v":435)
Compiling module 'Gowin_rPLL'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'PSRAM_Memory_Interface_HS_V2_Top'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\psram_memory_interface_hs_v2\psram_memory_interface_hs_v2.v":4770)
Compiling module '**'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\psram_memory_interface_hs_v2\psram_memory_interface_hs_v2.v":4769)
Compiling module 'fifo_hs_output'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs_output\fifo_hs_output.v":511)
Compiling module '**'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs_output\fifo_hs_output.v":510)
Compiling module 'data_storage_controller'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\data_storage_controller.v":1)
Compiling module 'debounce'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\debounce.v":21)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\data_storage_controller.v":186)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\data_storage_controller.v":221)
Compiling module 'hspi_sender'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\hspi_sender.v":1)
Compiling module 'crc32_32b'("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\crc32_32b.v":14)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\hspi_sender.v":166)
NOTE  (EX0101) : Current top module is "top"
WARN  (AG0100) : Find logical loop signal : "wfull_val1_s10"("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs\fifo_hs_input.v":435)
WARN  (AG0100) : Find logical loop signal : "wfull_val1_s10"("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs\fifo_hs_input.v":435)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "Full_s8"("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs\fifo_hs_input.v":435)
WARN  (AG0100) : Find logical loop signal : "Full_s8"("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs\fifo_hs_input.v":435)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "wfull_val1_s10"("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs_output\fifo_hs_output.v":510)
WARN  (AG0100) : Find logical loop signal : "wfull_val1_s10"("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs_output\fifo_hs_output.v":510)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "Full_s8"("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs_output\fifo_hs_output.v":510)
WARN  (AG0100) : Find logical loop signal : "Full_s8"("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\fifo_hs_output\fifo_hs_output.v":510)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[5%] Running netlist conversion ...
WARN  (CV0016) : Input test_key is unused("C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\src\top.v":11)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\impl\gwsynthesis\recv_corsslink_data.vg" completed
[100%] Generate report file "C:\Users\rui\Desktop\iphone_screen\gowin_fpga_mipi_prj\recv_corsslink_data\recv_corsslink_data\impl\gwsynthesis\recv_corsslink_data_syn.rpt.html" completed
GowinSynthesis finish
