# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 363 \
    name u_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_15 \
    op interface \
    ports { u_15_address0 { O 3 vector } u_15_ce0 { O 1 bit } u_15_we0 { O 1 bit } u_15_d0 { O 32 vector } u_15_address1 { O 3 vector } u_15_ce1 { O 1 bit } u_15_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 364 \
    name u_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_14 \
    op interface \
    ports { u_14_address0 { O 3 vector } u_14_ce0 { O 1 bit } u_14_we0 { O 1 bit } u_14_d0 { O 32 vector } u_14_address1 { O 3 vector } u_14_ce1 { O 1 bit } u_14_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 365 \
    name u_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_13 \
    op interface \
    ports { u_13_address0 { O 3 vector } u_13_ce0 { O 1 bit } u_13_we0 { O 1 bit } u_13_d0 { O 32 vector } u_13_address1 { O 3 vector } u_13_ce1 { O 1 bit } u_13_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 366 \
    name u_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_12 \
    op interface \
    ports { u_12_address0 { O 3 vector } u_12_ce0 { O 1 bit } u_12_we0 { O 1 bit } u_12_d0 { O 32 vector } u_12_address1 { O 3 vector } u_12_ce1 { O 1 bit } u_12_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 367 \
    name u_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_11 \
    op interface \
    ports { u_11_address0 { O 3 vector } u_11_ce0 { O 1 bit } u_11_we0 { O 1 bit } u_11_d0 { O 32 vector } u_11_address1 { O 3 vector } u_11_ce1 { O 1 bit } u_11_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 368 \
    name u_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_10 \
    op interface \
    ports { u_10_address0 { O 3 vector } u_10_ce0 { O 1 bit } u_10_we0 { O 1 bit } u_10_d0 { O 32 vector } u_10_address1 { O 3 vector } u_10_ce1 { O 1 bit } u_10_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 369 \
    name u_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_9 \
    op interface \
    ports { u_9_address0 { O 3 vector } u_9_ce0 { O 1 bit } u_9_we0 { O 1 bit } u_9_d0 { O 32 vector } u_9_address1 { O 3 vector } u_9_ce1 { O 1 bit } u_9_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 370 \
    name u_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_8 \
    op interface \
    ports { u_8_address0 { O 3 vector } u_8_ce0 { O 1 bit } u_8_we0 { O 1 bit } u_8_d0 { O 32 vector } u_8_address1 { O 3 vector } u_8_ce1 { O 1 bit } u_8_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 371 \
    name u_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_7 \
    op interface \
    ports { u_7_address0 { O 3 vector } u_7_ce0 { O 1 bit } u_7_we0 { O 1 bit } u_7_d0 { O 32 vector } u_7_address1 { O 3 vector } u_7_ce1 { O 1 bit } u_7_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 372 \
    name u_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_6 \
    op interface \
    ports { u_6_address0 { O 3 vector } u_6_ce0 { O 1 bit } u_6_we0 { O 1 bit } u_6_d0 { O 32 vector } u_6_address1 { O 3 vector } u_6_ce1 { O 1 bit } u_6_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 373 \
    name u_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_5 \
    op interface \
    ports { u_5_address0 { O 3 vector } u_5_ce0 { O 1 bit } u_5_we0 { O 1 bit } u_5_d0 { O 32 vector } u_5_address1 { O 3 vector } u_5_ce1 { O 1 bit } u_5_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 374 \
    name u_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_4 \
    op interface \
    ports { u_4_address0 { O 3 vector } u_4_ce0 { O 1 bit } u_4_we0 { O 1 bit } u_4_d0 { O 32 vector } u_4_address1 { O 3 vector } u_4_ce1 { O 1 bit } u_4_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 375 \
    name u_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_3 \
    op interface \
    ports { u_3_address0 { O 3 vector } u_3_ce0 { O 1 bit } u_3_we0 { O 1 bit } u_3_d0 { O 32 vector } u_3_address1 { O 3 vector } u_3_ce1 { O 1 bit } u_3_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 376 \
    name u_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_2 \
    op interface \
    ports { u_2_address0 { O 3 vector } u_2_ce0 { O 1 bit } u_2_we0 { O 1 bit } u_2_d0 { O 32 vector } u_2_address1 { O 3 vector } u_2_ce1 { O 1 bit } u_2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 377 \
    name u_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u_1 \
    op interface \
    ports { u_1_address0 { O 3 vector } u_1_ce0 { O 1 bit } u_1_we0 { O 1 bit } u_1_d0 { O 32 vector } u_1_address1 { O 3 vector } u_1_ce1 { O 1 bit } u_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 378 \
    name u \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename u \
    op interface \
    ports { u_address0 { O 3 vector } u_ce0 { O 1 bit } u_we0 { O 1 bit } u_d0 { O 32 vector } u_address1 { O 3 vector } u_ce1 { O 1 bit } u_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'u'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 379 \
    name x_hat_z \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z \
    op interface \
    ports { x_hat_z_address0 { O 3 vector } x_hat_z_ce0 { O 1 bit } x_hat_z_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 380 \
    name x_hat_z_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_1 \
    op interface \
    ports { x_hat_z_1_address0 { O 3 vector } x_hat_z_1_ce0 { O 1 bit } x_hat_z_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 381 \
    name x_hat_z_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_2 \
    op interface \
    ports { x_hat_z_2_address0 { O 3 vector } x_hat_z_2_ce0 { O 1 bit } x_hat_z_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 382 \
    name x_hat_z_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_3 \
    op interface \
    ports { x_hat_z_3_address0 { O 3 vector } x_hat_z_3_ce0 { O 1 bit } x_hat_z_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 383 \
    name x_hat_z_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_4 \
    op interface \
    ports { x_hat_z_4_address0 { O 3 vector } x_hat_z_4_ce0 { O 1 bit } x_hat_z_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 384 \
    name x_hat_z_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_5 \
    op interface \
    ports { x_hat_z_5_address0 { O 3 vector } x_hat_z_5_ce0 { O 1 bit } x_hat_z_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 385 \
    name x_hat_z_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_6 \
    op interface \
    ports { x_hat_z_6_address0 { O 3 vector } x_hat_z_6_ce0 { O 1 bit } x_hat_z_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 386 \
    name x_hat_z_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_7 \
    op interface \
    ports { x_hat_z_7_address0 { O 3 vector } x_hat_z_7_ce0 { O 1 bit } x_hat_z_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 387 \
    name x_hat_z_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_8 \
    op interface \
    ports { x_hat_z_8_address0 { O 3 vector } x_hat_z_8_ce0 { O 1 bit } x_hat_z_8_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 388 \
    name x_hat_z_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_9 \
    op interface \
    ports { x_hat_z_9_address0 { O 3 vector } x_hat_z_9_ce0 { O 1 bit } x_hat_z_9_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 389 \
    name x_hat_z_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_10 \
    op interface \
    ports { x_hat_z_10_address0 { O 3 vector } x_hat_z_10_ce0 { O 1 bit } x_hat_z_10_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 390 \
    name x_hat_z_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_11 \
    op interface \
    ports { x_hat_z_11_address0 { O 3 vector } x_hat_z_11_ce0 { O 1 bit } x_hat_z_11_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 391 \
    name x_hat_z_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_12 \
    op interface \
    ports { x_hat_z_12_address0 { O 3 vector } x_hat_z_12_ce0 { O 1 bit } x_hat_z_12_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 392 \
    name x_hat_z_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_13 \
    op interface \
    ports { x_hat_z_13_address0 { O 3 vector } x_hat_z_13_ce0 { O 1 bit } x_hat_z_13_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 393 \
    name x_hat_z_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_14 \
    op interface \
    ports { x_hat_z_14_address0 { O 3 vector } x_hat_z_14_ce0 { O 1 bit } x_hat_z_14_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 394 \
    name x_hat_z_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x_hat_z_15 \
    op interface \
    ports { x_hat_z_15_address0 { O 3 vector } x_hat_z_15_ce0 { O 1 bit } x_hat_z_15_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x_hat_z_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name chunk \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_chunk \
    op interface \
    ports { chunk { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName krnl_bp_flow_control_loop_pipe_sequential_init_U
set CompName krnl_bp_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix krnl_bp_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


