

================================================================
== Vitis HLS Report for 'broadcast_1_1_2_8_1152_s'
================================================================
* Date:           Thu Apr 28 15:57:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1154|     1154|  3.843 us|  3.843 us|  1154|  1154|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_1  |     1152|     1152|         2|          1|          1|  1152|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       39|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       70|    -|
|Register             |        -|     -|       18|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       18|      109|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |n_1_fu_65_p2                      |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_fu_71_p2               |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  39|          28|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |in_V_V_blk_n             |   9|          2|    1|          2|
    |n_reg_54                 |   9|          2|   11|         22|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  70|         15|   16|         35|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln105_reg_82        |   1|   0|    1|          0|
    |n_reg_54                 |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+----------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  broadcast<1, 1, 2, 8, 1152>|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  broadcast<1, 1, 2, 8, 1152>|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  broadcast<1, 1, 2, 8, 1152>|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  broadcast<1, 1, 2, 8, 1152>|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  broadcast<1, 1, 2, 8, 1152>|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  broadcast<1, 1, 2, 8, 1152>|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  broadcast<1, 1, 2, 8, 1152>|  return value|
|in_V_V_dout     |   in|   16|     ap_fifo|                       in_V_V|       pointer|
|in_V_V_empty_n  |   in|    1|     ap_fifo|                       in_V_V|       pointer|
|in_V_V_read     |  out|    1|     ap_fifo|                       in_V_V|       pointer|
|out_V_V_din     |  out|   16|     ap_fifo|                      out_V_V|       pointer|
|out_V_V_full_n  |   in|    1|     ap_fifo|                      out_V_V|       pointer|
|out_V_V_write   |  out|    1|     ap_fifo|                      out_V_V|       pointer|
+----------------+-----+-----+------------+-----------------------------+--------------+

