<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="vga_perif_mem.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vga_perif_mem.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga_perif_mem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga_perif_mem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vga_perif_mem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vga_perif_mem.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_perif_mem.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_perif_mem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga_perif_mem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga_perif_mem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_perif_mem_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_perif_mem_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_perif_mem_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_perif_mem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1460030424" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1460030424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460030424" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5433783076251768379" xil_pn:start_ts="1460030424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460030424" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3000094260470279370" xil_pn:start_ts="1460030424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460030424" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1460030424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460030424" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1180713727889057913" xil_pn:start_ts="1460030424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460030424" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859452503" xil_pn:start_ts="1460030424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460030424" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="687643055936441088" xil_pn:start_ts="1460030424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460392054" xil_pn:in_ck="-8398028482925323385" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1055669844915763269" xil_pn:start_ts="1460392042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vga_perif_mem.lso"/>
      <outfile xil_pn:name="vga_perif_mem.ngc"/>
      <outfile xil_pn:name="vga_perif_mem.ngr"/>
      <outfile xil_pn:name="vga_perif_mem.prj"/>
      <outfile xil_pn:name="vga_perif_mem.stx"/>
      <outfile xil_pn:name="vga_perif_mem.syr"/>
      <outfile xil_pn:name="vga_perif_mem.xst"/>
      <outfile xil_pn:name="vga_perif_mem_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1460389752" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8801771460753475506" xil_pn:start_ts="1460389752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460392917" xil_pn:in_ck="-1347593193597430377" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2100870546827837239" xil_pn:start_ts="1460392912">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vga_perif_mem.bld"/>
      <outfile xil_pn:name="vga_perif_mem_ngdbuild.xrpt"/>
    </transform>
  </transforms>

</generated_project>
