<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a100t-csg324-1</Part>
        <TopModelName>train_step</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>8829</Best-caseLatency>
            <Average-caseLatency>8829</Average-caseLatency>
            <Worst-caseLatency>8829</Worst-caseLatency>
            <Best-caseRealTimeLatency>88.290 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>88.290 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>88.290 us</Worst-caseRealTimeLatency>
            <Interval-min>8830</Interval-min>
            <Interval-max>8830</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../src/forward_fw.cpp:101</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>3</BRAM_18K>
            <DSP>192</DSP>
            <FF>16316</FF>
            <LUT>21235</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>270</BRAM_18K>
            <DSP>240</DSP>
            <FF>126800</FF>
            <LUT>63400</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_AWVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWADDR</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WDATA</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WSTRB</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARADDR</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RDATA</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RRESP</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BRESP</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>train_step</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>train_step</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>train_step</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWVALID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWREADY</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWADDR</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWLEN</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWSIZE</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWBURST</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWLOCK</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWCACHE</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWPROT</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWQOS</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWREGION</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_AWUSER</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WVALID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WREADY</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WDATA</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WSTRB</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WLAST</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_WUSER</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARVALID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARREADY</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARADDR</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARLEN</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARSIZE</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARBURST</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARLOCK</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARCACHE</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARPROT</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARQOS</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARREGION</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_ARUSER</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RVALID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RREADY</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RDATA</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RLAST</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RUSER</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_RRESP</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_BVALID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_BREADY</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_BRESP</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_BID</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_WEIGHTS_BUSER</name>
            <Object>WEIGHTS</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_pos_address0</name>
            <Object>img_pos</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_pos_ce0</name>
            <Object>img_pos</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_pos_q0</name>
            <Object>img_pos</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_neg_address0</name>
            <Object>img_neg</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_neg_ce0</name>
            <Object>img_neg</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>img_neg_q0</name>
            <Object>img_neg</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>train_step</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_train_step_Pipeline_VITIS_LOOP_118_1_fu_1826</InstName>
                    <ModuleName>train_step_Pipeline_VITIS_LOOP_118_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1826</ID>
                    <BindInstances>icmp_ln118_fu_110_p2 add_ln118_fu_116_p2 select_ln119_fu_141_p3 select_ln120_fu_158_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_train_step_Pipeline_VITIS_LOOP_28_1_fu_1838</InstName>
                    <ModuleName>train_step_Pipeline_VITIS_LOOP_28_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1838</ID>
                    <BindInstances>icmp_ln28_fu_868_p2 add_ln28_fu_874_p2 mac_muladd_8s_2s_10s_10_4_1_U37 mul_8s_2s_10_1_1_U5 mul_8s_2s_10_1_1_U6 mac_muladd_8s_2s_10s_10_4_1_U38 mul_8s_2s_10_1_1_U7 mac_muladd_8s_2s_10s_10_4_1_U39 mul_8s_2s_10_1_1_U8 mac_muladd_8s_2s_10s_10_4_1_U40 mul_8s_2s_10_1_1_U9 mac_muladd_8s_2s_10s_10_4_1_U41 mul_8s_2s_10_1_1_U10 mac_muladd_8s_2s_10s_10_4_1_U42 mul_8s_2s_10_1_1_U11 mac_muladd_8s_2s_10s_10_4_1_U43 mul_8s_2s_10_1_1_U12 mac_muladd_8s_2s_10s_10_4_1_U44 mul_8s_2s_10_1_1_U13 mac_muladd_8s_2s_10s_10_4_1_U45 mul_8s_2s_10_1_1_U14 mac_muladd_8s_2s_10s_10_4_1_U46 mul_8s_2s_10_1_1_U15 mac_muladd_8s_2s_10s_10_4_1_U47 mul_8s_2s_10_1_1_U16 mac_muladd_8s_2s_10s_10_4_1_U48 mul_8s_2s_10_1_1_U17 mac_muladd_8s_2s_10s_10_4_1_U49 mul_8s_2s_10_1_1_U18 mac_muladd_8s_2s_10s_10_4_1_U50 mul_8s_2s_10_1_1_U19 mac_muladd_8s_2s_10s_10_4_1_U51 mul_8s_2s_10_1_1_U20 mac_muladd_8s_2s_10s_10_4_1_U52 mul_8s_2s_10_1_1_U21 mac_muladd_8s_2s_10s_10_4_1_U53 mul_8s_2s_10_1_1_U22 mac_muladd_8s_2s_10s_10_4_1_U54 mul_8s_2s_10_1_1_U23 mac_muladd_8s_2s_10s_10_4_1_U55 mul_8s_2s_10_1_1_U24 mac_muladd_8s_2s_10s_10_4_1_U56 mul_8s_2s_10_1_1_U25 mac_muladd_8s_2s_10s_10_4_1_U57 mul_8s_2s_10_1_1_U26 mac_muladd_8s_2s_10s_10_4_1_U58 mul_8s_2s_10_1_1_U27 mac_muladd_8s_2s_10s_10_4_1_U59 mul_8s_2s_10_1_1_U28 mac_muladd_8s_2s_10s_10_4_1_U60 mul_8s_2s_10_1_1_U29 mac_muladd_8s_2s_10s_10_4_1_U61 mul_8s_2s_10_1_1_U30 mac_muladd_8s_2s_10s_10_4_1_U62 mul_8s_2s_10_1_1_U31 mac_muladd_8s_2s_10s_10_4_1_U63 mul_8s_2s_10_1_1_U32 mac_muladd_8s_2s_10s_10_4_1_U64 mul_8s_2s_10_1_1_U33 mac_muladd_8s_2s_10s_10_4_1_U65 mul_8s_2s_10_1_1_U34 mac_muladd_8s_2s_10s_10_4_1_U66 mul_8s_2s_10_1_1_U35 mac_muladd_8s_2s_10s_10_4_1_U67 mul_8s_2s_10_1_1_U36 mac_muladd_8s_2s_10s_10_4_1_U68 mac_muladd_8s_2s_10s_10_4_1_U37 mac_muladd_8s_2s_10s_10_4_1_U38 add_ln32_3_fu_945_p2 mac_muladd_8s_2s_10s_10_4_1_U39 mac_muladd_8s_2s_10s_10_4_1_U40 add_ln32_6_fu_983_p2 mac_muladd_8s_2s_10s_10_4_1_U41 mac_muladd_8s_2s_10s_10_4_1_U42 add_ln32_10_fu_1021_p2 mac_muladd_8s_2s_10s_10_4_1_U43 mac_muladd_8s_2s_10s_10_4_1_U44 add_ln32_13_fu_1062_p2 add_ln32_14_fu_1072_p2 mac_muladd_8s_2s_10s_10_4_1_U45 mac_muladd_8s_2s_10s_10_4_1_U46 add_ln32_18_fu_1127_p2 mac_muladd_8s_2s_10s_10_4_1_U47 mac_muladd_8s_2s_10s_10_4_1_U48 add_ln32_21_fu_1165_p2 mac_muladd_8s_2s_10s_10_4_1_U49 mac_muladd_8s_2s_10s_10_4_1_U50 add_ln32_25_fu_1203_p2 mac_muladd_8s_2s_10s_10_4_1_U51 mac_muladd_8s_2s_10s_10_4_1_U52 add_ln32_28_fu_1244_p2 add_ln32_29_fu_1254_p2 mac_muladd_8s_2s_10s_10_4_1_U53 mac_muladd_8s_2s_10s_10_4_1_U54 add_ln32_34_fu_1309_p2 mac_muladd_8s_2s_10s_10_4_1_U55 mac_muladd_8s_2s_10s_10_4_1_U56 add_ln32_37_fu_1350_p2 add_ln32_38_fu_1360_p2 mac_muladd_8s_2s_10s_10_4_1_U57 mac_muladd_8s_2s_10s_10_4_1_U58 add_ln32_41_fu_1398_p2 mac_muladd_8s_2s_10s_10_4_1_U59 mac_muladd_8s_2s_10s_10_4_1_U60 add_ln32_44_fu_1439_p2 add_ln32_45_fu_1449_p2 mac_muladd_8s_2s_10s_10_4_1_U61 mac_muladd_8s_2s_10s_10_4_1_U62 add_ln32_49_fu_1487_p2 mac_muladd_8s_2s_10s_10_4_1_U63 mac_muladd_8s_2s_10s_10_4_1_U64 add_ln32_52_fu_1525_p2 mac_muladd_8s_2s_10s_10_4_1_U65 mac_muladd_8s_2s_10s_10_4_1_U66 add_ln32_56_fu_1563_p2 mac_muladd_8s_2s_10s_10_4_1_U67 mac_muladd_8s_2s_10s_10_4_1_U68 add_ln32_59_fu_1582_p2 add_ln32_60_fu_1592_p2 select_ln7_fu_1645_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_train_step_Pipeline_VITIS_LOOP_45_1_fu_1912</InstName>
                    <ModuleName>train_step_Pipeline_VITIS_LOOP_45_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1912</ID>
                    <BindInstances>icmp_ln45_fu_484_p2 add_ln45_fu_490_p2 mac_muladd_8s_2s_10s_10_4_1_U154 mul_8s_2s_10_1_1_U138 mul_8s_2s_10_1_1_U139 mac_muladd_8s_2s_10s_10_4_1_U155 mul_8s_2s_10_1_1_U140 mac_muladd_8s_2s_10s_10_4_1_U156 mul_8s_2s_10_1_1_U141 mac_muladd_8s_2s_10s_10_4_1_U157 mul_8s_2s_10_1_1_U142 mac_muladd_8s_2s_10s_10_4_1_U158 mul_8s_2s_10_1_1_U143 mac_muladd_8s_2s_10s_10_4_1_U159 mul_8s_2s_10_1_1_U144 mac_muladd_8s_2s_10s_10_4_1_U160 mul_8s_2s_10_1_1_U145 mac_muladd_8s_2s_10s_10_4_1_U161 mul_8s_2s_10_1_1_U146 mac_muladd_8s_2s_10s_10_4_1_U162 mul_8s_2s_10_1_1_U147 mac_muladd_8s_2s_10s_10_4_1_U163 mul_8s_2s_10_1_1_U148 mac_muladd_8s_2s_10s_10_4_1_U164 mul_8s_2s_10_1_1_U149 mac_muladd_8s_2s_10s_10_4_1_U165 mul_8s_2s_10_1_1_U150 mac_muladd_8s_2s_10s_10_4_1_U166 mul_8s_2s_10_1_1_U151 mac_muladd_8s_2s_10s_10_4_1_U167 mul_8s_2s_10_1_1_U152 mac_muladd_8s_2s_10s_10_4_1_U168 mul_8s_2s_10_1_1_U153 mac_muladd_8s_2s_10s_10_4_1_U169 mac_muladd_8s_2s_10s_10_4_1_U154 mac_muladd_8s_2s_10s_10_4_1_U155 add_ln48_3_fu_561_p2 mac_muladd_8s_2s_10s_10_4_1_U156 mac_muladd_8s_2s_10s_10_4_1_U157 add_ln48_6_fu_602_p2 add_ln48_7_fu_612_p2 mac_muladd_8s_2s_10s_10_4_1_U158 mac_muladd_8s_2s_10s_10_4_1_U159 add_ln48_10_fu_650_p2 mac_muladd_8s_2s_10s_10_4_1_U160 mac_muladd_8s_2s_10s_10_4_1_U161 add_ln48_13_fu_691_p2 add_ln48_14_fu_701_p2 mac_muladd_8s_2s_10s_10_4_1_U162 mac_muladd_8s_2s_10s_10_4_1_U163 add_ln48_18_fu_739_p2 mac_muladd_8s_2s_10s_10_4_1_U164 mac_muladd_8s_2s_10s_10_4_1_U165 add_ln48_21_fu_777_p2 mac_muladd_8s_2s_10s_10_4_1_U166 mac_muladd_8s_2s_10s_10_4_1_U167 add_ln48_25_fu_815_p2 mac_muladd_8s_2s_10s_10_4_1_U168 mac_muladd_8s_2s_10s_10_4_1_U169 add_ln48_28_fu_834_p2 add_ln48_29_fu_844_p2 select_ln7_fu_888_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_train_step_Pipeline_VITIS_LOOP_28_11_fu_1954</InstName>
                    <ModuleName>train_step_Pipeline_VITIS_LOOP_28_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1954</ID>
                    <BindInstances>icmp_ln28_fu_868_p2 add_ln28_fu_874_p2 mac_muladd_8s_2s_10s_10_4_1_U237 mul_8s_2s_10_1_1_U205 mul_8s_2s_10_1_1_U206 mac_muladd_8s_2s_10s_10_4_1_U238 mul_8s_2s_10_1_1_U207 mac_muladd_8s_2s_10s_10_4_1_U239 mul_8s_2s_10_1_1_U208 mac_muladd_8s_2s_10s_10_4_1_U240 mul_8s_2s_10_1_1_U209 mac_muladd_8s_2s_10s_10_4_1_U241 mul_8s_2s_10_1_1_U210 mac_muladd_8s_2s_10s_10_4_1_U242 mul_8s_2s_10_1_1_U211 mac_muladd_8s_2s_10s_10_4_1_U243 mul_8s_2s_10_1_1_U212 mac_muladd_8s_2s_10s_10_4_1_U244 mul_8s_2s_10_1_1_U213 mac_muladd_8s_2s_10s_10_4_1_U245 mul_8s_2s_10_1_1_U214 mac_muladd_8s_2s_10s_10_4_1_U246 mul_8s_2s_10_1_1_U215 mac_muladd_8s_2s_10s_10_4_1_U247 mul_8s_2s_10_1_1_U216 mac_muladd_8s_2s_10s_10_4_1_U248 mul_8s_2s_10_1_1_U217 mac_muladd_8s_2s_10s_10_4_1_U249 mul_8s_2s_10_1_1_U218 mac_muladd_8s_2s_10s_10_4_1_U250 mul_8s_2s_10_1_1_U219 mac_muladd_8s_2s_10s_10_4_1_U251 mul_8s_2s_10_1_1_U220 mac_muladd_8s_2s_10s_10_4_1_U252 mul_8s_2s_10_1_1_U221 mac_muladd_8s_2s_10s_10_4_1_U253 mul_8s_2s_10_1_1_U222 mac_muladd_8s_2s_10s_10_4_1_U254 mul_8s_2s_10_1_1_U223 mac_muladd_8s_2s_10s_10_4_1_U255 mul_8s_2s_10_1_1_U224 mac_muladd_8s_2s_10s_10_4_1_U256 mul_8s_2s_10_1_1_U225 mac_muladd_8s_2s_10s_10_4_1_U257 mul_8s_2s_10_1_1_U226 mac_muladd_8s_2s_10s_10_4_1_U258 mul_8s_2s_10_1_1_U227 mac_muladd_8s_2s_10s_10_4_1_U259 mul_8s_2s_10_1_1_U228 mac_muladd_8s_2s_10s_10_4_1_U260 mul_8s_2s_10_1_1_U229 mac_muladd_8s_2s_10s_10_4_1_U261 mul_8s_2s_10_1_1_U230 mac_muladd_8s_2s_10s_10_4_1_U262 mul_8s_2s_10_1_1_U231 mac_muladd_8s_2s_10s_10_4_1_U263 mul_8s_2s_10_1_1_U232 mac_muladd_8s_2s_10s_10_4_1_U264 mul_8s_2s_10_1_1_U233 mac_muladd_8s_2s_10s_10_4_1_U265 mul_8s_2s_10_1_1_U234 mac_muladd_8s_2s_10s_10_4_1_U266 mul_8s_2s_10_1_1_U235 mac_muladd_8s_2s_10s_10_4_1_U267 mul_8s_2s_10_1_1_U236 mac_muladd_8s_2s_10s_10_4_1_U268 mac_muladd_8s_2s_10s_10_4_1_U237 mac_muladd_8s_2s_10s_10_4_1_U238 add_ln32_2_fu_945_p2 mac_muladd_8s_2s_10s_10_4_1_U239 mac_muladd_8s_2s_10s_10_4_1_U240 add_ln32_5_fu_983_p2 mac_muladd_8s_2s_10s_10_4_1_U241 mac_muladd_8s_2s_10s_10_4_1_U242 add_ln32_9_fu_1021_p2 mac_muladd_8s_2s_10s_10_4_1_U243 mac_muladd_8s_2s_10s_10_4_1_U244 add_ln32_12_fu_1062_p2 add_ln32_13_fu_1072_p2 mac_muladd_8s_2s_10s_10_4_1_U245 mac_muladd_8s_2s_10s_10_4_1_U246 add_ln32_17_fu_1127_p2 mac_muladd_8s_2s_10s_10_4_1_U247 mac_muladd_8s_2s_10s_10_4_1_U248 add_ln32_20_fu_1165_p2 mac_muladd_8s_2s_10s_10_4_1_U249 mac_muladd_8s_2s_10s_10_4_1_U250 add_ln32_24_fu_1203_p2 mac_muladd_8s_2s_10s_10_4_1_U251 mac_muladd_8s_2s_10s_10_4_1_U252 add_ln32_27_fu_1244_p2 add_ln32_28_fu_1254_p2 mac_muladd_8s_2s_10s_10_4_1_U253 mac_muladd_8s_2s_10s_10_4_1_U254 add_ln32_33_fu_1309_p2 mac_muladd_8s_2s_10s_10_4_1_U255 mac_muladd_8s_2s_10s_10_4_1_U256 add_ln32_36_fu_1350_p2 add_ln32_37_fu_1360_p2 mac_muladd_8s_2s_10s_10_4_1_U257 mac_muladd_8s_2s_10s_10_4_1_U258 add_ln32_40_fu_1398_p2 mac_muladd_8s_2s_10s_10_4_1_U259 mac_muladd_8s_2s_10s_10_4_1_U260 add_ln32_43_fu_1439_p2 add_ln32_44_fu_1449_p2 mac_muladd_8s_2s_10s_10_4_1_U261 mac_muladd_8s_2s_10s_10_4_1_U262 add_ln32_48_fu_1487_p2 mac_muladd_8s_2s_10s_10_4_1_U263 mac_muladd_8s_2s_10s_10_4_1_U264 add_ln32_51_fu_1525_p2 mac_muladd_8s_2s_10s_10_4_1_U265 mac_muladd_8s_2s_10s_10_4_1_U266 add_ln32_55_fu_1563_p2 mac_muladd_8s_2s_10s_10_4_1_U267 mac_muladd_8s_2s_10s_10_4_1_U268 add_ln32_58_fu_1582_p2 add_ln32_59_fu_1592_p2 select_ln7_fu_1645_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_train_step_Pipeline_VITIS_LOOP_45_12_fu_2028</InstName>
                    <ModuleName>train_step_Pipeline_VITIS_LOOP_45_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2028</ID>
                    <BindInstances>icmp_ln45_fu_484_p2 add_ln45_fu_490_p2 mac_muladd_8s_2s_10s_10_4_1_U352 mul_8s_2s_10_1_1_U336 mul_8s_2s_10_1_1_U337 mac_muladd_8s_2s_10s_10_4_1_U353 mul_8s_2s_10_1_1_U338 mac_muladd_8s_2s_10s_10_4_1_U354 mul_8s_2s_10_1_1_U339 mac_muladd_8s_2s_10s_10_4_1_U355 mul_8s_2s_10_1_1_U340 mac_muladd_8s_2s_10s_10_4_1_U356 mul_8s_2s_10_1_1_U341 mac_muladd_8s_2s_10s_10_4_1_U357 mul_8s_2s_10_1_1_U342 mac_muladd_8s_2s_10s_10_4_1_U358 mul_8s_2s_10_1_1_U343 mac_muladd_8s_2s_10s_10_4_1_U359 mul_8s_2s_10_1_1_U344 mac_muladd_8s_2s_10s_10_4_1_U360 mul_8s_2s_10_1_1_U345 mac_muladd_8s_2s_10s_10_4_1_U361 mul_8s_2s_10_1_1_U346 mac_muladd_8s_2s_10s_10_4_1_U362 mul_8s_2s_10_1_1_U347 mac_muladd_8s_2s_10s_10_4_1_U363 mul_8s_2s_10_1_1_U348 mac_muladd_8s_2s_10s_10_4_1_U364 mul_8s_2s_10_1_1_U349 mac_muladd_8s_2s_10s_10_4_1_U365 mul_8s_2s_10_1_1_U350 mac_muladd_8s_2s_10s_10_4_1_U366 mul_8s_2s_10_1_1_U351 mac_muladd_8s_2s_10s_10_4_1_U367 mac_muladd_8s_2s_10s_10_4_1_U352 mac_muladd_8s_2s_10s_10_4_1_U353 add_ln48_2_fu_561_p2 mac_muladd_8s_2s_10s_10_4_1_U354 mac_muladd_8s_2s_10s_10_4_1_U355 add_ln48_5_fu_602_p2 add_ln48_6_fu_612_p2 mac_muladd_8s_2s_10s_10_4_1_U356 mac_muladd_8s_2s_10s_10_4_1_U357 add_ln48_9_fu_650_p2 mac_muladd_8s_2s_10s_10_4_1_U358 mac_muladd_8s_2s_10s_10_4_1_U359 add_ln48_12_fu_691_p2 add_ln48_13_fu_701_p2 mac_muladd_8s_2s_10s_10_4_1_U360 mac_muladd_8s_2s_10s_10_4_1_U361 add_ln48_17_fu_739_p2 mac_muladd_8s_2s_10s_10_4_1_U362 mac_muladd_8s_2s_10s_10_4_1_U363 add_ln48_20_fu_777_p2 mac_muladd_8s_2s_10s_10_4_1_U364 mac_muladd_8s_2s_10s_10_4_1_U365 add_ln48_24_fu_815_p2 mac_muladd_8s_2s_10s_10_4_1_U366 mac_muladd_8s_2s_10s_10_4_1_U367 add_ln48_27_fu_834_p2 add_ln48_28_fu_844_p2 select_ln7_fu_888_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070</InstName>
                    <ModuleName>train_step_Pipeline_VITIS_LOOP_64_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2070</ID>
                    <BindInstances>icmp_ln64_fu_2418_p2 add_ln64_fu_2424_p2 delta_fu_2471_p2 add_ln67_fu_2452_p2 mac_muladd_3s_2s_8s_9_4_1_U403 mac_muladd_3s_2s_8s_9_4_1_U403 mac_muladd_3s_2s_8s_9_4_1_U403 select_ln70_fu_2496_p3 add_ln67_1_fu_2504_p2 mac_muladd_3s_2s_8s_9_4_1_U404 mac_muladd_3s_2s_8s_9_4_1_U404 mac_muladd_3s_2s_8s_9_4_1_U404 select_ln70_1_fu_2525_p3 add_ln67_2_fu_2533_p2 mac_muladd_3s_2s_8s_9_4_1_U405 mac_muladd_3s_2s_8s_9_4_1_U405 mac_muladd_3s_2s_8s_9_4_1_U405 select_ln70_2_fu_2554_p3 add_ln67_3_fu_2562_p2 mac_muladd_3s_2s_8s_9_4_1_U406 mac_muladd_3s_2s_8s_9_4_1_U406 mac_muladd_3s_2s_8s_9_4_1_U406 select_ln70_3_fu_2583_p3 add_ln67_4_fu_2591_p2 mac_muladd_3s_2s_8s_9_4_1_U407 mac_muladd_3s_2s_8s_9_4_1_U407 mac_muladd_3s_2s_8s_9_4_1_U407 select_ln70_4_fu_2612_p3 add_ln67_5_fu_2620_p2 mac_muladd_3s_2s_8s_9_4_1_U408 mac_muladd_3s_2s_8s_9_4_1_U408 mac_muladd_3s_2s_8s_9_4_1_U408 select_ln70_5_fu_2641_p3 add_ln67_6_fu_2649_p2 mac_muladd_3s_2s_8s_9_4_1_U409 mac_muladd_3s_2s_8s_9_4_1_U409 mac_muladd_3s_2s_8s_9_4_1_U409 select_ln70_6_fu_2670_p3 add_ln67_7_fu_2678_p2 mac_muladd_3s_2s_8s_9_4_1_U410 mac_muladd_3s_2s_8s_9_4_1_U410 mac_muladd_3s_2s_8s_9_4_1_U410 select_ln70_7_fu_2699_p3 add_ln67_8_fu_2707_p2 mac_muladd_3s_2s_8s_9_4_1_U411 mac_muladd_3s_2s_8s_9_4_1_U411 mac_muladd_3s_2s_8s_9_4_1_U411 select_ln70_8_fu_2728_p3 add_ln67_9_fu_2736_p2 mac_muladd_3s_2s_8s_9_4_1_U412 mac_muladd_3s_2s_8s_9_4_1_U412 mac_muladd_3s_2s_8s_9_4_1_U412 select_ln70_9_fu_2757_p3 add_ln67_10_fu_2765_p2 mac_muladd_3s_2s_8s_9_4_1_U413 mac_muladd_3s_2s_8s_9_4_1_U413 mac_muladd_3s_2s_8s_9_4_1_U413 select_ln70_10_fu_2786_p3 add_ln67_11_fu_2794_p2 mac_muladd_3s_2s_8s_9_4_1_U414 mac_muladd_3s_2s_8s_9_4_1_U414 mac_muladd_3s_2s_8s_9_4_1_U414 select_ln70_11_fu_2815_p3 add_ln67_12_fu_2823_p2 mac_muladd_3s_2s_8s_9_4_1_U415 mac_muladd_3s_2s_8s_9_4_1_U415 mac_muladd_3s_2s_8s_9_4_1_U415 select_ln70_12_fu_2844_p3 add_ln67_13_fu_2852_p2 mac_muladd_3s_2s_8s_9_4_1_U416 mac_muladd_3s_2s_8s_9_4_1_U416 mac_muladd_3s_2s_8s_9_4_1_U416 select_ln70_13_fu_2873_p3 add_ln67_14_fu_2881_p2 mac_muladd_3s_2s_8s_9_4_1_U417 mac_muladd_3s_2s_8s_9_4_1_U417 mac_muladd_3s_2s_8s_9_4_1_U417 select_ln70_14_fu_2902_p3 add_ln67_15_fu_2910_p2 mac_muladd_3s_2s_8s_9_4_1_U418 mac_muladd_3s_2s_8s_9_4_1_U418 mac_muladd_3s_2s_8s_9_4_1_U418 select_ln70_15_fu_2931_p3 add_ln67_16_fu_2939_p2 mac_muladd_3s_2s_8s_9_4_1_U419 mac_muladd_3s_2s_8s_9_4_1_U419 mac_muladd_3s_2s_8s_9_4_1_U419 select_ln70_16_fu_2960_p3 add_ln67_17_fu_2968_p2 mac_muladd_3s_2s_8s_9_4_1_U420 mac_muladd_3s_2s_8s_9_4_1_U420 mac_muladd_3s_2s_8s_9_4_1_U420 select_ln70_17_fu_2989_p3 add_ln67_18_fu_2997_p2 mac_muladd_3s_2s_8s_9_4_1_U421 mac_muladd_3s_2s_8s_9_4_1_U421 mac_muladd_3s_2s_8s_9_4_1_U421 select_ln70_18_fu_3018_p3 add_ln67_19_fu_3026_p2 mac_muladd_3s_2s_8s_9_4_1_U422 mac_muladd_3s_2s_8s_9_4_1_U422 mac_muladd_3s_2s_8s_9_4_1_U422 select_ln70_19_fu_3047_p3 add_ln67_20_fu_3055_p2 mac_muladd_3s_2s_8s_9_4_1_U423 mac_muladd_3s_2s_8s_9_4_1_U423 mac_muladd_3s_2s_8s_9_4_1_U423 select_ln70_20_fu_3076_p3 add_ln67_21_fu_3084_p2 mac_muladd_3s_2s_8s_9_4_1_U424 mac_muladd_3s_2s_8s_9_4_1_U424 mac_muladd_3s_2s_8s_9_4_1_U424 select_ln70_21_fu_3105_p3 add_ln67_22_fu_3113_p2 mac_muladd_3s_2s_8s_9_4_1_U425 mac_muladd_3s_2s_8s_9_4_1_U425 mac_muladd_3s_2s_8s_9_4_1_U425 select_ln70_22_fu_3134_p3 add_ln67_23_fu_3142_p2 mac_muladd_3s_2s_8s_9_4_1_U426 mac_muladd_3s_2s_8s_9_4_1_U426 mac_muladd_3s_2s_8s_9_4_1_U426 select_ln70_23_fu_3163_p3 add_ln67_24_fu_3171_p2 mac_muladd_3s_2s_8s_9_4_1_U427 mac_muladd_3s_2s_8s_9_4_1_U427 mac_muladd_3s_2s_8s_9_4_1_U427 select_ln70_24_fu_3192_p3 add_ln67_25_fu_3200_p2 mac_muladd_3s_2s_8s_9_4_1_U428 mac_muladd_3s_2s_8s_9_4_1_U428 mac_muladd_3s_2s_8s_9_4_1_U428 select_ln70_25_fu_3221_p3 add_ln67_26_fu_3229_p2 mac_muladd_3s_2s_8s_9_4_1_U429 mac_muladd_3s_2s_8s_9_4_1_U429 mac_muladd_3s_2s_8s_9_4_1_U429 select_ln70_26_fu_3250_p3 add_ln67_27_fu_3258_p2 mac_muladd_3s_2s_8s_9_4_1_U430 mac_muladd_3s_2s_8s_9_4_1_U430 mac_muladd_3s_2s_8s_9_4_1_U430 select_ln70_27_fu_3279_p3 add_ln67_28_fu_3287_p2 mac_muladd_3s_2s_8s_9_4_1_U431 mac_muladd_3s_2s_8s_9_4_1_U431 mac_muladd_3s_2s_8s_9_4_1_U431 select_ln70_28_fu_3308_p3 add_ln67_29_fu_3316_p2 mac_muladd_3s_2s_8s_9_4_1_U432 mac_muladd_3s_2s_8s_9_4_1_U432 mac_muladd_3s_2s_8s_9_4_1_U432 select_ln70_29_fu_3337_p3 add_ln67_30_fu_3345_p2 mac_muladd_3s_2s_8s_9_4_1_U433 mac_muladd_3s_2s_8s_9_4_1_U433 mac_muladd_3s_2s_8s_9_4_1_U433 select_ln70_30_fu_3366_p3 add_ln67_31_fu_3374_p2 mac_muladd_3s_2s_8s_9_4_1_U434 mac_muladd_3s_2s_8s_9_4_1_U434 mac_muladd_3s_2s_8s_9_4_1_U434 select_ln70_31_fu_3395_p3 add_ln67_32_fu_3403_p2 mac_muladd_3s_2s_8s_9_4_1_U435 mac_muladd_3s_2s_8s_9_4_1_U435 mac_muladd_3s_2s_8s_9_4_1_U435 select_ln70_32_fu_3424_p3 add_ln67_33_fu_3432_p2 mac_muladd_3s_2s_8s_9_4_1_U436 mac_muladd_3s_2s_8s_9_4_1_U436 mac_muladd_3s_2s_8s_9_4_1_U436 select_ln70_33_fu_3453_p3 add_ln67_34_fu_3461_p2 mac_muladd_3s_2s_8s_9_4_1_U437 mac_muladd_3s_2s_8s_9_4_1_U437 mac_muladd_3s_2s_8s_9_4_1_U437 select_ln70_34_fu_3482_p3 add_ln67_35_fu_3490_p2 mac_muladd_3s_2s_8s_9_4_1_U438 mac_muladd_3s_2s_8s_9_4_1_U438 mac_muladd_3s_2s_8s_9_4_1_U438 select_ln70_35_fu_3511_p3 add_ln67_36_fu_3519_p2 mac_muladd_3s_2s_8s_9_4_1_U439 mac_muladd_3s_2s_8s_9_4_1_U439 mac_muladd_3s_2s_8s_9_4_1_U439 select_ln70_36_fu_3540_p3 add_ln67_37_fu_3548_p2 mac_muladd_3s_2s_8s_9_4_1_U440 mac_muladd_3s_2s_8s_9_4_1_U440 mac_muladd_3s_2s_8s_9_4_1_U440 select_ln70_37_fu_3569_p3 add_ln67_38_fu_3577_p2 mac_muladd_3s_2s_8s_9_4_1_U441 mac_muladd_3s_2s_8s_9_4_1_U441 mac_muladd_3s_2s_8s_9_4_1_U441 select_ln70_38_fu_3598_p3 add_ln67_39_fu_3606_p2 mac_muladd_3s_2s_8s_9_4_1_U442 mac_muladd_3s_2s_8s_9_4_1_U442 mac_muladd_3s_2s_8s_9_4_1_U442 select_ln70_39_fu_3627_p3 add_ln67_40_fu_3635_p2 mac_muladd_3s_2s_8s_9_4_1_U443 mac_muladd_3s_2s_8s_9_4_1_U443 mac_muladd_3s_2s_8s_9_4_1_U443 select_ln70_40_fu_3656_p3 add_ln67_41_fu_3664_p2 mac_muladd_3s_2s_8s_9_4_1_U444 mac_muladd_3s_2s_8s_9_4_1_U444 mac_muladd_3s_2s_8s_9_4_1_U444 select_ln70_41_fu_3685_p3 add_ln67_42_fu_3693_p2 mac_muladd_3s_2s_8s_9_4_1_U445 mac_muladd_3s_2s_8s_9_4_1_U445 mac_muladd_3s_2s_8s_9_4_1_U445 select_ln70_42_fu_3714_p3 add_ln67_43_fu_3722_p2 mac_muladd_3s_2s_8s_9_4_1_U446 mac_muladd_3s_2s_8s_9_4_1_U446 mac_muladd_3s_2s_8s_9_4_1_U446 select_ln70_43_fu_3743_p3 add_ln67_44_fu_3751_p2 mac_muladd_3s_2s_8s_9_4_1_U447 mac_muladd_3s_2s_8s_9_4_1_U447 mac_muladd_3s_2s_8s_9_4_1_U447 select_ln70_44_fu_3772_p3 add_ln67_45_fu_3780_p2 mac_muladd_3s_2s_8s_9_4_1_U448 mac_muladd_3s_2s_8s_9_4_1_U448 mac_muladd_3s_2s_8s_9_4_1_U448 select_ln70_45_fu_3801_p3 add_ln67_46_fu_3809_p2 mac_muladd_3s_2s_8s_9_4_1_U449 mac_muladd_3s_2s_8s_9_4_1_U449 mac_muladd_3s_2s_8s_9_4_1_U449 select_ln70_46_fu_3830_p3 add_ln67_47_fu_3838_p2 mac_muladd_3s_2s_8s_9_4_1_U450 mac_muladd_3s_2s_8s_9_4_1_U450 mac_muladd_3s_2s_8s_9_4_1_U450 select_ln70_47_fu_3859_p3 add_ln67_48_fu_3867_p2 mac_muladd_3s_2s_8s_9_4_1_U451 mac_muladd_3s_2s_8s_9_4_1_U451 mac_muladd_3s_2s_8s_9_4_1_U451 select_ln70_48_fu_3888_p3 add_ln67_49_fu_3896_p2 mac_muladd_3s_2s_8s_9_4_1_U452 mac_muladd_3s_2s_8s_9_4_1_U452 mac_muladd_3s_2s_8s_9_4_1_U452 select_ln70_49_fu_3917_p3 add_ln67_50_fu_3925_p2 mac_muladd_3s_2s_8s_9_4_1_U453 mac_muladd_3s_2s_8s_9_4_1_U453 mac_muladd_3s_2s_8s_9_4_1_U453 select_ln70_50_fu_3946_p3 add_ln67_51_fu_3954_p2 mac_muladd_3s_2s_8s_9_4_1_U454 mac_muladd_3s_2s_8s_9_4_1_U454 mac_muladd_3s_2s_8s_9_4_1_U454 select_ln70_51_fu_3975_p3 add_ln67_52_fu_3983_p2 mac_muladd_3s_2s_8s_9_4_1_U455 mac_muladd_3s_2s_8s_9_4_1_U455 mac_muladd_3s_2s_8s_9_4_1_U455 select_ln70_52_fu_4004_p3 add_ln67_53_fu_4012_p2 mac_muladd_3s_2s_8s_9_4_1_U456 mac_muladd_3s_2s_8s_9_4_1_U456 mac_muladd_3s_2s_8s_9_4_1_U456 select_ln70_53_fu_4033_p3 add_ln67_54_fu_4041_p2 mac_muladd_3s_2s_8s_9_4_1_U457 mac_muladd_3s_2s_8s_9_4_1_U457 mac_muladd_3s_2s_8s_9_4_1_U457 select_ln70_54_fu_4062_p3 add_ln67_55_fu_4070_p2 mac_muladd_3s_2s_8s_9_4_1_U458 mac_muladd_3s_2s_8s_9_4_1_U458 mac_muladd_3s_2s_8s_9_4_1_U458 select_ln70_55_fu_4179_p3 add_ln67_56_fu_4081_p2 mac_muladd_3s_2s_8s_9_4_1_U459 mac_muladd_3s_2s_8s_9_4_1_U459 mac_muladd_3s_2s_8s_9_4_1_U459 select_ln70_56_fu_4197_p3 add_ln67_57_fu_4092_p2 mac_muladd_3s_2s_8s_9_4_1_U460 mac_muladd_3s_2s_8s_9_4_1_U460 mac_muladd_3s_2s_8s_9_4_1_U460 select_ln70_57_fu_4215_p3 add_ln67_58_fu_4103_p2 mac_muladd_3s_2s_8s_9_4_1_U461 mac_muladd_3s_2s_8s_9_4_1_U461 mac_muladd_3s_2s_8s_9_4_1_U461 select_ln70_58_fu_4233_p3 add_ln67_59_fu_4114_p2 mac_muladd_3s_2s_8s_9_4_1_U462 mac_muladd_3s_2s_8s_9_4_1_U462 mac_muladd_3s_2s_8s_9_4_1_U462 select_ln70_59_fu_4251_p3 add_ln67_60_fu_4125_p2 mac_muladd_3s_2s_8s_9_4_1_U463 mac_muladd_3s_2s_8s_9_4_1_U463 mac_muladd_3s_2s_8s_9_4_1_U463 select_ln70_60_fu_4269_p3 add_ln67_61_fu_4136_p2 mac_muladd_3s_2s_8s_9_4_1_U464 mac_muladd_3s_2s_8s_9_4_1_U464 mac_muladd_3s_2s_8s_9_4_1_U464 select_ln70_61_fu_4287_p3 add_ln67_62_fu_4147_p2 mac_muladd_3s_2s_8s_9_4_1_U465 mac_muladd_3s_2s_8s_9_4_1_U465 mac_muladd_3s_2s_8s_9_4_1_U465 select_ln70_62_fu_4305_p3 add_ln67_63_fu_4158_p2 mac_muladd_3s_2s_8s_9_4_1_U466 mac_muladd_3s_2s_8s_9_4_1_U466 mac_muladd_3s_2s_8s_9_4_1_U466 select_ln70_63_fu_4323_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143</InstName>
                    <ModuleName>train_step_Pipeline_VITIS_LOOP_85_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2143</ID>
                    <BindInstances>icmp_ln85_fu_1268_p2 add_ln85_fu_1274_p2 delta_fu_1317_p2 add_ln88_fu_1298_p2 mac_muladd_3s_2s_8s_9_4_1_U536 mac_muladd_3s_2s_8s_9_4_1_U536 mac_muladd_3s_2s_8s_9_4_1_U536 select_ln90_fu_1342_p3 add_ln88_1_fu_1350_p2 mac_muladd_3s_2s_8s_9_4_1_U537 mac_muladd_3s_2s_8s_9_4_1_U537 mac_muladd_3s_2s_8s_9_4_1_U537 select_ln90_1_fu_1371_p3 add_ln88_2_fu_1379_p2 mac_muladd_3s_2s_8s_9_4_1_U538 mac_muladd_3s_2s_8s_9_4_1_U538 mac_muladd_3s_2s_8s_9_4_1_U538 select_ln90_2_fu_1400_p3 add_ln88_3_fu_1408_p2 mac_muladd_3s_2s_8s_9_4_1_U539 mac_muladd_3s_2s_8s_9_4_1_U539 mac_muladd_3s_2s_8s_9_4_1_U539 select_ln90_3_fu_1429_p3 add_ln88_4_fu_1437_p2 mac_muladd_3s_2s_8s_9_4_1_U540 mac_muladd_3s_2s_8s_9_4_1_U540 mac_muladd_3s_2s_8s_9_4_1_U540 select_ln90_4_fu_1458_p3 add_ln88_5_fu_1466_p2 mac_muladd_3s_2s_8s_9_4_1_U541 mac_muladd_3s_2s_8s_9_4_1_U541 mac_muladd_3s_2s_8s_9_4_1_U541 select_ln90_5_fu_1487_p3 add_ln88_6_fu_1495_p2 mac_muladd_3s_2s_8s_9_4_1_U542 mac_muladd_3s_2s_8s_9_4_1_U542 mac_muladd_3s_2s_8s_9_4_1_U542 select_ln90_6_fu_1516_p3 add_ln88_7_fu_1524_p2 mac_muladd_3s_2s_8s_9_4_1_U543 mac_muladd_3s_2s_8s_9_4_1_U543 mac_muladd_3s_2s_8s_9_4_1_U543 select_ln90_7_fu_1545_p3 add_ln88_8_fu_1553_p2 mac_muladd_3s_2s_8s_9_4_1_U544 mac_muladd_3s_2s_8s_9_4_1_U544 mac_muladd_3s_2s_8s_9_4_1_U544 select_ln90_8_fu_1574_p3 add_ln88_9_fu_1582_p2 mac_muladd_3s_2s_8s_9_4_1_U545 mac_muladd_3s_2s_8s_9_4_1_U545 mac_muladd_3s_2s_8s_9_4_1_U545 select_ln90_9_fu_1603_p3 add_ln88_10_fu_1611_p2 mac_muladd_3s_2s_8s_9_4_1_U546 mac_muladd_3s_2s_8s_9_4_1_U546 mac_muladd_3s_2s_8s_9_4_1_U546 select_ln90_10_fu_1632_p3 add_ln88_11_fu_1640_p2 mac_muladd_3s_2s_8s_9_4_1_U547 mac_muladd_3s_2s_8s_9_4_1_U547 mac_muladd_3s_2s_8s_9_4_1_U547 select_ln90_11_fu_1661_p3 add_ln88_12_fu_1669_p2 mac_muladd_3s_2s_8s_9_4_1_U548 mac_muladd_3s_2s_8s_9_4_1_U548 mac_muladd_3s_2s_8s_9_4_1_U548 select_ln90_12_fu_1690_p3 add_ln88_13_fu_1698_p2 mac_muladd_3s_2s_8s_9_4_1_U549 mac_muladd_3s_2s_8s_9_4_1_U549 mac_muladd_3s_2s_8s_9_4_1_U549 select_ln90_13_fu_1719_p3 add_ln88_14_fu_1727_p2 mac_muladd_3s_2s_8s_9_4_1_U550 mac_muladd_3s_2s_8s_9_4_1_U550 mac_muladd_3s_2s_8s_9_4_1_U550 select_ln90_14_fu_1748_p3 add_ln88_15_fu_1756_p2 mac_muladd_3s_2s_8s_9_4_1_U551 mac_muladd_3s_2s_8s_9_4_1_U551 mac_muladd_3s_2s_8s_9_4_1_U551 select_ln90_15_fu_1777_p3 add_ln88_16_fu_1785_p2 mac_muladd_3s_2s_8s_9_4_1_U552 mac_muladd_3s_2s_8s_9_4_1_U552 mac_muladd_3s_2s_8s_9_4_1_U552 select_ln90_16_fu_1806_p3 add_ln88_17_fu_1814_p2 mac_muladd_3s_2s_8s_9_4_1_U553 mac_muladd_3s_2s_8s_9_4_1_U553 mac_muladd_3s_2s_8s_9_4_1_U553 select_ln90_17_fu_1835_p3 add_ln88_18_fu_1843_p2 mac_muladd_3s_2s_8s_9_4_1_U554 mac_muladd_3s_2s_8s_9_4_1_U554 mac_muladd_3s_2s_8s_9_4_1_U554 select_ln90_18_fu_1864_p3 add_ln88_19_fu_1872_p2 mac_muladd_3s_2s_8s_9_4_1_U555 mac_muladd_3s_2s_8s_9_4_1_U555 mac_muladd_3s_2s_8s_9_4_1_U555 select_ln90_19_fu_1893_p3 add_ln88_20_fu_1901_p2 mac_muladd_3s_2s_8s_9_4_1_U556 mac_muladd_3s_2s_8s_9_4_1_U556 mac_muladd_3s_2s_8s_9_4_1_U556 select_ln90_20_fu_1922_p3 add_ln88_21_fu_1930_p2 mac_muladd_3s_2s_8s_9_4_1_U557 mac_muladd_3s_2s_8s_9_4_1_U557 mac_muladd_3s_2s_8s_9_4_1_U557 select_ln90_21_fu_1951_p3 add_ln88_22_fu_1959_p2 mac_muladd_3s_2s_8s_9_4_1_U558 mac_muladd_3s_2s_8s_9_4_1_U558 mac_muladd_3s_2s_8s_9_4_1_U558 select_ln90_22_fu_1980_p3 add_ln88_23_fu_1988_p2 mac_muladd_3s_2s_8s_9_4_1_U559 mac_muladd_3s_2s_8s_9_4_1_U559 mac_muladd_3s_2s_8s_9_4_1_U559 select_ln90_23_fu_2097_p3 add_ln88_24_fu_1999_p2 mac_muladd_3s_2s_8s_9_4_1_U560 mac_muladd_3s_2s_8s_9_4_1_U560 mac_muladd_3s_2s_8s_9_4_1_U560 select_ln90_24_fu_2115_p3 add_ln88_25_fu_2010_p2 mac_muladd_3s_2s_8s_9_4_1_U561 mac_muladd_3s_2s_8s_9_4_1_U561 mac_muladd_3s_2s_8s_9_4_1_U561 select_ln90_25_fu_2133_p3 add_ln88_26_fu_2021_p2 mac_muladd_3s_2s_8s_9_4_1_U562 mac_muladd_3s_2s_8s_9_4_1_U562 mac_muladd_3s_2s_8s_9_4_1_U562 select_ln90_26_fu_2151_p3 add_ln88_27_fu_2032_p2 mac_muladd_3s_2s_8s_9_4_1_U563 mac_muladd_3s_2s_8s_9_4_1_U563 mac_muladd_3s_2s_8s_9_4_1_U563 select_ln90_27_fu_2169_p3 add_ln88_28_fu_2043_p2 mac_muladd_3s_2s_8s_9_4_1_U564 mac_muladd_3s_2s_8s_9_4_1_U564 mac_muladd_3s_2s_8s_9_4_1_U564 select_ln90_28_fu_2187_p3 add_ln88_29_fu_2054_p2 mac_muladd_3s_2s_8s_9_4_1_U565 mac_muladd_3s_2s_8s_9_4_1_U565 mac_muladd_3s_2s_8s_9_4_1_U565 select_ln90_29_fu_2205_p3 add_ln88_30_fu_2065_p2 mac_muladd_3s_2s_8s_9_4_1_U566 mac_muladd_3s_2s_8s_9_4_1_U566 mac_muladd_3s_2s_8s_9_4_1_U566 select_ln90_30_fu_2223_p3 add_ln88_31_fu_2076_p2 mac_muladd_3s_2s_8s_9_4_1_U567 mac_muladd_3s_2s_8s_9_4_1_U567 mac_muladd_3s_2s_8s_9_4_1_U567 select_ln90_31_fu_2241_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>in_pos_U in_neg_U hidden_pos_U hidden_neg_U out_pos_U out_neg_U CTRL_s_axi_U control_s_axi_U WEIGHTS_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>train_step_Pipeline_VITIS_LOOP_118_1</Name>
            <Loops>
                <VITIS_LOOP_118_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_1>
                        <Name>VITIS_LOOP_118_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_118_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:118</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_118_1>
                            <Name>VITIS_LOOP_118_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../src/forward_fw.cpp:118</SourceLocation>
                        </VITIS_LOOP_118_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>71</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln118_fu_110_p2" SOURCE="../src/forward_fw.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_116_p2" SOURCE="../src/forward_fw.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln119_fu_141_p3" SOURCE="../src/forward_fw.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_118_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln120_fu_158_p3" SOURCE="../src/forward_fw.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln120" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>train_step_Pipeline_VITIS_LOOP_28_1</Name>
            <Loops>
                <VITIS_LOOP_28_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2057</Best-caseLatency>
                    <Average-caseLatency>2057</Average-caseLatency>
                    <Worst-caseLatency>2057</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2056</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_28_1>
                        <Name>VITIS_LOOP_28_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>2055</Latency>
                        <AbsoluteTimeLatency>20.550 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_28_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:28~../src/forward_fw.cpp:128</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_28_1>
                            <Name>VITIS_LOOP_28_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../src/forward_fw.cpp:28~../src/forward_fw.cpp:128</SourceLocation>
                        </VITIS_LOOP_28_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>13</UTIL_DSP>
                    <FF>1443</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2353</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_fu_868_p2" SOURCE="../src/forward_fw.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_874_p2" SOURCE="../src/forward_fw.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U37" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U5" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U6" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U38" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U7" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U39" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U8" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U40" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U9" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U41" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U10" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U42" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U11" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U43" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U12" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U44" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U13" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U45" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U14" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U46" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U15" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U47" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U16" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U48" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U17" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U49" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U18" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U50" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U19" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U51" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U20" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U52" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U21" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U53" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U22" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U54" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U23" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U55" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U24" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U56" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U25" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U57" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U26" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U58" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U27" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U59" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U28" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U60" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U29" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U61" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U30" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U62" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U31" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U63" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U32" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U64" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U33" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U65" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U34" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U66" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U35" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U67" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U36" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U68" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U37" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U38" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_3_fu_945_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U39" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U40" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_6_fu_983_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U41" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U42" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_10_fu_1021_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U43" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U44" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_13_fu_1062_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_14_fu_1072_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U45" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U46" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_18_fu_1127_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U47" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U48" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_21_fu_1165_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U49" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U50" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_25_fu_1203_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U51" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U52" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_28_fu_1244_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_29_fu_1254_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U53" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U54" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_34_fu_1309_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U55" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U56" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_37_fu_1350_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_38_fu_1360_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U57" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U58" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_41_fu_1398_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U59" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U60" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_44_fu_1439_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_45_fu_1449_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U61" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U62" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_49_fu_1487_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U63" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U64" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_52_fu_1525_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U65" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U66" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_56_fu_1563_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U67" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U68" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_59_fu_1582_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_60_fu_1592_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln7_fu_1645_p3" SOURCE="../src/forward_fw.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln7" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>train_step_Pipeline_VITIS_LOOP_45_1</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>328</Best-caseLatency>
                    <Average-caseLatency>328</Average-caseLatency>
                    <Worst-caseLatency>328</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>327</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>326</Latency>
                        <AbsoluteTimeLatency>3.260 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:45~../src/forward_fw.cpp:129</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_45_1>
                            <Name>VITIS_LOOP_45_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../src/forward_fw.cpp:45~../src/forward_fw.cpp:129</SourceLocation>
                        </VITIS_LOOP_45_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>719</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1232</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_fu_484_p2" SOURCE="../src/forward_fw.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_490_p2" SOURCE="../src/forward_fw.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U154" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U138" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U139" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U155" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U140" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U156" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U141" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U157" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U142" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U158" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U143" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U159" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U144" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U160" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U145" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U161" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U146" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U162" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U147" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U163" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U148" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U164" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U149" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U165" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U150" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U166" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U151" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U167" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U152" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U168" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U153" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U169" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U154" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U155" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_3_fu_561_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U156" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U157" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_6_fu_602_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_7_fu_612_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U158" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U159" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_10_fu_650_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U160" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U161" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_13_fu_691_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_14_fu_701_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U162" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U163" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_18_fu_739_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U164" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U165" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_21_fu_777_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U166" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U167" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_25_fu_815_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U168" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U169" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_28_fu_834_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_29_fu_844_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln7_fu_888_p3" SOURCE="../src/forward_fw.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln7" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>train_step_Pipeline_VITIS_LOOP_28_11</Name>
            <Loops>
                <VITIS_LOOP_28_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2057</Best-caseLatency>
                    <Average-caseLatency>2057</Average-caseLatency>
                    <Worst-caseLatency>2057</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2056</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_28_1>
                        <Name>VITIS_LOOP_28_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>2055</Latency>
                        <AbsoluteTimeLatency>20.550 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_28_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:28~../src/forward_fw.cpp:132</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_28_1>
                            <Name>VITIS_LOOP_28_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../src/forward_fw.cpp:28~../src/forward_fw.cpp:132</SourceLocation>
                        </VITIS_LOOP_28_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>13</UTIL_DSP>
                    <FF>1443</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2353</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_fu_868_p2" SOURCE="../src/forward_fw.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_874_p2" SOURCE="../src/forward_fw.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U237" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U205" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U206" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U238" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U207" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U239" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U208" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U240" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U209" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U241" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U210" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U242" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U211" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U243" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U212" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U244" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U213" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U245" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U214" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U246" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U215" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U247" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U216" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U248" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U217" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U249" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U218" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U250" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U219" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U251" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U220" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U252" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U221" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U253" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U222" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U254" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U223" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U255" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U224" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U256" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U225" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U257" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U226" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U258" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U227" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U259" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U228" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U260" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U229" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U261" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U230" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U262" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U231" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U263" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U232" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U264" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U233" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U265" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U234" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U266" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U235" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U267" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U236" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U268" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln32_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U237" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U238" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_2_fu_945_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U239" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U240" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_5_fu_983_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U241" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U242" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_9_fu_1021_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U243" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U244" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_12_fu_1062_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_13_fu_1072_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U245" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U246" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_17_fu_1127_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U247" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U248" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_20_fu_1165_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U249" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U250" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_24_fu_1203_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U251" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U252" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_27_fu_1244_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_28_fu_1254_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U253" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U254" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_33_fu_1309_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U255" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U256" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_36_fu_1350_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_37_fu_1360_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U257" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U258" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_40_fu_1398_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U259" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U260" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_43_fu_1439_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_44_fu_1449_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U261" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U262" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_48_fu_1487_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U263" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U264" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_51_fu_1525_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U265" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U266" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_55_fu_1563_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U267" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U268" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_58_fu_1582_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_59_fu_1592_p2" SOURCE="../src/forward_fw.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_28_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln7_fu_1645_p3" SOURCE="../src/forward_fw.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln7" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>train_step_Pipeline_VITIS_LOOP_45_12</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>328</Best-caseLatency>
                    <Average-caseLatency>328</Average-caseLatency>
                    <Worst-caseLatency>328</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>327</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>326</Latency>
                        <AbsoluteTimeLatency>3.260 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:45~../src/forward_fw.cpp:133</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_45_1>
                            <Name>VITIS_LOOP_45_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../src/forward_fw.cpp:45~../src/forward_fw.cpp:133</SourceLocation>
                        </VITIS_LOOP_45_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>719</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1232</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_fu_484_p2" SOURCE="../src/forward_fw.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_490_p2" SOURCE="../src/forward_fw.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U352" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U336" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U337" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U353" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U338" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U354" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U339" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U355" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U340" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U356" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U341" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U357" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U342" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U358" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U343" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U359" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U344" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U360" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U345" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U361" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U346" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U362" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U347" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U363" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U348" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U364" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U349" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U365" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U350" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U366" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_10_1_1_U351" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U367" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln48_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U352" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U353" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_2_fu_561_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U354" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U355" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_5_fu_602_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_6_fu_612_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U356" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U357" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_9_fu_650_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U358" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U359" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_12_fu_691_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_13_fu_701_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U360" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U361" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_17_fu_739_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U362" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U363" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_20_fu_777_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U364" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U365" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_24_fu_815_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U366" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_10s_10_4_1_U367" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_27_fu_834_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_28_fu_844_p2" SOURCE="../src/forward_fw.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln7_fu_888_p3" SOURCE="../src/forward_fw.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln7" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>train_step_Pipeline_VITIS_LOOP_64_1</Name>
            <Loops>
                <VITIS_LOOP_64_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3074</Best-caseLatency>
                    <Average-caseLatency>3074</Average-caseLatency>
                    <Worst-caseLatency>3074</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2112</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1>
                        <Name>VITIS_LOOP_64_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>3072</Latency>
                        <AbsoluteTimeLatency>30.720 us</AbsoluteTimeLatency>
                        <PipelineII>64</PipelineII>
                        <PipelineDepth>1089</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_64_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:64~../src/forward_fw.cpp:136</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_1>
                            <Name>VITIS_LOOP_64_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../src/forward_fw.cpp:67~../src/forward_fw.cpp:136</SourceLocation>
                        </VITIS_LOOP_64_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>26</UTIL_DSP>
                    <FF>6450</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>7020</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_2418_p2" SOURCE="../src/forward_fw.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_2424_p2" SOURCE="../src/forward_fw.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="sub" PRAGMA="" RTLNAME="delta_fu_2471_p2" SOURCE="../src/forward_fw.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="delta" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_2452_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U403" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U403" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U403" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_fu_2496_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_2504_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U404" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U404" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U404" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_1_fu_2525_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_2_fu_2533_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U405" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U405" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U405" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_2_fu_2554_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_3_fu_2562_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U406" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U406" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U406" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_3_fu_2583_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_4_fu_2591_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U407" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U407" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U407" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_4_fu_2612_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_5_fu_2620_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U408" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U408" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U408" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_5_fu_2641_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_6_fu_2649_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U409" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U409" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U409" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_6_fu_2670_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_7_fu_2678_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U410" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U410" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U410" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_7_fu_2699_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_8_fu_2707_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U411" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U411" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U411" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_8_fu_2728_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_9_fu_2736_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U412" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U412" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U412" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_9_fu_2757_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_10_fu_2765_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U413" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U413" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U413" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_10_fu_2786_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_11_fu_2794_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U414" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U414" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U414" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_11_fu_2815_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_12_fu_2823_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U415" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U415" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U415" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_12_fu_2844_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_13_fu_2852_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U416" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U416" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U416" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_13_fu_2873_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_14_fu_2881_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U417" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U417" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U417" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_14_fu_2902_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_15_fu_2910_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U418" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U418" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U418" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_15_fu_2931_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_16_fu_2939_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U419" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U419" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U419" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_16_fu_2960_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_17_fu_2968_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U420" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U420" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U420" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_17_fu_2989_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_18_fu_2997_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U421" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U421" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U421" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_18_fu_3018_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_19_fu_3026_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U422" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U422" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U422" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_19_fu_3047_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_20_fu_3055_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U423" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U423" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U423" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_20_fu_3076_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_21_fu_3084_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U424" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U424" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U424" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_21_fu_3105_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_22_fu_3113_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U425" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U425" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U425" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_22_fu_3134_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_23_fu_3142_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U426" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U426" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U426" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_23_fu_3163_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_24_fu_3171_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U427" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U427" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U427" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_24_fu_3192_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_25_fu_3200_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U428" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U428" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U428" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_25_fu_3221_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_26_fu_3229_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U429" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U429" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U429" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_26_fu_3250_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_27_fu_3258_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U430" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U430" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U430" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_27_fu_3279_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_28_fu_3287_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U431" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U431" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U431" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_28_fu_3308_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_29_fu_3316_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U432" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U432" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U432" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_29_fu_3337_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_30_fu_3345_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U433" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U433" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U433" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_30_fu_3366_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_31_fu_3374_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U434" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U434" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U434" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_31_fu_3395_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_32_fu_3403_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U435" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U435" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U435" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_32_fu_3424_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_33_fu_3432_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U436" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U436" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U436" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_33_fu_3453_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_34_fu_3461_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U437" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U437" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U437" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_34_fu_3482_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_35_fu_3490_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U438" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U438" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U438" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_35_fu_3511_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_36_fu_3519_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U439" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U439" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U439" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_36_fu_3540_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_37_fu_3548_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U440" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U440" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U440" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_37_fu_3569_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_38_fu_3577_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U441" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U441" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U441" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_38_fu_3598_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_39_fu_3606_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U442" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U442" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U442" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_39_fu_3627_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_40_fu_3635_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U443" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U443" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U443" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_40_fu_3656_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_41_fu_3664_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U444" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U444" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U444" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_41_fu_3685_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_42_fu_3693_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U445" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U445" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U445" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_42_fu_3714_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_43_fu_3722_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U446" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U446" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U446" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_43_fu_3743_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_44_fu_3751_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U447" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U447" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U447" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_44_fu_3772_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_45_fu_3780_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U448" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U448" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U448" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_45_fu_3801_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_46_fu_3809_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U449" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U449" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U449" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_46_fu_3830_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_47_fu_3838_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U450" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U450" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U450" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_47_fu_3859_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_48_fu_3867_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U451" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U451" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U451" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_48_fu_3888_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_49_fu_3896_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U452" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U452" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U452" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_49_fu_3917_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_50_fu_3925_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U453" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U453" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U453" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_50_fu_3946_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_51_fu_3954_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U454" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U454" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U454" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_51_fu_3975_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_52_fu_3983_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U455" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U455" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U455" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_52_fu_4004_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_53_fu_4012_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U456" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U456" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U456" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_53_fu_4033_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_54_fu_4041_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U457" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U457" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U457" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_54_fu_4062_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_55_fu_4070_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U458" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U458" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U458" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_55_fu_4179_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_56_fu_4081_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U459" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U459" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U459" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_56_fu_4197_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_57_fu_4092_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U460" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U460" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U460" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_57_fu_4215_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_58_fu_4103_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U461" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U461" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U461" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_58_fu_4233_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_59_fu_4114_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U462" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U462" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U462" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_59_fu_4251_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_60_fu_4125_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U463" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U463" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U463" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_60_fu_4269_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_61_fu_4136_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U464" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U464" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U464" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_61_fu_4287_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_62_fu_4147_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U465" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U465" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U465" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_62_fu_4305_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_63_fu_4158_p2" SOURCE="../src/forward_fw.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U466" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U466" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln68_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U466" SOURCE="../src/forward_fw.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_63_fu_4323_p3" SOURCE="../src/forward_fw.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_63" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>train_step_Pipeline_VITIS_LOOP_85_1</Name>
            <Loops>
                <VITIS_LOOP_85_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>834</Best-caseLatency>
                    <Average-caseLatency>834</Average-caseLatency>
                    <Worst-caseLatency>834</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>352</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_85_1>
                        <Name>VITIS_LOOP_85_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>832</Latency>
                        <AbsoluteTimeLatency>8.320 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>545</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_85_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:85~../src/forward_fw.cpp:137</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_85_1>
                            <Name>VITIS_LOOP_85_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../src/forward_fw.cpp:85~../src/forward_fw.cpp:137</SourceLocation>
                        </VITIS_LOOP_85_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>13</UTIL_DSP>
                    <FF>3664</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3910</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_1268_p2" SOURCE="../src/forward_fw.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_1274_p2" SOURCE="../src/forward_fw.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="sub" PRAGMA="" RTLNAME="delta_fu_1317_p2" SOURCE="../src/forward_fw.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="delta" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_1298_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U536" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U536" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U536" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1342_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_1350_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U537" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U537" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U537" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_1_fu_1371_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_2_fu_1379_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U538" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U538" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U538" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_2_fu_1400_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_3_fu_1408_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U539" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U539" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U539" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_3_fu_1429_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_4_fu_1437_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U540" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U540" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U540" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_4_fu_1458_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_5_fu_1466_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U541" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U541" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U541" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_5_fu_1487_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_6_fu_1495_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U542" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U542" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U542" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_6_fu_1516_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_7_fu_1524_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U543" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U543" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U543" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_7_fu_1545_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_8_fu_1553_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U544" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U544" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U544" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_8_fu_1574_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_9_fu_1582_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U545" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U545" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U545" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_9_fu_1603_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_10_fu_1611_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U546" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U546" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U546" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_10_fu_1632_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_11_fu_1640_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U547" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U547" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U547" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_11_fu_1661_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_12_fu_1669_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U548" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U548" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U548" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_12_fu_1690_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_13_fu_1698_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U549" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U549" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U549" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_13_fu_1719_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_14_fu_1727_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U550" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U550" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U550" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_14_fu_1748_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_15_fu_1756_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U551" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U551" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U551" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_15_fu_1777_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_16_fu_1785_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U552" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U552" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U552" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_16_fu_1806_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_17_fu_1814_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U553" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U553" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U553" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_17_fu_1835_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_18_fu_1843_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U554" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U554" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U554" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_18_fu_1864_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_19_fu_1872_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U555" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U555" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U555" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_19_fu_1893_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_20_fu_1901_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U556" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U556" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U556" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_20_fu_1922_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_21_fu_1930_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U557" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U557" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U557" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_21_fu_1951_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_22_fu_1959_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U558" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U558" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U558" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_22_fu_1980_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_23_fu_1988_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U559" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U559" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U559" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_23_fu_2097_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_24_fu_1999_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U560" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U560" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U560" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_24_fu_2115_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_25_fu_2010_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U561" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U561" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U561" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_25_fu_2133_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_26_fu_2021_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U562" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U562" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U562" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_26_fu_2151_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_27_fu_2032_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U563" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U563" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U563" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_27_fu_2169_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_28_fu_2043_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U564" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U564" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U564" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_28_fu_2187_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_29_fu_2054_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U565" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U565" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U565" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_29_fu_2205_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_30_fu_2065_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U566" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U566" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U566" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_30_fu_2223_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_31_fu_2076_p2" SOURCE="../src/forward_fw.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U567" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U567" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln89_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_85_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3s_2s_8s_9_4_1_U567" SOURCE="../src/forward_fw.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="w_new_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_85_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_31_fu_2241_p3" SOURCE="../src/forward_fw.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_31" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>train_step</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8829</Best-caseLatency>
                    <Average-caseLatency>8829</Average-caseLatency>
                    <Worst-caseLatency>8829</Worst-caseLatency>
                    <Best-caseRealTimeLatency>88.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>88.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>88.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8830</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/forward_fw.cpp:101</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>192</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>80</UTIL_DSP>
                    <FF>16316</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>21239</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>33</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="in_pos_U" SOURCE="../src/forward_fw.cpp:117" STORAGESIZE="2 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="in_pos" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="in_neg_U" SOURCE="../src/forward_fw.cpp:117" STORAGESIZE="2 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="in_neg" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="hidden_pos_U" SOURCE="../src/forward_fw.cpp:124" STORAGESIZE="2 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="hidden_pos" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="hidden_neg_U" SOURCE="../src/forward_fw.cpp:124" STORAGESIZE="2 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="hidden_neg" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_pos_U" SOURCE="../src/forward_fw.cpp:125" STORAGESIZE="2 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_pos" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_neg_U" SOURCE="../src/forward_fw.cpp:125" STORAGESIZE="2 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="out_neg" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="3" BUNDLEDNAME="WEIGHTS" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="WEIGHTS_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="img_pos" index="0" direction="in" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="img_pos_address0" name="img_pos_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img_pos_ce0" name="img_pos_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_pos_q0" name="img_pos_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_neg" index="1" direction="in" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="img_neg_address0" name="img_neg_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="img_neg_ce0" name="img_neg_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="img_neg_q0" name="img_neg_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sample_idx" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="sample_idx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W1" index="3" direction="inout" srcType="ap_fixed&lt;8, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_WEIGHTS" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="W1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="W1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W2" index="4" direction="inout" srcType="ap_fixed&lt;8, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_WEIGHTS" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="W2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="W2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_CTRL_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_CTRL_ARADDR</port>
                <port>s_axi_CTRL_ARREADY</port>
                <port>s_axi_CTRL_ARVALID</port>
                <port>s_axi_CTRL_AWADDR</port>
                <port>s_axi_CTRL_AWREADY</port>
                <port>s_axi_CTRL_AWVALID</port>
                <port>s_axi_CTRL_BREADY</port>
                <port>s_axi_CTRL_BRESP</port>
                <port>s_axi_CTRL_BVALID</port>
                <port>s_axi_CTRL_RDATA</port>
                <port>s_axi_CTRL_RREADY</port>
                <port>s_axi_CTRL_RRESP</port>
                <port>s_axi_CTRL_RVALID</port>
                <port>s_axi_CTRL_WDATA</port>
                <port>s_axi_CTRL_WREADY</port>
                <port>s_axi_CTRL_WSTRB</port>
                <port>s_axi_CTRL_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="sample_idx" access="W" description="Data signal of sample_idx" range="32">
                    <fields>
                        <field offset="0" width="32" name="sample_idx" access="W" description="Bit 31 to 0 of sample_idx"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="sample_idx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="W1_1" access="W" description="Data signal of W1" range="32">
                    <fields>
                        <field offset="0" width="32" name="W1" access="W" description="Bit 31 to 0 of W1"/>
                    </fields>
                </register>
                <register offset="0x14" name="W1_2" access="W" description="Data signal of W1" range="32">
                    <fields>
                        <field offset="0" width="32" name="W1" access="W" description="Bit 63 to 32 of W1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="W2_1" access="W" description="Data signal of W2" range="32">
                    <fields>
                        <field offset="0" width="32" name="W2" access="W" description="Bit 31 to 0 of W2"/>
                    </fields>
                </register>
                <register offset="0x20" name="W2_2" access="W" description="Data signal of W2" range="32">
                    <fields>
                        <field offset="0" width="32" name="W2" access="W" description="Bit 63 to 32 of W2"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="W1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="W2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL:s_axi_control:m_axi_WEIGHTS</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_WEIGHTS" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_WEIGHTS_" paramPrefix="C_M_AXI_WEIGHTS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_WEIGHTS_ARADDR</port>
                <port>m_axi_WEIGHTS_ARBURST</port>
                <port>m_axi_WEIGHTS_ARCACHE</port>
                <port>m_axi_WEIGHTS_ARID</port>
                <port>m_axi_WEIGHTS_ARLEN</port>
                <port>m_axi_WEIGHTS_ARLOCK</port>
                <port>m_axi_WEIGHTS_ARPROT</port>
                <port>m_axi_WEIGHTS_ARQOS</port>
                <port>m_axi_WEIGHTS_ARREADY</port>
                <port>m_axi_WEIGHTS_ARREGION</port>
                <port>m_axi_WEIGHTS_ARSIZE</port>
                <port>m_axi_WEIGHTS_ARUSER</port>
                <port>m_axi_WEIGHTS_ARVALID</port>
                <port>m_axi_WEIGHTS_AWADDR</port>
                <port>m_axi_WEIGHTS_AWBURST</port>
                <port>m_axi_WEIGHTS_AWCACHE</port>
                <port>m_axi_WEIGHTS_AWID</port>
                <port>m_axi_WEIGHTS_AWLEN</port>
                <port>m_axi_WEIGHTS_AWLOCK</port>
                <port>m_axi_WEIGHTS_AWPROT</port>
                <port>m_axi_WEIGHTS_AWQOS</port>
                <port>m_axi_WEIGHTS_AWREADY</port>
                <port>m_axi_WEIGHTS_AWREGION</port>
                <port>m_axi_WEIGHTS_AWSIZE</port>
                <port>m_axi_WEIGHTS_AWUSER</port>
                <port>m_axi_WEIGHTS_AWVALID</port>
                <port>m_axi_WEIGHTS_BID</port>
                <port>m_axi_WEIGHTS_BREADY</port>
                <port>m_axi_WEIGHTS_BRESP</port>
                <port>m_axi_WEIGHTS_BUSER</port>
                <port>m_axi_WEIGHTS_BVALID</port>
                <port>m_axi_WEIGHTS_RDATA</port>
                <port>m_axi_WEIGHTS_RID</port>
                <port>m_axi_WEIGHTS_RLAST</port>
                <port>m_axi_WEIGHTS_RREADY</port>
                <port>m_axi_WEIGHTS_RRESP</port>
                <port>m_axi_WEIGHTS_RUSER</port>
                <port>m_axi_WEIGHTS_RVALID</port>
                <port>m_axi_WEIGHTS_WDATA</port>
                <port>m_axi_WEIGHTS_WID</port>
                <port>m_axi_WEIGHTS_WLAST</port>
                <port>m_axi_WEIGHTS_WREADY</port>
                <port>m_axi_WEIGHTS_WSTRB</port>
                <port>m_axi_WEIGHTS_WUSER</port>
                <port>m_axi_WEIGHTS_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="W1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="W1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="W2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="W2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_pos_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="img_pos_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_pos_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_pos"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_pos_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="img_pos_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_pos_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_pos"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_neg_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="img_neg_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_neg_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_neg"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="img_neg_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="img_neg_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>img_neg_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="img_neg"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_WEIGHTS">READ_WRITE, 8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=3</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL">32, 5, 16, 0</column>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL">sample_idx, 0x10, 32, W, Data signal of sample_idx, </column>
                    <column name="s_axi_control">W1_1, 0x10, 32, W, Data signal of W1, </column>
                    <column name="s_axi_control">W1_2, 0x14, 32, W, Data signal of W1, </column>
                    <column name="s_axi_control">W2_1, 0x1c, 32, W, Data signal of W2, </column>
                    <column name="s_axi_control">W2_2, 0x20, 32, W, Data signal of W2, </column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="img_neg_address0">out, 6</column>
                    <column name="img_neg_q0">in, 8</column>
                    <column name="img_pos_address0">out, 6</column>
                    <column name="img_pos_q0">in, 8</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_pos">in, unsigned char const *</column>
                    <column name="img_neg">in, unsigned char const *</column>
                    <column name="sample_idx">in, int</column>
                    <column name="W1">inout, ap_fixed&lt;8 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="W2">inout, ap_fixed&lt;8 8 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="img_pos">img_pos_address0, port, offset, </column>
                    <column name="img_pos">img_pos_ce0, port, , </column>
                    <column name="img_pos">img_pos_q0, port, , </column>
                    <column name="img_neg">img_neg_address0, port, offset, </column>
                    <column name="img_neg">img_neg_ce0, port, , </column>
                    <column name="img_neg">img_neg_q0, port, , </column>
                    <column name="sample_idx">s_axi_CTRL, register, , name=sample_idx offset=0x10 range=32</column>
                    <column name="W1">m_axi_WEIGHTS, interface, , channel=0</column>
                    <column name="W1">s_axi_control, register, offset, name=W1_1 offset=0x10 range=32</column>
                    <column name="W1">s_axi_control, register, offset, name=W1_2 offset=0x14 range=32</column>
                    <column name="W2">m_axi_WEIGHTS, interface, , channel=0</column>
                    <column name="W2">s_axi_control, register, offset, name=W2_1 offset=0x1c range=32</column>
                    <column name="W2">s_axi_control, register, offset, name=W2_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_WEIGHTS">read, 2048, 8, VITIS_LOOP_28_1, ../src/forward_fw.cpp:28:22</column>
                    <column name="m_axi_WEIGHTS">read, 320, 8, VITIS_LOOP_45_1, ../src/forward_fw.cpp:45:22</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_WEIGHTS">W1, ../src/forward_fw.cpp:32:38, read, Widen Fail, , VITIS_LOOP_31_2, ../src/forward_fw.cpp:31:26, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_WEIGHTS">W1, ../src/forward_fw.cpp:32:38, read, Inferred, 2048, VITIS_LOOP_28_1, ../src/forward_fw.cpp:28:22, , </column>
                    <column name="m_axi_WEIGHTS">W2, ../src/forward_fw.cpp:48:39, read, Widen Fail, , VITIS_LOOP_47_2, ../src/forward_fw.cpp:47:26, 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_WEIGHTS">W2, ../src/forward_fw.cpp:48:39, read, Inferred, 320, VITIS_LOOP_45_1, ../src/forward_fw.cpp:45:22, , </column>
                    <column name="m_axi_WEIGHTS">W1, ../src/forward_fw.cpp:67:27, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_WEIGHTS">W1, ../src/forward_fw.cpp:70:22, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_WEIGHTS">W2, ../src/forward_fw.cpp:88:27, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_WEIGHTS">W2, ../src/forward_fw.cpp:90:22, write, Fail, , , , 214-231, Access is clobbered by load</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../src/forward_fw.cpp:107" status="valid" parentFunction="train_step" variable="W1" isDirective="0" options="m_axi port=W1 offset=slave bundle=WEIGHTS depth=N_HIDDEN*N_INPUT"/>
        <Pragma type="interface" location="../src/forward_fw.cpp:108" status="valid" parentFunction="train_step" variable="W2" isDirective="0" options="m_axi port=W2 offset=slave bundle=WEIGHTS depth=N_OUTPUT*N_HIDDEN"/>
        <Pragma type="interface" location="../src/forward_fw.cpp:111" status="invalid" parentFunction="train_step" variable="img_pos" isDirective="0" options="s_axilite port=img_pos bundle=CTRL depth=N_INPUT"/>
        <Pragma type="interface" location="../src/forward_fw.cpp:112" status="invalid" parentFunction="train_step" variable="img_neg" isDirective="0" options="s_axilite port=img_neg bundle=CTRL depth=N_INPUT"/>
        <Pragma type="interface" location="../src/forward_fw.cpp:113" status="valid" parentFunction="train_step" variable="sample_idx" isDirective="0" options="s_axilite port=sample_idx bundle=CTRL"/>
        <Pragma type="interface" location="../src/forward_fw.cpp:114" status="valid" parentFunction="train_step" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL"/>
    </PragmaReport>
</profile>

