// Seed: 1792582500
module module_0 #(
    parameter id_6 = 32'd32
) (
    input wand id_0,
    input tri  id_1#(.id_3(1), .id_4(1), .id_5(1))
);
  _id_6 :
  assert property (@(posedge -1 or negedge id_6) id_3)
  else;
  wire [1 : id_6] id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply1 id_1
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_0 = 32'd55,
    parameter id_1 = 32'd4,
    parameter id_3 = 32'd48,
    parameter id_5 = 32'd11,
    parameter id_8 = 32'd22
) (
    input tri1 _id_0,
    input tri1 _id_1,
    output supply0 id_2,
    output supply1 _id_3,
    input supply1 id_4,
    input supply0 _id_5
    , id_7
);
  wire _id_8;
  logic [-1 : id_0] id_9;
  always begin : LABEL_0
    $signed(97);
    ;
  end
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1._id_6 = 0;
  wire [id_1 : id_5] id_10;
  logic [1  -  -1 : -1] id_11;
  logic [id_3 : id_8] id_12 = 1;
  wire id_13;
  wire id_14;
  wire [1 : -1] id_15;
endmodule
