// Seed: 3343388566
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  integer id_3 = 1;
  logic id_4 = id_3, id_5 = id_1 | -1 - id_3;
  assign id_4 = id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd86,
    parameter id_10 = 32'd70,
    parameter id_3  = 32'd97,
    parameter id_6  = 32'd93
) (
    input wand id_0[-1 : id_3],
    input supply1 _id_1,
    output tri id_2,
    output tri0 _id_3,
    output wand id_4,
    output wor id_5,
    input supply1 _id_6,
    input wire id_7,
    output wire id_8
);
  parameter id_10 = 1;
  logic [7:0][1 : 1] id_11, id_12, id_13;
  wire id_14;
  initial id_11[id_6] = 1;
  logic [7:0][-1 : id_1  .  id_10] \id_15 ;
  module_0 modCall_1 (
      id_14,
      id_14
  );
  assign modCall_1.id_5 = 0;
endmodule
