<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="749pt" height="638pt"
 viewBox="0.00 0.00 749.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-634 745,-634 745,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 721,-8 721,-8 727,-8 733,-14 733,-20 733,-20 733,-610 733,-610 733,-616 727,-622 721,-622 721,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="370.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="370.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kernel&#61;&#10;\kernel_addr_check&#61;true&#10;\kernel_extras&#61;&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_offset&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870911&#10;\memories&#61;system.mem_ctrls&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;&#45;1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 713,-16 713,-16 719,-16 725,-22 725,-28 725,-28 725,-564 725,-564 725,-570 719,-576 713,-576 713,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="370.5" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="370.5" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M514,-354C514,-354 638,-354 638,-354 644,-354 650,-360 650,-366 650,-366 650,-433 650,-433 650,-439 644,-445 638,-445 638,-445 514,-445 514,-445 508,-445 502,-439 502,-433 502,-433 502,-366 502,-366 502,-360 508,-354 514,-354"/>
<text text-anchor="middle" x="576" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="576" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust12"><a xlink:title="IDD0&#61;0.048&#10;\IDD02&#61;0.003&#10;\IDD2N&#61;0.034&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.025&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.043&#10;\IDD3N2&#61;0.003&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.037&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.135&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.123&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.25&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.03&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.2&#10;\VDD2&#61;2.5&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;4&#10;\banks_per_rank&#61;16&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\default_p_state&#61;UNDEFINED&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;1073741824&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\null&#61;false&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\range&#61;0:536870911&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;64&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tBURST&#61;3332&#10;\tCCD_L&#61;5000&#10;\tCCD_L_WR&#61;5000&#10;\tCK&#61;833&#10;\tCL&#61;14160&#10;\tCS&#61;1666&#10;\tRAS&#61;32000&#10;\tRCD&#61;14160&#10;\tREFI&#61;7800000&#10;\tRFC&#61;350000&#10;\tRP&#61;14160&#10;\tRRD&#61;3332&#10;\tRRD_L&#61;4900&#10;\tRTP&#61;7500&#10;\tRTW&#61;1666&#10;\tWR&#61;15000&#10;\tWTR&#61;5000&#10;\tXAW&#61;21000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;340000&#10;\tXSDLL&#61;0&#10;\write_buffer_size&#61;128&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-163C36,-163 149,-163 149,-163 155,-163 161,-169 161,-175 161,-175 161,-242 161,-242 161,-248 155,-254 149,-254 149,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="92.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="92.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR4_2400_8x8</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust15"><a xlink:title="branchPred&#61;system.cpu.branchPred&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\decodeCycleInput&#61;true&#10;\decodeInputBufferSize&#61;3&#10;\decodeInputWidth&#61;2&#10;\decodeToExecuteForwardDelay&#61;1&#10;\default_p_state&#61;UNDEFINED&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu.dtb&#10;\enableIdling&#61;true&#10;\eventq_index&#61;0&#10;\executeAllowEarlyMemoryIssue&#61;true&#10;\executeBranchDelay&#61;1&#10;\executeCommitLimit&#61;2&#10;\executeCycleInput&#61;true&#10;\executeFuncUnits&#61;system.cpu.executeFuncUnits&#10;\executeInputBufferSize&#61;7&#10;\executeInputWidth&#61;2&#10;\executeIssueLimit&#61;2&#10;\executeLSQMaxStoreBufferStoresPerCycle&#61;2&#10;\executeLSQRequestsQueueSize&#61;1&#10;\executeLSQStoreBufferSize&#61;5&#10;\executeLSQTransfersQueueSize&#61;2&#10;\executeMaxAccessesInMemory&#61;2&#10;\executeMemoryCommitLimit&#61;1&#10;\executeMemoryIssueLimit&#61;1&#10;\executeMemoryWidth&#61;0&#10;\executeSetTraceTimeOnCommit&#61;true&#10;\executeSetTraceTimeOnIssue&#61;false&#10;\fetch1FetchLimit&#61;1&#10;\fetch1LineSnapWidth&#61;0&#10;\fetch1LineWidth&#61;0&#10;\fetch1ToFetch2BackwardDelay&#61;1&#10;\fetch1ToFetch2ForwardDelay&#61;1&#10;\fetch2CycleInput&#61;true&#10;\fetch2InputBufferSize&#61;2&#10;\fetch2ToDecodeForwardDelay&#61;1&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\itb&#61;system.cpu.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\threadPolicy&#61;RoundRobin&#10;\tracer&#61;system.cpu.tracer&#10;\wait_for_remote_gdb&#61;false&#10;\workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M181,-24C181,-24 683,-24 683,-24 689,-24 695,-30 695,-36 695,-36 695,-334 695,-334 695,-340 689,-346 683,-346 683,-346 181,-346 181,-346 175,-346 169,-340 169,-334 169,-334 169,-36 169,-36 169,-30 175,-24 181,-24"/>
<text text-anchor="middle" x="432" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="432" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust17" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust17"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M555,-155C555,-155 675,-155 675,-155 681,-155 687,-161 687,-167 687,-167 687,-288 687,-288 687,-294 681,-300 675,-300 675,-300 555,-300 555,-300 549,-300 543,-294 543,-288 543,-288 543,-167 543,-167 543,-161 549,-155 555,-155"/>
<text text-anchor="middle" x="615" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="615" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust18" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust18"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M563,-163C563,-163 667,-163 667,-163 673,-163 679,-169 679,-175 679,-175 679,-242 679,-242 679,-248 673,-254 667,-254 667,-254 563,-254 563,-254 557,-254 551,-248 551,-242 551,-242 551,-175 551,-175 551,-169 557,-163 563,-163"/>
<text text-anchor="middle" x="615" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="615" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust105" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust105"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M219,-32C219,-32 387,-32 387,-32 393,-32 399,-38 399,-44 399,-44 399,-111 399,-111 399,-117 393,-123 387,-123 387,-123 219,-123 219,-123 213,-123 207,-117 207,-111 207,-111 207,-44 207,-44 207,-38 213,-32 219,-32"/>
<text text-anchor="middle" x="303" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="303" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust109" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust109"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;65536&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M477,-32C477,-32 645,-32 645,-32 651,-32 657,-38 657,-44 657,-44 657,-111 657,-111 657,-117 651,-123 645,-123 645,-123 477,-123 477,-123 471,-123 465,-117 465,-111 465,-111 465,-44 465,-44 465,-38 471,-32 477,-32"/>
<text text-anchor="middle" x="561" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="561" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust117" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust117"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M403,-155C403,-155 523,-155 523,-155 529,-155 535,-161 535,-167 535,-167 535,-288 535,-288 535,-294 529,-300 523,-300 523,-300 403,-300 403,-300 397,-300 391,-294 391,-288 391,-288 391,-167 391,-167 391,-161 397,-155 403,-155"/>
<text text-anchor="middle" x="463" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="463" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust118" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust118"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M411,-163C411,-163 515,-163 515,-163 521,-163 527,-169 527,-175 527,-175 527,-242 527,-242 527,-248 521,-254 515,-254 515,-254 411,-254 411,-254 405,-254 399,-248 399,-242 399,-242 399,-175 399,-175 399,-169 405,-163 411,-163"/>
<text text-anchor="middle" x="463" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="463" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M579.5,-493.5C579.5,-493.5 650.5,-493.5 650.5,-493.5 656.5,-493.5 662.5,-499.5 662.5,-505.5 662.5,-505.5 662.5,-517.5 662.5,-517.5 662.5,-523.5 656.5,-529.5 650.5,-529.5 650.5,-529.5 579.5,-529.5 579.5,-529.5 573.5,-529.5 567.5,-523.5 567.5,-517.5 567.5,-517.5 567.5,-505.5 567.5,-505.5 567.5,-499.5 573.5,-493.5 579.5,-493.5"/>
<text text-anchor="middle" x="615" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M600,-362.5C600,-362.5 630,-362.5 630,-362.5 636,-362.5 642,-368.5 642,-374.5 642,-374.5 642,-386.5 642,-386.5 642,-392.5 636,-398.5 630,-398.5 630,-398.5 600,-398.5 600,-398.5 594,-398.5 588,-392.5 588,-386.5 588,-386.5 588,-374.5 588,-374.5 588,-368.5 594,-362.5 600,-362.5"/>
<text text-anchor="middle" x="615" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M615,-493.37C615,-471.781 615,-434.412 615,-408.852"/>
<polygon fill="black" stroke="black" points="618.5,-408.701 615,-398.701 611.5,-408.701 618.5,-408.701"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M522,-362.5C522,-362.5 558,-362.5 558,-362.5 564,-362.5 570,-368.5 570,-374.5 570,-374.5 570,-386.5 570,-386.5 570,-392.5 564,-398.5 558,-398.5 558,-398.5 522,-398.5 522,-398.5 516,-398.5 510,-392.5 510,-386.5 510,-386.5 510,-374.5 510,-374.5 510,-368.5 516,-362.5 522,-362.5"/>
<text text-anchor="middle" x="540" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node4" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M111,-171.5C111,-171.5 141,-171.5 141,-171.5 147,-171.5 153,-177.5 153,-183.5 153,-183.5 153,-195.5 153,-195.5 153,-201.5 147,-207.5 141,-207.5 141,-207.5 111,-207.5 111,-207.5 105,-207.5 99,-201.5 99,-195.5 99,-195.5 99,-183.5 99,-183.5 99,-177.5 105,-171.5 111,-171.5"/>
<text text-anchor="middle" x="126" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M509.953,-378.787C425.597,-376.514 191.027,-368.239 165,-346 127.894,-314.294 123.323,-253.061 124.126,-217.63"/>
<polygon fill="black" stroke="black" points="127.627,-217.652 124.517,-207.524 120.633,-217.381 127.627,-217.652"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node7" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M600,-171.5C600,-171.5 630,-171.5 630,-171.5 636,-171.5 642,-177.5 642,-183.5 642,-183.5 642,-195.5 642,-195.5 642,-201.5 636,-207.5 630,-207.5 630,-207.5 600,-207.5 600,-207.5 594,-207.5 588,-201.5 588,-195.5 588,-195.5 588,-183.5 588,-183.5 588,-177.5 594,-171.5 600,-171.5"/>
<text text-anchor="middle" x="615" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dtb_walker_port -->
<g id="edge6" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M615,-352.16C615,-312.613 615,-240.589 615,-207.703"/>
<polygon fill="black" stroke="black" points="611.5,-352.394 615,-362.394 618.5,-352.394 611.5,-352.394"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node8" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M319,-40.5C319,-40.5 379,-40.5 379,-40.5 385,-40.5 391,-46.5 391,-52.5 391,-52.5 391,-64.5 391,-64.5 391,-70.5 385,-76.5 379,-76.5 379,-76.5 319,-76.5 319,-76.5 313,-76.5 307,-70.5 307,-64.5 307,-64.5 307,-52.5 307,-52.5 307,-46.5 313,-40.5 319,-40.5"/>
<text text-anchor="middle" x="349" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge3" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M651.876,-369.941C663.913,-364.881 675.979,-357.286 683,-346 694.21,-327.98 696.895,-171.041 683,-155 650.366,-117.325 508.162,-139.126 461,-123 428.64,-111.935 394.955,-91.4147 373.087,-76.6931"/>
<polygon fill="black" stroke="black" points="650.489,-366.723 642.326,-373.477 652.919,-373.287 650.489,-366.723"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node10" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M577,-40.5C577,-40.5 637,-40.5 637,-40.5 643,-40.5 649,-46.5 649,-52.5 649,-52.5 649,-64.5 649,-64.5 649,-70.5 643,-76.5 637,-76.5 637,-76.5 577,-76.5 577,-76.5 571,-76.5 565,-70.5 565,-64.5 565,-64.5 565,-52.5 565,-52.5 565,-46.5 571,-40.5 577,-40.5"/>
<text text-anchor="middle" x="607" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge4" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M652.051,-374.814C669.992,-370.472 689.988,-362.108 701,-346 748.909,-275.922 733.175,-233.555 701,-155 687.333,-121.631 655.756,-93.6604 632.967,-76.7836"/>
<polygon fill="black" stroke="black" points="651.167,-371.423 642.088,-376.885 652.591,-378.276 651.167,-371.423"/>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node12" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M477,-171.5C477,-171.5 507,-171.5 507,-171.5 513,-171.5 519,-177.5 519,-183.5 519,-183.5 519,-195.5 519,-195.5 519,-201.5 513,-207.5 507,-207.5 507,-207.5 477,-207.5 477,-207.5 471,-207.5 465,-201.5 465,-195.5 465,-195.5 465,-183.5 465,-183.5 465,-177.5 471,-171.5 477,-171.5"/>
<text text-anchor="middle" x="492" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_itb_walker_port -->
<g id="edge5" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_itb_walker_port</title>
<path fill="none" stroke="black" d="M585.094,-357.124C583.076,-355.99 581.036,-354.935 579,-354 565.679,-347.88 557.847,-355.862 547,-346 506.321,-309.013 495.723,-240.038 492.967,-207.862"/>
<polygon fill="black" stroke="black" points="583.368,-360.172 593.707,-362.484 587.067,-354.229 583.368,-360.172"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node5" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M189.5,-171.5C189.5,-171.5 256.5,-171.5 256.5,-171.5 262.5,-171.5 268.5,-177.5 268.5,-183.5 268.5,-183.5 268.5,-195.5 268.5,-195.5 268.5,-201.5 262.5,-207.5 256.5,-207.5 256.5,-207.5 189.5,-207.5 189.5,-207.5 183.5,-207.5 177.5,-201.5 177.5,-195.5 177.5,-195.5 177.5,-183.5 177.5,-183.5 177.5,-177.5 183.5,-171.5 189.5,-171.5"/>
<text text-anchor="middle" x="223" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node9" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M226.5,-40.5C226.5,-40.5 277.5,-40.5 277.5,-40.5 283.5,-40.5 289.5,-46.5 289.5,-52.5 289.5,-52.5 289.5,-64.5 289.5,-64.5 289.5,-70.5 283.5,-76.5 277.5,-76.5 277.5,-76.5 226.5,-76.5 226.5,-76.5 220.5,-76.5 214.5,-70.5 214.5,-64.5 214.5,-64.5 214.5,-52.5 214.5,-52.5 214.5,-46.5 220.5,-40.5 226.5,-40.5"/>
<text text-anchor="middle" x="252" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge7" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M226.851,-171.37C231.726,-149.685 240.18,-112.078 245.928,-86.5104"/>
<polygon fill="black" stroke="black" points="249.354,-87.2252 248.133,-76.7011 242.525,-85.6899 249.354,-87.2252"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node6" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M299,-171.5C299,-171.5 371,-171.5 371,-171.5 377,-171.5 383,-177.5 383,-183.5 383,-183.5 383,-195.5 383,-195.5 383,-201.5 377,-207.5 371,-207.5 371,-207.5 299,-207.5 299,-207.5 293,-207.5 287,-201.5 287,-195.5 287,-195.5 287,-183.5 287,-183.5 287,-177.5 293,-171.5 299,-171.5"/>
<text text-anchor="middle" x="335" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node11" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M484.5,-40.5C484.5,-40.5 535.5,-40.5 535.5,-40.5 541.5,-40.5 547.5,-46.5 547.5,-52.5 547.5,-52.5 547.5,-64.5 547.5,-64.5 547.5,-70.5 541.5,-76.5 535.5,-76.5 535.5,-76.5 484.5,-76.5 484.5,-76.5 478.5,-76.5 472.5,-70.5 472.5,-64.5 472.5,-64.5 472.5,-52.5 472.5,-52.5 472.5,-46.5 478.5,-40.5 484.5,-40.5"/>
<text text-anchor="middle" x="510" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M358.239,-171.37C389.095,-148.624 443.713,-108.363 478.324,-82.8501"/>
<polygon fill="black" stroke="black" points="480.693,-85.4519 486.665,-76.7011 476.539,-79.8174 480.693,-85.4519"/>
</g>
</g>
</svg>
