Guadalupe Miñana , José Ignacio Hidalgo , Oscar Garnica , Juan Lanchares , José Manuel Colmenar , Sonia López, A technique to reduce static and dynamic power of functional units in high-performance processors, Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 13-15, 2006, Montpellier, France
Guadalupe Miñana , Oscar Garnica , José Ignacio Hidalgo , Juan Lanchares , José Manuel Colmenar, Power reduction of superscalar processor functional units by resizing adder-width, Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 21-23, 2005, Leuven, Belgium
Arindam Mukherjee , Malgorzata Marek-Sadowska, Clock and Power Gating with Timing Closure, IEEE Design & Test, v.20 n.3, p.32-39, May 2003
Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Kaushal R. Gandhi , Nihar R. Mahapatra, Exploiting data-dependent slack using dynamic multi-VDDto minimize energy consumption in datapath circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Mafijul Md Islam , Per Stenstrom, Characterization and exploitation of narrow-width loads: the narrow-width cache approach, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA
Steven Dropsho , Volkan Kursun , David H. Albonesi , Sandhya Dwarkadas , Eby G. Friedman, Managing static leakage energy in microprocessor functional units, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Gabriel H. Loh, Exploiting data-width locality to increase superscalar execution bandwidth, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Dongsheng Ma , Rajdeep Bondade, Enabling power-efficient DVFS operations on silicon, IEEE Circuits and Systems Magazine, v.10 n.1, p.14-30, March 2010
Takumi Okuhira , Tohru Ishihara, Unified gated flip-flops for reducing the clocking power in register circuits, Proceedings of the 21st international conference on Integrated circuit and system design: power and timing modeling, optimization, and simulation, p.237-246, September 26-29, 2011, Madrid, Spain
Tilak Agerwala , Siddhartha Chatterjee, Computer Architecture: Challenges and Opportunities for the Next Decade, IEEE Micro, v.25 n.3, p.58-69, May 2005
Hai Li , Swarup Bhunia , Yiran Chen , Kaushik Roy , T. N. Vijaykumar, DCG: deterministic clock-gating for low-power microprocessor design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.3, p.245-254, March 2004
Hai Li , Swarup Bhunia , Yiran Chen , T. N. Vijaykumar , Kaushik Roy, Deterministic Clock Gating for Microprocessor Power Reduction, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.113, February 08-12, 2003
W. G. Osborne , W. Luk , J. G. F. Coutinho , O. Mencer, Energy reduction by systematic run-time reconfigurable hardware deactivation, Transactions on High-Performance Embedded Architectures and Compilers IV, Springer-Verlag, Berlin, Heidelberg, 2011
Syed Suhaib , Deepak A. Mathaikutty , Sandeep K. Shukla, A trace-based framework for verifiable GALS composition of IPs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.9, p.1176-1186, September 2008
Aviral Shrivastava , Deepa Kannan , Sarvesh Bhardwaj , Sarma Vrudhula, Reducing functional unit power consumption and its variation using leakage sensors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.6, p.988-997, June 2010
Bruce Jacob , Spencer Ng , David Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
