WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500102 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000114 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250123 cumulative IPC: 4 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250123 cumulative IPC: 4 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 12362526 heartbeat IPC: 1.358 cumulative IPC: 0.818 (Simulation time: 00 hr 01 min 21 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_64.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 23969134 heartbeat IPC: 0.8616 cumulative IPC: 0.8465 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 35715031 heartbeat IPC: 0.8514 cumulative IPC: 0.8485 (Simulation time: 00 hr 03 min 05 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 47802835 heartbeat IPC: 0.8273 cumulative IPC: 0.8423 (Simulation time: 00 hr 03 min 58 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_64.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 59541666 heartbeat IPC: 0.8519 cumulative IPC: 0.8444 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 71120910 heartbeat IPC: 0.8636 cumulative IPC: 0.8478 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 83101700 heartbeat IPC: 0.8347 cumulative IPC: 0.8458 (Simulation time: 00 hr 06 min 34 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_64.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 95074862 heartbeat IPC: 0.8352 cumulative IPC: 0.8444 (Simulation time: 00 hr 07 min 27 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 106727385 heartbeat IPC: 0.8582 cumulative IPC: 0.846 (Simulation time: 00 hr 08 min 19 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 118665157 heartbeat IPC: 0.8377 cumulative IPC: 0.8451 (Simulation time: 00 hr 09 min 11 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_64.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 118711140 cumulative IPC: 0.8424 (Simulation time: 00 hr 09 min 39 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 118711140 cumulative IPC: 0.8424 (Simulation time: 00 hr 09 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_64.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8424 instructions: 100000001 cycles: 118711140
CPU 0 Branch Prediction Accuracy: 85.7% MPKI: 25.65 Average ROB Occupancy at Mispredict: 18.78
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.395
BRANCH_INDIRECT: 14.4
BRANCH_CONDITIONAL: 9.12
BRANCH_DIRECT_CALL: 0.724
BRANCH_INDIRECT_CALL: 0.472
BRANCH_RETURN: 0.544

L1D TOTAL        ACCESS:   26960704 HIT:   24743300 MISS:    2217404
L1D LOAD         ACCESS:   16691433 HIT:   15116797 MISS:    1574636
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10058615 HIT:    9612491 MISS:     446124
L1D TRANSLATION  ACCESS:     210656 HIT:      14012 MISS:     196644
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 23.68 cycles
L1I TOTAL        ACCESS:   10491201 HIT:    6720608 MISS:    3770593
L1I LOAD         ACCESS:   10491201 HIT:    6720608 MISS:    3770593
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 12.13 cycles
L2C TOTAL        ACCESS:    4832518 HIT:    3337331 MISS:    1495187
L2C LOAD         ACCESS:    3936259 HIT:    2728426 MISS:    1207833
L2C RFO          ACCESS:     187725 HIT:     127528 MISS:      60197
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     513113 HIT:     436874 MISS:      76239
L2C TRANSLATION  ACCESS:     195421 HIT:      44503 MISS:     150918
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 39.58 cycles
LLC TOTAL        ACCESS:    1609798 HIT:    1394607 MISS:     215191
LLC LOAD         ACCESS:    1207833 HIT:    1073115 MISS:     134718
LLC RFO          ACCESS:      60197 HIT:      38467 MISS:      21730
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     190850 HIT:     168193 MISS:      22657
LLC TRANSLATION  ACCESS:     150918 HIT:     114832 MISS:      36086
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 142.2 cycles
cpu0_DTLB TOTAL        ACCESS:   21767802 HIT:   20180716 MISS:    1587086
cpu0_DTLB LOAD         ACCESS:   21767802 HIT:   20180716 MISS:    1587086
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.65 cycles
cpu0_ITLB TOTAL        ACCESS:    9356671 HIT:    8531458 MISS:     825213
cpu0_ITLB LOAD         ACCESS:    9356671 HIT:    8531458 MISS:     825213
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 6.79 cycles
cpu0_STLB TOTAL        ACCESS:    1630075 HIT:    1470234 MISS:     159841
cpu0_STLB LOAD         ACCESS:    1630075 HIT:    1470234 MISS:     159841
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 81.36 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      43955
  ROW_BUFFER_MISS:     148577
 AVG DBUS CONGESTED CYCLE: 3.92
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      18284
  FULL:      79888
