<module name="DSI PLL Controller" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSI_PLL_CONTROL" acronym="DSI_PLL_CONTROL" offset="0x0" width="32" description="This register controls the PLL reset/power and modes">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved. Write only zero for future compatibility. Reads return zero." range="" rwaccess="R"/>
    <bitfield id="DSI_HSDIV_SYSRESET" width="1" begin="4" end="4" resetval="0x0" description="Force HSDIVIDER SYSRESET" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_HSDIV_SYSRESET_0" description="HSDIVIDER SYSRESET controlled by power FSM"/>
      <bitenum value="1" token="DSI_HSDIV_SYSRESET_1" description="HSDIVIDER SYSRESET forced active"/>
    </bitfield>
    <bitfield id="DSI_PLL_SYSRESET" width="1" begin="3" end="3" resetval="0x0" description="Force ADPLLM SYSRESET" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_SYSRESET_0" description="PLL SYSRESET controlled by power FSM"/>
      <bitenum value="1" token="DSI_PLL_SYSRESET_1" description="PLL SYSRESET forced active"/>
    </bitfield>
    <bitfield id="DSI_PLL_HALTMODE" width="1" begin="2" end="2" resetval="0x0" description="Allow PLL to be halted if no activity" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_HALTMODE_0" description="PLL will not be halted"/>
      <bitenum value="1" token="DSI_PLL_HALTMODE_1" description="PLL will be halted based on activity"/>
    </bitfield>
    <bitfield id="DSI_PLL_GATEMODE" width="1" begin="1" end="1" resetval="0x0" description="Allow PLL clock gating for power saving" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_GATEMODE_0" description="CLKIN4DDR on"/>
      <bitenum value="1" token="DSI_PLL_GATEMODE_1" description="CLKIN4DDR gated by DSI Protocol Engine activity"/>
    </bitfield>
    <bitfield id="DSI_PLL_AUTOMODE" width="1" begin="0" end="0" resetval="0x0" description="Automatic update mode.If this bit is set then the configuration updates will be synchronized to DISPC_UPDATE_SYNC.If this bit is clear configuration updates will be done immediately." range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_AUTOMODE_0" description="Manual mode"/>
      <bitenum value="1" token="DSI_PLL_AUTOMODE_1" description="Automatic mode"/>
    </bitfield>
  </register>
  <register id="DSI_PLL_STATUS" acronym="DSI_PLL_STATUS" offset="0x4" width="32" description="This register contains the status information">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="Reserved. Reads return zero." range="" rwaccess="R"/>
    <bitfield id="DSI_BYPASSACKZ" width="1" begin="9" end="9" resetval="0x0" description="State of bypass mode on PHY and HSDIVIDER" range="" rwaccess="R">
      <bitenum value="0" token="DSI_BYPASSACKZ_0" description="DSI_PHY and HSDIVIDER have switched to using the bypass clocks."/>
      <bitenum value="1" token="DSI_BYPASSACKZ_1" description="PLL outputs are still being used by DSI_PHY or HSDIVIDER"/>
    </bitfield>
    <bitfield id="DSIPROTO_CLOCK_ACK" width="1" begin="8" end="8" resetval="0x0" description="Acknowledge for enable of DSI Protocol Engine clockVerify the status before selecting this source in the DSI Protocol Engine clock mux" range="" rwaccess="R">
      <bitenum value="0" token="DSIPROTO_CLOCK_ACK_0" description="DSI Protocol Engine clock inactive"/>
      <bitenum value="1" token="DSIPROTO_CLOCK_ACK_1" description="DSI Protocol Engine clock active"/>
    </bitfield>
    <bitfield id="DSS_CLOCK_ACK" width="1" begin="7" end="7" resetval="0x0" description="Acknowledge for enable of DSS clockVerify the status before selecting this source in the DSS clock multiplexer" range="" rwaccess="R">
      <bitenum value="0" token="DSS_CLOCK_ACK_0" description="DSS clock inactive"/>
      <bitenum value="1" token="DSS_CLOCK_ACK_1" description="DSS clock active"/>
    </bitfield>
    <bitfield id="DSI_PLL_BYPASS" width="1" begin="6" end="6" resetval="0x0" description="DSI PLL Bypass status" range="" rwaccess="R">
      <bitenum value="0" token="DSI_PLL_BYPASS_0" description="PLL not bypassing"/>
      <bitenum value="1" token="DSI_PLL_BYPASS_1" description="PLL bypass"/>
    </bitfield>
    <bitfield id="DSI_PLL_HIGHJITTER" width="1" begin="5" end="5" resetval="0x0" description="DSI PLL High Jitter status" range="" rwaccess="R">
      <bitenum value="0" token="DSI_PLL_HIGHJITTER_0" description="PLL in normal jitter condition"/>
      <bitenum value="1" token="DSI_PLL_HIGHJITTER_1" description="PLL in high jitter condition: Phase error 24% (TIGHTPHASELOCK = 0) Phase error 12%(TIGHTPHASELOCK = 1)"/>
    </bitfield>
    <bitfield id="DSI_PLL_LIMP" width="1" begin="4" end="4" resetval="0x0" description="DSI PLL Limp status" range="" rwaccess="R">
      <bitenum value="0" token="DSI_PLL_LIMP_0" description="LIMP mode inactive"/>
      <bitenum value="1" token="DSI_PLL_LIMP_1" description="LIMP mode active"/>
    </bitfield>
    <bitfield id="DSI_PLL_LOSSREF" width="1" begin="3" end="3" resetval="0x0" description="DSI PLL Reference Loss status" range="" rwaccess="R">
      <bitenum value="0" token="DSI_PLL_LOSSREF_0" description="Reference input active"/>
      <bitenum value="1" token="DSI_PLL_LOSSREF_1" description="Reference input inactive"/>
    </bitfield>
    <bitfield id="DSI_PLL_RECAL" width="1" begin="2" end="2" resetval="0x0" description="DSI PLL re-calibration statusIf this bit is active, the PLL must be recalibrated" range="" rwaccess="R">
      <bitenum value="0" token="DSI_PLL_RECAL_0" description="Recalibration is not required"/>
      <bitenum value="1" token="DSI_PLL_RECAL_1" description="Recalibration is required"/>
    </bitfield>
    <bitfield id="DSI_PLL_LOCK" width="1" begin="1" end="1" resetval="0x0" description="DSI PLL Lock statusSee the programming guide for the use of this bit" range="" rwaccess="R">
      <bitenum value="0" token="DSI_PLL_LOCK_0" description="PLL is not locked"/>
      <bitenum value="1" token="DSI_PLL_LOCK_1" description="PLL is locked"/>
    </bitfield>
    <bitfield id="DSI_PLLCTRL_RESET_DONE" width="1" begin="0" end="0" resetval="0x0" description="DSI PLL Controller reset done status" range="" rwaccess="R">
      <bitenum value="0" token="DSI_PLLCTRL_RESET_DONE_0" description="Reset is in progress"/>
      <bitenum value="1" token="DSI_PLLCTRL_RESET_DONE_1" description="Reset has completed"/>
    </bitfield>
  </register>
  <register id="DSI_PLL_GO" acronym="DSI_PLL_GO" offset="0x8" width="32" description="This register contains the GO bit">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Reserved. Write only zero for future compatibility. Reads return zero." range="" rwaccess="R"/>
    <bitfield id="DSI_PLL_GO" width="1" begin="0" end="0" resetval="0x0" description="Request (re-)locking sequence of the PLL.If the AutoMode bit is set, then this will be deferred until DISPC_UPDATE_SYNC goes active" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_GO_0" description="No pending action"/>
      <bitenum value="1" token="DSI_PLL_GO_1" description="Request PLL (re-)locking/locking pending"/>
    </bitfield>
  </register>
  <register id="DSI_PLL_CONFIGURATION1" acronym="DSI_PLL_CONFIGURATION1" offset="0xC" width="32" description="This register contains the latched PLL and HSDIVDER configuration bits">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved. Write only zero for future compatibility.Reads return zero." range="" rwaccess="R"/>
    <bitfield id="DSIPROTO_CLOCK_DIV" width="4" begin="26" end="23" resetval="0x0" description="Divider value for DSI Protocol Engine clock sourceREGM4" range="" rwaccess="RW"/>
    <bitfield id="DSS_CLOCK_DIV" width="4" begin="22" end="19" resetval="0x0" description="Divider value for DSS clock sourceREGM3" range="" rwaccess="RW"/>
    <bitfield id="DSI_PLL_REGM" width="11" begin="18" end="8" resetval="0x000" description="M Divider for PLL" range="" rwaccess="RW"/>
    <bitfield id="DSI_PLL_REGN" width="7" begin="7" end="1" resetval="0x00" description="N Divider for PLL (Reference)" range="" rwaccess="RW"/>
    <bitfield id="DSI_PLL_STOPMODE" width="1" begin="0" end="0" resetval="0x0" description="DSI PLL STOPMODE" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_STOPMODE_0" description="STOPMODE is not selected"/>
      <bitenum value="1" token="DSI_PLL_STOPMODE_1" description="STOPMODE is selected"/>
    </bitfield>
  </register>
  <register id="DSI_PLL_CONFIGURATION2" acronym="DSI_PLL_CONFIGURATION2" offset="0x10" width="32" description="This register contains the unlatched PLL and HSDIVDER configuration bits These bits are 'shadowed' when automatic mode is selected">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Reserved. Write only zero for future compatibility. Reads return zero." range="" rwaccess="R"/>
    <bitfield id="DSI_HSDIVBYPASS" width="1" begin="20" end="20" resetval="0x0" description="Forces HSDIVIDER to bypass mode" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_HSDIVBYPASS_0" description="HSDIVIDER in normal operation. Bypass controlled by PLL."/>
      <bitenum value="1" token="DSI_HSDIVBYPASS_1" description="HSDIVIDER forced to bypass mode."/>
    </bitfield>
    <bitfield id="DSI_PROTO_CLOCK_PWDN" width="1" begin="19" end="19" resetval="0x0" description="Power down for DSI Protocol Engine clock source" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PROTO_CLOCK_PWDN_0" description="DSI Protocol Engine clock divider is active"/>
      <bitenum value="1" token="DSI_PROTO_CLOCK_PWDN_1" description="DSI Protocol Engine clock divider is powered-down"/>
    </bitfield>
    <bitfield id="DSI_PROTO_CLOCK_EN" width="1" begin="18" end="18" resetval="0x0" description="Enable for DSI Protocol Engine clock source" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PROTO_CLOCK_EN_0" description="DSI Protocol Engine clock divider is disabled"/>
      <bitenum value="1" token="DSI_PROTO_CLOCK_EN_1" description="DSI Protocol Engine clock divider is enabled"/>
    </bitfield>
    <bitfield id="DSS_CLOCK_PWDN" width="1" begin="17" end="17" resetval="0x0" description="Power down for DSS clock source" range="" rwaccess="RW">
      <bitenum value="0" token="DSS_CLOCK_PWDN_0" description="DSS clock divider is active"/>
      <bitenum value="1" token="DSS_CLOCK_PWDN_1" description="DSS clock divider is powered-down"/>
    </bitfield>
    <bitfield id="DSS_CLOCK_EN" width="1" begin="16" end="16" resetval="0x0" description="Enable for DSS clock source" range="" rwaccess="RW">
      <bitenum value="0" token="DSS_CLOCK_EN_0" description="DSS clock divider is disabled"/>
      <bitenum value="1" token="DSS_CLOCK_EN_1" description="DSS clock divider is enabled"/>
    </bitfield>
    <bitfield id="DSI_BYPASSEN" width="1" begin="15" end="15" resetval="0x0" description="Selects DSS functional clock as CLKIN4DDR source" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_BYPASSEN_0" description="PLL controls CLKIN4DDR source: PLL DCO if PLL is locked DSS functional clock if not locked"/>
      <bitenum value="1" token="DSI_BYPASSEN_1" description="Force DSS functional clock to be used as CLKIN4DDR source"/>
    </bitfield>
    <bitfield id="DSI_PHY_CLKINEN" width="1" begin="14" end="14" resetval="0x0" description="CLKIN4DDR control" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PHY_CLKINEN_0" description="CLKIN4DDR is disabled"/>
      <bitenum value="1" token="DSI_PHY_CLKINEN_1" description="CLKIN4DDR is enabled"/>
    </bitfield>
    <bitfield id="DSI_PLL_REFEN" width="1" begin="13" end="13" resetval="0x0" description="PLL reference clock control" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_REFEN_0" description="PLL reference clock disabled"/>
      <bitenum value="1" token="DSI_PLL_REFEN_1" description="PLL reference clock enabled"/>
    </bitfield>
    <bitfield id="DSI_PLL_HIGHFREQ" width="1" begin="12" end="12" resetval="0x0" description="Enables a division of pixel clock by 2 before input to the PLLRequired for pixel clock frequencies above 32 MHz (21 MHZ if N = 0)" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_HIGHFREQ_0" description="Pixel clock is not divided"/>
      <bitenum value="1" token="DSI_PLL_HIGHFREQ_1" description="Pixel clock is divided by 2"/>
    </bitfield>
    <bitfield id="DSI_PLL_CLKSEL" width="1" begin="11" end="11" resetval="0x0" description="Reference clock selection" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_CLKSEL_0" description="Selects DSS2_ALWON_FCLK as PLL reference clock"/>
      <bitenum value="1" token="DSI_PLL_CLKSEL_1" description="Selects Pixel Clock (PCLKFREE) as PLL reference clock"/>
    </bitfield>
    <bitfield id="DSI_PLL_LOCKSEL" width="2" begin="10" end="9" resetval="0x0" description="Selects the lock criteria for the PLL" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_LOCKSEL_0" description="Phase Lock criteria depends on setting of DSI_PLL_TIGHTPHASELOCK bit"/>
      <bitenum value="1" token="DSI_PLL_LOCKSEL_1" description="Frequency lock"/>
      <bitenum value="2" token="DSI_PLL_LOCKSEL_2" description="Spare"/>
    </bitfield>
    <bitfield id="DSI_PLL_DRIFTGUARDEN" width="1" begin="8" end="8" resetval="0x0" description="DSI PLL DRIFTGUARDEN" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_DRIFTGUARDEN_0" description="Only RECAL flag is asserted in case of temperature drift. The programmer should take appropriate action."/>
      <bitenum value="1" token="DSI_PLL_DRIFTGUARDEN_1" description="Temperature drift will initiate automatic recalibration. RECAL flag will be asserted while this is taking place."/>
    </bitfield>
    <bitfield id="DSI_PLL_TIGHTPHASELOCK" width="1" begin="7" end="7" resetval="0x0" description="DSI PLL Phase Lock criteriaIf this bit is set, the phase lock tolerance is reduced" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_TIGHTPHASELOCK_0" description="Normal phase lock criteria Phase error lower than 6.4 %"/>
      <bitenum value="1" token="DSI_PLL_TIGHTPHASELOCK_1" description="Tightened phase lock criteria Phase error lower than 3.2 %"/>
    </bitfield>
    <bitfield id="DSI_PLL_LOWCURRSTBY" width="1" begin="6" end="6" resetval="0x0" description="PLL LOW CURRENT STANDBY" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_LOWCURRSTBY_0" description="LOWCURRSTBY is not selected"/>
      <bitenum value="1" token="DSI_PLL_LOWCURRSTBY_1" description="LOWCURRSTBY is selected"/>
    </bitfield>
    <bitfield id="DSI_PLL_PLLLPMODE" width="1" begin="5" end="5" resetval="0x0" description="Select the power/performance of the PLL" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_PLLLPMODE_0" description="Full performance, minimized jitter"/>
      <bitenum value="1" token="DSI_PLL_PLLLPMODE_1" description="Reduced power, increased jitter"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSI_PLL_IDLE" width="1" begin="0" end="0" resetval="0x0" description="DSI PLL IDLE:" range="" rwaccess="RW">
      <bitenum value="0" token="DSI_PLL_IDLE_0" description="IDLE is not selected"/>
      <bitenum value="1" token="DSI_PLL_IDLE_1" description="IDLE is selected"/>
    </bitfield>
  </register>
</module>
