INFO-FLOW: Workspace D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1 opened at Tue Jul 09 15:56:02 +0800 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.129 sec.
Command     ap_source done; 0.129 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z010-clg400-2 
Execute       ap_part_info -name xc7z010-clg400-2 -data single -quiet 
Command       ap_part_info done; 0.67 sec.
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z010:-clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z010-clg400-2 
Execute         ap_part_info -name xc7z010-clg400-2 -data resources 
Execute         ap_part_info -name xc7z010-clg400-2 -data info 
Execute         ap_part_info -name xc7z010-clg400-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 4400} {LUT 17600} {FF 35200} {DSP48E 80} {BRAM 120} {URAM 0} 
Execute         ap_part_info -name xc7z010-clg400-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.778 sec.
Execute     ap_part_info -data single -name xc7z010-clg400-2 
Execute     ap_part_info -name xc7z010-clg400-2 -data resources 
Execute     ap_part_info -name xc7z010-clg400-2 -data info 
Execute     ap_part_info -name xc7z010-clg400-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 4400} {LUT 17600} {FF 35200} {DSP48E 80} {BRAM 120} {URAM 0} 
Execute     ap_part_info -name xc7z010-clg400-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.016 sec.
Execute   set_part xc7z010-clg400-2 
Execute     ap_part_info -name xc7z010-clg400-2 -data single -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z010:-clg400:-2 
Execute       get_default_platform 
Execute       license_isbetapart xc7z010 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z010-clg400-2 
Execute       ap_part_info -name xc7z010-clg400-2 -data resources 
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 4400} {LUT 17600} {FF 35200} {DSP48E 80} {BRAM 120} {URAM 0} 
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z010-clg400-2 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_sdx -optimization_level none -target none 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute   set_clock_uncertainty 12.5% 
Execute   source ./lenet_hls_010/s_1/directives.tcl 
Execute     set_directive_interface -mode s_axilite -bundle Crtl lenet 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
Execute     set_directive_interface -mode s_axilite -bundle Crtl lenet 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
Execute     set_directive_interface -mode bram lenet input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredinput 
Execute     set_directive_interface -mode bram lenet Cout 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredCout 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'function.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling function.cpp as C++
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
Execute       is_encrypted function.cpp 
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/vivado/xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "function.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp" 
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/vivado/xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E function.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot -I D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp
Command       clang done; 2.204 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.236 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/vivado/xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp"  -o "D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/vivado/xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot -I D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/useless.bc
Command       clang done; 1.936 sec.
INFO-FLOW: Done: GCC PP time: 6.4 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredCout 
Execute       source D:/vivado/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/vivado/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/vivado/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredCout 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp std=gnu++98 -directive=D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.881 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp std=gnu++98 -directive=D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/all.directive.json -quiet -fix-errors D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.918 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/xilinx-dataflow-lawyer.function.pp.0.cpp.diag.yml D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/xilinx-dataflow-lawyer.function.pp.0.cpp.out.log 2> D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/xilinx-dataflow-lawyer.function.pp.0.cpp.err.log 
Command       ap_eval done; 0.887 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/tidy-3.1.function.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/tidy-3.1.function.pp.0.cpp.out.log 2> D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/tidy-3.1.function.pp.0.cpp.err.log 
Command         ap_eval done; 2.027 sec.
Execute         source D:/vivado/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/vivado/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/xilinx-legacy-rewriter.function.pp.0.cpp.out.log 2> D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/xilinx-legacy-rewriter.function.pp.0.cpp.err.log 
Command         ap_eval done; 0.771 sec.
Command       tidy_31 done; 2.93 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.026 sec.
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/vivado/xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.bc" 
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/vivado/xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot -I D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.bc
Command       clang done; 1.585 sec.
INFO: [HLS 200-10] Analyzing design file 'lenet.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling lenet.cpp as C++
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
Execute       is_encrypted lenet.cpp 
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/vivado/xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "lenet.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp" 
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/vivado/xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E lenet.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot -I D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp
Command       clang done; 1.22 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 8.444 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/vivado/xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp"  -o "D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/vivado/xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot -I D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/useless.bc
Command       clang done; 4.922 sec.
INFO-FLOW: Done: GCC PP time: 14.6 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredCout 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=Crtl 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredinput 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredCout 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp std=gnu++98 -directive=D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.425 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp std=gnu++98 -directive=D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/all.directive.json -quiet -fix-errors D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 8.289 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/xilinx-dataflow-lawyer.lenet.pp.0.cpp.diag.yml D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/xilinx-dataflow-lawyer.lenet.pp.0.cpp.out.log 2> D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/xilinx-dataflow-lawyer.lenet.pp.0.cpp.err.log 
Command       ap_eval done; 3.86 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/tidy-3.1.lenet.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/tidy-3.1.lenet.pp.0.cpp.out.log 2> D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/tidy-3.1.lenet.pp.0.cpp.err.log 
Command         ap_eval done; 7.996 sec.
Execute         ap_eval exec -ignorestderr D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/xilinx-legacy-rewriter.lenet.pp.0.cpp.out.log 2> D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/xilinx-legacy-rewriter.lenet.pp.0.cpp.err.log 
Command         ap_eval done; 4.023 sec.
Command       tidy_31 done; 12.031 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 24.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 8.585 sec.
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/vivado/xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.bc" 
INFO-FLOW: exec D:/vivado/xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/vivado/xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot -I D:/vivado/xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.bc
Command       clang done; 4.712 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/function.g.bc D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.g.bc -hls-opt -except-internalize lenet -LD:/vivado/xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.g 
Command       llvm-ld done; 9.335 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:26 . Memory (MB): peak = 185.879 ; gain = 94.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:26 . Memory (MB): peak = 185.879 ; gain = 94.270
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.pp.bc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.023 sec.
Execute         llvm-ld D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/vivado/xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.528 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lenet -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.g.0.bc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 67.413 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:06 ; elapsed = 00:02:36 . Memory (MB): peak = 412.277 ; gain = 320.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.g.1.bc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'reshape' into 'lenet' (lenet.cpp:52) automatically.
Command         transform done; 1.055 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.g.2.prechk.bc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] function.cpp:251: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:02:38 . Memory (MB): peak = 412.277 ; gain = 320.668
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.g.1.bc to D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.o.1.bc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (function.cpp:144) in function 'conv3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (function.cpp:146) in function 'conv3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (function.cpp:167) in function 'conv3' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'conv3_b' (function.cpp:170) in function 'conv3' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (function.cpp:144) in function 'conv3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (function.cpp:146) in function 'conv3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (function.cpp:167) in function 'conv3' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'conv3_b' (function.cpp:170) in function 'conv3' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'C3_out.V.0' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'reshape' into 'lenet' (lenet.cpp:52) automatically.
Command         transform done; 1.511 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.o.1.tmp.bc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:251:17) to (function.cpp:249:26) in function 'softmax'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (function.cpp:11:4) to (function.cpp:9:27) in function 'conv1'... converting 10 basic blocks.
Command         transform done; 0.447 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:02:40 . Memory (MB): peak = 412.277 ; gain = 320.668
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.o.2.bc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 1.18 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:02:41 . Memory (MB): peak = 412.277 ; gain = 320.668
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 74.28 sec.
Command     elaborate done; 158.986 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lenet' ...
Execute       ap_set_top_model lenet 
Execute       get_model_list lenet -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lenet 
Execute       preproc_iomode -model softmax 
Execute       preproc_iomode -model fc2 
Execute       preproc_iomode -model fc1 
Execute       preproc_iomode -model conv3 
Execute       preproc_iomode -model pool2 
Execute       preproc_iomode -model conv2 
Execute       preproc_iomode -model pool1 
Execute       preproc_iomode -model conv1 
Execute       get_model_list lenet -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet
INFO-FLOW: Configuring Module : conv1 ...
Execute       set_default_model conv1 
Execute       apply_spec_resource_limit conv1 
INFO-FLOW: Configuring Module : pool1 ...
Execute       set_default_model pool1 
Execute       apply_spec_resource_limit pool1 
INFO-FLOW: Configuring Module : conv2 ...
Execute       set_default_model conv2 
Execute       apply_spec_resource_limit conv2 
INFO-FLOW: Configuring Module : pool2 ...
Execute       set_default_model pool2 
Execute       apply_spec_resource_limit pool2 
INFO-FLOW: Configuring Module : conv3 ...
Execute       set_default_model conv3 
Execute       apply_spec_resource_limit conv3 
INFO-FLOW: Configuring Module : fc1 ...
Execute       set_default_model fc1 
Execute       apply_spec_resource_limit fc1 
INFO-FLOW: Configuring Module : fc2 ...
Execute       set_default_model fc2 
Execute       apply_spec_resource_limit fc2 
INFO-FLOW: Configuring Module : softmax ...
Execute       set_default_model softmax 
Execute       apply_spec_resource_limit softmax 
INFO-FLOW: Configuring Module : lenet ...
Execute       set_default_model lenet 
Execute       apply_spec_resource_limit lenet 
INFO-FLOW: Model list for preprocess: conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet
INFO-FLOW: Preprocessing Module: conv1 ...
Execute       set_default_model conv1 
Execute       cdfg_preprocess -model conv1 
Execute       rtl_gen_preprocess conv1 
INFO-FLOW: Preprocessing Module: pool1 ...
Execute       set_default_model pool1 
Execute       cdfg_preprocess -model pool1 
Execute       rtl_gen_preprocess pool1 
INFO-FLOW: Preprocessing Module: conv2 ...
Execute       set_default_model conv2 
Execute       cdfg_preprocess -model conv2 
Execute       rtl_gen_preprocess conv2 
INFO-FLOW: Preprocessing Module: pool2 ...
Execute       set_default_model pool2 
Execute       cdfg_preprocess -model pool2 
Execute       rtl_gen_preprocess pool2 
INFO-FLOW: Preprocessing Module: conv3 ...
Execute       set_default_model conv3 
Execute       cdfg_preprocess -model conv3 
Execute       rtl_gen_preprocess conv3 
INFO-FLOW: Preprocessing Module: fc1 ...
Execute       set_default_model fc1 
Execute       cdfg_preprocess -model fc1 
Execute       rtl_gen_preprocess fc1 
INFO-FLOW: Preprocessing Module: fc2 ...
Execute       set_default_model fc2 
Execute       cdfg_preprocess -model fc2 
Execute       rtl_gen_preprocess fc2 
INFO-FLOW: Preprocessing Module: softmax ...
Execute       set_default_model softmax 
Execute       cdfg_preprocess -model softmax 
Execute       rtl_gen_preprocess softmax 
INFO-FLOW: Preprocessing Module: lenet ...
Execute       set_default_model lenet 
Execute       cdfg_preprocess -model lenet 
Execute       rtl_gen_preprocess lenet 
WARNING: [SYN 201-107] Renaming port name 'lenet/input' to 'lenet/input_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1 
Execute       schedule -model conv1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.272 sec.
INFO: [HLS 200-111]  Elapsed time: 161.211 seconds; current allocated memory: 296.302 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
Command       syn_report done; 0.132 sec.
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.sched.adb -f 
Command       db_write done; 0.118 sec.
INFO-FLOW: Finish scheduling conv1.
Execute       set_default_model conv1 
Execute       bind -model conv1 
BIND OPTION: model=conv1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 296.977 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.verbose.bind.rpt 
Command       syn_report done; 0.137 sec.
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.bind.adb -f 
INFO-FLOW: Finish binding conv1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool1 
Execute       schedule -model pool1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 297.271 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.verbose.sched.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.sched.adb -f 
INFO-FLOW: Finish scheduling pool1.
Execute       set_default_model pool1 
Execute       bind -model pool1 
BIND OPTION: model=pool1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 297.522 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.verbose.bind.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.bind.adb -f 
INFO-FLOW: Finish binding pool1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2 
Execute       schedule -model conv2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 297.953 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.verbose.sched.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.sched.adb -f 
INFO-FLOW: Finish scheduling conv2.
Execute       set_default_model conv2 
Execute       bind -model conv2 
BIND OPTION: model=conv2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 298.442 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.verbose.bind.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.bind.adb -f 
INFO-FLOW: Finish binding conv2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool2 
Execute       schedule -model pool2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 298.667 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.verbose.sched.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.sched.adb -f 
INFO-FLOW: Finish scheduling pool2.
Execute       set_default_model pool2 
Execute       bind -model pool2 
BIND OPTION: model=pool2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 298.894 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.verbose.bind.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.bind.adb -f 
INFO-FLOW: Finish binding pool2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3 
Execute       schedule -model conv3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 299.207 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.verbose.sched.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3.
Execute       set_default_model conv3 
Execute       bind -model conv3 
BIND OPTION: model=conv3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 299.551 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.verbose.bind.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.bind.adb -f 
INFO-FLOW: Finish binding conv3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fc1 
Execute       schedule -model fc1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 299.700 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.verbose.sched.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.sched.adb -f 
INFO-FLOW: Finish scheduling fc1.
Execute       set_default_model fc1 
Execute       bind -model fc1 
BIND OPTION: model=fc1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 299.927 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.verbose.bind.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.bind.adb -f 
INFO-FLOW: Finish binding fc1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fc2 
Execute       schedule -model fc2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 300.070 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.verbose.sched.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.sched.adb -f 
INFO-FLOW: Finish scheduling fc2.
Execute       set_default_model fc2 
Execute       bind -model fc2 
BIND OPTION: model=fc2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 300.256 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.verbose.bind.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.bind.adb -f 
INFO-FLOW: Finish binding fc2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model softmax 
Execute       schedule -model softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 300.545 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.verbose.sched.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.sched.adb -f 
INFO-FLOW: Finish scheduling softmax.
Execute       set_default_model softmax 
Execute       bind -model softmax 
BIND OPTION: model=softmax
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 300.945 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.verbose.bind.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.bind.adb -f 
INFO-FLOW: Finish binding softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet 
Execute       schedule -model lenet 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 301.041 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.verbose.sched.rpt 
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.sched.adb -f 
INFO-FLOW: Finish scheduling lenet.
Execute       set_default_model lenet 
Execute       bind -model lenet 
BIND OPTION: model=lenet
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.437 sec.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 301.593 MB.
Execute       syn_report -verbosereport -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.verbose.bind.rpt 
Command       syn_report done; 0.216 sec.
Execute       db_write -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.bind.adb -f 
INFO-FLOW: Finish binding lenet.
Execute       get_model_list lenet -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv1 
Execute       rtl_gen_preprocess pool1 
Execute       rtl_gen_preprocess conv2 
Execute       rtl_gen_preprocess pool2 
Execute       rtl_gen_preprocess conv3 
Execute       rtl_gen_preprocess fc1 
Execute       rtl_gen_preprocess fc2 
Execute       rtl_gen_preprocess softmax 
Execute       rtl_gen_preprocess lenet 
INFO-FLOW: Model list for RTL generation: conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv1 -vendor xilinx -mg_file D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'lenet_fpext_32ns_64_2_1' to 'lenet_fpext_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_16s_11s_26ns_26_1_1' to 'lenet_mac_muladd_cud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/input_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/input_r_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'lenet_fpext_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
Command       create_rtl_model done; 0.191 sec.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 303.001 MB.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/systemc/conv1 -synmodules conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet 
Execute       gen_rtl conv1 -style xilinx -f -lang vhdl -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/vhdl/conv1 
Execute       gen_rtl conv1 -style xilinx -f -lang vlog -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/verilog/conv1 
Execute       syn_report -csynth -model conv1 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/conv1_csynth.rpt 
Execute       syn_report -rtlxml -model conv1 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/conv1_csynth.xml 
Execute       syn_report -verbosereport -model conv1 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.verbose.rpt 
Command       syn_report done; 0.184 sec.
Execute       db_write -model conv1 -f -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.adb 
Command       db_write done; 0.244 sec.
Execute       gen_tb_info conv1 -p D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pool1 -vendor xilinx -mg_file D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool1'.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 303.779 MB.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/systemc/pool1 -synmodules conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet 
Execute       gen_rtl pool1 -style xilinx -f -lang vhdl -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/vhdl/pool1 
Execute       gen_rtl pool1 -style xilinx -f -lang vlog -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/verilog/pool1 
Execute       syn_report -csynth -model pool1 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/pool1_csynth.rpt 
Execute       syn_report -rtlxml -model pool1 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/pool1_csynth.xml 
Execute       syn_report -verbosereport -model pool1 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.verbose.rpt 
Execute       db_write -model pool1 -f -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.adb 
Execute       gen_tb_info pool1 -p D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv2 -vendor xilinx -mg_file D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_9s_16s_26ns_26_1_1' to 'lenet_mac_muladd_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 304.725 MB.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/systemc/conv2 -synmodules conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet 
Execute       gen_rtl conv2 -style xilinx -f -lang vhdl -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/vhdl/conv2 
Execute       gen_rtl conv2 -style xilinx -f -lang vlog -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/verilog/conv2 
Execute       syn_report -csynth -model conv2 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/conv2_csynth.rpt 
Execute       syn_report -rtlxml -model conv2 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/conv2_csynth.xml 
Execute       syn_report -verbosereport -model conv2 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.verbose.rpt 
Command       syn_report done; 0.131 sec.
Execute       db_write -model conv2 -f -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.adb 
Command       db_write done; 0.172 sec.
Execute       gen_tb_info conv2 -p D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pool2 -vendor xilinx -mg_file D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool2'.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 305.304 MB.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/systemc/pool2 -synmodules conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet 
Execute       gen_rtl pool2 -style xilinx -f -lang vhdl -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/vhdl/pool2 
Execute       gen_rtl pool2 -style xilinx -f -lang vlog -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/verilog/pool2 
Execute       syn_report -csynth -model pool2 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/pool2_csynth.rpt 
Execute       syn_report -rtlxml -model pool2 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/pool2_csynth.xml 
Execute       syn_report -verbosereport -model pool2 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.verbose.rpt 
Execute       db_write -model pool2 -f -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.adb 
Command       db_write done; 0.133 sec.
Execute       gen_tb_info pool2 -p D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3 -vendor xilinx -mg_file D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_8s_16s_26ns_26_1_1' to 'lenet_mac_muladd_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 305.968 MB.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/systemc/conv3 -synmodules conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet 
Execute       gen_rtl conv3 -style xilinx -f -lang vhdl -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/vhdl/conv3 
Execute       gen_rtl conv3 -style xilinx -f -lang vlog -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/verilog/conv3 
Execute       syn_report -csynth -model conv3 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/conv3_csynth.rpt 
Execute       syn_report -rtlxml -model conv3 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/conv3_csynth.xml 
Execute       syn_report -verbosereport -model conv3 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.verbose.rpt 
Command       syn_report done; 0.107 sec.
Execute       db_write -model conv3 -f -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.adb 
Command       db_write done; 0.141 sec.
Execute       gen_tb_info conv3 -p D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fc1 -vendor xilinx -mg_file D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_16s_9s_26ns_26_1_1' to 'lenet_mac_muladd_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc1'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 306.432 MB.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute       gen_rtl fc1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/systemc/fc1 -synmodules conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet 
Execute       gen_rtl fc1 -style xilinx -f -lang vhdl -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/vhdl/fc1 
Execute       gen_rtl fc1 -style xilinx -f -lang vlog -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/verilog/fc1 
Execute       syn_report -csynth -model fc1 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/fc1_csynth.rpt 
Execute       syn_report -rtlxml -model fc1 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/fc1_csynth.xml 
Execute       syn_report -verbosereport -model fc1 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.verbose.rpt 
Execute       db_write -model fc1 -f -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.adb 
Command       db_write done; 0.144 sec.
Execute       gen_tb_info fc1 -p D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fc2 -vendor xilinx -mg_file D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'lenet_mac_muladd_16s_10s_26ns_26_1_1' to 'lenet_mac_muladd_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_mac_muladd_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc2'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 306.877 MB.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute       gen_rtl fc2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/systemc/fc2 -synmodules conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet 
Execute       gen_rtl fc2 -style xilinx -f -lang vhdl -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/vhdl/fc2 
Execute       gen_rtl fc2 -style xilinx -f -lang vlog -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/verilog/fc2 
Execute       syn_report -csynth -model fc2 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/fc2_csynth.rpt 
Execute       syn_report -rtlxml -model fc2 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/fc2_csynth.xml 
Execute       syn_report -verbosereport -model fc2 -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.verbose.rpt 
Execute       db_write -model fc2 -f -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.adb 
Command       db_write done; 0.113 sec.
Execute       gen_tb_info fc2 -p D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model softmax -vendor xilinx -mg_file D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'lenet_fadd_32ns_32ns_32_4_full_dsp_1' to 'lenet_fadd_32ns_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fdiv_32ns_32ns_32_12_1' to 'lenet_fdiv_32ns_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'lenet_fexp_32ns_32ns_32_8_full_dsp_1' to 'lenet_fexp_32ns_3jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'lenet_fadd_32ns_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fdiv_32ns_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lenet_fexp_32ns_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax'.
Command       create_rtl_model done; 0.122 sec.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 307.703 MB.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute       gen_rtl softmax -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/systemc/softmax -synmodules conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet 
Execute       gen_rtl softmax -style xilinx -f -lang vhdl -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/vhdl/softmax 
Command       gen_rtl done; 0.14 sec.
Execute       gen_rtl softmax -style xilinx -f -lang vlog -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/verilog/softmax 
Execute       syn_report -csynth -model softmax -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/softmax_csynth.rpt 
Execute       syn_report -rtlxml -model softmax -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/softmax_csynth.xml 
Execute       syn_report -verbosereport -model softmax -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.verbose.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -model softmax -f -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.adb 
Command       db_write done; 0.135 sec.
Execute       gen_tb_info softmax -p D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model lenet -vendor xilinx -mg_file D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/input_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet/Cout' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port Crtl.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/input_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'lenet/input_r_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet'.
Command       create_rtl_model done; 0.166 sec.
INFO: [HLS 200-111]  Elapsed time: 0.831 seconds; current allocated memory: 308.761 MB.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/systemc/lenet -synmodules conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet 
Execute       gen_rtl lenet -istop -style xilinx -f -lang vhdl -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/vhdl/lenet 
Execute       gen_rtl lenet -istop -style xilinx -f -lang vlog -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/verilog/lenet 
Execute       syn_report -csynth -model lenet -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/lenet_csynth.rpt 
Execute       syn_report -rtlxml -model lenet -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/syn/report/lenet_csynth.xml 
Execute       syn_report -verbosereport -model lenet -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.verbose.rpt 
Command       syn_report done; 0.439 sec.
Execute       db_write -model lenet -f -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.adb 
Command       db_write done; 0.285 sec.
Execute       gen_tb_info lenet -p D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet 
Command       gen_tb_info done; 0.502 sec.
Execute       export_constraint_db -f -tool general -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.constraint.tcl 
Execute       syn_report -designview -model lenet -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.design.xml 
Command       syn_report done; 0.166 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model lenet -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model lenet -o D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.protoinst 
Command       syn_report done; 0.365 sec.
Execute       get_config_debug -directory 
Execute       sc_get_clocks lenet 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain lenet 
INFO-FLOW: Model list for RTL component generation: conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet
INFO-FLOW: Handling components in module [conv1] ... 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.compgen.tcl 
INFO-FLOW: Found component lenet_fpext_32ns_bkb.
INFO-FLOW: Append model lenet_fpext_32ns_bkb
INFO-FLOW: Found component lenet_mac_muladd_cud.
INFO-FLOW: Append model lenet_mac_muladd_cud
INFO-FLOW: Found component conv1_K1_W_V.
INFO-FLOW: Append model conv1_K1_W_V
INFO-FLOW: Found component conv1_K1_B_V.
INFO-FLOW: Append model conv1_K1_B_V
INFO-FLOW: Found component conv1_in_V.
INFO-FLOW: Append model conv1_in_V
INFO-FLOW: Handling components in module [pool1] ... 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.compgen.tcl 
INFO-FLOW: Handling components in module [conv2] ... 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.compgen.tcl 
INFO-FLOW: Found component lenet_mac_muladd_dEe.
INFO-FLOW: Append model lenet_mac_muladd_dEe
INFO-FLOW: Found component conv2_K2_W_V.
INFO-FLOW: Append model conv2_K2_W_V
INFO-FLOW: Found component conv2_K2_B_V.
INFO-FLOW: Append model conv2_K2_B_V
INFO-FLOW: Handling components in module [pool2] ... 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.compgen.tcl 
INFO-FLOW: Handling components in module [conv3] ... 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.compgen.tcl 
INFO-FLOW: Found component lenet_mac_muladd_eOg.
INFO-FLOW: Append model lenet_mac_muladd_eOg
INFO-FLOW: Found component conv3_K3_W_V.
INFO-FLOW: Append model conv3_K3_W_V
INFO-FLOW: Found component conv3_K3_B_V.
INFO-FLOW: Append model conv3_K3_B_V
INFO-FLOW: Handling components in module [fc1] ... 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.compgen.tcl 
INFO-FLOW: Found component lenet_mac_muladd_fYi.
INFO-FLOW: Append model lenet_mac_muladd_fYi
INFO-FLOW: Found component fc1_FC1_W_V.
INFO-FLOW: Append model fc1_FC1_W_V
INFO-FLOW: Found component fc1_FC1_B_V.
INFO-FLOW: Append model fc1_FC1_B_V
INFO-FLOW: Handling components in module [fc2] ... 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.compgen.tcl 
INFO-FLOW: Found component lenet_mac_muladd_g8j.
INFO-FLOW: Append model lenet_mac_muladd_g8j
INFO-FLOW: Found component fc2_FC2_W_V.
INFO-FLOW: Append model fc2_FC2_W_V
INFO-FLOW: Found component fc2_FC2_B_V.
INFO-FLOW: Append model fc2_FC2_B_V
INFO-FLOW: Handling components in module [softmax] ... 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.compgen.tcl 
INFO-FLOW: Found component lenet_fadd_32ns_3hbi.
INFO-FLOW: Append model lenet_fadd_32ns_3hbi
INFO-FLOW: Found component lenet_fdiv_32ns_3ibs.
INFO-FLOW: Append model lenet_fdiv_32ns_3ibs
INFO-FLOW: Found component lenet_fexp_32ns_3jbC.
INFO-FLOW: Append model lenet_fexp_32ns_3jbC
INFO-FLOW: Handling components in module [lenet] ... 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.tcl 
INFO-FLOW: Found component lenet_C1_out_V.
INFO-FLOW: Append model lenet_C1_out_V
INFO-FLOW: Found component lenet_P1_out_V.
INFO-FLOW: Append model lenet_P1_out_V
INFO-FLOW: Found component lenet_C2_out_V.
INFO-FLOW: Append model lenet_C2_out_V
INFO-FLOW: Found component lenet_P2_out_V.
INFO-FLOW: Append model lenet_P2_out_V
INFO-FLOW: Found component lenet_C3_out_V_0_0.
INFO-FLOW: Append model lenet_C3_out_V_0_0
INFO-FLOW: Found component lenet_FC1_out_V.
INFO-FLOW: Append model lenet_FC1_out_V
INFO-FLOW: Found component lenet_FC2_out_V.
INFO-FLOW: Append model lenet_FC2_out_V
INFO-FLOW: Found component lenet_Crtl_s_axi.
INFO-FLOW: Append model lenet_Crtl_s_axi
INFO-FLOW: Append model conv1
INFO-FLOW: Append model pool1
INFO-FLOW: Append model conv2
INFO-FLOW: Append model pool2
INFO-FLOW: Append model conv3
INFO-FLOW: Append model fc1
INFO-FLOW: Append model fc2
INFO-FLOW: Append model softmax
INFO-FLOW: Append model lenet
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lenet_fpext_32ns_bkb lenet_mac_muladd_cud conv1_K1_W_V conv1_K1_B_V conv1_in_V lenet_mac_muladd_dEe conv2_K2_W_V conv2_K2_B_V lenet_mac_muladd_eOg conv3_K3_W_V conv3_K3_B_V lenet_mac_muladd_fYi fc1_FC1_W_V fc1_FC1_B_V lenet_mac_muladd_g8j fc2_FC2_W_V fc2_FC2_B_V lenet_fadd_32ns_3hbi lenet_fdiv_32ns_3ibs lenet_fexp_32ns_3jbC lenet_C1_out_V lenet_P1_out_V lenet_C2_out_V lenet_P2_out_V lenet_C3_out_V_0_0 lenet_FC1_out_V lenet_FC2_out_V lenet_Crtl_s_axi conv1 pool1 conv2 pool2 conv3 fc1 fc2 softmax lenet
INFO-FLOW: To file: write model lenet_fpext_32ns_bkb
INFO-FLOW: To file: write model lenet_mac_muladd_cud
INFO-FLOW: To file: write model conv1_K1_W_V
INFO-FLOW: To file: write model conv1_K1_B_V
INFO-FLOW: To file: write model conv1_in_V
INFO-FLOW: To file: write model lenet_mac_muladd_dEe
INFO-FLOW: To file: write model conv2_K2_W_V
INFO-FLOW: To file: write model conv2_K2_B_V
INFO-FLOW: To file: write model lenet_mac_muladd_eOg
INFO-FLOW: To file: write model conv3_K3_W_V
INFO-FLOW: To file: write model conv3_K3_B_V
INFO-FLOW: To file: write model lenet_mac_muladd_fYi
INFO-FLOW: To file: write model fc1_FC1_W_V
INFO-FLOW: To file: write model fc1_FC1_B_V
INFO-FLOW: To file: write model lenet_mac_muladd_g8j
INFO-FLOW: To file: write model fc2_FC2_W_V
INFO-FLOW: To file: write model fc2_FC2_B_V
INFO-FLOW: To file: write model lenet_fadd_32ns_3hbi
INFO-FLOW: To file: write model lenet_fdiv_32ns_3ibs
INFO-FLOW: To file: write model lenet_fexp_32ns_3jbC
INFO-FLOW: To file: write model lenet_C1_out_V
INFO-FLOW: To file: write model lenet_P1_out_V
INFO-FLOW: To file: write model lenet_C2_out_V
INFO-FLOW: To file: write model lenet_P2_out_V
INFO-FLOW: To file: write model lenet_C3_out_V_0_0
INFO-FLOW: To file: write model lenet_FC1_out_V
INFO-FLOW: To file: write model lenet_FC2_out_V
INFO-FLOW: To file: write model lenet_Crtl_s_axi
INFO-FLOW: To file: write model conv1
INFO-FLOW: To file: write model pool1
INFO-FLOW: To file: write model conv2
INFO-FLOW: To file: write model pool2
INFO-FLOW: To file: write model conv3
INFO-FLOW: To file: write model fc1
INFO-FLOW: To file: write model fc2
INFO-FLOW: To file: write model softmax
INFO-FLOW: To file: write model lenet
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source done; 0.109 sec.
Command       ap_source done; 0.309 sec.
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Command       ap_source done; 0.19 sec.
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.116 sec.
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.39 sec.
Command       ap_source done; 0.391 sec.
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.compgen.tcl 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv1_K1_W_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv1_K1_B_V_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'conv1_in_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Command       ap_source done; 0.241 sec.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.compgen.tcl 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv2_K2_W_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv2_K2_B_V_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Command       ap_source done; 0.178 sec.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.compgen.tcl 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv3_K3_W_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv3_K3_B_V_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Command       ap_source done; 1.616 sec.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.compgen.tcl 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'fc1_FC1_W_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'fc1_FC1_B_V_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Command       ap_source done; 0.457 sec.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.compgen.tcl 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'fc2_FC2_W_V_rom' using auto ROMs.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'fc2_FC2_B_V_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Command       ap_source done; 0.135 sec.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.compgen.tcl 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Command       ap_source done; 0.2 sec.
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'lenet_C1_out_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_P1_out_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_C2_out_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_P2_out_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_C3_out_V_0_0_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_FC1_out_V_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lenet_FC2_out_V_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         source ./Crtl.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.587 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.113 sec.
Command       ap_source done; 0.114 sec.
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=lenet xml_exists=0
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.compgen.tcl 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.compgen.tcl 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.tcl 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.compgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.tcl 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.constraint.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=37 #gSsdmPorts=0
Execute       source D:/vivado/xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.dataonly.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.dataonly.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.dataonly.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.constraint.tcl 
Execute       sc_get_clocks lenet 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/impl/misc/lenet_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/impl/misc/lenet_ap_fdiv_10_no_dsp_32_ip.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/impl/misc/lenet_ap_fexp_6_full_dsp_32_ip.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/impl/misc/lenet_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.tbgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.tbgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.tbgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.tbgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.tbgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.tbgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.tbgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.tbgen.tcl 
Execute       source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:20 ; elapsed = 00:03:02 . Memory (MB): peak = 418.758 ; gain = 327.148
INFO: [VHDL 208-304] Generating VHDL RTL for lenet.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet.
Command     autosyn done; 21.595 sec.
Command   csynth_design done; 180.593 sec.
Command ap_source done; 181.892 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1 opened at Tue Jul 09 16:00:25 +0800 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     ap_source done; 0.127 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z010-clg400-2 
Execute       ap_part_info -name xc7z010-clg400-2 -data single -quiet 
Command       ap_part_info done; 0.9 sec.
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z010:-clg400:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z010-clg400-2 
Execute         ap_part_info -name xc7z010-clg400-2 -data resources 
Execute         ap_part_info -name xc7z010-clg400-2 -data info 
Execute         ap_part_info -name xc7z010-clg400-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 4400} {LUT 17600} {FF 35200} {DSP48E 80} {BRAM 120} {URAM 0} 
Execute         ap_part_info -name xc7z010-clg400-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-2'
Execute       ap_part_info -name xc7z010-clg400-2 -data info 
Execute       get_default_platform 
Command     set_part done; 1.02 sec.
Execute     ap_part_info -data single -name xc7z010-clg400-2 
Execute     ap_part_info -name xc7z010-clg400-2 -data resources 
Execute     ap_part_info -name xc7z010-clg400-2 -data info 
Execute     ap_part_info -name xc7z010-clg400-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 4400} {LUT 17600} {FF 35200} {DSP48E 80} {BRAM 120} {URAM 0} 
Execute     ap_part_info -name xc7z010-clg400-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Command   open_solution done; 1.243 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.114 sec.
Command     ap_source done; 0.114 sec.
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.131 sec.
Command     ap_source done; 0.131 sec.
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=lenet xml_exists=1
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.compgen.tcl 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.compgen.tcl 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.tcl 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv1.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool1.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv2.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/pool2.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/conv3.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc1.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/fc2.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/softmax.compgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.tcl 
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.constraint.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.dataonly.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.compgen.dataonly.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=lenet
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=lenet
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.rtl_wrap.cfg.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.constraint.tcl 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/lenet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/.autopilot/db/global.setting.tcl 
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     ap_source done; 0.114 sec.
Execute     source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/vivado/xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z010-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-2 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec D:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_1/impl/ip/pack.bat
Command   export_design done; 50.227 sec.
Command ap_source done; 51.487 sec.
Execute cleanup_all 
