Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\petry\OneDrive\projects_quartus\OSCILL\clkctrl.qsys --synthesis=VERILOG --output-directory=C:\Users\petry\OneDrive\projects_quartus\OSCILL\clkctrl\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading OSCILL/clkctrl.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 16.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clkctrl.altclkctrl_0: Targeting device family: Cyclone V.
: clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: clkctrl.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: clkctrl: Generating clkctrl "clkctrl" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clkctrl_altclkctrl_0.
Info: altclkctrl_0: "clkctrl" instantiated altclkctrl "altclkctrl_0"
Info: clkctrl: Done "clkctrl" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
