Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Jan 18 22:20:06 2026
| Host         : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -file aes256_cbc_comb_enc.rpt -append
| Design       : synth_wrapper
| Device       : xczu7ev-ffvf1517-1LV-i
| Speed File   : -1LV
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+-------+-------+------------+-----------+-------+
|        Site Type        |  Used | Fixed | Prohibited | Available | Util% |
+-------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                | 12936 |     0 |          0 |    230400 |  5.61 |
|   LUT as Logic          | 12936 |     0 |          0 |    230400 |  5.61 |
|   LUT as Memory         |     0 |     0 |          0 |    101760 |  0.00 |
| CLB Registers           |   647 |     0 |          0 |    460800 |  0.14 |
|   Register as Flip Flop |   647 |     0 |          0 |    460800 |  0.14 |
|   Register as Latch     |     0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                  |     0 |     0 |          0 |     28800 |  0.00 |
| F7 Muxes                |  4200 |     0 |          0 |    115200 |  3.65 |
| F8 Muxes                |  1816 |     0 |          0 |     57600 |  3.15 |
| F9 Muxes                |     0 |     0 |          0 |     28800 |  0.00 |
+-------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 646   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2235 |     0 |          0 |     28800 |  7.76 |
|   CLBL                                     |  1072 |     0 |            |           |       |
|   CLBM                                     |  1163 |     0 |            |           |       |
| LUT as Logic                               | 12936 |     0 |          0 |    230400 |  5.61 |
|   using O5 output only                     |     6 |       |            |           |       |
|   using O6 output only                     | 12472 |       |            |           |       |
|   using O5 and O6                          |   458 |       |            |           |       |
| LUT as Memory                              |     0 |     0 |          0 |    101760 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
|   LUT as Shift Register                    |     0 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              |   647 |     0 |          0 |    460800 |  0.14 |
|   Register driven from within the CLB      |   263 |       |            |           |       |
|   Register driven from outside the CLB     |   384 |       |            |           |       |
|     LUT in front of the register is unused |   170 |       |            |           |       |
|     LUT in front of the register is used   |   214 |       |            |           |       |
| Unique Control Sets                        |     7 |       |          0 |     57600 |  0.01 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       312 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       312 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       624 |  0.00 |
| URAM           |    0 |     0 |          0 |        96 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1728 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       464 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       192 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       208 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       144 |  0.00 |
| BUFG_PS    |    0 |     0 |          0 |        96 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    0 |     0 |          0 |         8 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 11062 |                 CLB |
| MUXF7    |  4200 |                 CLB |
| MUXF8    |  1816 |                 CLB |
| LUT2     |   896 |                 CLB |
| LUT5     |   676 |                 CLB |
| FDRE     |   646 |            Register |
| LUT3     |   551 |                 CLB |
| LUT4     |   209 |                 CLB |
| FDSE     |     1 |            Register |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sun Jan 18 22:20:16 2026
| Host              : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -file aes256_cbc_comb_enc.rpt -append
| Design            : synth_wrapper
| Device            : xczu7ev-ffvf1517
| Speed File        : -1LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  279         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (132)
6. checking no_output_delay (147)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (132)
--------------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (147)
---------------------------------
 There are 147 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.644        0.000                      0                  908        0.115        0.000                      0                  908       16.125        0.000                       0                   647  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 16.400}     32.800          30.488          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.644        0.000                      0                  908        0.115        0.000                      0                  908       16.125        0.000                       0                   647  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 inst/key_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@16.400ns period=32.800ns})
  Destination:            inst/output_block_reg_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@16.400ns period=32.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.800ns  (clk rise@32.800ns - clk rise@0.000ns)
  Data Path Delay:        32.147ns  (logic 10.909ns (33.934%)  route 21.238ns (66.066%))
  Logic Levels:           82  (LUT2=20 LUT3=2 LUT4=3 LUT5=1 LUT6=28 MUXF7=14 MUXF8=14)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.035ns = ( 32.835 - 32.800 ) 
    Source Clock Delay      (SCD):    0.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  Clk (IN)
                         net (fo=646, unset)          0.050     0.050    inst/Clk
    SLICE_X77Y93         FDRE                                         r  inst/key_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y93         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.135     0.185 r  inst/key_reg_reg[17]/Q
                         net (fo=12, routed)          0.478     0.663    inst/key_reg_reg_n_0_[17]
    SLICE_X77Y114        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.059     0.722 r  inst/g0_b0__25_i_2/O
                         net (fo=32, routed)          0.466     1.188    inst/round_block[0]_10[17]
    SLICE_X80Y111        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.215     1.403 r  inst/g2_b7__25/O
                         net (fo=1, routed)           0.016     1.419    inst/genblk3[1].round_inst/sb_inst/genblk1[2].aes_sbox_inst/g0_b0__48_i_9_2
    SLICE_X80Y111        MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.111     1.530 r  inst/genblk3[1].round_inst/sb_inst/genblk1[2].aes_sbox_inst/g0_b0__48_i_22/O
                         net (fo=1, routed)           0.000     1.530    inst/genblk3[1].round_inst/sb_inst/genblk1[2].aes_sbox_inst/g0_b0__48_i_22_n_0
    SLICE_X80Y111        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.037     1.567 r  inst/genblk3[1].round_inst/sb_inst/genblk1[2].aes_sbox_inst/g0_b0__48_i_9/O
                         net (fo=4, routed)           0.449     2.017    inst/genblk3[1].round_inst_n_23
    SLICE_X84Y108        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.149     2.166 r  inst/g0_b0__48_i_23/O
                         net (fo=3, routed)           0.194     2.360    inst/g0_b0__48_i_23_n_0
    SLICE_X85Y107        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.094     2.454 r  inst/g0_b0__48_i_10/O
                         net (fo=1, routed)           0.195     2.649    inst/mc_output_block[73]
    SLICE_X84Y105        LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.192     2.841 r  inst/g0_b0__48_i_2/O
                         net (fo=32, routed)          0.465     3.306    inst/round_block[1]_9[73]
    SLICE_X83Y101        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.217     3.523 r  inst/g2_b7__48/O
                         net (fo=1, routed)           0.022     3.545    inst/genblk3[2].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__199_i_31_2
    SLICE_X83Y101        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.119     3.664 r  inst/genblk3[2].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__199_i_64/O
                         net (fo=1, routed)           0.000     3.664    inst/genblk3[2].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__199_i_64_n_0
    SLICE_X83Y101        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.041     3.705 r  inst/genblk3[2].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__199_i_31/O
                         net (fo=4, routed)           0.299     4.005    inst/genblk3[2].round_inst_n_79
    SLICE_X81Y99         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.091     4.096 r  inst/g0_b0__199_i_8/O
                         net (fo=6, routed)           0.276     4.371    inst/g0_b0__199_i_8_n_0
    SLICE_X80Y96         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.213     4.584 r  inst/g0_b0__199_i_20/O
                         net (fo=1, routed)           0.189     4.773    inst/mc_output_block_6[35]
    SLICE_X80Y92         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.092     4.865 r  inst/g0_b0__199_i_4/O
                         net (fo=32, routed)          0.574     5.439    inst/round_block[2]_0[35]
    SLICE_X86Y99         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.151     5.590 r  inst/g2_b7__199/O
                         net (fo=1, routed)           0.022     5.612    inst/genblk3[3].round_inst/sb_inst/genblk1[4].aes_sbox_inst/g0_b0__183_i_19_2
    SLICE_X86Y99         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.119     5.731 r  inst/genblk3[3].round_inst/sb_inst/genblk1[4].aes_sbox_inst/g0_b0__183_i_49/O
                         net (fo=1, routed)           0.000     5.731    inst/genblk3[3].round_inst/sb_inst/genblk1[4].aes_sbox_inst/g0_b0__183_i_49_n_0
    SLICE_X86Y99         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.041     5.772 r  inst/genblk3[3].round_inst/sb_inst/genblk1[4].aes_sbox_inst/g0_b0__183_i_19/O
                         net (fo=4, routed)           0.280     6.052    inst/genblk3[3].round_inst_n_39
    SLICE_X87Y98         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.216     6.268 r  inst/g0_b0__186_i_13/O
                         net (fo=3, routed)           0.315     6.583    inst/g0_b0__186_i_13_n_0
    SLICE_X91Y98         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.060     6.643 r  inst/g0_b0__186_i_11/O
                         net (fo=1, routed)           0.131     6.774    inst/mc_output_block_18[60]
    SLICE_X91Y98         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.227     7.001 r  inst/g0_b0__186_i_5/O
                         net (fo=32, routed)          0.525     7.526    inst/round_block[3]_1[60]
    SLICE_X85Y96         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.094     7.620 r  inst/g0_b7__186/O
                         net (fo=1, routed)           0.015     7.635    inst/genblk3[4].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__174_i_13_0
    SLICE_X85Y96         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.112     7.747 r  inst/genblk3[4].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__174_i_16/O
                         net (fo=1, routed)           0.000     7.747    inst/genblk3[4].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__174_i_16_n_0
    SLICE_X85Y96         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.038     7.785 r  inst/genblk3[4].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__174_i_13/O
                         net (fo=4, routed)           0.595     8.381    inst/genblk3[4].round_inst_n_63
    SLICE_X83Y88         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.172     8.553 r  inst/g0_b0__173_i_13/O
                         net (fo=6, routed)           0.155     8.708    inst/g0_b0__173_i_13_n_0
    SLICE_X82Y88         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.215     8.923 r  inst/g0_b0__173_i_7/O
                         net (fo=1, routed)           0.294     9.217    inst/mc_output_block_17[80]
    SLICE_X78Y88         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.058     9.275 r  inst/g0_b0__173_i_1/O
                         net (fo=32, routed)          0.515     9.790    inst/round_block[4]_2[80]
    SLICE_X80Y79         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.252    10.042 r  inst/g2_b7__173/O
                         net (fo=1, routed)           0.013    10.055    inst/genblk3[5].round_inst/sb_inst/genblk1[10].aes_sbox_inst/g0_b0__148_i_9_2
    SLICE_X80Y79         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.110    10.165 r  inst/genblk3[5].round_inst/sb_inst/genblk1[10].aes_sbox_inst/g0_b0__148_i_28/O
                         net (fo=1, routed)           0.000    10.165    inst/genblk3[5].round_inst/sb_inst/genblk1[10].aes_sbox_inst/g0_b0__148_i_28_n_0
    SLICE_X80Y79         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.035    10.200 r  inst/genblk3[5].round_inst/sb_inst/genblk1[10].aes_sbox_inst/g0_b0__148_i_9/O
                         net (fo=4, routed)           0.635    10.835    inst/genblk3[5].round_inst_n_87
    SLICE_X86Y70         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.188    11.023 r  inst/g0_b0__149_i_7/O
                         net (fo=6, routed)           0.281    11.304    inst/g0_b0__149_i_7_n_0
    SLICE_X85Y71         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060    11.364 r  inst/g0_b0__149_i_16/O
                         net (fo=1, routed)           0.213    11.577    inst/mc_output_block_16[20]
    SLICE_X84Y71         LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.169    11.746 r  inst/g0_b0__149_i_5/O
                         net (fo=32, routed)          0.575    12.321    inst/round_block[5]_13[20]
    SLICE_X83Y64         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.151    12.472 r  inst/g2_b7__149/O
                         net (fo=1, routed)           0.022    12.494    inst/genblk3[6].round_inst/sb_inst/genblk1[2].aes_sbox_inst/g0_b0__236_i_9_2
    SLICE_X83Y64         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.119    12.613 r  inst/genblk3[6].round_inst/sb_inst/genblk1[2].aes_sbox_inst/g0_b0__236_i_22/O
                         net (fo=1, routed)           0.000    12.613    inst/genblk3[6].round_inst/sb_inst/genblk1[2].aes_sbox_inst/g0_b0__236_i_22_n_0
    SLICE_X83Y64         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.041    12.654 r  inst/genblk3[6].round_inst/sb_inst/genblk1[2].aes_sbox_inst/g0_b0__236_i_9/O
                         net (fo=4, routed)           0.240    12.894    inst/genblk3[6].round_inst_n_23
    SLICE_X81Y64         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.214    13.108 r  inst/g0_b0__236_i_23/O
                         net (fo=3, routed)           0.207    13.315    inst/g0_b0__236_i_23_n_0
    SLICE_X80Y66         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.059    13.374 r  inst/g0_b0__236_i_14/O
                         net (fo=1, routed)           0.329    13.703    inst/mc_output_block_15[76]
    SLICE_X80Y82         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.172    13.875 r  inst/g0_b0__236_i_5/O
                         net (fo=32, routed)          1.180    15.055    inst/round_block[6]_17[76]
    SLICE_X85Y21         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.092    15.147 r  inst/g2_b7__236/O
                         net (fo=1, routed)           0.016    15.163    inst/genblk3[7].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__248_i_8_2
    SLICE_X85Y21         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.111    15.274 r  inst/genblk3[7].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__248_i_20/O
                         net (fo=1, routed)           0.000    15.274    inst/genblk3[7].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__248_i_20_n_0
    SLICE_X85Y21         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.037    15.311 r  inst/genblk3[7].round_inst/sb_inst/genblk1[9].aes_sbox_inst/g0_b0__248_i_8/O
                         net (fo=4, routed)           0.395    15.706    inst/genblk3[7].round_inst_n_79
    SLICE_X86Y20         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.174    15.880 r  inst/g0_b0__247_i_8/O
                         net (fo=6, routed)           0.271    16.151    inst/g0_b0__247_i_8_n_0
    SLICE_X84Y19         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.096    16.247 r  inst/g0_b0__247_i_18/O
                         net (fo=1, routed)           0.436    16.683    inst/mc_output_block_25[36]
    SLICE_X78Y19         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.149    16.832 r  inst/g0_b0__247_i_5/O
                         net (fo=32, routed)          0.572    17.404    inst/round_block[7]_23[36]
    SLICE_X84Y16         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.169    17.573 r  inst/g2_b7__247/O
                         net (fo=1, routed)           0.030    17.603    inst/genblk3[8].round_inst/sb_inst/genblk1[4].aes_sbox_inst/g0_b0__266_i_8_2
    SLICE_X84Y16         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.124    17.727 r  inst/genblk3[8].round_inst/sb_inst/genblk1[4].aes_sbox_inst/g0_b0__266_i_22/O
                         net (fo=1, routed)           0.000    17.727    inst/genblk3[8].round_inst/sb_inst/genblk1[4].aes_sbox_inst/g0_b0__266_i_22_n_0
    SLICE_X84Y16         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.040    17.767 r  inst/genblk3[8].round_inst/sb_inst/genblk1[4].aes_sbox_inst/g0_b0__266_i_8/O
                         net (fo=4, routed)           0.649    18.416    inst/genblk3[8].round_inst_n_39
    SLICE_X83Y30         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.112    18.528 r  inst/g0_b0__266_i_23/O
                         net (fo=3, routed)           0.267    18.795    inst/g0_b0__266_i_23_n_0
    SLICE_X82Y31         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.060    18.855 r  inst/g0_b0__266_i_11/O
                         net (fo=1, routed)           0.060    18.915    inst/mc_output_block_26[57]
    SLICE_X82Y31         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.113    19.028 r  inst/g0_b0__266_i_2/O
                         net (fo=32, routed)          0.382    19.410    inst/round_block[8]_22[57]
    SLICE_X82Y28         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.252    19.662 r  inst/g2_b7__266/O
                         net (fo=1, routed)           0.013    19.675    inst/genblk3[9].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__129_i_19_2
    SLICE_X82Y28         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.110    19.785 r  inst/genblk3[9].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__129_i_23/O
                         net (fo=1, routed)           0.000    19.785    inst/genblk3[9].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__129_i_23_n_0
    SLICE_X82Y28         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.035    19.820 r  inst/genblk3[9].round_inst/sb_inst/genblk1[7].aes_sbox_inst/g0_b0__129_i_19/O
                         net (fo=4, routed)           0.369    20.188    inst/genblk3[9].round_inst_n_63
    SLICE_X80Y26         LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.269    20.457 r  inst/g0_b0__129_i_8/O
                         net (fo=6, routed)           0.434    20.891    inst/g0_b0__129_i_8_n_0
    SLICE_X78Y27         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.093    20.984 r  inst/g0_b0__129_i_9/O
                         net (fo=1, routed)           0.079    21.063    inst/mc_output_block_27[81]
    SLICE_X78Y27         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.236    21.299 r  inst/g0_b0__129_i_2/O
                         net (fo=32, routed)          0.577    21.876    inst/round_block[9]_21[81]
    SLICE_X77Y12         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.173    22.049 r  inst/g0_b7__129/O
                         net (fo=1, routed)           0.013    22.062    inst/genblk3[10].round_inst/sb_inst/genblk1[10].aes_sbox_inst/g0_b0__104_i_9_0
    SLICE_X77Y12         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.109    22.171 r  inst/genblk3[10].round_inst/sb_inst/genblk1[10].aes_sbox_inst/g0_b0__104_i_27/O
                         net (fo=1, routed)           0.000    22.171    inst/genblk3[10].round_inst/sb_inst/genblk1[10].aes_sbox_inst/g0_b0__104_i_27_n_0
    SLICE_X77Y12         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.035    22.206 r  inst/genblk3[10].round_inst/sb_inst/genblk1[10].aes_sbox_inst/g0_b0__104_i_9/O
                         net (fo=4, routed)           0.493    22.699    inst/genblk3[10].round_inst_n_87
    SLICE_X73Y10         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.169    22.868 r  inst/g0_b0__104_i_32/O
                         net (fo=3, routed)           0.177    23.045    inst/g0_b0__104_i_32_n_0
    SLICE_X73Y12         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.256    23.301 r  inst/g0_b0__104_i_17/O
                         net (fo=1, routed)           0.126    23.427    inst/mc_output_block_10[11]
    SLICE_X73Y13         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.153    23.580 r  inst/g0_b0__104_i_4/O
                         net (fo=32, routed)          0.260    23.840    inst/round_block[10]_12[11]
    SLICE_X71Y15         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.170    24.010 r  inst/g0_b7__104/O
                         net (fo=1, routed)           0.032    24.042    inst/genblk3[11].round_inst/sb_inst/genblk1[1].aes_sbox_inst/g0_b0__100_i_8_0
    SLICE_X71Y15         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.124    24.166 r  inst/genblk3[11].round_inst/sb_inst/genblk1[1].aes_sbox_inst/g0_b0__100_i_19/O
                         net (fo=1, routed)           0.000    24.166    inst/genblk3[11].round_inst/sb_inst/genblk1[1].aes_sbox_inst/g0_b0__100_i_19_n_0
    SLICE_X71Y15         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.043    24.209 r  inst/genblk3[11].round_inst/sb_inst/genblk1[1].aes_sbox_inst/g0_b0__100_i_8/O
                         net (fo=5, routed)           0.754    24.963    inst/genblk3[11].round_inst_n_15
    SLICE_X70Y38         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.112    25.075 r  inst/g0_b0__100_i_23/O
                         net (fo=2, routed)           0.264    25.339    inst/g0_b0__100_i_23_n_0
    SLICE_X69Y37         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.094    25.433 r  inst/g0_b0__100_i_13/O
                         net (fo=1, routed)           0.289    25.722    inst/mc_output_block_9[107]
    SLICE_X69Y45         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060    25.782 r  inst/g0_b0__100_i_4/O
                         net (fo=32, routed)          0.249    26.031    inst/round_block[11]_11[107]
    SLICE_X70Y45         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.247    26.278 r  inst/g1_b5__100/O
                         net (fo=1, routed)           0.029    26.307    inst/genblk3[12].round_inst/sb_inst/genblk1[13].aes_sbox_inst/g0_b0__63_i_42_1
    SLICE_X70Y45         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.124    26.431 r  inst/genblk3[12].round_inst/sb_inst/genblk1[13].aes_sbox_inst/g0_b0__63_i_88/O
                         net (fo=1, routed)           0.000    26.431    inst/genblk3[12].round_inst/sb_inst/genblk1[13].aes_sbox_inst/g0_b0__63_i_88_n_0
    SLICE_X70Y45         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.043    26.474 r  inst/genblk3[12].round_inst/sb_inst/genblk1[13].aes_sbox_inst/g0_b0__63_i_42/O
                         net (fo=5, routed)           0.615    27.089    inst/genblk3[12].round_inst_n_109
    SLICE_X76Y47         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.060    27.149 r  inst/g0_b0__65_i_13/O
                         net (fo=1, routed)           0.351    27.500    inst/mc_output_block_8[85]
    SLICE_X76Y51         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.186    27.686 r  inst/g0_b0__65_i_6/O
                         net (fo=32, routed)          0.774    28.460    inst/round_block[12]_5[85]
    SLICE_X70Y68         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.252    28.712 r  inst/g2_b7__65/O
                         net (fo=1, routed)           0.022    28.734    inst/genblk3[13].round_inst/sb_inst/genblk1[10].aes_sbox_inst/g0_b0__72_i_9_2
    SLICE_X70Y68         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.119    28.853 r  inst/genblk3[13].round_inst/sb_inst/genblk1[10].aes_sbox_inst/g0_b0__72_i_22/O
                         net (fo=1, routed)           0.000    28.853    inst/genblk3[13].round_inst/sb_inst/genblk1[10].aes_sbox_inst/g0_b0__72_i_22_n_0
    SLICE_X70Y68         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.041    28.894 r  inst/genblk3[13].round_inst/sb_inst/genblk1[10].aes_sbox_inst/g0_b0__72_i_9/O
                         net (fo=4, routed)           0.298    29.192    inst/genblk3[13].round_inst_n_87
    SLICE_X69Y67         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.227    29.419 r  inst/g0_b0__73_i_7/O
                         net (fo=6, routed)           0.279    29.698    inst/g0_b0__73_i_7_n_0
    SLICE_X69Y67         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.251    29.949 r  inst/g0_b0__73_i_10/O
                         net (fo=1, routed)           0.142    30.091    inst/mc_output_block_7[19]
    SLICE_X70Y67         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.217    30.308 r  inst/g0_b0__73_i_4/O
                         net (fo=32, routed)          0.977    31.284    inst/round_block[13]_7[19]
    SLICE_X73Y115        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.214    31.498 r  inst/g1_b1__73/O
                         net (fo=1, routed)           0.029    31.527    inst/genblk3[14].round_inst/sb_inst/genblk1[2].aes_sbox_inst/output_block_reg_reg[81]_i_3_1
    SLICE_X73Y115        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.124    31.651 r  inst/genblk3[14].round_inst/sb_inst/genblk1[2].aes_sbox_inst/output_block_reg_reg[81]_i_4/O
                         net (fo=1, routed)           0.000    31.651    inst/genblk3[14].round_inst/sb_inst/genblk1[2].aes_sbox_inst/output_block_reg_reg[81]_i_4_n_0
    SLICE_X73Y115        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.043    31.694 r  inst/genblk3[14].round_inst/sb_inst/genblk1[2].aes_sbox_inst/output_block_reg_reg[81]_i_3/O
                         net (fo=1, routed)           0.261    31.955    inst/genblk3[14].round_inst_n_17
    SLICE_X73Y115        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.153    32.108 r  inst/output_block_reg[81]_i_1/O
                         net (fo=1, routed)           0.089    32.197    inst/output_block[81]
    SLICE_X73Y115        FDRE                                         r  inst/output_block_reg_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       32.800    32.800 r  
                                                      0.000    32.800 r  Clk (IN)
                         net (fo=646, unset)          0.035    32.835    inst/Clk
    SLICE_X73Y115        FDRE                                         r  inst/output_block_reg_reg[81]/C
                         clock pessimism              0.000    32.835    
                         clock uncertainty           -0.035    32.800    
    SLICE_X73Y115        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.042    32.842    inst/output_block_reg_reg[81]
  -------------------------------------------------------------------
                         required time                         32.842    
                         arrival time                         -32.197    
  -------------------------------------------------------------------
                         slack                                  0.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 inst/output_block_reg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@16.400ns period=32.800ns})
  Destination:            inst/iv_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@16.400ns period=32.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.107ns (64.721%)  route 0.058ns (35.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  Clk (IN)
                         net (fo=646, unset)          0.014     0.014    inst/Clk
    SLICE_X75Y107        FDRE                                         r  inst/output_block_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y107        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.098 r  inst/output_block_reg_reg[55]/Q
                         net (fo=2, routed)           0.050     0.148    inst/output_block_reg_reg_n_0_[55]
    SLICE_X75Y106        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.023     0.171 r  inst/iv_reg[55]_i_1/O
                         net (fo=1, routed)           0.008     0.179    inst/iv_reg[55]_i_1_n_0
    SLICE_X75Y106        FDRE                                         r  inst/iv_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  Clk (IN)
                         net (fo=646, unset)          0.019     0.019    inst/Clk
    SLICE_X75Y106        FDRE                                         r  inst/iv_reg_reg[55]/C
                         clock pessimism              0.000     0.019    
    SLICE_X75Y106        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.045     0.064    inst/iv_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 16.400 }
Period(ns):         32.800
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         32.800      32.250     SLICE_X76Y117  inst/block_last_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         16.400      16.125     SLICE_X76Y117  inst/block_last_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         16.400      16.125     SLICE_X76Y117  inst/block_last_reg_reg/C



Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sun Jan 18 22:20:23 2026
| Host              : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_clock_utilization -file aes256_cbc_comb_enc.rpt -append
| Design            : synth_wrapper
| Device            : xczu7ev-ffvf1517
| Speed File        : -1LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : I
| Design State      : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    0 |       208 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        32 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        64 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       144 |   0 |            0 |      0 |
| BUFG_PS    |    0 |        96 |   0 |            0 |      0 |
| MMCM       |    0 |         8 |   0 |            0 |      0 |
| PLL        |    0 |        16 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site | Clock Region | Root | Clock Delay Group | Clock Low Fanout | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-----------+-----------+-----------------+------------+------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin | Net |
+-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |    BUFG_PS    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y4              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y5              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   17280 |      0 |    4320 |      0 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      0 |      24 |      0 |   17280 |      0 |    4320 |      0 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   17280 |      0 |    4320 |      0 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y3              |      0 |      24 |      0 |   17280 |      0 |    4320 |      0 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y4              |      0 |      24 |      0 |   40320 |      0 |    9120 |      0 |      24 |      0 |       0 |      0 |      48 |      0 |       0 |      0 |       0 |
| X1Y4              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y5              |      0 |      24 |      0 |   40320 |      0 |    9120 |      0 |      24 |      0 |       0 |      0 |      48 |      0 |       0 |      0 |       0 |
| X1Y5              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y5              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y5 |  0 |  0 |  0 |  0 |
| Y4 |  0 |  0 |  0 |  0 |
| Y3 |  0 |  0 |  0 |  0 |
| Y2 |  0 |  0 |  0 |  0 |
| Y1 |  0 |  0 |  0 |  0 |
| Y0 |  0 |  0 |  0 |  0 |
+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Jan 18 22:20:41 2026
| Host         : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_drc -file aes256_cbc_comb_enc.rpt -append
| Design       : synth_wrapper
| Device       : xczu7ev-ffvf1517-1LV-i
| Speed File   : -1LV
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: impl_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 0
+------+----------+-------------+--------+
| Rule | Severity | Description | Checks |
+------+----------+-------------+--------+
+------+----------+-------------+--------+

2. REPORT DETAILS
-----------------

Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       20192 :
       # of nets not needing routing.......... :       11904 :
           # of internally routed nets........ :       11640 :
           # of implicitly routed ports....... :         264 :
       # of routable nets..................... :        8288 :
           # of fully routed nets............. :        8288 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Sun Jan 18 22:20:56 2026
| Host             : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file aes256_cbc_comb_enc.rpt -append
| Design           : synth_wrapper
| Device           : xczu7ev-ffvf1517-1LV-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.877        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.314        |
| Device Static (W)        | 0.563        |
| Effective TJA (C/W)      | 0.9          |
| Max Ambient (C)          | 99.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| CLB Logic      |     0.152 |    20059 |       --- |             --- |
|   LUT as Logic |     0.152 |    12936 |    230400 |            5.61 |
|   Register     |    <0.001 |      647 |    460800 |            0.14 |
|   Others       |     0.000 |        2 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |     6016 |    230400 |            2.61 |
| Signals        |     0.161 |     8287 |       --- |             --- |
| Static Power   |     0.563 |          |           |                 |
| Total          |     0.877 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.720 |     0.555 |       0.435 |      0.120 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.070 |       0.000 |      0.070 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.148 |       0.000 |      0.148 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.055 |       0.000 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.025 |       0.000 |      0.025 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | Clk    |            32.8 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| synth_wrapper                      |     0.314 |
|   inst                             |     0.314 |
|     genblk1[14].key_expansion_inst |     0.002 |
|     genblk3[11].round_inst         |     0.001 |
|       sb_inst                      |     0.001 |
+------------------------------------+-----------+


