// Seed: 2170602558
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wor  id_12;
  wand id_13 = 1, id_14;
  assign id_7 = 1;
  wire id_15, id_16;
  logic [7:0][1] id_17 (
      .id_0(id_18),
      .id_1(id_14),
      .id_2(id_13),
      .id_3(1'd0)
  );
  assign id_12 = 1;
endmodule
module module_1;
  always id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
