\hypertarget{stm32h7xx__hal__rcc_8h_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}
\label{stm32h7xx__hal__rcc_8h_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_rcc.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_rcc.h}}
\mbox{\hyperlink{stm32h7xx__hal__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00020}00020\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00021}00021\ \textcolor{preprocessor}{\#ifndef\ STM32H7xx\_HAL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00022}00022\ \textcolor{preprocessor}{\#define\ STM32H7xx\_HAL\_RCC\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00023}00023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00024}00024\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00025}00025\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00026}00026\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00027}00027\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00028}00028\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00029}00029\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal__def_8h}{stm32h7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00039}00039\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00040}00040\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00048}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{00048}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00049}00049\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00050}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{00050}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00053}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{00053}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00056}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{00056}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00059}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{00059}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00064}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{00064}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00068}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{00068}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00071}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a5777f8788531e0fc3f35b0e5d1c7a445}{00071}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a5777f8788531e0fc3f35b0e5d1c7a445}{PLLR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00073}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a7175400cda0e366abd960394d52905db}{00073}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a7175400cda0e366abd960394d52905db}{PLLRGE}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00075}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ac2fdb3d3270549f0d2c3be2d0af676e1}{00075}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ac2fdb3d3270549f0d2c3be2d0af676e1}{PLLVCOSEL}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00078}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a50ac04466d7fd9e74f833e825970ab37}{00078}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a50ac04466d7fd9e74f833e825970ab37}{PLLFRACN}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00081}00081\ \}\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00086}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{00086}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00087}00087\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00088}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{00088}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00091}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{00091}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00094}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{00094}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00097}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{00097}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00100}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{00100}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00104}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{00104}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00107}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_aaba578c1921a07e6421d9c1166d84854}{00107}}\ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_aaba578c1921a07e6421d9c1166d84854}{HSI48State}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00110}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7a5e7e72ba93d00a31f04c2bfead181c}{00110}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7a5e7e72ba93d00a31f04c2bfead181c}{CSIState}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00113}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a5b2e252e8336482c5e9a333610321116}{00113}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a5b2e252e8336482c5e9a333610321116}{CSICalibrationValue}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00117}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{00117}}\ \ \ \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\_PLLInitTypeDef}}\ \mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00119}00119\ \}\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00120}00120\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00124}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{00124}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00125}00125\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00126}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{00126}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00129}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{00129}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00132}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a48b92ad9cf7689a8a3a5d3ef8e61c789}{00132}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a48b92ad9cf7689a8a3a5d3ef8e61c789}{SYSCLKDivider}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00135}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{00135}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00138}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{00138}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00141}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{00141}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00143}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{00143}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00145}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{00145}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00147}00147\ \}\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00148}00148\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00153}00153\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00154}00154\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00162}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga5a790362c5d7c4263f0f75a7367dd6b9}{00162}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_NONE\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00163}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{00163}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSE\ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00164}\mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{00164}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSI\ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00165}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{00165}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSE\ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00166}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{00166}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSI\ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00167}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga6c622a0350a09009f47653935364a911}{00167}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_CSI\ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00168}\mbox{\hyperlink{group___r_c_c___oscillator___type_ga0dd3e581c81f5044ff0865a5e20eb77b}{00168}}\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSI48\ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00177}\mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{00177}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00178}\mbox{\hyperlink{group___r_c_c___h_s_e___config_gabc4f70a44776c557af20496b04d9a9db}{00178}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00179}\mbox{\hyperlink{group___r_c_c___h_s_e___config_ga5ca515db2d5c4d5bdb9ee3d154df2704}{00179}}\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_CR\_HSEBYP\ |\ RCC\_CR\_HSEON))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00180}00180\ \textcolor{preprocessor}{\#if\ defined(RCC\_CR\_HSEEXT)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00181}00181\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_BYPASS\_DIGITAL\ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_CR\_HSEEXT\ |\ RCC\_CR\_HSEBYP\ |\ RCC\_CR\_HSEON))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00182}00182\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CR\_HSEEXT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00183}00183\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00191}\mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{00191}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00192}\mbox{\hyperlink{group___r_c_c___l_s_e___config_gac981ea636c2f215e4473901e0912f55a}{00192}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEON}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00193}\mbox{\hyperlink{group___r_c_c___l_s_e___config_gaad580157edbae878edbcc83c5a68e767}{00193}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_BDCR\_LSEBYP\ |\ RCC\_BDCR\_LSEON))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00194}00194\ \textcolor{preprocessor}{\#if\ defined(RCC\_BDCR\_LSEEXT)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00195}00195\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_BYPASS\_DIGITAL\ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_BDCR\_LSEEXT\ |\ RCC\_BDCR\_LSEBYP\ |\ RCC\_BDCR\_LSEON))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00196}00196\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_BDCR\_LSEEXT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00197}00197\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00205}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{00205}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00206}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{00206}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00208}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga47ea1a7697d9e3f7eda06b45bc7f4db6}{00208}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CR\_HSIDIV\_1\ |\ RCC\_CR\_HSION)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00209}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga38a54d39b6808f476a0a81b47a4f50f8}{00209}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CR\_HSIDIV\_2\ |\ RCC\_CR\_HSION)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00210}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga3280982afa72662f07301844a8272d1e}{00210}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CR\_HSIDIV\_4\ |\ RCC\_CR\_HSION)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00211}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga06315b229d36c98402286f0b48f85d99}{00211}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CR\_HSIDIV\ |\ RCC\_CR\_HSION)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00214}\mbox{\hyperlink{group___r_c_c___h_s_i___config_ga03cf582e263fb7e31a7783d8adabd7a0}{00214}}\ \textcolor{preprocessor}{\#define\ RCC\_HSICALIBRATION\_DEFAULT\ \ \ \ \ \ \ (0x40U)\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Default\ HSI\ calibration\ trimming\ value\ for\ STM32H7\ rev.V\ and\ above.\ (0x20\ value\ for\ rev.Y\ handled\ within\ \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST\ macro\ )\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00222}\mbox{\hyperlink{group___r_c_c___h_s_i48___config_ga5a653d6f271d56c96b63e02468ed3b65}{00222}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00223}\mbox{\hyperlink{group___r_c_c___h_s_i48___config_gabfc9b19a84e1ac8bee6ff607afc10b0d}{00223}}\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00224}00224\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00232}\mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{00232}}\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00233}\mbox{\hyperlink{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}{00233}}\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00234}00234\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00242}\mbox{\hyperlink{group___r_c_c___c_s_i___config_ga484f6b4b798edd46671980a25ae00e72}{00242}}\ \textcolor{preprocessor}{\#define\ RCC\_CSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00243}\mbox{\hyperlink{group___r_c_c___c_s_i___config_gacd0c6e9d10d8d059ab7915a45176e423}{00243}}\ \textcolor{preprocessor}{\#define\ RCC\_CSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_CSION}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00244}00244\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00245}\mbox{\hyperlink{group___r_c_c___c_s_i___config_ga0abd9307f3dac0726d3d228077df5f67}{00245}}\ \textcolor{preprocessor}{\#define\ RCC\_CSICALIBRATION\_DEFAULT\ \ \ \ \ (0x20U)\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Default\ CSI\ calibration\ trimming\ value\ for\ STM32H7\ rev.V\ and\ above.\ (0x10\ value\ for\ rev.Y\ handled\ within\ \_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST\ macro\ )\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00253}\mbox{\hyperlink{group___r_c_c___p_l_l___config_gae47a612f8e15c32917ee2181362d88f3}{00253}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00254}\mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{00254}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00255}\mbox{\hyperlink{group___r_c_c___p_l_l___config_gaf86dbee130304ba5760818f56d34ec91}{00255}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00256}00256\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00265}\mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{00265}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00266}\mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_gaa89dc859b01ab8b7d925976e684c9057}{00266}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_CSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00267}\mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{00267}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00268}\mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga2a440b01eaeb8f3a6282598fc748ef1f}{00268}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00276}\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_gaf14f5e060d1cd0eefbdea80b8701819c}{00276}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL1\_DIVP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_DIVP1EN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00277}\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{00277}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL1\_DIVQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_DIVQ1EN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00278}\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga2832fd9d69e723c0f667fe8f08863e0d}{00278}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL1\_DIVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_DIVR1EN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00279}00279\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00289}\mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga649e07af1f144bdba350bf66eae3f632}{00289}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL1VCIRANGE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL1RGE\_0\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00290}\mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga057ea6f97d147b8e3addb99a38787fc9}{00290}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL1VCIRANGE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL1RGE\_1\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00291}\mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga4ca1adbbfac5598d3225a53b9fbebad7}{00291}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL1VCIRANGE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL1RGE\_2\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00292}\mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_i___range_ga60ae9f766f7d9b9b24edf031d02e3927}{00292}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL1VCIRANGE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL1RGE\_3\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00303}\mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_o___range_gab9f42e0ea12b12be4d96087227da031c}{00303}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL1VCOWIDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00304}\mbox{\hyperlink{group___r_c_c___p_l_l1___v_c_o___range_ga9ffd241a51b2f20bf7275a014e536477}{00304}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL1VCOMEDIUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL1VCOSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00305}00305\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00314}\mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{00314}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00315}\mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{00315}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_HCLK\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00316}\mbox{\hyperlink{group___r_c_c___system___clock___type_ga824f7d56b52257c113946c34ff67b6e7}{00316}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_D1PCLK1\ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00317}\mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{00317}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_PCLK1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00318}\mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{00318}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_PCLK2\ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00319}\mbox{\hyperlink{group___r_c_c___system___clock___type_gaede3cb126b461ab7dfa55a245ef8f800}{00319}}\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_D3PCLK1\ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00320}00320\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00328}\mbox{\hyperlink{group___r_c_c___system___clock___source_ga89be13498e06c34be6cde9c9b8ff88be}{00328}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00329}\mbox{\hyperlink{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}{00329}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00330}\mbox{\hyperlink{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}{00330}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00331}\mbox{\hyperlink{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}{00331}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_PLLCLK\ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_PLL1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00332}00332\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00340}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga73bf4d57a74eac57757821bc1e2af64b}{00340}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_CSI\ \ \ \ RCC\_CFGR\_SWS\_CSI\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00341}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}{00341}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSI\ \ \ \ RCC\_CFGR\_SWS\_HSI\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00342}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}{00342}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSE\ \ \ \ RCC\_CFGR\_SWS\_HSE\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00343}\mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}{00343}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK\ RCC\_CFGR\_SWS\_PLL1\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00351}00351\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_D1CPRE\_DIV1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00352}00352\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1CPRE\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00353}00353\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1CPRE\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00354}00354\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1CPRE\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00355}00355\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1CPRE\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00356}00356\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1CPRE\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00357}00357\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1CPRE\_DIV64}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00358}00358\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1CPRE\_DIV128}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00359}00359\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1CPRE\_DIV256}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00360}00360\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1CPRE\_DIV512}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00361}00361\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00362}\mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga226f5bf675015ea677868132b6b83494}{00362}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDCPRE\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00363}\mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_gac37c0610458a92e3cb32ec81014625c3}{00363}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDCPRE\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00364}\mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga6fd3652d6853563cdf388a4386b9d22f}{00364}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDCPRE\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00365}\mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga7def31373854ba9c72bb76b1d13e3aad}{00365}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDCPRE\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00366}\mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga895462b261e03eade3d0139cc1327a51}{00366}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDCPRE\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00367}\mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga73814b5a7ee000687ec8334637ca5b14}{00367}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDCPRE\_DIV64}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00368}\mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga43eddf4d4160df30548a714dce102ad8}{00368}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDCPRE\_DIV128}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00369}\mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_ga94956d6e9c3a78230bf660b838f987e2}{00369}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDCPRE\_DIV256}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00370}\mbox{\hyperlink{group___r_c_c___s_y_s___clock___source_gabe18a9d55c0858bbfe3db657fb64c76d}{00370}}\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDCPRE\_DIV512}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00371}00371\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00380}00380\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_HPRE\_DIV1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00381}00381\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_HPRE\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00382}00382\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_HPRE\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00383}00383\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_HPRE\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00384}00384\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_HPRE\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00385}00385\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_HPRE\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00386}00386\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_HPRE\_DIV64}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00387}00387\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_HPRE\_DIV128}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00388}00388\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_HPRE\_DIV256}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00389}00389\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_HPRE\_DIV512}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00390}00390\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00391}\mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}{00391}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_HPRE\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00392}\mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}{00392}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_HPRE\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00393}\mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}{00393}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_HPRE\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00394}\mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}{00394}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_HPRE\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00395}\mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}{00395}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_HPRE\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00396}\mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_gaaa2fcd95978080d8b8d44cf2b7f5a25c}{00396}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_HPRE\_DIV64}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00397}\mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga731da7d179e88445769165c7015780e4}{00397}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_HPRE\_DIV128}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00398}\mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga2169cdac18adec089b443c3cacdb8db7}{00398}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_HPRE\_DIV256}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00399}\mbox{\hyperlink{group___r_c_c___h_c_l_k___clock___source_ga6f22513c27b05c67bb205fb4f445c126}{00399}}\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_HPRE\_DIV512}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00400}00400\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00408}00408\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_D1CFGR\_D1PPRE\_DIV1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00409}00409\ \textcolor{preprocessor}{\#define\ RCC\_APB3\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1PPRE\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00410}00410\ \textcolor{preprocessor}{\#define\ RCC\_APB3\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1PPRE\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00411}00411\ \textcolor{preprocessor}{\#define\ RCC\_APB3\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1PPRE\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00412}00412\ \textcolor{preprocessor}{\#define\ RCC\_APB3\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1PPRE\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00413}00413\ \textcolor{preprocessor}{\#define\ RCC\_APB3\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D1CFGR\_D1PPRE\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00414}00414\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00415}\mbox{\hyperlink{group___r_c_c___a_p_b3___clock___source_gac222b4e80811b1844492ae51cdcd897c}{00415}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDPPRE\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00416}\mbox{\hyperlink{group___r_c_c___a_p_b3___clock___source_ga1d21019abd17377b9b76dfc24c90e390}{00416}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDPPRE\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00417}\mbox{\hyperlink{group___r_c_c___a_p_b3___clock___source_gada8585309d66a0f8433798ee159a6dc6}{00417}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDPPRE\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00418}\mbox{\hyperlink{group___r_c_c___a_p_b3___clock___source_gadb66155cc067e9a3c3aa0baf937edf75}{00418}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDPPRE\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00419}\mbox{\hyperlink{group___r_c_c___a_p_b3___clock___source_ga5e9156ed25d3c58e7ceb6a41a20a0b21}{00419}}\ \textcolor{preprocessor}{\#define\ RCC\_APB3\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR1\_CDPPRE\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00420}00420\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00428}00428\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_D2CFGR\_D2PPRE1\_DIV1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00429}00429\ \textcolor{preprocessor}{\#define\ RCC\_APB1\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CFGR\_D2PPRE1\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00430}00430\ \textcolor{preprocessor}{\#define\ RCC\_APB1\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CFGR\_D2PPRE1\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00431}00431\ \textcolor{preprocessor}{\#define\ RCC\_APB1\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CFGR\_D2PPRE1\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00432}00432\ \textcolor{preprocessor}{\#define\ RCC\_APB1\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CFGR\_D2PPRE1\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00433}00433\ \textcolor{preprocessor}{\#define\ RCC\_APB1\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CFGR\_D2PPRE1\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00434}00434\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00435}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_gab036b34d201ca351c8ca295d84e5ec48}{00435}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR2\_CDPPRE1\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00436}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga23e324f024960b9c5cd9166fa9172474}{00436}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR2\_CDPPRE1\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00437}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga7f4da4cc6c5c280bfb2d9cdc8877d4fd}{00437}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR2\_CDPPRE1\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00438}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga86446f2c9d06055272023687194b63df}{00438}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR2\_CDPPRE1\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00439}\mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_gac231da25e9caba6ace645f79ce5aa67b}{00439}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR2\_CDPPRE1\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00440}00440\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00441}00441\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00449}00449\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_D2CFGR\_D2PPRE2\_DIV1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00450}00450\ \textcolor{preprocessor}{\#define\ RCC\_APB2\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CFGR\_D2PPRE2\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00451}00451\ \textcolor{preprocessor}{\#define\ RCC\_APB2\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CFGR\_D2PPRE2\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00452}00452\ \textcolor{preprocessor}{\#define\ RCC\_APB2\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CFGR\_D2PPRE2\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00453}00453\ \textcolor{preprocessor}{\#define\ RCC\_APB2\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CFGR\_D2PPRE2\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00454}00454\ \textcolor{preprocessor}{\#define\ RCC\_APB2\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CFGR\_D2PPRE2\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00455}00455\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00456}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___source_ga0b005b3ca1f2b3e134858a712975f32d}{00456}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR2\_CDPPRE2\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00457}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___source_ga1a64835996426fdf7ed3541eea1587a4}{00457}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR2\_CDPPRE2\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00458}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___source_gad4815953b241f7ec86b2327ab3e29980}{00458}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR2\_CDPPRE2\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00459}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___source_ga54099ca838dbe4b0725347d1ac771e5d}{00459}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR2\_CDPPRE2\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00460}\mbox{\hyperlink{group___r_c_c___a_p_b2___clock___source_ga06e4bc08d2d32187acb3c4c7c6329993}{00460}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCFGR2\_CDPPRE2\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00461}00461\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00469}00469\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CFGR\_D3PPRE\_DIV1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00470}00470\ \textcolor{preprocessor}{\#define\ RCC\_APB4\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D3CFGR\_D3PPRE\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00471}00471\ \textcolor{preprocessor}{\#define\ RCC\_APB4\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D3CFGR\_D3PPRE\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00472}00472\ \textcolor{preprocessor}{\#define\ RCC\_APB4\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D3CFGR\_D3PPRE\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00473}00473\ \textcolor{preprocessor}{\#define\ RCC\_APB4\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D3CFGR\_D3PPRE\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00474}00474\ \textcolor{preprocessor}{\#define\ RCC\_APB4\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D3CFGR\_D3PPRE\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00475}00475\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00476}\mbox{\hyperlink{group___r_c_c___a_p_b4___clock___source_ga23fb6a2549953039b302f6940b41bbe5}{00476}}\ \textcolor{preprocessor}{\#define\ RCC\_APB4\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SRDCFGR\_SRDPPRE\_DIV1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00477}\mbox{\hyperlink{group___r_c_c___a_p_b4___clock___source_ga61a50c864e20d047dcb23a48a9e2b4fb}{00477}}\ \textcolor{preprocessor}{\#define\ RCC\_APB4\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SRDCFGR\_SRDPPRE\_DIV2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00478}\mbox{\hyperlink{group___r_c_c___a_p_b4___clock___source_ga626446a64e45aead026ad4961dc6a455}{00478}}\ \textcolor{preprocessor}{\#define\ RCC\_APB4\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SRDCFGR\_SRDPPRE\_DIV4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00479}\mbox{\hyperlink{group___r_c_c___a_p_b4___clock___source_ga545b3bd707ecbdf7819c110b1ce20ad4}{00479}}\ \textcolor{preprocessor}{\#define\ RCC\_APB4\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SRDCFGR\_SRDPPRE\_DIV8}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00480}\mbox{\hyperlink{group___r_c_c___a_p_b4___clock___source_gaf994b23f77b2faa95e741f97b200d660}{00480}}\ \textcolor{preprocessor}{\#define\ RCC\_APB4\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SRDCFGR\_SRDPPRE\_DIV16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00481}00481\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00489}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gacce0b2f54d103340d8c3a218e86e295d}{00489}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_NO\_CLK\ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00490}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dca8d63f250a20bd6bc005670d0c150}{00490}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00491}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab47a1afb8b5eef9f20f4772961d0a5f4}{00491}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00492}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac1ee63256acb5637e994abf629edaf3b}{00492}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV2\ \ \ \ \ \ \ \ (0x00002300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00493}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga242119dd2fc5e6ec6d7c2aa239dbcb9f}{00493}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV3\ \ \ \ \ \ \ \ (0x00003300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00494}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga0f45ba0fe6a8f125137d3cee8b49f7cc}{00494}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV4\ \ \ \ \ \ \ \ (0x00004300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00495}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga229473454f04d994e1ed1751d6b19e48}{00495}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV5\ \ \ \ \ \ \ \ (0x00005300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00496}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae541538e57fdf779b8f16202416c799a}{00496}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV6\ \ \ \ \ \ \ \ (0x00006300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00497}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga352febcf0ae6b14407f0e6aae66ffe11}{00497}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV7\ \ \ \ \ \ \ \ (0x00007300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00498}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaf4f0209bbf068b427617f380e8e42490}{00498}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV8\ \ \ \ \ \ \ \ (0x00008300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00499}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gafabded7bf1f0108152a9c2301fdbe251}{00499}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV9\ \ \ \ \ \ \ \ (0x00009300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00500}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab53e5fbbd7510563393fde77cfdde411}{00500}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV10\ \ \ \ \ \ \ (0x0000A300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00501}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae0ca4ffa1a26f99e377c56183ea68ec1}{00501}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV11\ \ \ \ \ \ \ (0x0000B300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00502}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga06837111cb6294d55f681347514a233d}{00502}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV12\ \ \ \ \ \ \ (0x0000C300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00503}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga2c447a815f2e116f88b604eeaa7aab0b}{00503}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV13\ \ \ \ \ \ \ (0x0000D300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00504}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dceac607cd03d87002cdb78b3234941}{00504}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV14\ \ \ \ \ \ \ (0x0000E300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00505}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga9594f8553a259c18fb354e903c01b041}{00505}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV15\ \ \ \ \ \ \ (0x0000F300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00506}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga48e1ffd844b9e9192c5d7dbeed20765f}{00506}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV16\ \ \ \ \ \ \ (0x00010300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00507}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga62707003a86f4c4747ae89af2e561e0c}{00507}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV17\ \ \ \ \ \ \ (0x00011300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00508}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga264428cbc7bc54bfcd794a4027ac1f5e}{00508}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV18\ \ \ \ \ \ \ (0x00012300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00509}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaf2d8f6e3e5887bb5c853944fd35b677a}{00509}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV19\ \ \ \ \ \ \ (0x00013300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00510}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab72789d4d0c5de2a7e771d538567b92e}{00510}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV20\ \ \ \ \ \ \ (0x00014300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00511}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga70a0ee7e610273af753eca611e959dfc}{00511}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV21\ \ \ \ \ \ \ (0x00015300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00512}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga02eac6a5a2eec79514d1637c747d69aa}{00512}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV22\ \ \ \ \ \ \ (0x00016300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00513}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac707188b45213d39ad11e2440f77e235}{00513}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV23\ \ \ \ \ \ \ (0x00017300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00514}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gabc9c05156ca310200f3716af4209594a}{00514}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV24\ \ \ \ \ \ \ (0x00018300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00515}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaef79b940c2bcfee57380e23c4e893767}{00515}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV25\ \ \ \ \ \ \ (0x00019300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00516}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaa3d9b9568edda64d88361e76a3a50ed0}{00516}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV26\ \ \ \ \ \ \ (0x0001A300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00517}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga65afd29f069e2e9b607212876d7860e5}{00517}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV27\ \ \ \ \ \ \ (0x0001B300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00518}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga28e7a9291c903b820991c3a3e80c9ae1}{00518}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV28\ \ \ \ \ \ \ (0x0001C300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00519}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac22536498ea83e12ecd83f04d5e98858}{00519}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV29\ \ \ \ \ \ \ (0x0001D300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00520}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5849760bab0f4057bd254cd022dc1a7a}{00520}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV30\ \ \ \ \ \ \ (0x0001E300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00521}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga074ac97804136221e39f50eb4cf13e3a}{00521}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV31\ \ \ \ \ \ \ (0x0001F300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00522}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga070b819c6eca00d4b89cbf35216c3a92}{00522}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV32\ \ \ \ \ \ \ (0x00020300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00523}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae2972c2f91027507d99fbd6a344b005e}{00523}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV33\ \ \ \ \ \ \ (0x00021300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00524}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac35048f70c382627293498c40ab82e3d}{00524}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV34\ \ \ \ \ \ \ (0x00022300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00525}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gad2d2c7518e3cdacd5e92da390631ab48}{00525}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV35\ \ \ \ \ \ \ (0x00023300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00526}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga09331429c4840256dc93e90c5f941fc7}{00526}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV36\ \ \ \ \ \ \ (0x00024300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00527}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga2c020e70b3c4c7db00bbea37399e5974}{00527}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV37\ \ \ \ \ \ \ (0x00025300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00528}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga4cbcd346be73199c6cb29bf3b750e50e}{00528}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV38\ \ \ \ \ \ \ (0x00026300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00529}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae4077481b99530c318e04831ce9f0e98}{00529}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV39\ \ \ \ \ \ \ (0x00027300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00530}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga799d57b61bb38555389f8defa8ef581d}{00530}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV40\ \ \ \ \ \ \ (0x00028300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00531}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga52fe9f109ae0a5d1c49f3bf547eec4ef}{00531}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV41\ \ \ \ \ \ \ (0x00029300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00532}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga54e29b4d3c121f8ec1f731dfb3265986}{00532}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV42\ \ \ \ \ \ \ (0x0002A300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00533}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga9b97dcdd79aac9d07ab29e8c70d819be}{00533}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV43\ \ \ \ \ \ \ (0x0002B300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00534}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga7bf615f27179e549fab1ea7ef040b19f}{00534}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV44\ \ \ \ \ \ \ (0x0002C300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00535}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac457ead27cd77dd61a557e56f9565135}{00535}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV45\ \ \ \ \ \ \ (0x0002D300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00536}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab846b03138fae8d30e6a483c55136195}{00536}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV46\ \ \ \ \ \ \ (0x0002E300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00537}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga7bfb0bbcbdebdafe653fc2ae52a46337}{00537}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV47\ \ \ \ \ \ \ (0x0002F300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00538}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gad806ee9ad0237653b7f343522a3744ad}{00538}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV48\ \ \ \ \ \ \ (0x00030300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00539}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gade194a2d91681af443ef4f1535243ce6}{00539}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV49\ \ \ \ \ \ \ (0x00031300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00540}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac116c7d801734a0702e74b5777e88424}{00540}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV50\ \ \ \ \ \ \ (0x00032300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00541}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga143cfbb0058d776a049f3b9ee9cb4b45}{00541}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV51\ \ \ \ \ \ \ (0x00033300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00542}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gabfde93e2c1ae82dc73b294c43a7bea12}{00542}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV52\ \ \ \ \ \ \ (0x00034300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00543}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab1512d84a6b81f5daa5ec439cb35387d}{00543}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV53\ \ \ \ \ \ \ (0x00035300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00544}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaffb565a8b378ee792b97f8bfd6b8bece}{00544}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV54\ \ \ \ \ \ \ (0x00036300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00545}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab0bef5538c38f20228364c20d77e1383}{00545}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV55\ \ \ \ \ \ \ (0x00037300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00546}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae042839a5ef20d5860673704ba77b2cd}{00546}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV56\ \ \ \ \ \ \ (0x00038300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00547}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga82ab34e4d85f5fce673bb85792675f36}{00547}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV57\ \ \ \ \ \ \ (0x00039300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00548}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga20b8ca4bfbc7943f0eafc2f30ce363d3}{00548}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV58\ \ \ \ \ \ \ (0x0003A300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00549}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga94080f384b4a5ef5796353e18331f8b1}{00549}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV59\ \ \ \ \ \ \ (0x0003B300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00550}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab3aa7f6b6570124ce9990af2efe8c6d6}{00550}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV60\ \ \ \ \ \ \ (0x0003C300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00551}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab7c736ac722fc0bf0ceeab4bb6a7cdb9}{00551}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV61\ \ \ \ \ \ \ (0x0003D300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00552}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga3c6999679bea1606eda5245942f66b21}{00552}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV62\ \ \ \ \ \ \ (0x0003E300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00553}\mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac8236116bc1c33a5d73acaaed17d75f7}{00553}}\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV63\ \ \ \ \ \ \ (0x0003F300U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00554}00554\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00555}00555\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00564}\mbox{\hyperlink{group___r_c_c___m_c_o___index_ga152dd1ae9455e528526c4e23a817937b}{00564}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00565}\mbox{\hyperlink{group___r_c_c___m_c_o___index_ga248f59fc2868f83bea4f2d182edcdf4c}{00565}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00566}00566\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00574}\mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gad99c388c455852143220397db3730635}{00574}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00575}\mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gaa01b6cb196df3a4ad690f8bcaa4d0621}{00575}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00576}\mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga5582d2ab152eb440a6cc3ae4833b043f}{00576}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00577}\mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gab693e677f8367a3b50763ef9eade025a}{00577}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_PLL1QCLK\ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO1\_0\ |\ RCC\_CFGR\_MCO1\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00578}\mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga488078873284a8d9cbb85bd867b83b75}{00578}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSI48\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00579}00579\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00587}\mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_ga54de4030872bb1307c7d7c8a3bd33131}{00587}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00588}\mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_gafe89b9f68a2bf23953bd85302405faef}{00588}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_PLL2PCLK\ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00589}\mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_gade7c384e5e76c52d76b589297a8a6934}{00589}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00590}\mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_ga706e33338111d8ef82b00a54eba0215c}{00590}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO2\_0\ |\ RCC\_CFGR\_MCO2\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00591}\mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_ga20bb167ab946ae911722e1e7110c5bf7}{00591}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_CSICLK\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00592}\mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source_gaff568705fce7a513d96635223fbe1f06}{00592}}\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_LSICLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO2\_0\ |\ RCC\_CFGR\_MCO2\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00593}00593\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00601}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{00601}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1PRE\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00602}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga6198330847077f4da351915518140bfc}{00602}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1PRE\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00603}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gab9dac03733c3c5bd8877ef43bff3d5f4}{00603}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0\ |\ RCC\_CFGR\_MCO1PRE\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00604}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}{00604}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1PRE\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00605}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga67292dd05ceb8189ec439d4ac4d58b88}{00605}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0\ |\ RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00606}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga0229b0d7e7444342b5966d4096d61b1b}{00606}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO1PRE\_1\ |\ RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00607}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gad32c07babb81067c9243e81cc02d6f5d}{00607}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0\ |\ RCC\_CFGR\_MCO1PRE\_1\ |\ RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00608}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gadb84d9a10db2c49376be8fada619fe08}{00608}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1PRE\_3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00609}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga0e12a28a4762fd6d7826a8349b44f0f6}{00609}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0\ |\ RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00610}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga160aca969815d45c15c0aaa3e84f7a53}{00610}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO1PRE\_1\ |\ RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00611}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga18c9fea34a100746a2ad7fc117bc2036}{00611}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0\ |\ RCC\_CFGR\_MCO1PRE\_1\ |\ RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00612}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga0e15b47a23cc0f7b31a737736d64bb3f}{00612}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO1PRE\_2\ |\ RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00613}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga7b99a9858094aa608be6bfefed3b701e}{00613}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO1PRE\_0\ |\ RCC\_CFGR\_MCO1PRE\_2\ |\ RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00614}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_ga539f249e2ac961eb38327b74fceea5d7}{00614}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)RCC\_CFGR\_MCO1PRE\_1\ |\ RCC\_CFGR\_MCO1PRE\_2\ |\ RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00615}\mbox{\hyperlink{group___r_c_c___m_c_ox___clock___prescaler_gaecc7121d3dffe60e59e490c809dd8ad0}{00615}}\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1PRE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00616}00616\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00617}00617\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00625}\mbox{\hyperlink{group___r_c_c___interrupt_ga2b4ef277c1b71f96e0bef4b9a72fca94}{00625}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00626}\mbox{\hyperlink{group___r_c_c___interrupt_gad6b6e78a426850f595ef180d292a673d}{00626}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00627}\mbox{\hyperlink{group___r_c_c___interrupt_ga69637e51b71f73f519c8c0a0613d042f}{00627}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00628}\mbox{\hyperlink{group___r_c_c___interrupt_gad13eaede352bca59611e6cae68665866}{00628}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00629}\mbox{\hyperlink{group___r_c_c___interrupt_ga1a31ce6cd8793070662eabe95acc228d}{00629}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_CSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00630}\mbox{\hyperlink{group___r_c_c___interrupt_ga0eae219a764c5e267868abbf79a75486}{00630}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSI48RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00631}\mbox{\hyperlink{group___r_c_c___interrupt_ga68d48e7811fb58f2649dce6cf0d823d9}{00631}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00632}\mbox{\hyperlink{group___r_c_c___interrupt_gaefaac7cea56a4e13482cafd21e16ad47}{00632}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLL2RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000080U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00633}\mbox{\hyperlink{group___r_c_c___interrupt_gaf8e792651a23346c994fec2a71684fc7}{00633}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLL3RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00634}\mbox{\hyperlink{group___r_c_c___interrupt_gaf3f259914cb56820b1649c9d4413736c}{00634}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSECSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00635}\mbox{\hyperlink{group___r_c_c___interrupt_ga9bb34a4912d2084dc1c0834eb53aa7a3}{00635}}\ \textcolor{preprocessor}{\#define\ RCC\_IT\_CSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00650}00650\ \textcolor{comment}{/*\ Flags\ in\ the\ CR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00651}\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{00651}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x22)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00652}\mbox{\hyperlink{group___r_c_c___flag_ga6e292483906a4b87c6edefa8c53366ea}{00652}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSIDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x25)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00653}\mbox{\hyperlink{group___r_c_c___flag_ga6b84dcd98a71967f9b7db70bd1d4fbf5}{00653}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_CSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x28)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00654}\mbox{\hyperlink{group___r_c_c___flag_gaac8daab93988feb4b8b4d9dfe4f72f40}{00654}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSI48RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x2D)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00655}00655\ \textcolor{preprocessor}{\#if\ defined(RCC\_CR\_D1CKRDY)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00656}00656\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_D1CKRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x2E)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00657}00657\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00658}\mbox{\hyperlink{group___r_c_c___flag_ga7c4a8740b71d839fcacff17cca1aee82}{00658}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_CPUCKRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x2E)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00659}\mbox{\hyperlink{group___r_c_c___flag_gae84f44f90d985942e84a8ed8041dacdd}{00659}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_D1CKRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_FLAG\_CPUCKRDY\ \ \ }\textcolor{comment}{/*\ alias\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00660}00660\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CR\_D1CKRDY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00661}00661\ \textcolor{preprocessor}{\#if\ defined(RCC\_CR\_D2CKRDY)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00662}00662\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_D2CKRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x2F)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00663}00663\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00664}\mbox{\hyperlink{group___r_c_c___flag_gae2a283ac6f5fd64c3e9ccd86c9308fb1}{00664}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_CDCKRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x2F)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00665}\mbox{\hyperlink{group___r_c_c___flag_ga9415a5d9dfeeef41cdf82e2a8c846379}{00665}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_D2CKRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_FLAG\_CDCKRDY\ \ \ \ }\textcolor{comment}{/*\ alias\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00666}00666\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CR\_D2CKRDY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00667}\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{00667}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x31)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00668}\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{00668}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x39)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00669}\mbox{\hyperlink{group___r_c_c___flag_ga1a766526379aac32d5c74d4a0f1d4dbd}{00669}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLL2RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x3B)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00670}\mbox{\hyperlink{group___r_c_c___flag_ga006798ddfe13f33bc0192f169eaf1bd3}{00670}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLL3RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x3D)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00671}00671\ \textcolor{comment}{/*\ Flags\ in\ the\ BDCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00672}\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{00672}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x41)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00673}00673\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00674}00674\ \textcolor{comment}{/*\ Flags\ in\ the\ CSR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00675}\mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{00675}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x61)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00676}00676\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00677}00677\ \textcolor{comment}{/*\ Flags\ in\ the\ RSR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00678}00678\ \textcolor{preprocessor}{\#if\ defined(RCC\_RSR\_CPURSTF)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00679}00679\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_CPURST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x91)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00680}00680\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_RSR\_CPURSTF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00681}00681\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00682}00682\ \textcolor{preprocessor}{\#if\ defined(RCC\_RSR\_D1RSTF)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00683}00683\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_D1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x93)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00684}00684\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00685}\mbox{\hyperlink{group___r_c_c___flag_gaa338b1deb78861a240ff8d4350e9f246}{00685}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_CDRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x93)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00686}00686\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_RSR\_D1RSTF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00687}00687\ \textcolor{preprocessor}{\#if\ defined(RCC\_RSR\_D2RSTF)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00688}00688\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_D2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x94)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00689}00689\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_RSR\_D2RSTF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00690}\mbox{\hyperlink{group___r_c_c___flag_ga23d5211abcdf0e397442ca534ca04bb4}{00690}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_BORRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x95)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00691}\mbox{\hyperlink{group___r_c_c___flag_gabfc3ab5d4a8a94ec1c9f38794ce37ad6}{00691}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PINRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x96)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00692}\mbox{\hyperlink{group___r_c_c___flag_ga39ad309070f416720207eece5da7dc2c}{00692}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PORRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x97)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00693}\mbox{\hyperlink{group___r_c_c___flag_gaf7852615e9b19f0b2dbc8d08c7594b52}{00693}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_SFTRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x98)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00694}\mbox{\hyperlink{group___r_c_c___flag_ga692a6725560c48315085ee50a4b7c275}{00694}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_IWDG1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x9A)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00695}\mbox{\hyperlink{group___r_c_c___flag_ga548e45e1679fdc57532fffd11bbcf87d}{00695}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_WWDG1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x9C)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00696}\mbox{\hyperlink{group___r_c_c___flag_gac7ebb11cac5c9f0b2a43c7d0e2eebfec}{00696}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LPWR1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x9E)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00697}\mbox{\hyperlink{group___r_c_c___flag_ga6b17c4ec3d7f9a8d5db51133cbcc8502}{00697}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LPWR2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x9F)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00698}00698\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00699}00699\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00700}00700\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_C1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_FLAG\_CPURST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00701}00701\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_C2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x92)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00702}00702\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_SFTR1ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_FLAG\_SFTRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00703}00703\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_SFTR2ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x99)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00704}00704\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_WWDG2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x9D)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00705}00705\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_IWDG2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x9B)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00706}00706\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00707}00707\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00708}00708\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00716}\mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_gab5fa5b50304710db2d7f6d583a225da3}{00716}}\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00717}\mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga1151beb7f9869e91fe7617936ad0efff}{00717}}\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_MEDIUMLOW\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_0\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00718}\mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga295eed1e1368d526fa0f6356ceecbc48}{00718}}\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_MEDIUMHIGH\ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_1\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00719}\mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga90b0854f3813d7ab2781519bfa58fd95}{00719}}\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00727}\mbox{\hyperlink{group___r_c_c___stop___wake_up_clock_ga7230033023839d06ad8cad89ea60a6c9}{00727}}\ \textcolor{preprocessor}{\#define\ RCC\_STOP\_WAKEUPCLOCK\_HSI\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00728}\mbox{\hyperlink{group___r_c_c___stop___wake_up_clock_ga54baa4a0d92868148772c6d54d9bc19f}{00728}}\ \textcolor{preprocessor}{\#define\ RCC\_STOP\_WAKEUPCLOCK\_CSI\ \ \ \ \ \ \ RCC\_CFGR\_STOPWUCK}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00729}00729\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00737}\mbox{\hyperlink{group___r_c_c___stop___kernel_wake_up_clock_gaf791b991a6823814fa88756f4e2a4753}{00737}}\ \textcolor{preprocessor}{\#define\ RCC\_STOP\_KERWAKEUPCLOCK\_HSI\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00738}\mbox{\hyperlink{group___r_c_c___stop___kernel_wake_up_clock_gae878b49770abde7e491f3c9605a5fddb}{00738}}\ \textcolor{preprocessor}{\#define\ RCC\_STOP\_KERWAKEUPCLOCK\_CSI\ \ \ \ \ \ \ \ RCC\_CFGR\_STOPKERWUCK}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00739}00739\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00740}00740\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00745}00745\ \textcolor{preprocessor}{\#if\ defined(RCC\_VER\_X)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00746}00746\ \textcolor{preprocessor}{\#define\ HAL\_RCC\_REV\_Y\_HSITRIM\_Pos\ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00747}00747\ \textcolor{preprocessor}{\#define\ HAL\_RCC\_REV\_Y\_HSITRIM\_Msk\ \ (0x3F000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00748}00748\ \textcolor{preprocessor}{\#define\ HAL\_RCC\_REV\_Y\_CSITRIM\_Pos\ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00749}00749\ \textcolor{preprocessor}{\#define\ HAL\_RCC\_REV\_Y\_CSITRIM\_Msk\ \ (0x7C000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00750}00750\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_VER\_X\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00751}00751\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00756}00756\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00757}00757\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00767}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6c173343c4052340b4bb7789b598017e}{00767}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDMA\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00768}00768\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00769}00769\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00770}00770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00771}00771\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00772}00772\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00773}00773\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00774}00774\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00775}\mbox{\hyperlink{group___r_c_c___exported___macros_ga91061f59b5314335cc2ec6f5e0f1ffcb}{00775}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00776}00776\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00777}00777\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00778}00778\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00779}00779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00780}00780\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00781}00781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00782}00782\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00783}00783\ \textcolor{preprocessor}{\#if\ defined(JPEG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00784}00784\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPGDECEN\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00785}00785\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00786}00786\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_JPGDECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00787}00787\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00788}00788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_JPGDECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00789}00789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00790}00790\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00791}00791\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ JPEG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00792}00792\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00793}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4f95da0bcb204e40ca556b27290a7541}{00793}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00794}00794\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00795}00795\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00796}00796\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00797}00797\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00798}00798\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00799}00799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00800}00800\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00801}00801\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00802}00802\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00803}00803\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00804}00804\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00805}00805\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00806}00806\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00807}00807\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00808}00808\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00809}00809\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00810}00810\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00811}00811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00812}00812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00813}00813\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00814}00814\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00815}00815\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00816}00816\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00817}00817\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00818}00818\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00819}00819\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00820}00820\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00821}00821\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00822}00822\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00823}00823\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00824}00824\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OSPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00825}00825\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00826}00826\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00827}00827\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00828}00828\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00829}00829\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OCTOSPIM\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00830}00830\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00831}00831\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_IOMNGREN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00832}00832\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00833}00833\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_IOMNGREN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00834}00834\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00835}00835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00836}00836\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00837}00837\ \textcolor{preprocessor}{\#if\ defined(OTFDEC1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00838}00838\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00839}00839\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00840}00840\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OTFDEC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00841}00841\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00842}00842\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OTFDEC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00843}00843\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00844}00844\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00845}00845\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OTFDEC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00846}00846\ \textcolor{preprocessor}{\#if\ defined(OTFDEC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00847}00847\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00848}00848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00849}00849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OTFDEC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00850}00850\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00851}00851\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_OTFDEC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00852}00852\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00853}00853\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00854}00854\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OTFDEC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00855}00855\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00856}00856\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00857}00857\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00858}00858\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_GFXMMUEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00859}00859\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00860}00860\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_GFXMMUEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00861}00861\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00862}00862\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00863}00863\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00864}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6608439910ba24a3f1ca91223fef67f2}{00864}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00865}00865\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00866}00866\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00867}00867\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00868}00868\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB3ENR,\ RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00869}00869\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00870}00870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00871}00871\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00872}00872\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00873}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9027234bedbcf8c33247f2025583cfd9}{00873}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDMA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_MDMAEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00874}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8b7119cdac6401e2a886aaf068e939dd}{00874}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_DMA2DEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00875}00875\ \textcolor{preprocessor}{\#if\ defined(JPEG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00876}00876\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPGDECEN\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_JPGDECEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00877}00877\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ JPEG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00878}\mbox{\hyperlink{group___r_c_c___exported___macros_ga96dffcf5a982b89e776d0011e2904c28}{00878}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00879}00879\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00880}00880\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00881}00881\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00882}00882\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00883}00883\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00884}00884\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_OSPI1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00885}00885\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPII\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00886}00886\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00887}00887\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_OSPI2EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00888}00888\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00889}\mbox{\hyperlink{group___r_c_c___exported___macros_gab94e29d67ee313b4fbdbb491114a412e}{00889}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_SDMMC1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00890}00890\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00891}00891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OCTOSPIM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_IOMNGREN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00892}00892\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00893}00893\ \textcolor{preprocessor}{\#if\ defined(OTFDEC1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00894}00894\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_OTFDEC1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00895}00895\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OTOFDEC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00896}00896\ \textcolor{preprocessor}{\#if\ defined(OTFDEC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00897}00897\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_OTFDEC2EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00898}00898\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OTOFDEC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00899}00899\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00900}00900\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_GFXMMUEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00901}00901\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00902}00902\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00909}\mbox{\hyperlink{group___r_c_c___exported___macros_ga759feae123cb720c81a2c51faa5d6f4d}{00909}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDMA\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_MDMAEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00910}\mbox{\hyperlink{group___r_c_c___exported___macros_gab468d918278795540903de51f967d3e8}{00910}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_DMA2DEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00911}00911\ \textcolor{preprocessor}{\#if\ defined(JPEG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00912}00912\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPGDECEN\_IS\_CLK\_ENABLED()\ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_JPGDECEN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00913}00913\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ JPEG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00914}\mbox{\hyperlink{group___r_c_c___exported___macros_ga93863872b8bedab2b9714ad82f672f3d}{00914}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_FMCEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00915}00915\ \textcolor{preprocessor}{\#if\ defined\ (QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00916}00916\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_QSPIEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00917}00917\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00918}00918\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00919}00919\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_OSPI1EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00920}00920\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPII\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00921}00921\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00922}00922\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_OSPI2EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00923}00923\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00924}\mbox{\hyperlink{group___r_c_c___exported___macros_ga146964bf211aad404f4fd87b1a1efd60}{00924}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_SDMMC1EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00925}00925\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00926}00926\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OCTOSPIM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_IOMNGREN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00927}00927\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00928}00928\ \textcolor{preprocessor}{\#if\ defined(OTFDEC1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00929}00929\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_OTFDEC1EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00930}00930\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OTOFDEC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00931}00931\ \textcolor{preprocessor}{\#if\ defined(OTFDEC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00932}00932\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_OTFDEC2EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00933}00933\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OTOFDEC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00934}00934\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00935}00935\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_GFXMMUEN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00936}00936\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00937}00937\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00938}\mbox{\hyperlink{group___r_c_c___exported___macros_ga391d9d9e405207a852309d6ecb1ea774}{00938}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDMA\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_MDMAEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00939}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3b81e03e55121671bd852bca6a5a4417}{00939}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_DMA2DEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00940}00940\ \textcolor{preprocessor}{\#if\ defined(JPEG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00941}00941\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPGDECEN\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_JPGDECEN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00942}00942\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ JPEG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00943}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa10a685a46de1822cc3004073ff47f65}{00943}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_FMCEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00944}00944\ \textcolor{preprocessor}{\#if\ defined\ (QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00945}00945\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_QSPIEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00946}00946\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00947}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4f1420c6464c2c914b150c52ce7e551d}{00947}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_SDMMC1EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00948}00948\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00949}00949\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_OSPI1EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00950}00950\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00951}00951\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00952}00952\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_OSPI2EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00953}00953\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00954}00954\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00955}00955\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OCTOSPIM\_IS\_CLK\_DISABLED()\ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_IOMNGREN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00956}00956\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00957}00957\ \textcolor{preprocessor}{\#if\ defined(OTFDEC1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00958}00958\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_OTFDEC1EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00959}00959\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00960}00960\ \textcolor{preprocessor}{\#if\ defined(OTFDEC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00961}00961\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_OTFDEC2EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00962}00962\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00963}00963\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00964}00964\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB3ENR\ \&\ RCC\_AHB3ENR\_GFXMMUEN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00965}00965\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00972}\mbox{\hyperlink{group___r_c_c___exported___macros_ga49fc2c82ba0753e462ea8eb91c634a98}{00972}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00973}00973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00974}00974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00975}00975\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00976}00976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00977}00977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00978}00978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00979}00979\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00980}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1b5c4bd52d8e7c70e105dd415a191afd}{00980}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00981}00981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00982}00982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00983}00983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00984}00984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00985}00985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00986}00986\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00987}00987\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00988}\mbox{\hyperlink{group___r_c_c___exported___macros_gab9359545aecbdd372d75527e563004ad}{00988}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00989}00989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00990}00990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00991}00991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00992}00992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00993}00993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00994}00994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00995}00995\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00996}00996\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00997}00997\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ART\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00998}00998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l00999}00999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ARTEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01000}01000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01001}01001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ARTEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01002}01002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01003}01003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01004}01004\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01005}01005\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01006}01006\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB1ENR\_CRCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01007}01007\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01008}01008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01009}01009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01010}01010\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01011}01011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01012}01012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01013}01013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01014}01014\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01015}01015\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01016}01016\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01017}01017\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1MAC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01018}01018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01019}01019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1MACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01020}01020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01021}01021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1MACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01022}01022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01023}01023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01024}01024\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01025}01025\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1TX\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01026}01026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01027}01027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1TXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01028}01028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01029}01029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1TXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01030}01030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01031}01031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01032}01032\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01033}01033\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1RX\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01034}01034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01035}01035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1RXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01036}01036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01037}01037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1RXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01038}01038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01039}01039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01040}01040\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01041}01041\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01042}\mbox{\hyperlink{group___r_c_c___exported___macros_gabdff3922cc5288bd1bad71b42af2ae94}{01042}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01043}01043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01044}01044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01045}01045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01046}01046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01047}01047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01048}01048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01049}01049\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01050}\mbox{\hyperlink{group___r_c_c___exported___macros_gad2e166f2522304cb62124bd062b21b0d}{01050}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01051}01051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01052}01052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01053}01053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01054}01054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01055}01055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01056}01056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01057}01057\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01058}01058\ \textcolor{preprocessor}{\#if\ defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01059}01059\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01060}01060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01061}01061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB2OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01062}01062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01063}01063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB2OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01064}01064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01065}01065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01066}01066\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01067}01067\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01068}01068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01069}01069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB2OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01070}01070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01071}01071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB2OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01072}01072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01073}01073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01074}01074\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01075}01075\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01076}\mbox{\hyperlink{group___r_c_c___exported___macros_ga569dc8b9e178a8afab2664fdf87f46c5}{01076}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_DMA1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01077}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa97383d7ee14e9a638eb8c9ba35658f0}{01077}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_DMA2EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01078}\mbox{\hyperlink{group___r_c_c___exported___macros_gaea3e1b42c6d846c3916a2bc5d37e243f}{01078}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ADC12EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01079}01079\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01080}01080\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ART\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ARTEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01081}01081\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01082}01082\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB1ENR\_CRCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01083}01083\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_CRCEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01084}01084\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01085}01085\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01086}01086\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1MAC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ETH1MACEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01087}01087\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1TX\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ETH1TXEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01088}01088\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1RX\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ETH1RXEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01089}01089\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01090}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3d30ef2d25e82ee9edf3a7f68f0db7b7}{01090}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_DISABLE()\ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_USB1OTGHSEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01091}\mbox{\hyperlink{group___r_c_c___exported___macros_ga50773ad82a48a72fdd36c1f2bc3137cc}{01091}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_DISABLE()\ (RCC-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_USB1OTGHSULPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01092}01092\ \textcolor{preprocessor}{\#if\ defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01093}01093\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_DISABLE()\ \ \ \ \ \ (RCC-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_USB2OTGHSEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01094}01094\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_DISABLE()\ (RCC-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_USB2OTGHSULPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01095}01095\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB2\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01096}01096\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01103}\mbox{\hyperlink{group___r_c_c___exported___macros_gaab05e603c9cadd72e4b6397837b46cef}{01103}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_DMA1EN)\ \ \ \ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01104}\mbox{\hyperlink{group___r_c_c___exported___macros_gad0ccdaf669ea327e80c455db4dc36177}{01104}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_DMA2EN)\ \ \ \ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01105}\mbox{\hyperlink{group___r_c_c___exported___macros_ga891c5f28951eb33a3b14885d48fc25fc}{01105}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_ADC12EN)\ \ \ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01106}01106\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01107}01107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ART\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_ARTEN)\ \ \ \ \ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01108}01108\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01109}01109\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB1ENR\_CRCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01110}01110\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_CRCEN)\ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01111}01111\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01112}01112\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01113}01113\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1MAC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_ETH1MACEN)\ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01114}01114\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1TX\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_ETH1TXEN)\ \ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01115}01115\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1RX\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_ETH1RXEN)\ \ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01116}01116\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01117}\mbox{\hyperlink{group___r_c_c___exported___macros_ga32eb3f4ab75d2d7d93c3ffa6a006b16e}{01117}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_USB1OTGHSEN)\ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01118}\mbox{\hyperlink{group___r_c_c___exported___macros_gad790723221a946246f29e28615d51129}{01118}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_USB1OTGHSULPIEN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01119}01119\ \textcolor{preprocessor}{\#if\ defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01120}01120\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_USB2OTGHSEN)\ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01121}01121\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_IS\_CLK\_ENABLED()\ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_USB2OTGHSULPIEN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01122}01122\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB2\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01123}01123\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01124}\mbox{\hyperlink{group___r_c_c___exported___macros_gae89d94d6252c79e450623f69eb939ed6}{01124}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_DMA1EN)\ \ \ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01125}\mbox{\hyperlink{group___r_c_c___exported___macros_ga725d2a38d8519867922438d48a5885cf}{01125}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_DMA2EN)\ \ \ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01126}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1f26d3fd5c29028c02c448e914049a20}{01126}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_ADC12EN)\ \ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01127}01127\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01128}01128\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ART\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_ARTEN)\ \ \ \ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01129}01129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01130}01130\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB1ENR\_CRCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01131}01131\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_CRCEN)\ \ \ \ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01132}01132\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01133}01133\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01134}01134\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1MAC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_ETH1MACEN)\ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01135}01135\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1TX\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_ETH1TXEN)\ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01136}01136\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1RX\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_ETH1RXEN)\ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01137}01137\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01138}\mbox{\hyperlink{group___r_c_c___exported___macros_gaefc5cc5261b4d21bee09f1aeeb73af83}{01138}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_USB1OTGHSEN)\ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01139}\mbox{\hyperlink{group___r_c_c___exported___macros_ga748915f493aebd62dedfb1eaa3224732}{01139}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_USB1OTGHSULPIEN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01140}01140\ \textcolor{preprocessor}{\#if\ defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01141}01141\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_USB2OTGHSEN)\ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01142}01142\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_IS\_CLK\_DISABLED()\ ((RCC-\/>AHB1ENR\ \&\ RCC\_AHB1ENR\_USB2OTGHSULPIEN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01143}01143\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB2\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01144}01144\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01151}01151\ \textcolor{preprocessor}{\#if\ defined(DCMI)\ \&\&\ defined(PSSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01152}01152\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01153}01153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01154}01154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMI\_PSSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01155}01155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01156}01156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMI\_PSSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01157}01157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01158}01158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01159}01159\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01160}01160\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()\ \ \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_ENABLE()\ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01161}01161\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01162}\mbox{\hyperlink{group___r_c_c___exported___macros_ga16fbc8a6891716f91d96e23fd17c01e2}{01162}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01163}01163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01164}01164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01165}01165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01166}01166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01167}01167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01168}01168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01169}01169\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ \&\&\ PSSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01170}01170\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01171}01171\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01172}01172\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01173}01173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01174}01174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01175}01175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01176}01176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01177}01177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01178}01178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01179}01179\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01180}01180\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01181}01181\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01182}01182\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01183}01183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01184}01184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01185}01185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01186}01186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01187}01187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01188}01188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01189}01189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01190}01190\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01191}\mbox{\hyperlink{group___r_c_c___exported___macros_ga01b37cc75f9a14a55b9e89e8ccfac8af}{01191}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01192}01192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01193}01193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01194}01194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01195}01195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01196}01196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01197}01197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01198}01198\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01199}\mbox{\hyperlink{group___r_c_c___exported___macros_gab3fe87c8fac4bdbfbf5b441cd3e4f363}{01199}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01200}01200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01201}01201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01202}01202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01203}01203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01204}01204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01205}01205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01206}01206\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01207}01207\ \textcolor{preprocessor}{\#if\ defined(FMAC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01208}01208\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01209}01209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01210}01210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_FMACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01211}01211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01212}01212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_FMACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01213}01213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01214}01214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01215}01215\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMAC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01216}01216\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01217}01217\ \textcolor{preprocessor}{\#if\ defined(CORDIC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01218}01218\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01219}01219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01220}01220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_CORDICEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01221}01221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01222}01222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_CORDICEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01223}01223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01224}01224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01225}01225\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORDIC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01226}01226\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01227}01227\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01228}01228\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01229}01229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01230}01230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01231}01231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01232}01232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01233}01233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01234}01234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01235}01235\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01236}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5d1408c8cb75e7e9c323312789c20c36}{01236}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01237}01237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01238}01238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AHBSRAM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01239}01239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01240}01240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AHBSRAM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01241}01241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01242}01242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01243}01243\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2ENR\_D2SRAM1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01244}01244\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01245}01245\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01246}01246\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01247}01247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01248}01248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01249}01249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01250}01250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01251}01251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01252}01252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01253}01253\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01254}\mbox{\hyperlink{group___r_c_c___exported___macros_gafadfbac9c200b0ebd5f13284a9ec977d}{01254}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01255}01255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01256}01256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AHBSRAM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01257}01257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01258}01258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_AHBSRAM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01259}01259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01260}01260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01261}01261\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2ENR\_D2SRAM2EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01262}01262\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01263}01263\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01264}01264\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01265}01265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01266}01266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01267}01267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01268}01268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01269}01269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01270}01270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01271}01271\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01272}01272\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01273}01273\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_HSEMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01274}01274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01275}01275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01276}01276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01277}01277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01278}01278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01279}01279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01280}01280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01281}01281\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2ENR\_HSEMEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01282}01282\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01283}01283\ \textcolor{preprocessor}{\#if\ defined(BDMA1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01284}01284\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01285}01285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01286}01286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_BDMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01287}01287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01288}01288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB2ENR,\ RCC\_AHB2ENR\_BDMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01289}01289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01290}01290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01291}01291\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ BDMA1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01292}01292\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01293}01293\ \textcolor{preprocessor}{\#if\ defined(DCMI)\ \&\&\ defined(PSSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01294}01294\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_DCMI\_PSSIEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01295}01295\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_DISABLE()\ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01296}01296\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01297}\mbox{\hyperlink{group___r_c_c___exported___macros_gab32b44a18d532de3c3e56187787cfbc8}{01297}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01298}01298\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ \&\&\ PSSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01299}01299\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01300}01300\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01301}01301\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01302}01302\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01303}01303\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01304}01304\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01305}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8f885339c99130e538e4d7474933d470}{01305}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01306}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa22387070e0730e79f159197258418d2}{01306}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_SDMMC2EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01307}01307\ \textcolor{preprocessor}{\#if\ defined(FMAC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01308}01308\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_FMACEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01309}01309\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMAC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01310}01310\ \textcolor{preprocessor}{\#if\ defined(CORDIC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01311}01311\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_CORDICEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01312}01312\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORDIC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01313}01313\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01314}01314\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_D2SRAM1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01315}01315\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01316}\mbox{\hyperlink{group___r_c_c___exported___macros_ga061b46c5af3c4421aff467728bd8c591}{01316}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_AHBSRAM1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01317}01317\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2ENR\_D2SRAM1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01318}01318\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01319}01319\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_D2SRAM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01320}01320\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01321}\mbox{\hyperlink{group___r_c_c___exported___macros_ga88a09a68000f2fa176584608f3e5a458}{01321}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_AHBSRAM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01322}01322\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2ENR\_D2SRAM2EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01323}01323\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01324}01324\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_D2SRAM3EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01325}01325\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01326}01326\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_HSEMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01327}01327\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_HSEMEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01328}01328\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01329}01329\ \textcolor{preprocessor}{\#if\ defined(BDMA1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01330}01330\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_BDMA1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01331}01331\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01332}01332\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01339}01339\ \textcolor{preprocessor}{\#if\ defined(DCMI)\ \&\&\ defined(PSSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01340}01340\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_DCMI\_PSSIEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01341}01341\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_ENABLED()\ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01342}01342\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01343}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4db4d98f8081cf6642175d0527453331}{01343}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_DCMIEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01344}01344\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ \&\&\ PSSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01345}01345\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01346}01346\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_CRYPEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01347}01347\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01348}01348\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01349}01349\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_HASHEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01350}01350\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01351}\mbox{\hyperlink{group___r_c_c___exported___macros_gabb083459b7bbd56c9b89db59bb75fdc2}{01351}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_RNGEN)\ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01352}\mbox{\hyperlink{group___r_c_c___exported___macros_ga33be86cb93cc96506040300d4758554e}{01352}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_SDMMC2EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01353}01353\ \textcolor{preprocessor}{\#if\ defined(FMAC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01354}01354\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_FMACEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01355}01355\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMAC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01356}01356\ \textcolor{preprocessor}{\#if\ defined(CORDIC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01357}01357\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_CORDICEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01358}01358\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORDIC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01359}01359\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01360}01360\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_D2SRAM1EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01361}01361\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01362}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4c50a7953684fba69f1019f5e1e0ac52}{01362}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_AHBSRAM1EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01363}01363\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2ENR\_D2SRAM1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01364}01364\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01365}01365\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_D2SRAM2EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01366}01366\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01367}\mbox{\hyperlink{group___r_c_c___exported___macros_gaef2510aa5e44c9e58e52ce8a204160bd}{01367}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_AHBSRAM2EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01368}01368\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2ENR\_D2SRAM2EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01369}01369\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01370}01370\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_D2SRAM3EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01371}01371\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01372}01372\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_HSEMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01373}01373\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_HSEMEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01374}01374\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01375}01375\ \textcolor{preprocessor}{\#if\ defined(BDMA1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01376}01376\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_BDMA1EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01377}01377\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01378}01378\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01379}01379\ \textcolor{preprocessor}{\#if\ defined(DCMI)\ \&\&\ defined(PSSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01380}01380\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_DCMI\_PSSIEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01381}01381\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_DISABLED()\ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01382}01382\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01383}\mbox{\hyperlink{group___r_c_c___exported___macros_gaade9a685b77400ec6d61b77ef4da8b90}{01383}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_DCMIEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01384}01384\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ \&\&\ PSSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01385}01385\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01386}01386\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_CRYPEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01387}01387\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01388}01388\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01389}01389\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_HASHEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01390}01390\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01391}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9b17b31dc3e560ead96b7d8a74c8c679}{01391}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_RNGEN)\ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01392}\mbox{\hyperlink{group___r_c_c___exported___macros_ga81f9c071cb13a6ebd8f73d68e5f69769}{01392}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_SDMMC2EN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01393}01393\ \textcolor{preprocessor}{\#if\ defined(FMAC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01394}01394\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_FMACEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01395}01395\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMAC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01396}01396\ \textcolor{preprocessor}{\#if\ defined(CORDIC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01397}01397\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_CORDICEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01398}01398\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORDIC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01399}01399\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01400}01400\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_D2SRAM1EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01401}01401\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01402}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1452ec3e02b74349a6b37a3b5eede8ed}{01402}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_AHBSRAM1EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01403}01403\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2ENR\_D2SRAM1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01404}01404\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01405}01405\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_D2SRAM2EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01406}01406\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01407}\mbox{\hyperlink{group___r_c_c___exported___macros_ga385ab0d5536a609f2ae858367f772175}{01407}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_AHBSRAM2EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01408}01408\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2ENR\_D2SRAM2EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01409}01409\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_D2SRAM3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01410}01410\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_D2SRAM3EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01411}01411\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01412}01412\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2ENR\_HSEMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01413}01413\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_HSEMEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01414}01414\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01415}01415\ \textcolor{preprocessor}{\#if\ defined(BDMA1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01416}01416\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2ENR\ \&\ RCC\_AHB2ENR\_BDMA1EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01417}01417\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01418}01418\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01425}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1fde58d775fd2458002df817a68f486e}{01425}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01426}01426\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01427}01427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01428}01428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01429}01429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01430}01430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01431}01431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01432}01432\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01433}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5ad43f3f4d8163d40f7d402ef75d27c5}{01433}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01434}01434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01435}01435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01436}01436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01437}01437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01438}01438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01439}01439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01440}01440\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01441}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5ebfeb136612f370950f52306d29b6fd}{01441}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01442}01442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01443}01443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01444}01444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01445}01445\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01446}01446\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01447}01447\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01448}01448\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01449}\mbox{\hyperlink{group___r_c_c___exported___macros_ga74340ce0f556e370aafc2b8ecdf2dd31}{01449}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01450}01450\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01451}01451\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01452}01452\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01453}01453\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01454}01454\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01455}01455\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01456}01456\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01457}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2cba7d47b6aee57d469f1d8972d442f1}{01457}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01458}01458\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01459}01459\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01460}01460\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01461}01461\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01462}01462\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01463}01463\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01464}01464\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01465}\mbox{\hyperlink{group___r_c_c___exported___macros_ga84098c3c8735d401024a1fb762e9527f}{01465}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01466}01466\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01467}01467\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01468}01468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01469}01469\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01470}01470\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01471}01471\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01472}01472\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01473}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf0816a01f8153700ff758c8783e84e9e}{01473}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01474}01474\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01475}01475\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01476}01476\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01477}01477\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01478}01478\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01479}01479\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01480}01480\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01481}\mbox{\hyperlink{group___r_c_c___exported___macros_ga041e72359b94f19569e774030fc6ebff}{01481}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01482}01482\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01483}01483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01484}01484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01485}01485\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01486}01486\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01487}01487\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01488}01488\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01489}01489\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01490}01490\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01491}01491\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01492}01492\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01493}01493\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01494}01494\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01495}01495\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01496}01496\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01497}01497\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01498}01498\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01499}\mbox{\hyperlink{group___r_c_c___exported___macros_gabe4d1d0276f070b4501a141fd4006d7c}{01499}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01500}01500\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01501}01501\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01502}01502\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01503}01503\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01504}01504\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01505}01505\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01506}01506\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01507}\mbox{\hyperlink{group___r_c_c___exported___macros_gacef87b3ea226e2ffd67c644da64bd387}{01507}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01508}01508\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01509}01509\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01510}01510\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01511}01511\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01512}01512\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01513}01513\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01514}01514\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01515}01515\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01516}01516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01517}01517\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01518}01518\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01519}01519\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01520}01520\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01521}01521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01522}01522\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01523}01523\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01524}01524\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01525}01525\ \textcolor{preprocessor}{\#if\ defined(BDMA2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01526}01526\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01527}01527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01528}01528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_BDMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01529}01529\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01530}01530\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_BDMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01531}01531\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01532}01532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01533}01533\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01534}01534\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_CLK\_ENABLE()\ \ \_\_HAL\_RCC\_BDMA2\_CLK\_ENABLE()\ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01535}01535\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01536}\mbox{\hyperlink{group___r_c_c___exported___macros_gae8e5f06bff47402b632f4f76a9113791}{01536}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01537}01537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01538}01538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01539}01539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01540}01540\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01541}01541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01542}01542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01543}01543\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01544}01544\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01545}01545\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01546}01546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01547}01547\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01548}01548\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01549}01549\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01550}01550\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01551}01551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01552}01552\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01553}01553\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01554}01554\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01555}01555\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01556}01556\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01557}01557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01558}01558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01559}01559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01560}01560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01561}01561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01562}01562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01563}01563\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01564}01564\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01565}01565\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4ENR\_SRDSRAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01566}01566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRDSRAM\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01567}01567\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01568}01568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_SRDSRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01569}01569\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01570}01570\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_SRDSRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01571}01571\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01572}01572\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01573}01573\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01574}01574\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01575}\mbox{\hyperlink{group___r_c_c___exported___macros_gab3971cefc9881ed9e08a8a856712b19a}{01575}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPRAM\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01576}01576\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01577}01577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01578}01578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01579}01579\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHB4ENR,\ RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01580}01580\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01581}01581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01582}01582\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01583}01583\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01584}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7083e491e6a1e165d064d199304bd2f0}{01584}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOAEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01585}\mbox{\hyperlink{group___r_c_c___exported___macros_ga60be1be419b57dafbbb93df67d68a424}{01585}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOBEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01586}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0fc90c25d35f9b5b5f66961505de1cd4}{01586}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01587}\mbox{\hyperlink{group___r_c_c___exported___macros_gaeaefe364dafdc0c22353969595421422}{01587}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIODEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01588}\mbox{\hyperlink{group___r_c_c___exported___macros_gad8982750e98b22493ae0677b3021b01b}{01588}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOEEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01589}\mbox{\hyperlink{group___r_c_c___exported___macros_ga84c2248eab0a30bd8f4912233abbf34a}{01589}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOFEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01590}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9d4578e9566823639e049fe69cbaba69}{01590}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOGEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01591}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1eb7dd0a520cef518fb624bf7117b7e1}{01591}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOHEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01592}01592\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01593}01593\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOIEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01594}01594\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01595}\mbox{\hyperlink{group___r_c_c___exported___macros_gab2a5e42f487ef22caa3db4b6d3d7d196}{01595}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOJEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01596}\mbox{\hyperlink{group___r_c_c___exported___macros_ga381deab4cd506e7ead767caa129b1332}{01596}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOKEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01597}01597\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01598}01598\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01599}01599\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01600}01600\ \textcolor{preprocessor}{\#if\ defined(BDMA2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01601}01601\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_BDMA2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01602}01602\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_BDMA2\_CLK\_DISABLE()\ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01603}01603\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01604}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4f62a00ae551620fefef1d29c7c42ff1}{01604}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_BDMAEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01605}01605\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01606}01606\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01607}01607\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_ADC3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01608}01608\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01609}01609\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01610}01610\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01611}01611\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01612}01612\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4ENR\_SRDSRAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01613}01613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRDSRAM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_SRDSRAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01614}01614\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01615}\mbox{\hyperlink{group___r_c_c___exported___macros_ga15f220ac58a1b016d0a44766bdeaa6e7}{01615}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPRAM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_BKPRAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01616}01616\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01617}01617\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01624}\mbox{\hyperlink{group___r_c_c___exported___macros_gad1edbd9407c814110f04c1a609a214e4}{01624}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOAEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01625}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2fc8f9dc5f5b64c14c325c45ee301b4f}{01625}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOBEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01626}\mbox{\hyperlink{group___r_c_c___exported___macros_ga528029c120a0154dfd7cfd6159e8debe}{01626}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOCEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01627}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7a8a0e334d69163b25692f0450dc569a}{01627}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIODEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01628}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2c0dd8ae5cf2026dab691c05f55fa384}{01628}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOEEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01629}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}{01629}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOFEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01630}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3770796716f63a656285dcfedf8c0651}{01630}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOGEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01631}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8e182ed43301e2586bc198a729b50436}{01631}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOHEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01632}01632\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01633}01633\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOIEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01634}01634\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01635}\mbox{\hyperlink{group___r_c_c___exported___macros_gafeb6b1e331baa9bec58f17682e5488e4}{01635}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOJEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01636}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6d1d0104071b2789b3d8984df336aaa6}{01636}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOKEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01637}01637\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01638}01638\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_CRCEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01639}01639\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01640}01640\ \textcolor{preprocessor}{\#if\ defined(BDMA2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01641}01641\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_BDMA2EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01642}01642\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_IS\_CLK\_ENABLED()\ \ \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01643}01643\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01644}\mbox{\hyperlink{group___r_c_c___exported___macros_gad41bf810a1372848f680e55e75a0126f}{01644}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_BDMAEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01645}01645\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01646}01646\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01647}01647\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_ADC3EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01648}01648\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01649}01649\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01650}01650\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_HSEMEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01651}01651\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01652}01652\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4ENR\_SRDSRAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01653}01653\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRDSRAM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_SRDSRAMEN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01654}01654\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01655}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7dba8c9591cfed20e720cf4f218a03db}{01655}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPRAM\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_BKPRAMEN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01656}01656\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01657}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2d73b007700fe1576c7965ce677148bd}{01657}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOAEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01658}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9b9353035473ac5f144f6e5385c4bebb}{01658}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOBEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01659}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5e939d98ecca025c028bd1d837b84c81}{01659}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOCEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01660}\mbox{\hyperlink{group___r_c_c___exported___macros_ga01c2b4166bbcf59a529cd3c5f8b93d76}{01660}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIODEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01661}\mbox{\hyperlink{group___r_c_c___exported___macros_ga04deb9fe7c5fad8f1644682c1114613f}{01661}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOEEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01662}\mbox{\hyperlink{group___r_c_c___exported___macros_ga843a7fcc2441b978cadacbea548dff93}{01662}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOFEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01663}\mbox{\hyperlink{group___r_c_c___exported___macros_ga56838183bdecd8b53c8b23bfcad5b28f}{01663}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOGEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01664}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9c405e3a8e5219c98d0262e18bd0eed9}{01664}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOHEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01665}01665\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01666}01666\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOIEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01667}01667\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01668}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4d0a1867a550ff920abbfbd3b9d85a49}{01668}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOJEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01669}\mbox{\hyperlink{group___r_c_c___exported___macros_gae32f6d9c7c8d2a27e0929c07fc88b4a6}{01669}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_GPIOKEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01670}01670\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01671}01671\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01672}01672\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_CRCEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01673}01673\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01674}01674\ \textcolor{preprocessor}{\#if\ defined(BDMA2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01675}01675\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_BDMA2EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01676}01676\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_IS\_CLK\_DISABLED()\ \ \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01677}01677\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01678}\mbox{\hyperlink{group___r_c_c___exported___macros_gad39f8cf198a2eab33fae7c44e0ad06d1}{01678}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_BDMAEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01679}01679\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01680}01680\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01681}01681\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_ADC3EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01682}01682\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01683}01683\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01684}01684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_HSEMEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01685}01685\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01686}01686\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4ENR\_SRDSRAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01687}01687\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRDSRAM\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_SRDSRAMEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01688}01688\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01689}\mbox{\hyperlink{group___r_c_c___exported___macros_gad2664d304a1a94c33447300f8608f235}{01689}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPRAM\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4ENR\ \&\ RCC\_AHB4ENR\_BKPRAMEN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01690}01690\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01691}01691\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01698}01698\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01699}01699\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01700}01700\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01701}01701\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB3ENR,\ RCC\_APB3ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01702}01702\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01703}01703\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB3ENR,\ RCC\_APB3ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01704}01704\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01705}01705\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01706}01706\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01707}01707\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01708}01708\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01709}01709\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01710}01710\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01711}01711\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB3ENR,\ RCC\_APB3ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01712}01712\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01713}01713\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB3ENR,\ RCC\_APB3ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01714}01714\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01715}01715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01716}01716\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01717}01717\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01718}\mbox{\hyperlink{group___r_c_c___exported___macros_ga178f1c263cb2da5067ae93c4256b2b78}{01718}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01719}01719\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01720}01720\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB3ENR,\ RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01721}01721\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01722}01722\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB3ENR,\ RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01723}01723\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01724}01724\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01725}01725\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01726}01726\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01727}01727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3ENR)\ \&=\ \string~\ (RCC\_APB3ENR\_LTDCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01728}01728\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01729}01729\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01730}01730\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3ENR)\ \&=\ \string~\ (RCC\_APB3ENR\_DSIEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01731}01731\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01732}\mbox{\hyperlink{group___r_c_c___exported___macros_gad136e29f8e13d3114f7fa092e3a79aeb}{01732}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3ENR)\ \&=\ \string~\ (RCC\_APB3ENR\_WWDG1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01733}01733\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01740}01740\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01741}01741\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB3ENR\ \&\ RCC\_APB3ENR\_LTDCEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01742}01742\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01743}01743\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01744}01744\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB3ENR\ \&\ RCC\_APB3ENR\_DSIEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01745}01745\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01746}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3e791527358dfa556ea20e1c52ec36ed}{01746}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB3ENR\ \&\ RCC\_APB3ENR\_WWDG1EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01747}01747\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01748}01748\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB3ENR\ \&\ RCC\_APB3ENR\_LTDCEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01749}01749\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01750}01750\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01751}01751\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB3ENR\ \&\ RCC\_APB3ENR\_DSIEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01752}01752\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01753}\mbox{\hyperlink{group___r_c_c___exported___macros_ga72a57950dfa0376ec07ae01d6cdaf189}{01753}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB3ENR\ \&\ RCC\_APB3ENR\_WWDG1EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01754}01754\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01755}01755\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01762}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2e895257faa38376b9cdfcd756909a43}{01762}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01763}01763\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01764}01764\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01765}01765\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01766}01766\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01767}01767\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01768}01768\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01769}01769\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01770}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf62d32fdde03df10072d856515692c8d}{01770}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01771}01771\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01772}01772\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01773}01773\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01774}01774\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01775}01775\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01776}01776\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01777}01777\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01778}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf9b08205c361d1779b6c7a3afdb67e7c}{01778}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01779}01779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01780}01780\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01781}01781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01782}01782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01783}01783\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01784}01784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01785}01785\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01786}\mbox{\hyperlink{group___r_c_c___exported___macros_gab6669f7a9f892e39fb22b349c1afd78d}{01786}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01787}01787\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01788}01788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01789}01789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01790}01790\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01791}01791\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01792}01792\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01793}01793\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01794}\mbox{\hyperlink{group___r_c_c___exported___macros_ga669982035ad2dd6cf095fd8b281f9dab}{01794}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01795}01795\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01796}01796\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01797}01797\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01798}01798\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01799}01799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01800}01800\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01801}01801\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01802}\mbox{\hyperlink{group___r_c_c___exported___macros_ga92313068bbe6883497ca424b24f31d44}{01802}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01803}01803\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01804}01804\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01805}01805\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01806}01806\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01807}01807\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01808}01808\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01809}01809\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01810}\mbox{\hyperlink{group___r_c_c___exported___macros_ga72597483d0d6da14553329d2da3ad45e}{01810}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01811}01811\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01812}01812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01813}01813\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01814}01814\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01815}01815\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01816}01816\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01817}01817\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01818}\mbox{\hyperlink{group___r_c_c___exported___macros_gade7a5313eb8b50127a40c5c130c7f3e1}{01818}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01819}01819\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01820}01820\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01821}01821\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01822}01822\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01823}01823\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01824}01824\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01825}01825\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01826}\mbox{\hyperlink{group___r_c_c___exported___macros_ga28c0bd63fbc7500f9c209ef42c0931b6}{01826}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01827}01827\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01828}01828\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01829}01829\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01830}01830\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01831}01831\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01832}01832\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01833}01833\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01834}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7e1e013e28c2c8049e057d5f797ef077}{01834}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01835}01835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01836}01836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01837}01837\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01838}01838\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01839}01839\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01840}01840\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01841}01841\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01842}01842\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01843}01843\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01844}01844\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01845}01845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_WWDG2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01846}01846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01847}01847\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_WWDG2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01848}01848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01849}01849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01850}01850\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01851}01851\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01852}\mbox{\hyperlink{group___r_c_c___exported___macros_ga12352adbb876f2b827d6ac3a04d94e26}{01852}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01853}01853\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01854}01854\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01855}01855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01856}01856\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01857}01857\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01858}01858\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01859}01859\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01860}\mbox{\hyperlink{group___r_c_c___exported___macros_ga16612e19c1a7d4cd3c601bf2be916026}{01860}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01861}01861\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01862}01862\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01863}01863\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01864}01864\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01865}01865\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01866}01866\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01867}01867\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01868}\mbox{\hyperlink{group___r_c_c___exported___macros_ga92917b1e3f9bfe30b55ee49fbf5a0f90}{01868}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01869}01869\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01870}01870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01871}01871\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01872}01872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01873}01873\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01874}01874\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01875}01875\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01876}\mbox{\hyperlink{group___r_c_c___exported___macros_gaaf50c7d2265d978fab8fbb68a518096d}{01876}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01877}01877\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01878}01878\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01879}01879\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01880}01880\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01881}01881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01882}01882\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01883}01883\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01884}\mbox{\hyperlink{group___r_c_c___exported___macros_ga34a7bf921d694c001b67dcd531c807a3}{01884}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01885}01885\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01886}01886\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01887}01887\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01888}01888\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01889}01889\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01890}01890\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01891}01891\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01892}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4a09294d81a526606fb6e2a8bd8f2955}{01892}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01893}01893\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01894}01894\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01895}01895\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01896}01896\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01897}01897\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01898}01898\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01899}01899\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01900}\mbox{\hyperlink{group___r_c_c___exported___macros_ga801a26037f0fd4fa1bad78fefe677f89}{01900}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01901}01901\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01902}01902\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01903}01903\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01904}01904\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01905}01905\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01906}01906\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01907}01907\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01908}\mbox{\hyperlink{group___r_c_c___exported___macros_gaaeae5b9e93721dd4e34274600996baeb}{01908}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01909}01909\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01910}01910\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01911}01911\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01912}01912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01913}01913\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01914}01914\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01915}01915\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01916}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7826848ae938c7f59984d12bc883a6f0}{01916}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01917}01917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01918}01918\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01919}01919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01920}01920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01921}01921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01922}01922\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01923}01923\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01924}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1c510498725fb0c1245edaae3d9b1e53}{01924}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01925}01925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01926}01926\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01927}01927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01928}01928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01929}01929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01930}01930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01931}01931\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01932}01932\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01933}01933\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01934}01934\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01935}01935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_I2C5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01936}01936\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01937}01937\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_I2C5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01938}01938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01939}01939\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01940}01940\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01941}01941\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01942}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf9c86fbf588ae5fecb93cc2228dd2e73}{01942}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01943}01943\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01944}01944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01945}01945\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01946}01946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01947}01947\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01948}01948\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01949}01949\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01950}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7b3fd516eb04132930f2ac69b80eef6c}{01950}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC12\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01951}01951\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01952}01952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_DAC12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01953}01953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01954}01954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_DAC12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01955}01955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01956}01956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01957}01957\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01958}\mbox{\hyperlink{group___r_c_c___exported___macros_gaaa03f5b5b0959fbd6989d04516dafa7e}{01958}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01959}01959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01960}01960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01961}01961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01962}01962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01963}01963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01964}01964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01965}01965\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01966}\mbox{\hyperlink{group___r_c_c___exported___macros_gac55d407e224e9aae78e7a8f8ae55fcbf}{01966}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01967}01967\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01968}01968\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01969}01969\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01970}01970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1LENR,\ RCC\_APB1LENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01971}01971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01972}01972\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01973}01973\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01974}\mbox{\hyperlink{group___r_c_c___exported___macros_gaacbeee793dfe93384ba7526eb243f6cc}{01974}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01975}01975\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01976}01976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01977}01977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01978}01978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01979}01979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01980}01980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01981}01981\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01982}\mbox{\hyperlink{group___r_c_c___exported___macros_ga503046793c20e98e03e31acbe4810aee}{01982}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01983}01983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01984}01984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01985}01985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01986}01986\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01987}01987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01988}01988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01989}01989\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01990}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6e71c993204f3f8bccda80231e70c025}{01990}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01991}01991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01992}01992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01993}01993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01994}01994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01995}01995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01996}01996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01997}01997\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01998}\mbox{\hyperlink{group___r_c_c___exported___macros_ga472f1ec70a704f3ba78d9865b02c5759}{01998}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDIOS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l01999}01999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02000}02000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02001}02001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02002}02002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02003}02003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02004}02004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02005}02005\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02006}\mbox{\hyperlink{group___r_c_c___exported___macros_ga214e3b2bdfcfde732b66cee97b45ae7c}{02006}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02007}02007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02008}02008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_FDCANEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02009}02009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02010}02010\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_FDCANEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02011}02011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02012}02012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02013}02013\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02014}02014\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02015}02015\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM23\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02016}02016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02017}02017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_TIM23EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02018}02018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02019}02019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_TIM23EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02020}02020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02021}02021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02022}02022\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ TIM23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02023}02023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02024}02024\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02025}02025\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM24\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02026}02026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02027}02027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_TIM24EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02028}02028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02029}02029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB1HENR,\ RCC\_APB1HENR\_TIM24EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02030}02030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02031}02031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02032}02032\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ TIM24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02033}02033\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02034}\mbox{\hyperlink{group___r_c_c___exported___macros_gad2def81b1df0e62cd322ab60b31ba59f}{02034}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02035}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9fb7035f007ec272b725e51018a36b23}{02035}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02036}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8888dfd8a1e50f8019f581506ec776d8}{02036}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02037}\mbox{\hyperlink{group___r_c_c___exported___macros_ga44f246a1407fadc350e416e4c3256f6e}{02037}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM5EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02038}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1ee14a6e314a50eee7a1a09482a25abf}{02038}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM6EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02039}\mbox{\hyperlink{group___r_c_c___exported___macros_ga865f11c3f70a9b85ebc5f09baf60eec9}{02039}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM7EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02040}\mbox{\hyperlink{group___r_c_c___exported___macros_ga40b70e57e0b7741e6f62d1f2a25b0a3e}{02040}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM12EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02041}\mbox{\hyperlink{group___r_c_c___exported___macros_ga501dca0467cb5d6119144dbab79243f6}{02041}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM13EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02042}\mbox{\hyperlink{group___r_c_c___exported___macros_ga492911cce1e54350519e7793c897102b}{02042}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM14EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02043}\mbox{\hyperlink{group___r_c_c___exported___macros_gaed03071c92bed23b141d05c8409893aa}{02043}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_LPTIM1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02044}02044\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02045}02045\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02046}02046\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_WWDG2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02047}02047\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02048}02048\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02049}\mbox{\hyperlink{group___r_c_c___exported___macros_gabb56a85a6424a60da8edc681f3a1c918}{02049}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_SPI2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02050}\mbox{\hyperlink{group___r_c_c___exported___macros_gadc6ab93c1c538a7f2ee24a85a6831274}{02050}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_SPI3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02051}\mbox{\hyperlink{group___r_c_c___exported___macros_ga79b0ca8505d46580e6fe779c27fe3806}{02051}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_SPDIFRXEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02052}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1edc6c83fbebf8b4265ef9500aa04b04}{02052}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_USART2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02053}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5b0866dac14f73ddeafa6308ac447bec}{02053}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_USART3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02054}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0c7d9a072dd5ad3f28220667001bfc08}{02054}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_UART4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02055}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8a95ee8616f039fd0b00b0efa7297e6c}{02055}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_UART5EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02056}\mbox{\hyperlink{group___r_c_c___exported___macros_ga490a853eae72da96aad5379a6e939dd8}{02056}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_I2C1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02057}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3ebc5988bcf1e2965ed482fd76c67b22}{02057}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_I2C2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02058}\mbox{\hyperlink{group___r_c_c___exported___macros_gab015d6340996f59fa36354ddcc10759d}{02058}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_I2C3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02059}02059\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02060}02060\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_I2C5EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02061}02061\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02062}\mbox{\hyperlink{group___r_c_c___exported___macros_gaaa44f4d83019efe5a909604812851991}{02062}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_CECEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02063}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa0a717493fc9dac209bc1fcd46ac451d}{02063}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC12\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_DAC12EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02064}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9938ea115b1c865b757f54673ca8c97b}{02064}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_UART7EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02065}\mbox{\hyperlink{group___r_c_c___exported___macros_ga741b1908bd8c5ba1822dd87d507510a7}{02065}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_UART8EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02066}\mbox{\hyperlink{group___r_c_c___exported___macros_ga67a011bda249fc860fe44a88f7b03ff6}{02066}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_CRSEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02067}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6df86d9762cf4412f4b8b55ed2db2815}{02067}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_SWPMIEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02068}\mbox{\hyperlink{group___r_c_c___exported___macros_ga79e0040fab0dbda3f643ba92cba9ee83}{02068}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_OPAMPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02069}\mbox{\hyperlink{group___r_c_c___exported___macros_gad8fec82c1752a782bad6a24309409900}{02069}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDIOS\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_MDIOSEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02070}\mbox{\hyperlink{group___r_c_c___exported___macros_gadc1b2ba58e8fc70fa34826d92ba75253}{02070}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_FDCANEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02071}02071\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02072}02072\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM23\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_TIM23EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02073}02073\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02074}02074\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02075}02075\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM24\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_TIM24EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02076}02076\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02077}02077\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02078}02078\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02085}\mbox{\hyperlink{group___r_c_c___exported___macros_gadee5016adb1c8b62a5bb05f055859de0}{02085}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM2EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02086}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf6090239db6a8a6917b3f3accea15ed0}{02086}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM3EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02087}\mbox{\hyperlink{group___r_c_c___exported___macros_ga62bee605d886067f86f890ee3af68eb5}{02087}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM4EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02088}\mbox{\hyperlink{group___r_c_c___exported___macros_ga76f0a16fed0812fbab8bf15621939c8b}{02088}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM5EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02089}\mbox{\hyperlink{group___r_c_c___exported___macros_gabb273361eaae66c857b5db26b639ff45}{02089}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM6EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02090}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5642c4226ce18792efeca9d39cb0c5e0}{02090}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM7EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02091}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7afed5bd30e0175ae5e46e78173b112f}{02091}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM12EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02092}\mbox{\hyperlink{group___r_c_c___exported___macros_gaeb7cf0d708375a807c690fbb070298dd}{02092}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM13EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02093}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf40a1f6a134b09aaa211ad159e613d1a}{02093}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM14EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02094}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9c3c0f83528521d1122fe9436271ec70}{02094}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_LPTIM1EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02095}02095\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02096}02096\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_WWDG2EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02097}02097\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02098}\mbox{\hyperlink{group___r_c_c___exported___macros_ga282522dda9557cf715be3ee13c031a5b}{02098}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_SPI2EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02099}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3de049f8b2ad6c2d4561863021f9e2f9}{02099}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_SPI3EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02100}\mbox{\hyperlink{group___r_c_c___exported___macros_gaba34413dd1dc740389e0082d9ebdedba}{02100}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_SPDIFRXEN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02101}\mbox{\hyperlink{group___r_c_c___exported___macros_gad3bbe0639658ed2cc56f8328b26373ea}{02101}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_USART2EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02102}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5addec8b6604857d81c1386cad21c391}{02102}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_USART3EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02103}\mbox{\hyperlink{group___r_c_c___exported___macros_ga76b47e85a8669651c01256ec11ebdc3f}{02103}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_UART4EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02104}\mbox{\hyperlink{group___r_c_c___exported___macros_gabb2b7e20045558372779949fb841ae00}{02104}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_UART5EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02105}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7570e5654fd61b44dabe0546e524c906}{02105}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_I2C1EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02106}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2ae540056d72f4230da38c082b6c34c1}{02106}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_I2C2EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02107}\mbox{\hyperlink{group___r_c_c___exported___macros_gae291bd8b020dff7ea7f52fec61aa3f9d}{02107}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_I2C3EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02108}02108\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02109}02109\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C5\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_I2C5EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02110}02110\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02111}\mbox{\hyperlink{group___r_c_c___exported___macros_gaeeda9e9945cc58b67cfc877118fea250}{02111}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_CECEN)\ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02112}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8ae71742361cf64ff099b376a21d673b}{02112}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC12\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_DAC12EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02113}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf6beaa399462e32b4052ff3428f17710}{02113}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_UART7EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02114}\mbox{\hyperlink{group___r_c_c___exported___macros_gab3b6d673061453f062ba13bf6a28742a}{02114}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_UART8EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02115}\mbox{\hyperlink{group___r_c_c___exported___macros_gadeca04d4641a3c80d8f98617696be2c6}{02115}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_CRSEN)\ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02116}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa2d4182170cc81b243393234865643ed}{02116}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_SWPMIEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02117}\mbox{\hyperlink{group___r_c_c___exported___macros_gada470e2d6874bacb973e385ed245ccc5}{02117}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_OPAMPEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02118}\mbox{\hyperlink{group___r_c_c___exported___macros_ga33d8c2c5cfcbf24dbdc5bb7086e97f7f}{02118}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDIOS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_MDIOSEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02119}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5cab1955b55c48026c02fe61681d3036}{02119}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_FDCANEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02120}02120\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02121}02121\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM23\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_TIM23EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02122}02122\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02123}02123\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02124}02124\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM24\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_TIM24EN)\ \ \ !=\ 0U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02125}02125\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02126}02126\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02127}\mbox{\hyperlink{group___r_c_c___exported___macros_gacaaa75c78c8ef4cf85f30fb20d522054}{02127}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM2EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02128}\mbox{\hyperlink{group___r_c_c___exported___macros_ga50f8e043a42eaf534c1efa2477078c0a}{02128}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM3EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02129}\mbox{\hyperlink{group___r_c_c___exported___macros_ga30913be6e4b95cf2ebdf79647af18f34}{02129}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM4EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02130}\mbox{\hyperlink{group___r_c_c___exported___macros_gacbe7ae446991adf3d9d6102549a3faac}{02130}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM5EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02131}\mbox{\hyperlink{group___r_c_c___exported___macros_ga70e84a0b11a0dab64a048f8dd6bbafb2}{02131}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM6EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02132}\mbox{\hyperlink{group___r_c_c___exported___macros_gac230813514cd9ee769f8f46b83d83f23}{02132}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM7EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02133}\mbox{\hyperlink{group___r_c_c___exported___macros_ga211c8274b7043802f9c746ac4f18e0fd}{02133}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM12EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02134}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3b40e8e614be95d4a667a3f924ac1bb7}{02134}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM13EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02135}\mbox{\hyperlink{group___r_c_c___exported___macros_ga89072bbdf8efacb3d243c50711f60766}{02135}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_TIM14EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02136}\mbox{\hyperlink{group___r_c_c___exported___macros_ga82602c2897dd670f007aea02f3a36dc8}{02136}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_LPTIM1EN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02137}02137\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02138}02138\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_WWDG2EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02139}02139\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02140}\mbox{\hyperlink{group___r_c_c___exported___macros_gaab213cf8807d6e7e8b3867ffb404d763}{02140}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_SPI2EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02141}\mbox{\hyperlink{group___r_c_c___exported___macros_ga625e04cf32d6c74d418ba29368f680d4}{02141}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_SPI3EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02142}\mbox{\hyperlink{group___r_c_c___exported___macros_gabea31cf1eca11533cd855c6bef17c829}{02142}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_SPDIFRXEN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02143}\mbox{\hyperlink{group___r_c_c___exported___macros_ga61e4b1f3e82831cdc7508d4c38312eab}{02143}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_USART2EN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02144}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9c6b66352f998564a6492d3e5d6aa536}{02144}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_USART3EN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02145}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1384af5e720a24c083a2154c22e60391}{02145}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_UART4EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02146}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1e5611011911ef745b5e9d2c8d3160f6}{02146}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_UART5EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02147}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8868ab331b4bb14a1d5cc55c9133e4de}{02147}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_I2C1EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02148}\mbox{\hyperlink{group___r_c_c___exported___macros_gae051ecb26de5c5b44f1827923c9837a5}{02148}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_I2C2EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02149}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8b791b360bab639782613994e9ef0aa6}{02149}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_I2C3EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02150}02150\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02151}02151\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C5\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_I2C5EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02152}02152\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02153}\mbox{\hyperlink{group___r_c_c___exported___macros_gad1d752e67f2432510722aa5384f5cdfc}{02153}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_CECEN)\ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02154}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4a40356dbc0adb6d650ee2eb675de441}{02154}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC12\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_DAC12EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02155}\mbox{\hyperlink{group___r_c_c___exported___macros_ga347b2b22378634cdeeef11daa132aa84}{02155}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_UART7EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02156}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3db2e9bae86ff5f5e376ce47599673c7}{02156}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LENR\ \&\ RCC\_APB1LENR\_UART8EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02157}\mbox{\hyperlink{group___r_c_c___exported___macros_ga20f05b209c652dd7105da6c3f7762b4c}{02157}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_CRSEN)\ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02158}\mbox{\hyperlink{group___r_c_c___exported___macros_gac810835b2b091fbc87994052a0a8bd51}{02158}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_SWPMIEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02159}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8b9075ed3e04ee9b8e624ed68ec2e3ea}{02159}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_OPAMPEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02160}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6211d5b2863c7f6b86f65960f0788df1}{02160}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDIOS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_MDIOSEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02161}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9a6ab4a6fa25eb7b4f022ef49ce69b4a}{02161}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_FDCANEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02162}02162\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02163}02163\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM23\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_TIM23EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02164}02164\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02165}02165\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02166}02166\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM24\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HENR\ \&\ RCC\_APB1HENR\_TIM24EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02167}02167\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02168}02168\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02169}02169\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02176}\mbox{\hyperlink{group___r_c_c___exported___macros_gad693d7300ed7134b60bb1a645e762358}{02176}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02177}02177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02178}02178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02179}02179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02180}02180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02181}02181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02182}02182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02183}02183\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02184}\mbox{\hyperlink{group___r_c_c___exported___macros_gaaa5393a02b936b1d6de896a6c09103a4}{02184}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02185}02185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02186}02186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02187}02187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02188}02188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02189}02189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02190}02190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02191}02191\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02192}\mbox{\hyperlink{group___r_c_c___exported___macros_ga932afe7cea6c567ad63e0f83308b9d3e}{02192}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02193}02193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02194}02194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02195}02195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02196}02196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02197}02197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02198}02198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02199}02199\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02200}\mbox{\hyperlink{group___r_c_c___exported___macros_ga840be8a915492c85d968faec688c73ea}{02200}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02201}02201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02202}02202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02203}02203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02204}02204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02205}02205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02206}02206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02207}02207\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02208}02208\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02209}02209\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02210}02210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02211}02211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_UART9EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02212}02212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02213}02213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_UART9EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02214}02214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02215}02215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02216}02216\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02217}02217\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02218}02218\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02219}02219\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART10\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02220}02220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02221}02221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02222}02222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02223}02223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_USART10EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02224}02224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02225}02225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02226}02226\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02227}02227\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02228}\mbox{\hyperlink{group___r_c_c___exported___macros_ga856c7460aa481976644736c703c6702d}{02228}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02229}02229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02230}02230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02231}02231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02232}02232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02233}02233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02234}02234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02235}02235\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02236}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2ad5daf60ee8a66825b91afa3eb7f75c}{02236}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02237}02237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02238}02238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02239}02239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02240}02240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02241}02241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02242}02242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02243}02243\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02244}\mbox{\hyperlink{group___r_c_c___exported___macros_gae809da64734c2dbfef1fb6ac8d00d39c}{02244}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02245}02245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02246}02246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02247}02247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02248}02248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02249}02249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02250}02250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02251}02251\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02252}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9753b09f531d9d48d31abd4f74c26d26}{02252}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02253}02253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02254}02254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02255}02255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02256}02256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02257}02257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02258}02258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02259}02259\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02260}\mbox{\hyperlink{group___r_c_c___exported___macros_ga983ec0b6719bbf98e40818a8e6817c58}{02260}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02261}02261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02262}02262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02263}02263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02264}02264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02265}02265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02266}02266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02267}02267\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02268}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7a70c26339bbcffc2ecd3d7b61066b2c}{02268}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02269}02269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02270}02270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02271}02271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02272}02272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02273}02273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02274}02274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02275}02275\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02276}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf00544b52c47b22490cd0bdf32c8ccfb}{02276}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02277}02277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02278}02278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02279}02279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02280}02280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02281}02281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02282}02282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02283}02283\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02284}02284\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02285}02285\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02286}02286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02287}02287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02288}02288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02289}02289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02290}02290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02291}02291\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02292}02292\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02293}02293\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02294}02294\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02295}02295\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02296}02296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02297}02297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02298}02298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02299}02299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_SAI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02300}02300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02301}02301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02302}02302\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02303}02303\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02304}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5f260959a6bfdd82918320b1b106aab2}{02304}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02305}02305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02306}02306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02307}02307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02308}02308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02309}02309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02310}02310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02311}02311\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02312}02312\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02313}02313\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02314}02314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02315}02315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_HRTIMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02316}02316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02317}02317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_HRTIMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02318}02318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02319}02319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02320}02320\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02321}02321\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02322}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa9eacfb8ee244074ec63dae0b9f621c2}{02322}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02323}\mbox{\hyperlink{group___r_c_c___exported___macros_gabb93b1527822da05736d8fcae78597c9}{02323}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM8EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02324}\mbox{\hyperlink{group___r_c_c___exported___macros_gae0050944298552e9f02f56ec8634f5a6}{02324}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_USART1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02325}\mbox{\hyperlink{group___r_c_c___exported___macros_gac4b142412ef1e3dab8dcf5d5f7ca4d92}{02325}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_USART6EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02326}02326\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02327}02327\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_UART9EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02328}02328\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02329}02329\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02330}02330\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART10\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_USART10EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02331}02331\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02332}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf2ccb5c6b63a60deb6463cbc629c10fe}{02332}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SPI1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02333}\mbox{\hyperlink{group___r_c_c___exported___macros_ga85678767f2c727a545b1095d9ef69a67}{02333}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SPI4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02334}\mbox{\hyperlink{group___r_c_c___exported___macros_ga71501a0d6be9e1d0a17ff4c27a7cd8e6}{02334}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM15EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02335}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4f23f7c1565e07731f200059c8ed4db9}{02335}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM16EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02336}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6c046db26bd6495179e6171dc6caeff3}{02336}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM17EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02337}\mbox{\hyperlink{group___r_c_c___exported___macros_ga68c2a52fef447801cb641586a57d15e5}{02337}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SPI5EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02338}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1f8e5c20350d611721053981830bbb12}{02338}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SAI1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02339}02339\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02340}02340\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SAI2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02341}02341\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02342}02342\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02343}02343\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SAI3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02344}02344\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02345}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf2df3546bc357b952ec914f1e366a0ef}{02345}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_DFSDM1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02346}02346\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02347}02347\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_HRTIMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02348}02348\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*HRTIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02349}02349\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02356}\mbox{\hyperlink{group___r_c_c___exported___macros_gad2b7c3a381d791c4ee728e303935832a}{02356}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_TIM1EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02357}\mbox{\hyperlink{group___r_c_c___exported___macros_gadbc388ef3676e37b227320df83e9d1f2}{02357}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_TIM8EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02358}\mbox{\hyperlink{group___r_c_c___exported___macros_ga59bd3cd20df76f885695fcdad1edce27}{02358}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_USART1EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02359}\mbox{\hyperlink{group___r_c_c___exported___macros_ga639ccb1e63662b309fc875bc608aa7e6}{02359}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_USART6EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02360}02360\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02361}02361\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_UART9EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02362}02362\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02363}02363\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02364}02364\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART10\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_USART10EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02365}02365\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02366}\mbox{\hyperlink{group___r_c_c___exported___macros_gab1787d7cdf591c099b8d96848aee835e}{02366}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_SPI1EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02367}\mbox{\hyperlink{group___r_c_c___exported___macros_ga875c081e76f456494d5e06dae3581281}{02367}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_SPI4EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02368}\mbox{\hyperlink{group___r_c_c___exported___macros_gab8bba755c5ee38df4fb1e27d32cada06}{02368}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_TIM15EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02369}\mbox{\hyperlink{group___r_c_c___exported___macros_ga52afd021e3f0970ce10549dbfb69abac}{02369}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_TIM16EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02370}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9cb697e01267c3ee783f0fabf3eefda1}{02370}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_TIM17EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02371}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8a762d7f473a98f820faa57284626b28}{02371}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_SPI5EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02372}\mbox{\hyperlink{group___r_c_c___exported___macros_ga64dcc05f8484e6a139d0f6f4e1531fff}{02372}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_SAI1EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02373}02373\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02374}02374\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_SAI2EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02375}02375\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02376}02376\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02377}02377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_SAI3EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02378}02378\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02379}\mbox{\hyperlink{group___r_c_c___exported___macros_gacff365c1f6dd81a3c8c0d0ce571592ea}{02379}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_DFSDM1EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02380}02380\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02381}02381\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_HRTIMEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02382}02382\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02383}02383\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02384}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7116893adbb7fc144102af49de55350b}{02384}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_TIM1EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02385}\mbox{\hyperlink{group___r_c_c___exported___macros_gae8d9acd515c3fa3a3607c4d527d431c5}{02385}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_TIM8EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02386}\mbox{\hyperlink{group___r_c_c___exported___macros_ga22c9d59ac6062298a71eed0d6a4a9afd}{02386}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_USART1EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02387}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0c3fd42d5fb38243e195ed04d7390672}{02387}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_USART6EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02388}02388\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02389}02389\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_UART9EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02390}02390\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02391}02391\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02392}02392\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART10\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_USART10EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02393}02393\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02394}\mbox{\hyperlink{group___r_c_c___exported___macros_gabd506be27916f029d2214e88bc48f6df}{02394}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_SPI1EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02395}\mbox{\hyperlink{group___r_c_c___exported___macros_gac16a7c0d1778ba7cee83c45143f81c9b}{02395}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_SPI4EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02396}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa649af8007f817b25312fe2a82a2dc2d}{02396}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_TIM15EN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02397}\mbox{\hyperlink{group___r_c_c___exported___macros_ga55adb9971771c35d36a549a1948b7b1e}{02397}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_TIM16EN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02398}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf55e3121b3ce93da44a1ac83f3cdac8a}{02398}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_TIM17EN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02399}\mbox{\hyperlink{group___r_c_c___exported___macros_ga01d92a5d361dde16cf9b69e93d93f94c}{02399}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_SPI5EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02400}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6ab9ff98419017940fdd2c608e2f4db0}{02400}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_SAI1EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02401}02401\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02402}02402\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_SAI2EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02403}02403\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02404}02404\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02405}02405\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_SAI3EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02406}02406\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02407}\mbox{\hyperlink{group___r_c_c___exported___macros_gae613d9312d5f66a39e4d51811fb68555}{02407}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_DFSDM1EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02408}02408\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02409}02409\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB2ENR\ \&\ RCC\_APB2ENR\_HRTIMEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02410}02410\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02411}02411\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02418}\mbox{\hyperlink{group___r_c_c___exported___macros_gafc3ffcbb86e4913ae336ba094ca199e1}{02418}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02419}02419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02420}02420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02421}02421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02422}02422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02423}02423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02424}02424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02425}02425\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02426}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4411749d5b9d76cf908e26239e4b213d}{02426}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02427}02427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02428}02428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02429}02429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02430}02430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02431}02431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02432}02432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02433}02433\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02434}\mbox{\hyperlink{group___r_c_c___exported___macros_gabf2662a3a1baa7261e1bfa1aae10b90f}{02434}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02435}02435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02436}02436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02437}02437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02438}02438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02439}02439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02440}02440\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02441}02441\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02442}\mbox{\hyperlink{group___r_c_c___exported___macros_gae802f53baca2b5b60de58f5ad60097d6}{02442}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02443}02443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02444}02444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02445}02445\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02446}02446\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02447}02447\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02448}02448\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02449}02449\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02450}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0eabc2676cb7daf17802807e13fc7a7d}{02450}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02451}02451\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02452}02452\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02453}02453\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02454}02454\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02455}02455\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02456}02456\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02457}02457\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02458}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4efc1029c8575db1e6d7515b2dea94d6}{02458}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02459}02459\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02460}02460\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02461}02461\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02462}02462\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02463}02463\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02464}02464\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02465}02465\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02466}02466\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02467}02467\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02468}02468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02469}02469\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02470}02470\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02471}02471\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02472}02472\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02473}02473\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02474}02474\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02475}02475\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02476}02476\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02477}02477\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02478}02478\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02479}02479\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02480}02480\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02481}02481\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02482}02482\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02483}02483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02484}02484\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02485}02485\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02486}02486\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02487}02487\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02488}02488\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02489}02489\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_DAC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02490}02490\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02491}02491\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_DAC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02492}02492\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02493}02493\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02494}02494\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \ DAC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02495}02495\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02496}\mbox{\hyperlink{group___r_c_c___exported___macros_gad6f0669bdae3809539ea44671e973c5f}{02496}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02497}02497\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02498}02498\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_COMP12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02499}02499\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02500}02500\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_COMP12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02501}02501\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02502}02502\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02503}02503\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02504}\mbox{\hyperlink{group___r_c_c___exported___macros_ga46597d15632e4a35f3354ed3c7f61409}{02504}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02505}02505\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02506}02506\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_VREFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02507}02507\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02508}02508\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_VREFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02509}02509\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02510}02510\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02511}02511\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02512}02512\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02513}02513\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02514}02514\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02515}02515\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_SAI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02516}02516\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02517}02517\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_SAI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02518}02518\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02519}02519\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02520}02520\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02521}02521\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02522}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3f5e59e7d2bee567c40205a30c3d4977}{02522}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02523}02523\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02524}02524\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02525}02525\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02526}02526\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02527}02527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02528}02528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02529}02529\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02530}02530\ \textcolor{preprocessor}{\#if\ defined(DTS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02531}02531\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02532}02532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02533}02533\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_DTSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02534}02534\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02535}02535\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_DTSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02536}02536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02537}02537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02538}02538\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02539}02539\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02540}02540\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02541}02541\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02542}02542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02543}02543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_DFSDM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02544}02544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02545}02545\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB4ENR,\ RCC\_APB4ENR\_DFSDM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02546}02546\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02547}02547\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02548}02548\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02549}02549\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02550}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf04a5f1f0d6d8577706022a866f4528e}{02550}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_SYSCFGEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02551}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa2a258a48face94f421a9bf3777e6aa7}{02551}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPUART1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02552}\mbox{\hyperlink{group___r_c_c___exported___macros_gabab1133742baef14e8d76e1b6cba9926}{02552}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_SPI6EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02553}\mbox{\hyperlink{group___r_c_c___exported___macros_gae0fd2c5cf65d3bada813378c249edfe0}{02553}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_I2C4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02554}\mbox{\hyperlink{group___r_c_c___exported___macros_ga17529f8824c5d76f6f0a4c27ec0b4b71}{02554}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPTIM2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02555}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1e161e1011e1939fad65063692d87401}{02555}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPTIM3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02556}02556\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02557}02557\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPTIM4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02558}02558\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02559}02559\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02560}02560\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPTIM5EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02561}02561\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02562}02562\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02563}02563\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_DAC2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02564}02564\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02565}\mbox{\hyperlink{group___r_c_c___exported___macros_gada7ea8565860d946af577b3f35fbdfc9}{02565}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_COMP12EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02566}\mbox{\hyperlink{group___r_c_c___exported___macros_gac75901e8240d6a0b08db83beffddb6a1}{02566}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_VREFEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02567}\mbox{\hyperlink{group___r_c_c___exported___macros_ga39f7245caab6ec7de84fd07798795853}{02567}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_RTCAPBEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02568}02568\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02569}02569\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_SAI4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02570}02570\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02571}02571\ \textcolor{preprocessor}{\#if\ defined(DTS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02572}02572\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_DTSEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02573}02573\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02574}02574\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02575}02575\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_DFSDM2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02576}02576\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02577}02577\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02584}\mbox{\hyperlink{group___r_c_c___exported___macros_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}{02584}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_SYSCFGEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02585}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1085236bff0042ce9f1c879f16ba27fb}{02585}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_LPUART1EN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02586}\mbox{\hyperlink{group___r_c_c___exported___macros_gac972718836d2c4e0d3bc477ee2c8a6fc}{02586}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_SPI6EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02587}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9795732f8443413d3547a85a4afb4c30}{02587}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_I2C4EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02588}\mbox{\hyperlink{group___r_c_c___exported___macros_gabafe8b8e253039c455ecd51bfbd60423}{02588}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_LPTIM2EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02589}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4d833e230faab6ea739dc136a0e875c7}{02589}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_LPTIM3EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02590}02590\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02591}02591\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_LPTIM4EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02592}02592\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02593}02593\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02594}02594\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM5\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_LPTIM5EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02595}02595\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02596}02596\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02597}02597\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_DAC2EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02598}02598\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02599}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4ffdd0a82c1de653a02a9479a757c5f4}{02599}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_COMP12EN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02600}\mbox{\hyperlink{group___r_c_c___exported___macros_ga839b3373dde3824b421dbdeaba5013c2}{02600}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_VREFEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02601}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0a4c172888df490331077eda47ca2d89}{02601}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_RTCAPBEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02602}02602\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02603}02603\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_SAI4EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02604}02604\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02605}02605\ \textcolor{preprocessor}{\#if\ defined(DTS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02606}02606\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_DTSEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02607}02607\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02608}02608\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02609}02609\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_DFSDM2EN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02610}02610\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02611}02611\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02612}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}{02612}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_SYSCFGEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02613}\mbox{\hyperlink{group___r_c_c___exported___macros_ga93fe3f9bc0b46640b63f13482637140c}{02613}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_LPUART1EN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02614}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf1478d44aef81f3e94f06eb3790cb94c}{02614}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_SPI6EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02615}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4bda7c78cc3917a2be8d74812dbaae5f}{02615}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_I2C4EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02616}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8b7ef99ddd6b3da5a7d502bd6ad07a7c}{02616}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_LPTIM2EN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02617}\mbox{\hyperlink{group___r_c_c___exported___macros_ga554076cf5205f221fb8b5abfcf5936c1}{02617}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_LPTIM3EN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02618}02618\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02619}02619\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_LPTIM4EN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02620}02620\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02621}02621\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02622}02622\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM5\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_LPTIM5EN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02623}02623\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02624}02624\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02625}02625\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_DAC2EN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02626}02626\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02627}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0a77adb29b138b43b6d98d721d6972f3}{02627}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_COMP12EN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02628}\mbox{\hyperlink{group___r_c_c___exported___macros_gab46e035c47141417dacfc7b06e9cbad5}{02628}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_VREFEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02629}\mbox{\hyperlink{group___r_c_c___exported___macros_ga146472a40bba8b214e3a1ea5c094033c}{02629}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_RTCAPBEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02630}02630\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02631}02631\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_SAI4EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02632}02632\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02633}02633\ \textcolor{preprocessor}{\#if\ defined(DTS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02634}02634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_DTSEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02635}02635\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02636}02636\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02637}02637\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4ENR\ \&\ RCC\_APB4ENR\_DFSDM2EN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02638}02638\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02639}02639\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02640}02640\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02641}02641\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02642}02642\ \textcolor{comment}{/*\ Exported\ macros\ for\ RCC\_C1\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02643}02643\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02650}02650\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_MDMA\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02651}02651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02652}02652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB3ENR,\ RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02653}02653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02654}02654\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB3ENR,\ RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02655}02655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02656}02656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02657}02657\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02658}02658\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DMA2D\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02659}02659\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02660}02660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB3ENR,\ RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02661}02661\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02662}02662\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB3ENR,\ RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02663}02663\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02664}02664\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02665}02665\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02666}02666\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_JPGDECEN\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02667}02667\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02668}02668\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB3ENR,\ RCC\_AHB3ENR\_JPGDECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02669}02669\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02670}02670\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB3ENR,\ RCC\_AHB3ENR\_JPGDECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02671}02671\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02672}02672\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02673}02673\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02674}02674\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02675}02675\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_FMC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02676}02676\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02677}02677\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02678}02678\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02679}02679\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02680}02680\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02681}02681\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02682}02682\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02683}02683\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_QSPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02684}02684\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02685}02685\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02686}02686\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02687}02687\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02688}02688\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02689}02689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02690}02690\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02691}02691\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SDMMC1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02692}02692\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02693}02693\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB3ENR,\ RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02694}02694\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02695}02695\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB3ENR,\ RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02696}02696\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02697}02697\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02698}02698\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02699}02699\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02700}02700\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02701}02701\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02702}02702\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_MDMA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_MDMAEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02703}02703\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DMA2D\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_DMA2DEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02704}02704\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_JPGDECEN\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_JPGDECEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02705}02705\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_FMC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02706}02706\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_QSPI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02707}02707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SDMMC1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_SDMMC1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02708}02708\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02709}02709\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02710}02710\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02711}02711\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02718}02718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DMA1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02719}02719\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02720}02720\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02721}02721\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02722}02722\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02723}02723\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02724}02724\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02725}02725\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02726}02726\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DMA2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02727}02727\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02728}02728\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02729}02729\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02730}02730\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02731}02731\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02732}02732\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02733}02733\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02734}02734\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ADC12\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02735}02735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02736}02736\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02737}02737\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02738}02738\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02739}02739\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02740}02740\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02741}02741\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02742}02742\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ART\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02743}02743\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02744}02744\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_ARTEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02745}02745\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02746}02746\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_ARTEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02747}02747\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02748}02748\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02749}02749\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02750}02750\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ETH1MAC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02751}02751\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02752}02752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1MACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02753}02753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02754}02754\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1MACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02755}02755\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02756}02756\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02757}02757\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02758}02758\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ETH1TX\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02759}02759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02760}02760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1TXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02761}02761\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02762}02762\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1TXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02763}02763\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02764}02764\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02765}02765\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02766}02766\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ETH1RX\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02767}02767\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02768}02768\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1RXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02769}02769\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02770}02770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1RXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02771}02771\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02772}02772\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02773}02773\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02774}02774\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02775}02775\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02776}02776\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02777}02777\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02778}02778\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02779}02779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02780}02780\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02781}02781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02782}02782\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02783}02783\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02784}02784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02785}02785\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02786}02786\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02787}02787\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02788}02788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02789}02789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02790}02790\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02791}02791\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02792}02792\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02793}02793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB2OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02794}02794\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02795}02795\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB2OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02796}02796\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02797}02797\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02798}02798\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02799}02799\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_ULPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02800}02800\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02801}02801\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB2OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02802}02802\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02803}02803\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB2OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02804}02804\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02805}02805\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02806}02806\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02807}02807\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DMA1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_DMA1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02808}02808\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DMA2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_DMA2EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02809}02809\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ADC12\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ADC12EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02810}02810\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ART\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ARTEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02811}02811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ETH1MAC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ETH1MACEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02812}02812\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ETH1TX\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ETH1TXEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02813}02813\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ETH1RX\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ETH1RXEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02814}02814\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_CLK\_DISABLE()\ \ \ \ \ \ (RCC\_C1-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_USB1OTGHSEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02815}02815\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_ULPI\_CLK\_DISABLE()\ (RCC\_C1-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_USB1OTGHSULPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02816}02816\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_CLK\_DISABLE()\ \ \ \ \ \ (RCC\_C1-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_USB2OTGHSEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02817}02817\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_ULPI\_CLK\_DISABLE()\ (RCC\_C1-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_USB2OTGHSULPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02818}02818\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02825}02825\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DCMI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02826}02826\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02827}02827\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02828}02828\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02829}02829\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02830}02830\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02831}02831\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02832}02832\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02833}02833\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CRYP\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02834}02834\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02835}02835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02836}02836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02837}02837\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02838}02838\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02839}02839\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02840}02840\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02841}02841\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02842}02842\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02843}02843\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_HASH\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02844}02844\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02845}02845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02846}02846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02847}02847\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02848}02848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02849}02849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02850}02850\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02851}02851\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02852}02852\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_RNG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02853}02853\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02854}02854\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02855}02855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02856}02856\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02857}02857\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02858}02858\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02859}02859\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02860}02860\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SDMMC2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02861}02861\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02862}02862\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02863}02863\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02864}02864\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02865}02865\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02866}02866\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02867}02867\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02868}02868\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D2SRAM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02869}02869\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02870}02870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02871}02871\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02872}02872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02873}02873\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02874}02874\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02875}02875\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02876}02876\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D2SRAM2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02877}02877\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02878}02878\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02879}02879\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02880}02880\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02881}02881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02882}02882\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02883}02883\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02884}02884\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D2SRAM3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02885}02885\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02886}02886\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02887}02887\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02888}02888\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02889}02889\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02890}02890\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02891}02891\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02892}02892\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DCMI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02893}02893\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02894}02894\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CRYP\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02895}02895\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02896}02896\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02897}02897\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_HASH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02898}02898\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02899}02899\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_RNG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02900}02900\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SDMMC2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_SDMMC2EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02901}02901\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D2SRAM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_D2SRAM1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02902}02902\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D2SRAM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_D2SRAM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02903}02903\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D2SRAM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_D2SRAM3EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02904}02904\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02911}02911\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOA\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02912}02912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02913}02913\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02914}02914\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02915}02915\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02916}02916\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02917}02917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02918}02918\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02919}02919\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOB\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02920}02920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02921}02921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02922}02922\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02923}02923\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02924}02924\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02925}02925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02926}02926\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02927}02927\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02928}02928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02929}02929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02930}02930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02931}02931\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02932}02932\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02933}02933\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02934}02934\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02935}02935\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02936}02936\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02937}02937\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02938}02938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02939}02939\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02940}02940\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02941}02941\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02942}02942\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02943}02943\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02944}02944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02945}02945\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02946}02946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02947}02947\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02948}02948\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02949}02949\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02950}02950\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02951}02951\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOF\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02952}02952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02953}02953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02954}02954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02955}02955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02956}02956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02957}02957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02958}02958\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02959}02959\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02960}02960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02961}02961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02962}02962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02963}02963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02964}02964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02965}02965\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02966}02966\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02967}02967\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOH\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02968}02968\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02969}02969\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02970}02970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02971}02971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02972}02972\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02973}02973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02974}02974\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02975}02975\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02976}02976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02977}02977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02978}02978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02979}02979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02980}02980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02981}02981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02982}02982\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02983}02983\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOJ\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02984}02984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02985}02985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02986}02986\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02987}02987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02988}02988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02989}02989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02990}02990\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02991}02991\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOK\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02992}02992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02993}02993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02994}02994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02995}02995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02996}02996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02997}02997\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02998}02998\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l02999}02999\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CRC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03000}03000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03001}03001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03002}03002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03003}03003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03004}03004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03005}03005\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03006}03006\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03007}03007\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_BDMA\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03008}03008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03009}03009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03010}03010\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03011}03011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03012}03012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03013}03013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03014}03014\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03015}03015\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ADC3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03016}03016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03017}03017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03018}03018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03019}03019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03020}03020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03021}03021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03022}03022\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03023}03023\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_HSEM\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03024}03024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03025}03025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03026}03026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03027}03027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03028}03028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03029}03029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03030}03030\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03031}03031\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_BKPRAM\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03032}03032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03033}03033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03034}03034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03035}03035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>AHB4ENR,\ RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03036}03036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03037}03037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03038}03038\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03039}03039\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03040}03040\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOAEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03041}03041\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOBEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03042}03042\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03043}03043\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIODEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03044}03044\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOEEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03045}03045\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOFEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03046}03046\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOGEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03047}03047\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOHEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03048}03048\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOIEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03049}03049\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOJ\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOJEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03050}03050\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOK\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOKEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03051}03051\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03052}03052\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_BDMA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_BDMAEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03053}03053\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ADC3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_ADC3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03054}03054\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_HSEM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03055}03055\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_BKPRAM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_BKPRAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03056}03056\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03057}03057\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03064}03064\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LTDC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03065}03065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03066}03066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB3ENR,\ RCC\_APB3ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03067}03067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03068}03068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB3ENR,\ RCC\_APB3ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03069}03069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03070}03070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03071}03071\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03072}03072\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DSI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03073}03073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03074}03074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB3ENR,\ RCC\_APB3ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03075}03075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03076}03076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB3ENR,\ RCC\_APB3ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03077}03077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03078}03078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03079}03079\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03080}03080\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_WWDG1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03081}03081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03082}03082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB3ENR,\ RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03083}03083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03084}03084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB3ENR,\ RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03085}03085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03086}03086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03087}03087\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03088}03088\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LTDC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB3ENR)\ \&=\ \string~\ (RCC\_APB3ENR\_LTDCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03089}03089\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DSI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB3ENR)\ \&=\ \string~\ (RCC\_APB3ENR\_DSIEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03090}03090\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_WWDG1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB3ENR)\ \&=\ \string~\ (RCC\_APB3ENR\_WWDG1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03091}03091\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03098}03098\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03099}03099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03100}03100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03101}03101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03102}03102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03103}03103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03104}03104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03105}03105\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03106}03106\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03107}03107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03108}03108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03109}03109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03110}03110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03111}03111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03112}03112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03113}03113\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03114}03114\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03115}03115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03116}03116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03117}03117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03118}03118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03119}03119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03120}03120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03121}03121\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03122}03122\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03123}03123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03124}03124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03125}03125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03126}03126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03127}03127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03128}03128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03129}03129\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03130}03130\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03131}03131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03132}03132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03133}03133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03134}03134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03135}03135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03136}03136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03137}03137\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03138}03138\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03139}03139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03140}03140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03141}03141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03142}03142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03143}03143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03144}03144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03145}03145\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03146}03146\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM12\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03147}03147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03148}03148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03149}03149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03150}03150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03151}03151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03152}03152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03153}03153\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03154}03154\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM13\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03155}03155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03156}03156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03157}03157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03158}03158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03159}03159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03160}03160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03161}03161\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03162}03162\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM14\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03163}03163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03164}03164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03165}03165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03166}03166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03167}03167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03168}03168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03169}03169\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03170}03170\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03171}03171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03172}03172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03173}03173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03174}03174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03175}03175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03176}03176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03177}03177\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03178}03178\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_WWDG2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03179}03179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03180}03180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_WWDG2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03181}03181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03182}03182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_WWDG2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03183}03183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03184}03184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03185}03185\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03186}03186\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03187}03187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03188}03188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03189}03189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03190}03190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03191}03191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03192}03192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03193}03193\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03194}03194\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03195}03195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03196}03196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03197}03197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03198}03198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03199}03199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03200}03200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03201}03201\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03202}03202\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPDIFRX\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03203}03203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03204}03204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03205}03205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03206}03206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03207}03207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03208}03208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03209}03209\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03210}03210\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03211}03211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03212}03212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03213}03213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03214}03214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03215}03215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03216}03216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03217}03217\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03218}03218\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03219}03219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03220}03220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03221}03221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03222}03222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03223}03223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03224}03224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03225}03225\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03226}03226\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03227}03227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03228}03228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03229}03229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03230}03230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03231}03231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03232}03232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03233}03233\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03234}03234\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03235}03235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03236}03236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03237}03237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03238}03238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03239}03239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03240}03240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03241}03241\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03242}03242\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03243}03243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03244}03244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03245}03245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03246}03246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03247}03247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03248}03248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03249}03249\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03250}03250\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03251}03251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03252}03252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03253}03253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03254}03254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03255}03255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03256}03256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03257}03257\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03258}03258\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03259}03259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03260}03260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03261}03261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03262}03262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03263}03263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03264}03264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03265}03265\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03266}03266\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CEC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03267}03267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03268}03268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03269}03269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03270}03270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03271}03271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03272}03272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03273}03273\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03274}03274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DAC12\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03275}03275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03276}03276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_DAC12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03277}03277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03278}03278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_DAC12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03279}03279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03280}03280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03281}03281\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03282}03282\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03283}03283\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03284}03284\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03285}03285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03286}03286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03287}03287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03288}03288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03289}03289\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03290}03290\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03291}03291\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03292}03292\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03293}03293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03294}03294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1LENR,\ RCC\_APB1LENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03295}03295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03296}03296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03297}03297\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03298}03298\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CRS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03299}03299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03300}03300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1HENR,\ RCC\_APB1HENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03301}03301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03302}03302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1HENR,\ RCC\_APB1HENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03303}03303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03304}03304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03305}03305\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03306}03306\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SWPMI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03307}03307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03308}03308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1HENR,\ RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03309}03309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03310}03310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1HENR,\ RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03311}03311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03312}03312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03313}03313\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03314}03314\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_OPAMP\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03315}03315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03316}03316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1HENR,\ RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03317}03317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03318}03318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1HENR,\ RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03319}03319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03320}03320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03321}03321\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03322}03322\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_MDIOS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03323}03323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03324}03324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1HENR,\ RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03325}03325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03326}03326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1HENR,\ RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03327}03327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03328}03328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03329}03329\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03330}03330\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_FDCAN\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03331}03331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03332}03332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB1HENR,\ RCC\_APB1HENR\_FDCANEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03333}03333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03334}03334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB1HENR,\ RCC\_APB1HENR\_FDCANEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03335}03335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03336}03336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03337}03337\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03338}03338\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03339}03339\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03340}03340\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03341}03341\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03342}03342\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM5EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03343}03343\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM6\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM6EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03344}03344\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM7\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM7EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03345}03345\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM12\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM12EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03346}03346\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM13\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM13EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03347}03347\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM14\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM14EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03348}03348\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_LPTIM1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03349}03349\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_WWDG2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_WWDG2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03350}03350\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_SPI2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03351}03351\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_SPI3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03352}03352\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPDIFRX\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_SPDIFRXEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03353}03353\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_USART2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03354}03354\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_USART3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03355}03355\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_UART4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03356}03356\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_UART5EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03357}03357\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_I2C1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03358}03358\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_I2C2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03359}03359\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_I2C3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03360}03360\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CEC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_CECEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03361}03361\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DAC12\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_DAC12EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03362}03362\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART7\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_UART7EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03363}03363\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART8\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_UART8EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03364}03364\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CRS\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_CRSEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03365}03365\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SWPMI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_SWPMIEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03366}03366\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_OPAMP\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_OPAMPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03367}03367\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_MDIOS\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_MDIOSEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03368}03368\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_FDCAN\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_FDCANEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03369}03369\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03376}03376\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03377}03377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03378}03378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03379}03379\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03380}03380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03381}03381\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03382}03382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03383}03383\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03384}03384\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03385}03385\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03386}03386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03387}03387\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03388}03388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03389}03389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03390}03390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03391}03391\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03392}03392\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03393}03393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03394}03394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03395}03395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03396}03396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03397}03397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03398}03398\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03399}03399\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03400}03400\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03401}03401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03402}03402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03403}03403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03404}03404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03405}03405\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03406}03406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03407}03407\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03408}03408\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03409}03409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03410}03410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03411}03411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03412}03412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03413}03413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03414}03414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03415}03415\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03416}03416\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03417}03417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03418}03418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03419}03419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03420}03420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03421}03421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03422}03422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03423}03423\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03424}03424\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM15\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03425}03425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03426}03426\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03427}03427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03428}03428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03429}03429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03430}03430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03431}03431\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03432}03432\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM16\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03433}03433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03434}03434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03435}03435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03436}03436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03437}03437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03438}03438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03439}03439\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03440}03440\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM17\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03441}03441\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03442}03442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03443}03443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03444}03444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03445}03445\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03446}03446\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03447}03447\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03448}03448\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03449}03449\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03450}03450\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03451}03451\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03452}03452\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03453}03453\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03454}03454\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03455}03455\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03456}03456\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03457}03457\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03458}03458\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03459}03459\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03460}03460\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03461}03461\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03462}03462\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03463}03463\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03464}03464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03465}03465\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03466}03466\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03467}03467\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03468}03468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03469}03469\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03470}03470\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03471}03471\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03472}03472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03473}03473\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03474}03474\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_SAI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03475}03475\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03476}03476\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_SAI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03477}03477\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03478}03478\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03479}03479\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03480}03480\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DFSDM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03481}03481\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03482}03482\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03483}03483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03484}03484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03485}03485\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03486}03486\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03487}03487\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03488}03488\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_HRTIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03489}03489\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03490}03490\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_HRTIMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03491}03491\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03492}03492\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB2ENR,\ RCC\_APB2ENR\_HRTIMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03493}03493\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03494}03494\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03495}03495\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03496}03496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03497}03497\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM8\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM8EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03498}03498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_USART1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03499}03499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART6\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_USART6EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03500}03500\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SPI1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03501}03501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SPI4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03502}03502\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM15\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM15EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03503}03503\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM16\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM16EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03504}03504\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM17\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM17EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03505}03505\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SPI5EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03506}03506\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SAI1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03507}03507\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SAI2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03508}03508\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SAI3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03509}03509\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DFSDM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_DFSDM1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03510}03510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_HRTIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_HRTIMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03511}03511\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03518}03518\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SYSCFG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03519}03519\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03520}03520\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03521}03521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03522}03522\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03523}03523\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03524}03524\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03525}03525\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03526}03526\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPUART1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03527}03527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03528}03528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03529}03529\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03530}03530\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03531}03531\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03532}03532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03533}03533\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03534}03534\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03535}03535\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03536}03536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03537}03537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03538}03538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03539}03539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03540}03540\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03541}03541\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03542}03542\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03543}03543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03544}03544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03545}03545\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03546}03546\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03547}03547\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03548}03548\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03549}03549\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03550}03550\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03551}03551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03552}03552\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03553}03553\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03554}03554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03555}03555\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03556}03556\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03557}03557\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03558}03558\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03559}03559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03560}03560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03561}03561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03562}03562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03563}03563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03564}03564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03565}03565\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03566}03566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03567}03567\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03568}03568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03569}03569\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03570}03570\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03571}03571\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03572}03572\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03573}03573\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03574}03574\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03575}03575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03576}03576\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03577}03577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03578}03578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03579}03579\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03580}03580\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03581}03581\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03582}03582\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_COMP12\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03583}03583\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03584}03584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_COMP12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03585}03585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03586}03586\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_COMP12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03587}03587\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03588}03588\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03589}03589\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03590}03590\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03591}03591\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_VREF\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03592}03592\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03593}03593\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_VREFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03594}03594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03595}03595\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_VREFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03596}03596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03597}03597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03598}03598\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03599}03599\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_RTC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03600}03600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03601}03601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03602}03602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03603}03603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03604}03604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03605}03605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03606}03606\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03607}03607\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03608}03608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03609}03609\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_SAI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03610}03610\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03611}03611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C1-\/>APB4ENR,\ RCC\_APB4ENR\_SAI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03612}03612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03613}03613\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03614}03614\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03615}03615\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03616}03616\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SYSCFG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_SYSCFGEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03617}03617\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPUART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPUART1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03618}03618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI6\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_SPI6EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03619}03619\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_I2C4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03620}03620\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPTIM2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03621}03621\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPTIM3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03622}03622\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPTIM4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03623}03623\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPTIM5EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03624}03624\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_COMP12\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_COMP12EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03625}03625\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_VREF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_VREFEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03626}03626\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_RTC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_RTCAPBEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03627}03627\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_SAI4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03628}03628\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03629}03629\ \textcolor{comment}{/*\ Exported\ macros\ for\ RCC\_C2\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03630}03630\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03638}03638\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_MDMA\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03639}03639\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03640}03640\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03641}03641\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03642}03642\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03643}03643\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03644}03644\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03645}03645\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03646}03646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DMA2D\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03647}03647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03648}03648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03649}03649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03650}03650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03651}03651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03652}03652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03653}03653\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03654}03654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_JPGDECEN\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03655}03655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03656}03656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_JPGDECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03657}03657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03658}03658\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_JPGDECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03659}03659\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03660}03660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03661}03661\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03662}03662\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_C2\_ALLOCATE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03663}03663\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03664}03664\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_FLASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03665}03665\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03666}03666\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_FLASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03667}03667\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03668}03668\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03669}03669\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03670}03670\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTCM1\_C2\_ALLOCATE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03671}03671\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03672}03672\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_DTCM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03673}03673\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03674}03674\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_DTCM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03675}03675\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03676}03676\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03677}03677\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03678}03678\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTCM2\_C2\_ALLOCATE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03679}03679\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03680}03680\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_DTCM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03681}03681\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03682}03682\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_DTCM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03683}03683\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03684}03684\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03685}03685\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03686}03686\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ITCM\_C2\_ALLOCATE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03687}03687\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03688}03688\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_ITCMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03689}03689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03690}03690\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_ITCMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03691}03691\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03692}03692\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03693}03693\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03694}03694\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D1SRAM1\_C2\_ALLOCATE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03695}03695\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03696}03696\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_AXISRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03697}03697\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03698}03698\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_AXISRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03699}03699\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03700}03700\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03701}03701\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03702}03702\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_FMC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03703}03703\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03704}03704\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03705}03705\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03706}03706\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_FMCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03707}03707\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03708}03708\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03709}03709\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03710}03710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_QSPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03711}03711\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03712}03712\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03713}03713\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03714}03714\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03715}03715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03716}03716\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03717}03717\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03718}03718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SDMMC1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03719}03719\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03720}03720\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03721}03721\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03722}03722\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB3ENR,\ RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03723}03723\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03724}03724\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03725}03725\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03726}03726\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03727}03727\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03728}03728\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03729}03729\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_MDMA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_MDMAEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03730}03730\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DMA2D\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_DMA2DEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03731}03731\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_JPGDECEN\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_JPGDECEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03732}03732\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_FMC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_FMCEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03733}03733\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_QSPI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_QSPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03734}03734\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SDMMC1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_SDMMC1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03735}03735\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_C2\_DEALLOCATE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_FLASHEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03736}03736\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTCM1\_C2\_DEALLOCATE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_DTCM1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03737}03737\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTCM2\_C2\_DEALLOCATE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_DTCM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03738}03738\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ITCM\_C2\_DEALLOCATE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_ITCMEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03739}03739\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D1SRAM1\_C2\_DEALLOCATE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3ENR\ \&=\ \string~\ (RCC\_AHB3ENR\_AXISRAMEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03740}03740\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03747}03747\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DMA1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03748}03748\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03749}03749\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03750}03750\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03751}03751\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03752}03752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03753}03753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03754}03754\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03755}03755\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DMA2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03756}03756\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03757}03757\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03758}03758\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03759}03759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03760}03760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03761}03761\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03762}03762\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03763}03763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ADC12\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03764}03764\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03765}03765\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03766}03766\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03767}03767\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03768}03768\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03769}03769\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03770}03770\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03771}03771\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ART\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03772}03772\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03773}03773\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_ARTEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03774}03774\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03775}03775\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_ARTEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03776}03776\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03777}03777\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03778}03778\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03779}03779\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ETH1MAC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03780}03780\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03781}03781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1MACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03782}03782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03783}03783\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1MACEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03784}03784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03785}03785\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03786}03786\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03787}03787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ETH1TX\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03788}03788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03789}03789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1TXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03790}03790\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03791}03791\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1TXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03792}03792\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03793}03793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03794}03794\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03795}03795\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ETH1RX\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03796}03796\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03797}03797\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1RXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03798}03798\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03799}03799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_ETH1RXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03800}03800\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03801}03801\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03802}03802\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03803}03803\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03804}03804\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03805}03805\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03806}03806\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03807}03807\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03808}03808\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03809}03809\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03810}03810\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03811}03811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03812}03812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03813}03813\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03814}03814\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03815}03815\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03816}03816\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03817}03817\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03818}03818\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03819}03819\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03820}03820\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03821}03821\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB2OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03822}03822\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03823}03823\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB2OTGHSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03824}03824\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03825}03825\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03826}03826\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03827}03827\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_ULPI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03828}03828\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03829}03829\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB2OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03830}03830\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03831}03831\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB1ENR,\ RCC\_AHB1ENR\_USB2OTGHSULPIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03832}03832\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03833}03833\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03834}03834\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03835}03835\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03836}03836\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DMA1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_DMA1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03837}03837\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DMA2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_DMA2EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03838}03838\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ADC12\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ADC12EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03839}03839\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ART\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ARTEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03840}03840\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ETH1MAC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ETH1MACEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03841}03841\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ETH1TX\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ETH1TXEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03842}03842\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ETH1RX\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_ETH1RXEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03843}03843\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_CLK\_DISABLE()\ \ \ \ \ \ (RCC\_C2-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_USB1OTGHSEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03844}03844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_ULPI\_CLK\_DISABLE()\ (RCC\_C2-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_USB1OTGHSULPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03845}03845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_CLK\_DISABLE()\ \ \ \ \ \ (RCC\_C2-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_USB2OTGHSEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03846}03846\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_ULPI\_CLK\_DISABLE()\ (RCC\_C2-\/>AHB1ENR\ \&=\ \string~\ (RCC\_AHB1ENR\_USB2OTGHSULPIEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03847}03847\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03854}03854\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DCMI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03855}03855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03856}03856\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03857}03857\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03858}03858\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03859}03859\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03860}03860\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03861}03861\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03862}03862\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03863}03863\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CRYP\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03864}03864\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03865}03865\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03866}03866\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03867}03867\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_CRYPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03868}03868\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03869}03869\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03870}03870\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03871}03871\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03872}03872\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03873}03873\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_HASH\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03874}03874\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03875}03875\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03876}03876\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03877}03877\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_HASHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03878}03878\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03879}03879\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03880}03880\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03881}03881\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03882}03882\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_RNG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03883}03883\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03884}03884\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03885}03885\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03886}03886\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_RNGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03887}03887\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03888}03888\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03889}03889\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03890}03890\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SDMMC2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03891}03891\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03892}03892\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03893}03893\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03894}03894\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03895}03895\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03896}03896\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03897}03897\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03898}03898\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D2SRAM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03899}03899\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03900}03900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03901}03901\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03902}03902\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03903}03903\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03904}03904\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03905}03905\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03906}03906\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D2SRAM2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03907}03907\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03908}03908\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03909}03909\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03910}03910\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03911}03911\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03912}03912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03913}03913\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03914}03914\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D2SRAM3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03915}03915\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03916}03916\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03917}03917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03918}03918\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB2ENR,\ RCC\_AHB2ENR\_D2SRAM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03919}03919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03920}03920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03921}03921\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03922}03922\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DCMI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_DCMIEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03923}03923\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03924}03924\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CRYP\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_CRYPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03925}03925\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03926}03926\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03927}03927\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_HASH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_HASHEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03928}03928\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03929}03929\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_RNG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_RNGEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03930}03930\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SDMMC2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_SDMMC2EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03931}03931\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D2SRAM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_D2SRAM1EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03932}03932\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D2SRAM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_D2SRAM2EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03933}03933\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D2SRAM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2ENR\ \&=\ \string~\ (RCC\_AHB2ENR\_D2SRAM3EN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03934}03934\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03941}03941\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOA\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03942}03942\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03943}03943\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03944}03944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03945}03945\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03946}03946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03947}03947\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03948}03948\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03949}03949\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOB\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03950}03950\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03951}03951\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03952}03952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03953}03953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03954}03954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03955}03955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03956}03956\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03957}03957\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03958}03958\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03959}03959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03960}03960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03961}03961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03962}03962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03963}03963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03964}03964\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03965}03965\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOD\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03966}03966\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03967}03967\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03968}03968\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03969}03969\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03970}03970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03971}03971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03972}03972\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03973}03973\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOE\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03974}03974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03975}03975\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03976}03976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03977}03977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03978}03978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03979}03979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03980}03980\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03981}03981\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOF\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03982}03982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03983}03983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03984}03984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03985}03985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03986}03986\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03987}03987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03988}03988\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03989}03989\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03990}03990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03991}03991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03992}03992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03993}03993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03994}03994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03995}03995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03996}03996\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03997}03997\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOH\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03998}03998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l03999}03999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04000}04000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04001}04001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04002}04002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04003}04003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04004}04004\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04005}04005\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04006}04006\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04007}04007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04008}04008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04009}04009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04010}04010\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04011}04011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04012}04012\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04013}04013\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOJ\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04014}04014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04015}04015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04016}04016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04017}04017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04018}04018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04019}04019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04020}04020\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04021}04021\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOK\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04022}04022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04023}04023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04024}04024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04025}04025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04026}04026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04027}04027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04028}04028\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04029}04029\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CRC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04030}04030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04031}04031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04032}04032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04033}04033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04034}04034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04035}04035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04036}04036\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04037}04037\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_BDMA\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04038}04038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04039}04039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04040}04040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04041}04041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04042}04042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04043}04043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04044}04044\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04045}04045\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ADC3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04046}04046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04047}04047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04048}04048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04049}04049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_ADC3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04050}04050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04051}04051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04052}04052\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04053}04053\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_HSEM\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04054}04054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04055}04055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04056}04056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04057}04057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_HSEMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04058}04058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04059}04059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04060}04060\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04061}04061\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_BKPRAM\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04062}04062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04063}04063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04064}04064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04065}04065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>AHB4ENR,\ RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04066}04066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04067}04067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04068}04068\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04069}04069\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04070}04070\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOAEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04071}04071\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOBEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04072}04072\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04073}04073\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIODEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04074}04074\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOEEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04075}04075\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOFEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04076}04076\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOGEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04077}04077\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOHEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04078}04078\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOIEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04079}04079\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOJ\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOJEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04080}04080\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOK\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_GPIOKEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04081}04081\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_CRCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04082}04082\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_BDMA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_BDMAEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04083}04083\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ADC3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_ADC3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04084}04084\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_HSEM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_HSEMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04085}04085\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_BKPRAM\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4ENR)\ \&=\ \string~\ (RCC\_AHB4ENR\_BKPRAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04086}04086\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04087}04087\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04094}04094\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LTDC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04095}04095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04096}04096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB3ENR,\ RCC\_APB3ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04097}04097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04098}04098\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB3ENR,\ RCC\_APB3ENR\_LTDCEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04099}04099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04100}04100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04101}04101\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04102}04102\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DSI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04103}04103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04104}04104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB3ENR,\ RCC\_APB3ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04105}04105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04106}04106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB3ENR,\ RCC\_APB3ENR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04107}04107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04108}04108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04109}04109\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04110}04110\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_WWDG1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04111}04111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04112}04112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB3ENR,\ RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04113}04113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04114}04114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB3ENR,\ RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04115}04115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04116}04116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04117}04117\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04118}04118\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LTDC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB3ENR)\ \&=\ \string~\ (RCC\_APB3ENR\_LTDCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04119}04119\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DSI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB3ENR)\ \&=\ \string~\ (RCC\_APB3ENR\_DSIEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04120}04120\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_WWDG1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB3ENR)\ \&=\ \string~\ (RCC\_APB3ENR\_WWDG1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04121}04121\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04128}04128\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04129}04129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04130}04130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04131}04131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04132}04132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04133}04133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04134}04134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04135}04135\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04136}04136\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04137}04137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04138}04138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04139}04139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04140}04140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04141}04141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04142}04142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04143}04143\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04144}04144\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04145}04145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04146}04146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04147}04147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04148}04148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04149}04149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04150}04150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04151}04151\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04152}04152\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04153}04153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04154}04154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04155}04155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04156}04156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04157}04157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04158}04158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04159}04159\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04160}04160\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04161}04161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04162}04162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04163}04163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04164}04164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04165}04165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04166}04166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04167}04167\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04168}04168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04169}04169\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04170}04170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04171}04171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04172}04172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04173}04173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04174}04174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04175}04175\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04176}04176\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM12\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04177}04177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04178}04178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04179}04179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04180}04180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04181}04181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04182}04182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04183}04183\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04184}04184\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM13\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04185}04185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04186}04186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04187}04187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04188}04188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM13EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04189}04189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04190}04190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04191}04191\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04192}04192\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM14\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04193}04193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04194}04194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04195}04195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04196}04196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_TIM14EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04197}04197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04198}04198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04199}04199\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04200}04200\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04201}04201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04202}04202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04203}04203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04204}04204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04205}04205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04206}04206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04207}04207\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04208}04208\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_WWDG2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04209}04209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04210}04210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_WWDG2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04211}04211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04212}04212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_WWDG2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04213}04213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04214}04214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04215}04215\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04216}04216\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04217}04217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04218}04218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04219}04219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04220}04220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_SPI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04221}04221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04222}04222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04223}04223\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04224}04224\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04225}04225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04226}04226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04227}04227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04228}04228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_SPI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04229}04229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04230}04230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04231}04231\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04232}04232\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPDIFRX\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04233}04233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04234}04234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04235}04235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04236}04236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04237}04237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04238}04238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04239}04239\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04240}04240\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04241}04241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04242}04242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04243}04243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04244}04244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_USART2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04245}04245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04246}04246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04247}04247\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04248}04248\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04249}04249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04250}04250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04251}04251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04252}04252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_USART3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04253}04253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04254}04254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04255}04255\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04256}04256\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04257}04257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04258}04258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04259}04259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04260}04260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_UART4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04261}04261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04262}04262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04263}04263\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04264}04264\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04265}04265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04266}04266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04267}04267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04268}04268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_UART5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04269}04269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04270}04270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04271}04271\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04272}04272\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04273}04273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04274}04274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04275}04275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04276}04276\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_I2C1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04277}04277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04278}04278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04279}04279\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04280}04280\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04281}04281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04282}04282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04283}04283\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04284}04284\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_I2C2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04285}04285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04286}04286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04287}04287\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04288}04288\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04289}04289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04290}04290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04291}04291\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04292}04292\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_I2C3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04293}04293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04294}04294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04295}04295\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04296}04296\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CEC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04297}04297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04298}04298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04299}04299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04300}04300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_CECEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04301}04301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04302}04302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04303}04303\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04304}04304\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DAC12\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04305}04305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04306}04306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_DAC12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04307}04307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04308}04308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_DAC12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04309}04309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04310}04310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04311}04311\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04312}04312\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART7\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04313}04313\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04314}04314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04315}04315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04316}04316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_UART7EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04317}04317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04318}04318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04319}04319\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04320}04320\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04321}04321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04322}04322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04323}04323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04324}04324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1LENR,\ RCC\_APB1LENR\_UART8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04325}04325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04326}04326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04327}04327\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04328}04328\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CRS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04329}04329\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04330}04330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1HENR,\ RCC\_APB1HENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04331}04331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04332}04332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1HENR,\ RCC\_APB1HENR\_CRSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04333}04333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04334}04334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04335}04335\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04336}04336\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SWPMI\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04337}04337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04338}04338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1HENR,\ RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04339}04339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04340}04340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1HENR,\ RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04341}04341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04342}04342\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04343}04343\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04344}04344\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_OPAMP\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04345}04345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04346}04346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1HENR,\ RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04347}04347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04348}04348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1HENR,\ RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04349}04349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04350}04350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04351}04351\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04352}04352\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_MDIOS\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04353}04353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04354}04354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1HENR,\ RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04355}04355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04356}04356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1HENR,\ RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04357}04357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04358}04358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04359}04359\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04360}04360\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_FDCAN\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04361}04361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04362}04362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB1HENR,\ RCC\_APB1HENR\_FDCANEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04363}04363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04364}04364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB1HENR,\ RCC\_APB1HENR\_FDCANEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04365}04365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04366}04366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04367}04367\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04368}04368\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04369}04369\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04370}04370\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04371}04371\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04372}04372\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM5EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04373}04373\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM6\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM6EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04374}04374\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM7\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM7EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04375}04375\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM12\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM12EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04376}04376\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM13\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM13EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04377}04377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM14\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_TIM14EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04378}04378\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_LPTIM1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04379}04379\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_WWDG2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_WWDG2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04380}04380\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_SPI2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04381}04381\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_SPI3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04382}04382\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPDIFRX\_CLK\_DISABLE()\ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_SPDIFRXEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04383}04383\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_USART2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04384}04384\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_USART3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04385}04385\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_UART4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04386}04386\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_UART5EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04387}04387\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_I2C1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04388}04388\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_I2C2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04389}04389\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_I2C3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04390}04390\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CEC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_CECEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04391}04391\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DAC12\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_DAC12EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04392}04392\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART7\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_UART7EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04393}04393\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART8\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LENR)\ \&=\ \string~\ (RCC\_APB1LENR\_UART8EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04394}04394\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CRS\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_CRSEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04395}04395\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SWPMI\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_SWPMIEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04396}04396\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_OPAMP\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_OPAMPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04397}04397\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_MDIOS\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_MDIOSEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04398}04398\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_FDCAN\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HENR)\ \&=\ \string~\ (RCC\_APB1HENR\_FDCANEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04399}04399\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04406}04406\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04407}04407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04408}04408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04409}04409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04410}04410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_TIM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04411}04411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04412}04412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04413}04413\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04414}04414\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM8\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04415}04415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04416}04416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04417}04417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04418}04418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_TIM8EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04419}04419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04420}04420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04421}04421\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04422}04422\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04423}04423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04424}04424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04425}04425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04426}04426\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_USART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04427}04427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04428}04428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04429}04429\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04430}04430\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04431}04431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04432}04432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04433}04433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04434}04434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_USART6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04435}04435\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04436}04436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04437}04437\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04438}04438\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04439}04439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04440}04440\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04441}04441\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04442}04442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_SPI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04443}04443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04444}04444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04445}04445\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04446}04446\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04447}04447\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04448}04448\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04449}04449\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04450}04450\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_SPI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04451}04451\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04452}04452\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04453}04453\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04454}04454\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM15\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04455}04455\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04456}04456\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04457}04457\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04458}04458\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_TIM15EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04459}04459\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04460}04460\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04461}04461\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04462}04462\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM16\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04463}04463\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04464}04464\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04465}04465\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04466}04466\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_TIM16EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04467}04467\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04468}04468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04469}04469\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04470}04470\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM17\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04471}04471\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04472}04472\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04473}04473\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04474}04474\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_TIM17EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04475}04475\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04476}04476\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04477}04477\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04478}04478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04479}04479\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04480}04480\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04481}04481\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04482}04482\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_SPI5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04483}04483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04484}04484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04485}04485\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04486}04486\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04487}04487\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04488}04488\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04489}04489\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04490}04490\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_SAI1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04491}04491\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04492}04492\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04493}04493\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04494}04494\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04495}04495\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04496}04496\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04497}04497\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04498}04498\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_SAI2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04499}04499\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04500}04500\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04501}04501\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04502}04502\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04503}04503\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04504}04504\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_SAI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04505}04505\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04506}04506\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_SAI3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04507}04507\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04508}04508\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04509}04509\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04510}04510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DFSDM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04511}04511\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04512}04512\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04513}04513\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04514}04514\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04515}04515\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04516}04516\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04517}04517\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04518}04518\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_HRTIM1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04519}04519\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04520}04520\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_HRTIMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04521}04521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04522}04522\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB2ENR,\ RCC\_APB2ENR\_HRTIMEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04523}04523\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04524}04524\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04525}04525\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04526}04526\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04527}04527\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM8\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM8EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04528}04528\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_USART1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04529}04529\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART6\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_USART6EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04530}04530\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SPI1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04531}04531\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SPI4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04532}04532\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM15\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM15EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04533}04533\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM16\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM16EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04534}04534\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM17\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_TIM17EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04535}04535\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SPI5EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04536}04536\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SAI1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04537}04537\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SAI2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04538}04538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_SAI3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04539}04539\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DFSDM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_DFSDM1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04540}04540\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_HRTIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2ENR)\ \&=\ \string~\ (RCC\_APB2ENR\_HRTIMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04541}04541\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04548}04548\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SYSCFG\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04549}04549\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04550}04550\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04551}04551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04552}04552\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04553}04553\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04554}04554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04555}04555\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04556}04556\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPUART1\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04557}04557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04558}04558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04559}04559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04560}04560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04561}04561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04562}04562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04563}04563\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04564}04564\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI6\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04565}04565\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04566}04566\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04567}04567\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04568}04568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_SPI6EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04569}04569\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04570}04570\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04571}04571\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04572}04572\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04573}04573\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04574}04574\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04575}04575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04576}04576\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_I2C4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04577}04577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04578}04578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04579}04579\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04580}04580\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM2\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04581}04581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04582}04582\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04583}04583\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04584}04584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04585}04585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04586}04586\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04587}04587\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04588}04588\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM3\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04589}04589\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04590}04590\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04591}04591\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04592}04592\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04593}04593\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04594}04594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04595}04595\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04596}04596\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04597}04597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04598}04598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04599}04599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04600}04600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04601}04601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04602}04602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04603}04603\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04604}04604\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM5\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04605}04605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04606}04606\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04607}04607\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04608}04608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_LPTIM5EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04609}04609\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04610}04610\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04611}04611\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04612}04612\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_COMP12\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04613}04613\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04614}04614\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_COMP12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04615}04615\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04616}04616\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_COMP12EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04617}04617\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04618}04618\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04619}04619\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04620}04620\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_VREF\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04621}04621\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04622}04622\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_VREFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04623}04623\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04624}04624\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_VREFEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04625}04625\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04626}04626\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04627}04627\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04628}04628\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_RTC\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04629}04629\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04630}04630\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04631}04631\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04632}04632\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04633}04633\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04634}04634\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04635}04635\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04636}04636\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI4\_CLK\_ENABLE()\ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04637}04637\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04638}04638\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_SAI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04639}04639\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04640}04640\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC\_C2-\/>APB4ENR,\ RCC\_APB4ENR\_SAI4EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04641}04641\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04642}04642\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04643}04643\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04644}04644\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04645}04645\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04646}04646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SYSCFG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_SYSCFGEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04647}04647\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPUART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPUART1EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04648}04648\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI6\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_SPI6EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04649}04649\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_I2C4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04650}04650\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPTIM2EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04651}04651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPTIM3EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04652}04652\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPTIM4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04653}04653\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_LPTIM5EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04654}04654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_COMP12\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_COMP12EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04655}04655\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_VREF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_VREFEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04656}04656\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_RTC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_RTCAPBEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04657}04657\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4ENR)\ \&=\ \string~\ (RCC\_APB4ENR\_SAI4EN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04658}04658\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04659}04659\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04660}04660\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04664}04664\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04665}04665\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ =\ 0x00015031U)\ \ }\textcolor{comment}{/*\ Resets\ MDMA,\ DMA2D,\ JPEG,\ FMC,\ QSPI\ and\ SDMMC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04666}04666\ \textcolor{preprocessor}{\#elif\ \ (STM32H7\_DEV\_ID\ ==\ 0x480UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04667}04667\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ =\ 0x01E95031U)\ \ }\textcolor{comment}{/*\ Resets\ MDMA,\ DMA2D,\ JPEG,\ FMC,\ OSPI1,\ SDMMC1,\ OSPI2,\ IOMNGR,\ OTFD1,\ OTFD2\ and\ GFXMMU\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04668}04668\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04669}\mbox{\hyperlink{group___r_c_c___exported___macros_ga230a57ed6c129076b4fd17bdb07d79f6}{04669}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ =\ 0x00E95011U)\ \ }\textcolor{comment}{/*\ Resets\ MDMA,\ DMA2D,\ FMC,\ OSPI1,\ SDMMC1,\ OSPI2,\ IOMNGR,\ OTFD1,\ OTFD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04670}04670\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\_DEV\_ID\ ==\ 0x450UL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04671}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa43472179721e30081d975b890e05a39}{04671}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDMA\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_MDMARST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04672}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5c1e90110eab6f1208d161a4a4e5052e}{04672}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_DMA2DRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04673}04673\ \textcolor{preprocessor}{\#if\ defined(JPEG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04674}04674\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPGDECRST\_FORCE\_RESET()\ \ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_JPGDECRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04675}04675\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ JPEG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04676}\mbox{\hyperlink{group___r_c_c___exported___macros_gacc5e9454e3e387166d5caf94e91dfdf2}{04676}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04677}04677\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04678}04678\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04679}04679\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04680}04680\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04681}04681\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_OSPI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04682}04682\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04683}\mbox{\hyperlink{group___r_c_c___exported___macros_gadb5820aecbb63af340610bab9370c544}{04683}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_FORCE\_RESET()\ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_SDMMC1RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04684}04684\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04685}04685\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_OSPI2RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04686}04686\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04687}04687\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04688}04688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IOMNGR\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_IOMNGRRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04689}04689\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04690}04690\ \textcolor{preprocessor}{\#if\ defined(OTFDEC1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04691}04691\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_OTFDEC1RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04692}04692\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OTFDEC1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04693}04693\ \textcolor{preprocessor}{\#if\ defined(OTFDEC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04694}04694\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_OTFDEC2RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04695}04695\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OTFDEC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04696}04696\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04697}04697\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_FORCE\_RESET()\ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ |=\ (RCC\_AHB3RSTR\_GFXMMURST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04698}04698\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*GFXMMU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04699}04699\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04700}\mbox{\hyperlink{group___r_c_c___exported___macros_ga200c904f6644fc13da81eed085bc6850}{04700}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ =\ 0x00)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04701}\mbox{\hyperlink{group___r_c_c___exported___macros_gae2b4b3616bb2654ac932b17e3928902e}{04701}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDMA\_RELEASE\_RESET()\ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~\ (RCC\_AHB3RSTR\_MDMARST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04702}\mbox{\hyperlink{group___r_c_c___exported___macros_ga86ef37f424140a0f3b7f2ba868746b89}{04702}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_RELEASE\_RESET()\ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~\ (RCC\_AHB3RSTR\_DMA2DRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04703}04703\ \textcolor{preprocessor}{\#if\ defined(JPEG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04704}04704\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPGDECRST\_RELEASE\_RESET()\ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~\ (RCC\_AHB3RSTR\_JPGDECRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04705}04705\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ JPEG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04706}\mbox{\hyperlink{group___r_c_c___exported___macros_ga191d8277915b05918cc1d9a79269f025}{04706}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~\ (RCC\_AHB3RSTR\_FMCRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04707}04707\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04708}04708\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_RELEASE\_RESET()\ \ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~\ (RCC\_AHB3RSTR\_QSPIRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04709}04709\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04710}04710\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04711}04711\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_RELEASE\_RESET()\ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~\ (RCC\_AHB3RSTR\_OSPI1RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04712}04712\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04713}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5ace3308265d0972961560ac0bb6c320}{04713}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_RELEASE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~\ (RCC\_AHB3RSTR\_SDMMC1RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04714}04714\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04715}04715\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_RELEASE\_RESET()\ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~\ (RCC\_AHB3RSTR\_OSPI2RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04716}04716\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04717}04717\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04718}04718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IOMNGR\_RELEASE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~\ (RCC\_AHB3RSTR\_IOMNGRRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04719}04719\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04720}04720\ \textcolor{preprocessor}{\#if\ defined(OTFDEC1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04721}04721\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC1\_RELEASE\_RESET()\ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~\ (RCC\_AHB3RSTR\_OTFDEC1RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04722}04722\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OTFDEC1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04723}04723\ \textcolor{preprocessor}{\#if\ defined(OTFDEC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04724}04724\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC2\_RELEASE\_RESET()\ \ \ \ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~\ (RCC\_AHB3RSTR\_OTFDEC2RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04725}04725\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OTFDEC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04726}04726\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04727}04727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_RELEASE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB3RSTR\ \&=\ \string~\ (RCC\_AHB3RSTR\_GFXMMURST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04728}04728\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*GFXMMU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04729}04729\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04730}04730\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04731}04731\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04734}04734\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04735}04735\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x0A00C023U)\ \ }\textcolor{comment}{/*\ Resets\ DMA1,\ DMA2,\ ADC12,\ ART,\ ETHMAC,\ USB1OTG\ and\ USB2OTG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04736}04736\ \textcolor{preprocessor}{\#elif\ \ (STM32H7\_DEV\_ID\ ==\ 0x480UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04737}04737\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x02000223U)\ \ }\textcolor{comment}{/*\ Resets\ DMA1,\ DMA2,\ ADC12,\ CRC\ and\ USB1OTG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04738}04738\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04739}\mbox{\hyperlink{group___r_c_c___exported___macros_ga87d828d91e67aaa931853a60779826c2}{04739}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x02008023U)\ \ }\textcolor{comment}{/*\ Resets\ DMA1,\ DMA2,\ ADC12,\ ETHMAC\ and\ USB1OTG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04740}04740\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\_DEV\_ID\ ==\ 0x450UL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04741}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9135dece327ecc27f333f86dcf3ba8ee}{04741}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_DMA1RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04742}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf0be736e6cdebf31eeded223acc25613}{04742}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_DMA2RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04743}\mbox{\hyperlink{group___r_c_c___exported___macros_gab40eac923930da5e2bbe59d7d21bdac4}{04743}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_ADC12RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04744}04744\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04745}04745\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ART\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_ARTRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04746}04746\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04747}04747\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB1RSTR\_CRCRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04748}04748\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04749}04749\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04750}04750\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04751}04751\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1MAC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_ETH1MACRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04752}04752\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04753}\mbox{\hyperlink{group___r_c_c___exported___macros_gabb9f0db40bea191227df3b9df428f97a}{04753}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_USB1OTGHSRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04754}04754\ \textcolor{preprocessor}{\#if\ defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04755}04755\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_FORCE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB1RSTR\ |=\ (RCC\_AHB1RSTR\_USB2OTGHSRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04756}04756\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USB2\_OTG\_FS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04757}04757\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04758}\mbox{\hyperlink{group___r_c_c___exported___macros_ga23b6a1e77c4f045c29cc36a4b1e910b0}{04758}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04759}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8f7eef8316c35175df11d77f5106d334}{04759}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~\ (RCC\_AHB1RSTR\_DMA1RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04760}\mbox{\hyperlink{group___r_c_c___exported___macros_gab7d22b3d82cd2616c8e3fa930e437757}{04760}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~\ (RCC\_AHB1RSTR\_DMA2RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04761}\mbox{\hyperlink{group___r_c_c___exported___macros_gac7a3cc8218bb6d61eba1f5a85b9bc5bd}{04761}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~\ (RCC\_AHB1RSTR\_ADC12RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04762}04762\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04763}04763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ART\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~\ (RCC\_AHB1RSTR\_ARTRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04764}04764\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04765}04765\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB1RSTR\_CRCRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04766}04766\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~\ (RCC\_AHB1RSTR\_CRCRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04767}04767\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04768}04768\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04769}04769\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1MAC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~\ (RCC\_AHB1RSTR\_ETH1MACRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04770}04770\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04771}\mbox{\hyperlink{group___r_c_c___exported___macros_ga688618016b05c448ea8a1e7f6a6fde76}{04771}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_RELEASE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~\ (RCC\_AHB1RSTR\_USB1OTGHSRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04772}04772\ \textcolor{preprocessor}{\#if\ defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04773}04773\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_RELEASE\_RESET()\ \ \ \ \ \ (RCC-\/>AHB1RSTR\ \&=\ \string~\ (RCC\_AHB1RSTR\_USB2OTGHSRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04774}04774\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USB2\_OTG\_FS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04775}04775\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04778}04778\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04779}04779\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0x00000271U)\ \ }\textcolor{comment}{/*\ Resets\ DCMI,\ CRYPT,\ HASH,\ RNG\ and\ SDMMC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04780}04780\ \textcolor{preprocessor}{\#elif\ \ (STM32H7\_DEV\_ID\ ==\ 0x480UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04781}04781\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0x00000A75U)\ \ }\textcolor{comment}{/*\ Resets\ DCMI\_PSSI,\ HSEM,\ CRYPT,\ HASH,\ RNG,\ SDMMC2\ and\ BDMA1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04782}04782\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04783}\mbox{\hyperlink{group___r_c_c___exported___macros_gae82cd541f933be46ec8d6c3ea50d402c}{04783}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0x00030271U)\ \ }\textcolor{comment}{/*\ Resets\ DCMI\_PSSI,\ CRYPT,\ HASH,\ RNG,\ SDMMC2,\ FMAC\ and\ CORDIC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04784}04784\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\_DEV\_ID\ ==\ 0x450UL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04785}04785\ \textcolor{preprocessor}{\#if\ defined(DCMI)\ \&\&\ defined(PSSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04786}04786\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_PSSI\_FORCE\_RESET()\ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_DCMI\_PSSIRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04787}04787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_PSSI\_FORCE\_RESET()\ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04788}04788\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04789}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6038f9dd2652e98fabd2e57e0342852d}{04789}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04790}04790\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ \&\&\ PSSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04791}04791\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04792}04792\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04793}04793\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04794}04794\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04795}04795\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04796}04796\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04797}\mbox{\hyperlink{group___r_c_c___exported___macros_gad5f1fa1feca39e3aaa09aee9a14015b9}{04797}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04798}\mbox{\hyperlink{group___r_c_c___exported___macros_ga18bc030f61f0fbc057786471f75373aa}{04798}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_SDMMC2RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04799}04799\ \textcolor{preprocessor}{\#if\ defined(FMAC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04800}04800\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_FMACRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04801}04801\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*FMAC*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04802}04802\ \textcolor{preprocessor}{\#if\ defined(CORDIC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04803}04803\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_CORDICRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04804}04804\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*CORDIC*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04805}04805\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2RSTR\_HSEMRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04806}04806\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_HSEMRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04807}04807\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04808}04808\ \textcolor{preprocessor}{\#if\ defined(BDMA1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04809}04809\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ |=\ (RCC\_AHB2RSTR\_BDMA1RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04810}04810\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*BDMA1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04811}04811\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04812}\mbox{\hyperlink{group___r_c_c___exported___macros_gae5bd400860d81b996fafa310df1f2eec}{04812}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04813}04813\ \textcolor{preprocessor}{\#if\ defined(DCMI)\ \&\&\ defined(PSSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04814}04814\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_PSSI\_RELEASE\_RESET()\ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ \&=\ \string~\ (RCC\_AHB2RSTR\_DCMI\_PSSIRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04815}04815\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_PSSI\_RELEASE\_RESET()\ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04816}04816\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04817}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3aa819914ced10bc641eadb4bda93e90}{04817}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ \&=\ \string~\ (RCC\_AHB2RSTR\_DCMIRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04818}04818\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ \&\&\ PSSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04819}04819\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04820}04820\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ \&=\ \string~\ (RCC\_AHB2RSTR\_CRYPRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04821}04821\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04822}04822\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04823}04823\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ \&=\ \string~\ (RCC\_AHB2RSTR\_HASHRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04824}04824\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04825}\mbox{\hyperlink{group___r_c_c___exported___macros_gabdd1350e70f9c77e25ea67c9929003e8}{04825}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ \&=\ \string~\ (RCC\_AHB2RSTR\_RNGRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04826}\mbox{\hyperlink{group___r_c_c___exported___macros_ga033600fff4d5360aed69cf37584d2a76}{04826}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ \&=\ \string~\ (RCC\_AHB2RSTR\_SDMMC2RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04827}04827\ \textcolor{preprocessor}{\#if\ defined(FMAC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04828}04828\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ \&=\ \string~\ (RCC\_AHB2RSTR\_FMACRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04829}04829\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*FMAC*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04830}04830\ \textcolor{preprocessor}{\#if\ defined(CORDIC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04831}04831\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ \&=\ \string~\ (RCC\_AHB2RSTR\_CORDICRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04832}04832\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*CORDIC*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04833}04833\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2RSTR\_HSEMRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04834}04834\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ \&=\ \string~\ (RCC\_AHB2RSTR\_HSEMRST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04835}04835\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04836}04836\ \textcolor{preprocessor}{\#if\ defined(BDMA1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04837}04837\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2RSTR\ \&=\ \string~\ (RCC\_AHB2RSTR\_BDMA1RST))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04838}04838\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*BDMA1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04839}04839\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04840}04840\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04844}04844\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04845}04845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR\ =\ 0x032807FFU)\ \ }\textcolor{comment}{/*\ Resets\ GPIOA..GPIOK,\ CRC,\ BDMA,\ ADC3\ and\ HSEM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04846}04846\ \textcolor{preprocessor}{\#elif\ \ (STM32H7\_DEV\_ID\ ==\ 0x480UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04847}04847\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR\ =\ 0x002007FFU)\ \ }\textcolor{comment}{/*\ Resets\ GPIOA..GPIOK\ and\ BDMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04848}04848\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04849}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9d7c75f7a332eae31f8ecb3cd201db4d}{04849}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR\ =\ 0x032806FFU)\ \ }\textcolor{comment}{/*\ Resets\ GPIOA..GPIOH,\ GPIOJ,\ GPIOK,\ CRC,\ BDMA,\ ADC3\ and\ HSEM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04850}04850\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\_DEV\_ID\ ==\ 0x450UL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04851}\mbox{\hyperlink{group___r_c_c___exported___macros_gab329bd497cccffd979bcca9fd42bbc79}{04851}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_GPIOARST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04852}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3b89be9638638ffce3ebd4f08a3b64cf}{04852}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_GPIOBRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04853}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}{04853}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_GPIOCRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04854}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf0f7c49787fc94edeea74aa4218aeaf6}{04854}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_GPIODRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04855}\mbox{\hyperlink{group___r_c_c___exported___macros_ga00bf47b2dc642a42de9c96477db2a2c3}{04855}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_GPIOERST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04856}\mbox{\hyperlink{group___r_c_c___exported___macros_gaddfca42e493e7c163e9decf0462183df}{04856}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_GPIOFRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04857}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf9d186d1ede1071931d87645bddb07d0}{04857}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_GPIOGRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04858}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4f05c575d762edf40a6d17f88671b68d}{04858}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_GPIOHRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04859}04859\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04860}04860\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_GPIOIRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04861}04861\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04862}\mbox{\hyperlink{group___r_c_c___exported___macros_gaaa6a1bd3f507ece527a1b881c56d2fc2}{04862}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_GPIOJRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04863}\mbox{\hyperlink{group___r_c_c___exported___macros_gad6f05470103a85e73fa819cb152c22d4}{04863}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_GPIOKRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04864}04864\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4RSTR\_CRCRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04865}04865\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_CRCRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04866}04866\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04867}04867\ \textcolor{preprocessor}{\#if\ defined(BDMA2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04868}04868\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_BDMA2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04869}04869\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_BDMA2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04870}04870\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04871}\mbox{\hyperlink{group___r_c_c___exported___macros_gadb04b6621e534b40698d6e6b92d25127}{04871}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_BDMARST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04872}04872\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*BDMA2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04873}04873\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04874}04874\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_ADC3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04875}04875\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*ADC3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04876}04876\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4RSTR\_HSEMRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04877}04877\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ |=\ (RCC\_AHB4RSTR\_HSEMRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04878}04878\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04879}04879\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04880}\mbox{\hyperlink{group___r_c_c___exported___macros_gaecdd0da51c96cb11e97d0d6977f3eea5}{04880}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04881}\mbox{\hyperlink{group___r_c_c___exported___macros_gad56e47c2eacd972491f94296053d0cc3}{04881}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_GPIOARST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04882}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf03da3b36478071844fbd77df618a686}{04882}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_GPIOBRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04883}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1df0e3536d3450435bdccdbe9c878736}{04883}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_GPIOCRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04884}\mbox{\hyperlink{group___r_c_c___exported___macros_ga29fbf71f71ea27ffa38e7283b6dce03d}{04884}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_GPIODRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04885}\mbox{\hyperlink{group___r_c_c___exported___macros_ga38fcc37f656d6f5e5698d9eb01d4c552}{04885}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_GPIOERST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04886}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9f9a67f57c0ca219d0cf0c2e07114f27}{04886}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_GPIOFRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04887}\mbox{\hyperlink{group___r_c_c___exported___macros_gae5e39d5fdc6dee36bba521d096ca320d}{04887}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_GPIOGRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04888}\mbox{\hyperlink{group___r_c_c___exported___macros_gaaf11aa8bacb98c4e567bbaa58635acec}{04888}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_GPIOHRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04889}04889\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04890}04890\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_GPIOIRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04891}04891\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04892}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3342b2d378fe67eec9777df0b5546168}{04892}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_GPIOJRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04893}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7071459911285782901533c8ba08c7d2}{04893}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_GPIOKRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04894}04894\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4RSTR\_CRCRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04895}04895\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_CRCRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04896}04896\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04897}04897\ \textcolor{preprocessor}{\#if\ defined(BDMA2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04898}04898\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_BDMA2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04899}04899\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_RELEASE\_RESET()\ \ \ \_\_HAL\_RCC\_BDMA2\_RELEASE\_RESET()\ \ \ \ \ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04900}04900\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04901}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2a445bd5c2f1e75bb54c710bf3f51e72}{04901}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_BDMARST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04902}04902\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*BDMA2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04903}04903\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04904}04904\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_ADC3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04905}04905\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*ADC3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04906}04906\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4RSTR\_HSEMRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04907}04907\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSEM\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4RSTR)\ \&=\ \string~\ (RCC\_AHB4RSTR\_HSEMRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04908}04908\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04909}04909\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04912}04912\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04913}04913\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3RSTR\ =\ 0x00000018U)\ }\textcolor{comment}{/*\ Rests\ LTDC\ and\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04914}04914\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04915}\mbox{\hyperlink{group___r_c_c___exported___macros_ga63084f40abfd18f7ebe8fec367cc13cc}{04915}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3RSTR\ =\ 0x00000008U)\ }\textcolor{comment}{/*\ Rests\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04916}04916\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\_DEV\_ID\ ==\ 0x450UL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04917}04917\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04918}04918\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3RSTR)\ |=\ (RCC\_APB3RSTR\_LTDCRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04919}04919\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04920}04920\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04921}04921\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3RSTR)\ |=\ (RCC\_APB3RSTR\_DSIRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04922}04922\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04923}04923\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04924}\mbox{\hyperlink{group___r_c_c___exported___macros_gac4ec64e3a68e07e0cc6d08d0b921ea4d}{04924}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB3RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04925}04925\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04926}04926\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3RSTR)\ \&=\ \string~\ (RCC\_APB3RSTR\_LTDCRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04927}04927\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04928}04928\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04929}04929\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3RSTR)\ \&=\ \string~\ (RCC\_APB3RSTR\_DSIRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04930}04930\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04931}04931\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04934}04934\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)\ ||\ (STM32H7\_DEV\_ID\ ==\ 0x480UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04935}04935\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1L\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR\ =\ 0xE8FFC3FFU)\ }\textcolor{comment}{/*\ Resets\ TIM2..TIM7,\ TIM12..TIM14,\ LPTIM1,\ SPI2,\ SPI3,\ SPDIFRX,\ USART2,\ USART3,\ UART4,\ UART5,\ I2C1..I2C3,\ CEC,\ DAC1(2),\ UART7\ and\ UART8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04936}04936\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04937}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa18895c87ff88482233d6cf395e80177}{04937}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1L\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR\ =\ 0xEAFFC3FFU)\ }\textcolor{comment}{/*\ Resets\ TIM2..TIM7,\ TIM12..TIM14,\ LPTIM1,\ SPI2,\ SPI3,\ SPDIFRX,\ USART2,\ USART3,\ UART4,\ UART5,\ I2C1..I2C3,\ I2C5,\ CEC,\ DAC12,\ UART7\ and\ UART8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04938}04938\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\_DEV\_ID\ ==\ 0x450UL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04939}04939\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)\ ||\ (STM32H7\_DEV\_ID\ ==\ 0x480UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04940}04940\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1H\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR\ =\ 0x00000136U)\ }\textcolor{comment}{/*\ Resets\ CRS,\ SWP,\ OPAMP,\ MDIOS\ and\ FDCAN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04941}04941\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04942}\mbox{\hyperlink{group___r_c_c___exported___macros_ga14baa94c3edea6bbab72d832a8e54e6f}{04942}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1H\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR\ =\ 0x03000136U)\ }\textcolor{comment}{/*\ Resets\ CRS,\ SWP,\ OPAMP,\ MDIOS,\ FDCAN,\ TIM23\ and\ TIM24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04943}04943\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\_DEV\_ID\ ==\ 0x450UL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04944}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1010b7c4a9122449860babb341f01d7b}{04944}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_TIM2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04945}\mbox{\hyperlink{group___r_c_c___exported___macros_ga80ff127f3c25bde58ee5c1f224e2dca4}{04945}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_TIM3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04946}\mbox{\hyperlink{group___r_c_c___exported___macros_ga16ff4de009e6cf02e8bfff068866837a}{04946}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_TIM4RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04947}\mbox{\hyperlink{group___r_c_c___exported___macros_ga20ca12317dd14485d79902863aad063b}{04947}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_TIM5RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04948}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3446c3ea4d5e101b591fcb0222d0fb10}{04948}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_TIM6RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04949}\mbox{\hyperlink{group___r_c_c___exported___macros_ga350e60b0e21e094ff1624e1da9855e65}{04949}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_TIM7RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04950}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1c4fa1efafbaad1e9ac513412df04f21}{04950}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_TIM12RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04951}\mbox{\hyperlink{group___r_c_c___exported___macros_gac3ec3222d8441040695cb64a7be91026}{04951}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_TIM13RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04952}\mbox{\hyperlink{group___r_c_c___exported___macros_gaee5b3b45c9e419c7dc2815fea8ca131f}{04952}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_TIM14RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04953}\mbox{\hyperlink{group___r_c_c___exported___macros_ga76cc40a6695938f9b0fb602a68a4ac31}{04953}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_LPTIM1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04954}\mbox{\hyperlink{group___r_c_c___exported___macros_ga869e4f5c1132e3dfce084099cf454c51}{04954}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_SPI2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04955}\mbox{\hyperlink{group___r_c_c___exported___macros_gafb0c679992eba330a2d47ac722a5c143}{04955}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_SPI3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04956}\mbox{\hyperlink{group___r_c_c___exported___macros_ga49a1b5553c9de47f520c0cb7e9451718}{04956}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_FORCE\_RESET()\ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_SPDIFRXRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04957}\mbox{\hyperlink{group___r_c_c___exported___macros_gab4de80173ffa0e599baab0e76d562cc3}{04957}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_USART2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04958}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8902e16d49b4335d213b6a115c19127b}{04958}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_USART3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04959}\mbox{\hyperlink{group___r_c_c___exported___macros_ga462f7bbb84307a5841556d43d7932d83}{04959}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_UART4RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04960}\mbox{\hyperlink{group___r_c_c___exported___macros_ga326264be9dae134e1bdccdd0161b23d1}{04960}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_UART5RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04961}\mbox{\hyperlink{group___r_c_c___exported___macros_ga551c171f88af86ca985db634ac9e3275}{04961}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_I2C1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04962}\mbox{\hyperlink{group___r_c_c___exported___macros_gaed404dfdc9bc032cf718b7ed17f664f0}{04962}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_I2C2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04963}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf0d824c0c76161daaefa6fd7ba2c0302}{04963}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_I2C3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04964}04964\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04965}04965\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C5\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_I2C5RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04966}04966\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04967}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0bc74333a544b2c4b8dc6eddd8fe5a8f}{04967}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_CECRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04968}\mbox{\hyperlink{group___r_c_c___exported___macros_gae56392937e585b8e8f2073715f4b31fe}{04968}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC12\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_DAC12RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04969}\mbox{\hyperlink{group___r_c_c___exported___macros_ga01ea883740306b58beb1a7413bc41109}{04969}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_UART7RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04970}\mbox{\hyperlink{group___r_c_c___exported___macros_gac9bb36a0223b0dedf911cfb6fe4aeef1}{04970}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ |=\ (RCC\_APB1LRSTR\_UART8RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04971}\mbox{\hyperlink{group___r_c_c___exported___macros_ga03a62cae9d5aa34f2809ec31fd0c6e36}{04971}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ |=\ (RCC\_APB1HRSTR\_CRSRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04972}\mbox{\hyperlink{group___r_c_c___exported___macros_ga285f7056b4628ec4eb05bab2ed439262}{04972}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ |=\ (RCC\_APB1HRSTR\_SWPMIRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04973}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7b583a5b7aa68cbc039d02a3cdb25e1f}{04973}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ |=\ (RCC\_APB1HRSTR\_OPAMPRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04974}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1ef8a00aeccfbba36f65cb9f6c36b89f}{04974}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDIOS\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ |=\ (RCC\_APB1HRSTR\_MDIOSRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04975}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa02c2ff6abe9d2d36bb37f51ad97b73a}{04975}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ |=\ (RCC\_APB1HRSTR\_FDCANRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04976}04976\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04977}04977\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM23\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ |=\ (RCC\_APB1HRSTR\_TIM23RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04978}04978\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04979}04979\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04980}04980\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM24\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ |=\ (RCC\_APB1HRSTR\_TIM24RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04981}04981\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04982}04982\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04983}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7dfde454ff8311d433c54ba8abf81d25}{04983}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1L\_RELEASE\_RESET()\ \ \ \ \ \ \ (RCC-\/>APB1LRSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04984}\mbox{\hyperlink{group___r_c_c___exported___macros_gabec528aae84205f623c35e7408fa3a88}{04984}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1H\_RELEASE\_RESET()\ \ \ \ \ \ \ (RCC-\/>APB1HRSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04985}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4b1b3b45c95788edb29ccd2bf6994826}{04985}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_TIM2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04986}\mbox{\hyperlink{group___r_c_c___exported___macros_ga27cf9c39217fff6ae9bce2285d9aff8c}{04986}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_TIM3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04987}\mbox{\hyperlink{group___r_c_c___exported___macros_gaab43d37f4682740d15c4b1fadb908d51}{04987}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_TIM4RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04988}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf7e0cde5ea8f6425d87ebf2d91e8b360}{04988}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_TIM5RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04989}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7eba1763b83169bc7cec3e10bfbccf20}{04989}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_TIM6RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04990}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4451d9cbc82223d913fae1f6b8187996}{04990}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_TIM7RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04991}\mbox{\hyperlink{group___r_c_c___exported___macros_gab26147981205dd120cfc129d3031459c}{04991}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_TIM12RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04992}\mbox{\hyperlink{group___r_c_c___exported___macros_gad95dc322d87913d9bee93a1f41ff5403}{04992}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_TIM13RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04993}\mbox{\hyperlink{group___r_c_c___exported___macros_ga241bf274a6fba46a49b50aedaf1e08d3}{04993}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_TIM14RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04994}\mbox{\hyperlink{group___r_c_c___exported___macros_ga70b1086ae23902e74a5a2a596a848430}{04994}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_LPTIM1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04995}\mbox{\hyperlink{group___r_c_c___exported___macros_gacb910fd0c3c5a27d020ef3df20fce4c7}{04995}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_SPI2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04996}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1fb7a5367cfed25545058af0eb4f55f1}{04996}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_SPI3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04997}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa34fa6ad8e85c14915f8d7d3e36fdd0b}{04997}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_RELEASE\_RESET()\ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_SPDIFRXRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04998}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8baebf28a2739de5f3c5ef72519b9499}{04998}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_USART2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l04999}\mbox{\hyperlink{group___r_c_c___exported___macros_ga25b71d0f7fb3b9455fb360fcb780c492}{04999}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_USART3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05000}\mbox{\hyperlink{group___r_c_c___exported___macros_gabbfb393dffbb0652bbd581302f4de609}{05000}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_UART4RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05001}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7009cc550412874444d1d519b0b56b07}{05001}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_UART5RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05002}\mbox{\hyperlink{group___r_c_c___exported___macros_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}{05002}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_I2C1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05003}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2fa8cc909b285813af86c253ec110356}{05003}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_I2C2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05004}\mbox{\hyperlink{group___r_c_c___exported___macros_ga383f01978613c3b08659efab5153b4b9}{05004}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_I2C3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05005}05005\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05006}05006\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C5\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_I2C5RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05007}05007\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05008}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6a8c5a752f83da738f47125c3d754fc9}{05008}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_CECRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05009}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7612487bb6026a54e42e9fe46fbd9c90}{05009}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC12\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_DAC12RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05010}\mbox{\hyperlink{group___r_c_c___exported___macros_gaeee4f925c087fe23254850891330c5b5}{05010}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_UART7RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05011}\mbox{\hyperlink{group___r_c_c___exported___macros_gabb419c2b0ac65b965ccdba4645ef9ff5}{05011}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LRSTR)\ \&=\ \string~\ (RCC\_APB1LRSTR\_UART8RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05012}\mbox{\hyperlink{group___r_c_c___exported___macros_ga17634ef4587b3247b81e73af7e0b32be}{05012}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ \&=\ \string~\ (RCC\_APB1HRSTR\_CRSRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05013}\mbox{\hyperlink{group___r_c_c___exported___macros_gae36339b1b0b08a2faafbcfd7af3021f4}{05013}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ \&=\ \string~\ (RCC\_APB1HRSTR\_SWPMIRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05014}\mbox{\hyperlink{group___r_c_c___exported___macros_ga037bf7392d6912aca9ad82fa90bb6197}{05014}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ \&=\ \string~\ (RCC\_APB1HRSTR\_OPAMPRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05015}\mbox{\hyperlink{group___r_c_c___exported___macros_gac433dc93cc9d7df37b9dc56825d67452}{05015}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDIOS\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ \&=\ \string~\ (RCC\_APB1HRSTR\_MDIOSRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05016}\mbox{\hyperlink{group___r_c_c___exported___macros_gaed526041543102b96f321df46ba3a8df}{05016}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ \&=\ \string~\ (RCC\_APB1HRSTR\_FDCANRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05017}05017\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05018}05018\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM23\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ \&=\ \string~\ (RCC\_APB1HRSTR\_TIM23RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05019}05019\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05020}05020\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05021}05021\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM24\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HRSTR)\ \&=\ \string~\ (RCC\_APB1HRSTR\_TIM24RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05022}05022\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05023}05023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05026}05026\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05027}05027\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR\ =\ 0x31D73033U)\ \ }\textcolor{comment}{/*\ Resets\ TIM1,\ TIM8,\ USART1,\ USART6,\ SPI1,\ SPI4,\ TIM15..TIM17,\ SPI5,\ SAI1..SAI3,\ DFSDM1\ and\ HRTIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05028}05028\ \textcolor{preprocessor}{\#elif\ \ (STM32H7\_DEV\_ID\ ==\ 0x480UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05029}05029\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR\ =\ 0x40D730F3U)\ \ }\textcolor{comment}{/*\ Resets\ TIM1,\ TIM8,\ USART1,\ USART6,\ UART9,\ USART10,\ SPI1,\ SPI4,\ TIM15..TIM17,\ SPI5,\ SAI1,\ SAI2\ and\ DFSDM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05030}05030\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05031}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8788da8c644ad0cc54912baede7d49b4}{05031}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR\ =\ 0x405730F3U)\ \ }\textcolor{comment}{/*\ Resets\ TIM1,\ TIM8,\ USART1,\ USART6,\ UART9,\ USART10,\ SPI1,\ SPI4,\ TIM15..TIM17,\ SPI5,\ SAI1\ and\ DFSDM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05032}05032\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\_DEV\_ID\ ==\ 0x450UL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05033}\mbox{\hyperlink{group___r_c_c___exported___macros_gac423d6a52fa42423119844e4a7d68c7b}{05033}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_TIM1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05034}\mbox{\hyperlink{group___r_c_c___exported___macros_gabec722f05fbf534feb64a767b1bac1ba}{05034}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_TIM8RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05035}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5db01cf30bf3c5c7fc0b42220f4c70ad}{05035}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_USART1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05036}\mbox{\hyperlink{group___r_c_c___exported___macros_ga36242e7bdc7abbbdc33c06e72c4b45c7}{05036}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_USART6RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05037}05037\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05038}05038\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_UART9RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05039}05039\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05040}05040\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05041}05041\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART10\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_USART10RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05042}05042\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05043}\mbox{\hyperlink{group___r_c_c___exported___macros_ga87e6bc588fa1d5ce3928d2fd2a3156a4}{05043}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_SPI1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05044}\mbox{\hyperlink{group___r_c_c___exported___macros_ga79eef5116f30b60d64a7ef5bce8fca05}{05044}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_SPI4RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05045}\mbox{\hyperlink{group___r_c_c___exported___macros_gaff60b9ea69452692f5d15054cf45c0d5}{05045}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_TIM15RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05046}\mbox{\hyperlink{group___r_c_c___exported___macros_ga08cdf6a4295cfb02eae6a70aecf2e3ee}{05046}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_TIM16RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05047}\mbox{\hyperlink{group___r_c_c___exported___macros_ga829f154bfefa2317311c97650f1264aa}{05047}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_TIM17RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05048}\mbox{\hyperlink{group___r_c_c___exported___macros_gac704a83b1296914d004b6c915758eaeb}{05048}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_SPI5RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05049}\mbox{\hyperlink{group___r_c_c___exported___macros_ga08adabe36014364464e61606606e184d}{05049}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_SAI1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05050}05050\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05051}05051\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_SAI2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05052}05052\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05053}05053\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05054}05054\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_SAI3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05055}05055\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05056}\mbox{\hyperlink{group___r_c_c___exported___macros_ga145e3e9e6051bd665ab278f90ef7e406}{05056}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_DFSDM1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05057}05057\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05058}05058\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ |=\ (RCC\_APB2RSTR\_HRTIMRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05059}05059\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05060}05060\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05061}\mbox{\hyperlink{group___r_c_c___exported___macros_gae1e413d623154942d5bbe89769161ece}{05061}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05062}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1857f223177c9548ce1bae9753e0a7b4}{05062}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_TIM1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05063}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1eb65ddc0b32886b140d71e252dc4727}{05063}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_TIM8RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05064}\mbox{\hyperlink{group___r_c_c___exported___macros_ga243061674e38d05d222697046d43813a}{05064}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_USART1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05065}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6b60ae1fd712732bea57de27f79a20d3}{05065}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_USART6RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05066}05066\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05067}05067\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_UART9RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05068}05068\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05069}05069\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05070}05070\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART10\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_USART10RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05071}05071\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05072}\mbox{\hyperlink{group___r_c_c___exported___macros_gad7b4bc8c8a9146529a175c45eecf25e5}{05072}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_SPI1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05073}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8ac40732e63db2fff9e31d57b841c633}{05073}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_SPI4RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05074}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2a3e73be86af6fa124bbd5447b732de4}{05074}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_TIM15RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05075}\mbox{\hyperlink{group___r_c_c___exported___macros_gaccce3b7168e4357d179cb5c978a7bfe6}{05075}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_TIM16RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05076}\mbox{\hyperlink{group___r_c_c___exported___macros_ga48ebe709fd10e1594c70752a05644a85}{05076}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_TIM17RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05077}\mbox{\hyperlink{group___r_c_c___exported___macros_gaffa4ac19e4880063de6fe38ec07ef993}{05077}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_SPI5RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05078}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6f43cdb59c0bf2f5315ff8a576db05ef}{05078}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_SAI1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05079}05079\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05080}05080\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_SAI2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05081}05081\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05082}05082\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05083}05083\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_SAI3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05084}05084\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05085}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6be678fc18675f06ee7dc84c96d5c10c}{05085}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_DFSDM1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05086}05086\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05087}05087\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2RSTR)\ \&=\ \string~\ (RCC\_APB2RSTR\_HRTIMRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05088}05088\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05089}05089\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05093}05093\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05094}05094\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR\ =\ 0x0020DEAAU)\ \ }\textcolor{comment}{/*\ Resets\ SYSCFG,\ LPUART1,\ SPI6,\ I2C4,\ LPTIM2..LPTIM5,\ COMP12,\ VREF\ and\ SAI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05095}05095\ \textcolor{preprocessor}{\#elif\ \ (STM32H7\_DEV\_ID\ ==\ 0x480UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05096}05096\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR\ =\ 0x0C00E6AAU)\ \ }\textcolor{comment}{/*\ Resets\ SYSCFG,\ LPUART1,\ SPI6,\ I2C4,\ LPTIM2,\ LPTIM3,\ DAC2,\ COMP12,\ VREF,\ DTS\ and\ DFSDM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05097}05097\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05098}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa2f753ddb995e36a2c2751da62833c2d}{05098}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR\ =\ 0x0420DEAAU)\ \ }\textcolor{comment}{/*\ Resets\ SYSCFG,\ LPUART1,\ SPI6,\ I2C4,\ LPTIM2..LPTIM5,\ COMP12,\ VREF,\ SAI4\ and\ DTS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05099}05099\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\_DEV\_ID\ ==\ 0x450UL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05100}\mbox{\hyperlink{group___r_c_c___exported___macros_ga143ff27d8f59a39732efd79539e3765a}{05100}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_SYSCFGRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05101}\mbox{\hyperlink{group___r_c_c___exported___macros_gae490f9c0107ca58b2881ee5237653076}{05101}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_LPUART1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05102}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3c63279f892ce515d74ee8facfee1345}{05102}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_SPI6RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05103}\mbox{\hyperlink{group___r_c_c___exported___macros_gaced9e506d046565160936d9c9dd99270}{05103}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_I2C4RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05104}\mbox{\hyperlink{group___r_c_c___exported___macros_gafaeb34a2efd7f91b417eee60045579fe}{05104}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_LPTIM2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05105}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7f72dd7e26af888a3e9d5ea861c87113}{05105}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_LPTIM3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05106}05106\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05107}05107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_LPTIM4RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05108}05108\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05109}05109\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05110}05110\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM5\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_LPTIM5RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05111}05111\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05112}05112\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05113}05113\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_DAC2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05114}05114\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05115}\mbox{\hyperlink{group___r_c_c___exported___macros_ga830e19f51e822adef788129e05aac694}{05115}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_COMP12RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05116}\mbox{\hyperlink{group___r_c_c___exported___macros_ga680ee80cebdcf3e1c79b59d22656ddbc}{05116}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_VREFRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05117}05117\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05118}05118\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_SAI4RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05119}05119\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05120}05120\ \textcolor{preprocessor}{\#if\ defined(DTS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05121}05121\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_DTSRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05122}05122\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05123}05123\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05124}05124\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ |=\ (RCC\_APB4RSTR\_DFSDM2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05125}05125\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05126}05126\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05127}\mbox{\hyperlink{group___r_c_c___exported___macros_gaccdb8e62485525ac1ec078a9174e9c43}{05127}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR\ =\ 0x00U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05128}\mbox{\hyperlink{group___r_c_c___exported___macros_ga56de80d50f5ab276ebdeee16a0e2a31b}{05128}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_SYSCFGRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05129}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2353b603aec972b0bc0afa52ce78ad42}{05129}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_LPUART1RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05130}\mbox{\hyperlink{group___r_c_c___exported___macros_gadc8c017d7fa2e91725be59bd017ae940}{05130}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_SPI6RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05131}\mbox{\hyperlink{group___r_c_c___exported___macros_ga97aa6b28e75f886f4aaf4a928423ba6b}{05131}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_I2C4RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05132}\mbox{\hyperlink{group___r_c_c___exported___macros_ga55d7026280dfc8ef6c58f573412c3c4a}{05132}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_LPTIM2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05133}\mbox{\hyperlink{group___r_c_c___exported___macros_gaca9be6ebd880ff54875f7cad38777528}{05133}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_LPTIM3RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05134}05134\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05135}05135\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_LPTIM4RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05136}05136\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05137}05137\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05138}05138\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM5\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_LPTIM5RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05139}05139\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05140}05140\ \textcolor{preprocessor}{\#if\ defined(RCC\_APB4RSTR\_DAC2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05141}05141\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_DAC2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05142}05142\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05143}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5b2dbcf6d9afe303b6c8bf355f9e0a78}{05143}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_COMP12RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05144}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf0325ef9d7f6366680213c6842ec2281}{05144}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_VREFRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05145}05145\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05146}05146\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_SAI4RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05147}05147\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05148}05148\ \textcolor{preprocessor}{\#if\ defined(DTS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05149}05149\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_DTSRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05150}05150\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05151}05151\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05152}05152\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4RSTR)\ \&=\ \string~\ (RCC\_APB4RSTR\_DFSDM2RST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05153}05153\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05154}05154\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05163}\mbox{\hyperlink{group___r_c_c___exported___macros_ga527ed7b397149fd6fc69d281ce39f8d8}{05163}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDMA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_MDMALPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05164}\mbox{\hyperlink{group___r_c_c___exported___macros_gafa223ffa1ab2f096cbadc67d6230f25b}{05164}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05165}05165\ \textcolor{preprocessor}{\#if\ defined(JPEG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05166}05166\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPGDEC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_JPGDECLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05167}05167\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ JPEG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05168}\mbox{\hyperlink{group___r_c_c___exported___macros_ga48733d5087a91250ee7248adc6b835b2}{05168}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FLASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05169}\mbox{\hyperlink{group___r_c_c___exported___macros_ga387cf373f0b77ef8d434a3a6f93bbd11}{05169}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05170}05170\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05171}05171\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05172}05172\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05173}\mbox{\hyperlink{group___r_c_c___exported___macros_ga864140e8659290a56eea3230bbb2ecc2}{05173}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05174}05174\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05175}05175\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_OSPI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05176}05176\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05177}05177\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05178}05178\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_OSPI2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05179}05179\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05180}05180\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05181}05181\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IOMNGR\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_IOMNGRLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05182}05182\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05183}05183\ \textcolor{preprocessor}{\#if\ defined(OTFDEC1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05184}05184\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_OTFDEC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05185}05185\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OTFDEC1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05186}05186\ \textcolor{preprocessor}{\#if\ defined(OTFDEC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05187}05187\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_OTFDEC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05188}05188\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OTFDEC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05189}05189\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05190}05190\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_GFXMMULPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05191}05191\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*GFXMMU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05192}05192\ \textcolor{preprocessor}{\#if\ defined(CD\_AXISRAM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05193}05193\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_AXISRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05194}05194\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05195}05195\ \textcolor{preprocessor}{\#if\ defined(CD\_AXISRAM3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05196}05196\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_AXISRAM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05197}05197\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05198}\mbox{\hyperlink{group___r_c_c___exported___macros_ga34b8b55871660e1453c9a1cba26bbe16}{05198}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTCM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_DTCM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05199}\mbox{\hyperlink{group___r_c_c___exported___macros_gacc02075039fec54004eb8d44b6a25f40}{05199}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTCM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_DTCM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05200}\mbox{\hyperlink{group___r_c_c___exported___macros_gafb5213b8591abbf0de732b8531e35221}{05200}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ITCM\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_ITCMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05201}05201\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB3LPENR\_AXISRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05202}05202\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D1SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_AXISRAMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05203}05203\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_D1SRAM1\_CLK\_SLEEP\_ENABLE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05204}05204\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05205}\mbox{\hyperlink{group___r_c_c___exported___macros_gab1615c5c7ca332bb42e6874ddf4adfe1}{05205}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_AXISRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05206}\mbox{\hyperlink{group___r_c_c___exported___macros_gafde32128bda5f711dc59922d4e8fa10d}{05206}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D1SRAM1\_CLK\_SLEEP\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_AXISRAM1\_CLK\_SLEEP\_ENABLE\ \ }\textcolor{comment}{/*\ For\ backward\ compatibility\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05207}05207\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB3LPENR\_AXISRAMLPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05208}05208\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05209}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0ac8a7117cbc4d03c18e6b3817c2dde1}{05209}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDMA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_MDMALPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05210}\mbox{\hyperlink{group___r_c_c___exported___macros_ga987769071231aca8feb402621a72d69d}{05210}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05211}05211\ \textcolor{preprocessor}{\#if\ defined(JPEG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05212}05212\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPGDEC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_JPGDECLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05213}05213\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ JPEG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05214}\mbox{\hyperlink{group___r_c_c___exported___macros_ga929bb0b8ae2f4da5481d73f265cacce0}{05214}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_FLASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05215}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6b5acf19e24d90165eb5bd6bee84f5be}{05215}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05216}05216\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05217}05217\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05218}05218\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05219}\mbox{\hyperlink{group___r_c_c___exported___macros_gabe72608d1927f58cffdec6c56c51f002}{05219}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05220}05220\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05221}05221\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_OSPI1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05222}05222\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05223}05223\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05224}05224\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_OSPI2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05225}05225\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05226}05226\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05227}05227\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IOMNGR\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_IOMNGRLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05228}05228\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05229}05229\ \textcolor{preprocessor}{\#if\ defined(OTFDEC1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05230}05230\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_OTFDEC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05231}05231\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OTFDEC1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05232}05232\ \textcolor{preprocessor}{\#if\ defined(OTFDEC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05233}05233\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_OTFDEC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05234}05234\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OTFDEC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05235}05235\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05236}05236\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_GFXMMULPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05237}05237\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*GFXMMU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05238}05238\ \textcolor{preprocessor}{\#if\ defined(CD\_AXISRAM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05239}05239\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_AXISRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05240}05240\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05241}05241\ \textcolor{preprocessor}{\#if\ defined(CD\_AXISRAM3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05242}05242\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_AXISRAM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05243}05243\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05244}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0f27a00f4e5d25cf14a70a6819c985b8}{05244}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTCM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_DTCM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05245}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf146cdadd9f1a4dd7ce42493eb7a61b6}{05245}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTCM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_DTCM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05246}\mbox{\hyperlink{group___r_c_c___exported___macros_ga73b7a67f51facccf07e2fb653d5a1292}{05246}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ITCM\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_ITCMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05247}05247\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB3LPENR\_AXISRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05248}05248\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D1SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_AXISRAMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05249}05249\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_D1SRAM1\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05250}05250\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05251}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2259e9075e553b5e64ad82c2b822a7c5}{05251}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_AXISRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05252}\mbox{\hyperlink{group___r_c_c___exported___macros_ga78b194c07dfae0174e34a18d0922484d}{05252}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D1SRAM1\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_AXISRAM1\_CLK\_SLEEP\_DISABLE\ \ \ \ \ \ }\textcolor{comment}{/*\ For\ backward\ compatibility\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05253}05253\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ RCC\_AHB3LPENR\_AXISRAMLPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05254}05254\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05262}\mbox{\hyperlink{group___r_c_c___exported___macros_gae1d931934bb3e3f9f6e42c496800a364}{05262}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDMA\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_MDMALPEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05263}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5e8b096901cdeeeccac9c39b1c6753cd}{05263}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_DMA2DLPEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05264}05264\ \textcolor{preprocessor}{\#if\ defined(JPEG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05265}05265\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPGDEC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_JPGDECLPEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05266}05266\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ JPEG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05267}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa385b298d6125a8dc4fd3b49e23f0d26}{05267}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_FLASHLPEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05268}\mbox{\hyperlink{group___r_c_c___exported___macros_ga48c04810c9a18c1a80f14361b3c421c6}{05268}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_FMCLPEN)\ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05269}05269\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05270}05270\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_QSPILPEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05271}05271\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05272}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8669fae9cd9180844501db82f72f3b4f}{05272}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_SDMMC1LPEN)\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05273}05273\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05274}05274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_OSPI1LPEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05275}05275\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05276}05276\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05277}05277\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_OSPI2LPEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05278}05278\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05279}05279\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05280}05280\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IOMNGR\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_IOMNGRLPEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05281}05281\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05282}05282\ \textcolor{preprocessor}{\#if\ defined(OTFDEC1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05283}05283\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_OTFDEC1LPEN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05284}05284\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OTFDEC1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05285}05285\ \textcolor{preprocessor}{\#if\ defined(OTFDEC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05286}05286\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_OTFDEC2LPEN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05287}05287\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OTFDEC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05288}05288\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05289}05289\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_GFXMMULPEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05290}05290\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*GFXMMU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05291}05291\ \textcolor{preprocessor}{\#if\ defined(CD\_AXISRAM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05292}05292\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_AXISRAM2LPEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05293}05293\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05294}05294\ \textcolor{preprocessor}{\#if\ defined(CD\_AXISRAM3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05295}05295\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_AXISRAM3LPEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05296}05296\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05297}\mbox{\hyperlink{group___r_c_c___exported___macros_ga816617af01b59bfd6e8c5f42b72233fa}{05297}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTCM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_DTCM1LPEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05298}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3b8fff00a0e0a80f2b4f48a41c42d4f1}{05298}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTCM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_DTCM2LPEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05299}\mbox{\hyperlink{group___r_c_c___exported___macros_gacc37d35d33af3f4f3967ba5100ebfc8d}{05299}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ITCM\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_ITCMLPEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05300}05300\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB3LPENR\_AXISRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05301}05301\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D1SRAM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_AXISRAMLPEN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05302}05302\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05303}\mbox{\hyperlink{group___r_c_c___exported___macros_gabb4fa89d88c9fcb245cf9951532350da}{05303}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_AXISRAM1LPEN)\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05304}05304\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05305}05305\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05306}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa25dd2ce45cc50a194ffac5b037d76a8}{05306}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDMA\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_MDMALPEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05307}\mbox{\hyperlink{group___r_c_c___exported___macros_gabd2e91a84b9316eb88d75348fffe3852}{05307}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_DMA2DLPEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05308}05308\ \textcolor{preprocessor}{\#if\ defined(JPEG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05309}05309\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JPGDEC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_JPGDECLPEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05310}05310\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ JPEG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05311}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4695f616857083134141c3cd2e4a70fb}{05311}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_FLASHLPEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05312}\mbox{\hyperlink{group___r_c_c___exported___macros_gab0219202590eeb28176221cfdfdb0a36}{05312}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_FMCLPEN)\ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05313}05313\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05314}05314\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_QSPILPEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05315}05315\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05316}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8b41f06ce1b40fd1e0481be7e364e6f6}{05316}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_SDMMC1LPEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05317}05317\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05318}05318\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_OSPI1LPEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05319}05319\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05320}05320\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05321}05321\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_OSPI2LPEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05322}05322\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPI2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05323}05323\ \textcolor{preprocessor}{\#if\ defined(OCTOSPIM)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05324}05324\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IOMNGR\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_IOMNGRLPEN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05325}05325\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPIM*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05326}05326\ \textcolor{preprocessor}{\#if\ defined(OTFDEC1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05327}05327\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_OTFDEC1LPEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05328}05328\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OTFDEC1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05329}05329\ \textcolor{preprocessor}{\#if\ defined(OTFDEC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05330}05330\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OTFDEC2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_OTFDEC2LPEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05331}05331\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OTFDEC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05332}05332\ \textcolor{preprocessor}{\#if\ defined(GFXMMU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05333}05333\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMU\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_GFXMMULPEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05334}05334\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*GFXMMU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05335}05335\ \textcolor{preprocessor}{\#if\ defined(CD\_AXISRAM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05336}05336\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_AXISRAM2LPEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05337}05337\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05338}05338\ \textcolor{preprocessor}{\#if\ defined(CD\_AXISRAM3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05339}05339\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_AXISRAM3LPEN)\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05340}05340\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05341}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5686775d5257bb3143b991dfbbf70efb}{05341}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTCM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_DTCM1LPEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05342}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf8a57ca9ab0c284c40f98ecda6d5ae0e}{05342}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTCM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_DTCM2LPEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05343}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2d58397078cade84c900e152e1a59417}{05343}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ITCM\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_ITCMLPEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05344}05344\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB3LPENR\_AXISRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05345}05345\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D1SRAM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_AXISRAMLPEN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05346}05346\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05347}\mbox{\hyperlink{group___r_c_c___exported___macros_gaaec9e224ba424f7b02fc742b50484d18}{05347}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXISRAM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB3LPENR\ \&\ RCC\_AHB3LPENR\_AXISRAML1PEN)\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05348}05348\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB3LPENR\_AXISRAMLPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05349}05349\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05357}\mbox{\hyperlink{group___r_c_c___exported___macros_ga568e4d004285fe009bc4e5d33e13af61}{05357}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05358}\mbox{\hyperlink{group___r_c_c___exported___macros_ga16c048816a705de87bb5fd3ce4003a82}{05358}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05359}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7336fd2924664e2428c5f04a1fa75ce8}{05359}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ADC12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05360}05360\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB1LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05361}05361\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05362}05362\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05363}05363\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05364}05364\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1MAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETH1MACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05365}05365\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05366}05366\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05367}05367\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ART\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ARTLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05368}05368\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05369}05369\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05370}05370\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1TX\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETH1TXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05371}05371\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1RX\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETH1RXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05372}05372\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05373}\mbox{\hyperlink{group___r_c_c___exported___macros_gac53609690b72e5b0177fda3a5ea7887d}{05373}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_USB1OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05374}\mbox{\hyperlink{group___r_c_c___exported___macros_gab96a7ad0a8f234de3bf493b8b94b6da8}{05374}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05375}05375\ \textcolor{preprocessor}{\#if\ defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05376}05376\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_USB2OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05377}05377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_ENABLE()\ (RCC-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05378}05378\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB2\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05379}05379\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05380}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8786d21490439ef0564edff087203245}{05380}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05381}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6af5c50e1a578bcc17c9514c5ab976c9}{05381}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05382}\mbox{\hyperlink{group___r_c_c___exported___macros_ga648fe32985a490feaf13406d49cbb2c3}{05382}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_ADC12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05383}05383\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB1LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05384}05384\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_CRCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05385}05385\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05386}05386\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05387}05387\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1MAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_ETH1MACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05388}05388\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05389}05389\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05390}05390\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ART\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_ARTLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05391}05391\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05392}05392\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05393}05393\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1TX\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_ETH1TXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05394}05394\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1RX\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_ETH1RXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05395}05395\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05396}\mbox{\hyperlink{group___r_c_c___exported___macros_gaca89ff50d50b87d715c9aaf57a18efd3}{05396}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_USB1OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05397}\mbox{\hyperlink{group___r_c_c___exported___macros_ga35a673b52ba1ef37b7d178c2e88dab7a}{05397}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05398}05398\ \textcolor{preprocessor}{\#if\ defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05399}05399\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ (RCC-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_USB2OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05400}05400\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_DISABLE()\ (RCC-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05401}05401\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB2\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05402}05402\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05410}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2840d82c5565e7690a69a6848fa50fea}{05410}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_DMA1LPEN))\ \ \ \ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05411}\mbox{\hyperlink{group___r_c_c___exported___macros_gaffd54b2e17f88a7dbf9f3d30c728d8f1}{05411}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_DMA2LPEN))\ \ \ \ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05412}\mbox{\hyperlink{group___r_c_c___exported___macros_gaacfd31147f3f7e34f8a865f7c9acc9c8}{05412}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_ADC12LPEN))\ \ \ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05413}05413\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB1LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05414}05414\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_CRCLPEN))\ \ \ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05415}05415\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05416}05416\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05417}05417\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1MAC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_ETH1MACLPEN))\ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05418}05418\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05419}05419\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05420}05420\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ART\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_ARTLPEN))\ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05421}05421\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05422}05422\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05423}05423\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1TX\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_ETH1TXLPEN))\ \ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05424}05424\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1RX\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_ETH1RXLPEN))\ \ \ \ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05425}05425\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*ETH*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05426}\mbox{\hyperlink{group___r_c_c___exported___macros_ga17e69a2906c969125f8038ae44c3fc06}{05426}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_USB1OTGHSLPEN))\ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05427}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa009ac7dc7938194c7bee96502fdced2}{05427}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_ENABLED()\ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05428}05428\ \textcolor{preprocessor}{\#if\ defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05429}05429\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_USB2OTGHSLPEN))\ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05430}05430\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_IS\_CLK\_SLEEP\_ENABLED()\ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05431}05431\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB2\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05432}05432\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05433}\mbox{\hyperlink{group___r_c_c___exported___macros_gac5b14fe76c4661619636fcdf08e2a874}{05433}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_DMA1LPEN))\ \ \ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05434}\mbox{\hyperlink{group___r_c_c___exported___macros_gaef7e3ef7b34fec8e351c0d35a0c0b914}{05434}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_DMA2LPEN))\ \ \ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05435}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf40601b803ae6495021ee70a608aad45}{05435}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC12\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_ADC12LPEN))\ \ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05436}05436\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB1LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05437}05437\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_CRCLPEN))\ \ \ \ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05438}05438\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05439}05439\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05440}05440\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1MAC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_ETH1MACLPEN))\ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05441}05441\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ETH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05442}05442\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05443}05443\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ART\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_ARTLPEN))\ \ \ \ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05444}05444\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05445}05445\ \textcolor{preprocessor}{\#if\ defined(ETH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05446}05446\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1TX\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_ETH1TXLPEN))\ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05447}05447\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ETH1RX\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_ETH1RXLPEN))\ \ \ \ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05448}05448\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ETH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05449}\mbox{\hyperlink{group___r_c_c___exported___macros_ga44134ce70f9ef101f60e465c6a205ba6}{05449}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_USB1OTGHSLPEN))\ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05450}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9246214e057bc8254d415b3d85b6039c}{05450}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_DISABLED()\ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05451}05451\ \textcolor{preprocessor}{\#if\ defined(USB2\_OTG\_FS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05452}05452\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_USB2OTGHSLPEN))\ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05453}05453\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB2\_OTG\_FS\_ULPI\_IS\_CLK\_SLEEP\_DISABLED()\ ((RCC-\/>AHB1LPENR\ \&\ (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05454}05454\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB2\_OTG\_FS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05455}05455\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05456}05456\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05464}05464\ \textcolor{preprocessor}{\#if\ defined(DCMI)\ \&\&\ defined(PSSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05465}05465\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_DCMI\_PSSILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05466}05466\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_SLEEP\_ENABLE()\ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05467}05467\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05468}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf6fa397bcd717325032e3425fd424988}{05468}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05469}05469\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ \&\&\ PSSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05470}05470\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05471}05471\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05472}05472\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05473}05473\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05474}05474\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05475}05475\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05476}\mbox{\hyperlink{group___r_c_c___exported___macros_ga03ec704e7309312630b3a572fb6f8856}{05476}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05477}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa6517155182446b08768d9b04d999109}{05477}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05478}05478\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_DFSDMDMALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05479}05479\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDMDMA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_DFSDMDMALPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05480}05480\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05481}05481\ \textcolor{preprocessor}{\#if\ defined(FMAC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05482}05482\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_FMACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05483}05483\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMAC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05484}05484\ \textcolor{preprocessor}{\#if\ defined(CORDIC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05485}05485\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_CORDICLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05486}05486\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORDIC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05487}05487\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_D2SRAM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05488}05488\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_D2SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05489}05489\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05490}\mbox{\hyperlink{group___r_c_c___exported___macros_ga87889c93ead3c6df30a6245a0452c6c1}{05490}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_AHBSRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05491}05491\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2LPENR\_D2SRAM1LPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05492}05492\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_D2SRAM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05493}05493\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_D2SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05494}05494\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05495}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf99a20c212073269549d84bcb46db552}{05495}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_AHBSRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05496}05496\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2LPENR\_D2SRAM2LPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05497}05497\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_D2SRAM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05498}05498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_D2SRAM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05499}05499\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05500}05500\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05501}05501\ \textcolor{preprocessor}{\#if\ defined(DCMI)\ \&\&\ defined(PSSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05502}05502\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_DCMI\_PSSILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05503}05503\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_PSSI\_CLK\_SLEEP\_DISABLE()\ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05504}05504\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05505}\mbox{\hyperlink{group___r_c_c___exported___macros_ga79206abe44d6019725e0c0240ec46778}{05505}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05506}05506\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ \&\&\ PSSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05507}05507\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05508}05508\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05509}05509\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05510}05510\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05511}05511\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05512}05512\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05513}\mbox{\hyperlink{group___r_c_c___exported___macros_gae85e4ea41a2b365ee27c459ddcb9a3a1}{05513}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05514}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6858d94090ebde724466b3208505aa18}{05514}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05515}05515\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_DFSDMDMALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05516}05516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDMDMA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_DFSDMDMALPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05517}05517\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05518}05518\ \textcolor{preprocessor}{\#if\ defined(FMAC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05519}05519\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_FMACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05520}05520\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMAC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05521}05521\ \textcolor{preprocessor}{\#if\ defined(CORDIC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05522}05522\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_CORDICLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05523}05523\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORDIC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05524}05524\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_D2SRAM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05525}05525\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_D2SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05526}05526\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05527}\mbox{\hyperlink{group___r_c_c___exported___macros_ga06ab0f05dc3d2e6494f8f33a1b20e0af}{05527}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_AHBSRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05528}05528\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2LPENR\_D2SRAM1LPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05529}05529\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_D2SRAM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05530}05530\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_D2SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05531}05531\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05532}\mbox{\hyperlink{group___r_c_c___exported___macros_gafc915e334b12654dbee1293a1f422afe}{05532}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_AHBSRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05533}05533\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2LPENR\_D2SRAM2LPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05534}05534\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_D2SRAM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05535}05535\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_D2SRAM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05536}05536\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05537}05537\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05545}05545\ \textcolor{preprocessor}{\#if\ defined(DCMI)\ \&\&\ defined(PSSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05546}05546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_DCMI\_PSSILPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05547}05547\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_SLEEP\_ENABLED()\ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05548}05548\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05549}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7ddec13decdd551aa0a332fb7ca606dc}{05549}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_DCMILPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05550}05550\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ \&\&\ PSSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05551}05551\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05552}05552\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_CRYPLPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05553}05553\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05554}05554\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05555}05555\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_HASHLPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05556}05556\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05557}\mbox{\hyperlink{group___r_c_c___exported___macros_ga536dc31ed0e24ad8b82f5b8c2a920b42}{05557}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_RNGLPEN))\ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05558}\mbox{\hyperlink{group___r_c_c___exported___macros_ga17855a8d94f794a26b7e552f98761bdb}{05558}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_SDMMC2LPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05559}05559\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_DFSDMDMALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05560}05560\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDMDMA\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_DFSDMDMALPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05561}05561\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05562}05562\ \textcolor{preprocessor}{\#if\ defined(FMAC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05563}05563\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_FMACLPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05564}05564\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMAC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05565}05565\ \textcolor{preprocessor}{\#if\ defined(CORDIC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05566}05566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_CORDICLPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05567}05567\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORDIC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05568}05568\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_D2SRAM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05569}05569\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_D2SRAM1LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05570}05570\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05571}\mbox{\hyperlink{group___r_c_c___exported___macros_gab2a227ce9c4d9dd6572f737a35093452}{05571}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_AHBSRAM1LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05572}05572\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2LPENR\_D2SRAM1LPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05573}05573\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_D2SRAM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05574}05574\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_D2SRAM2LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05575}05575\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05576}\mbox{\hyperlink{group___r_c_c___exported___macros_ga73a8946f61c7e631f44c04f745256263}{05576}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_AHBSRAM2LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05577}05577\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2LPENR\_D2SRAM2LPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05578}05578\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_D2SRAM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05579}05579\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_D2SRAM3LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05580}05580\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2LPENR\_D2SRAM3LPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05581}05581\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05582}05582\ \textcolor{preprocessor}{\#if\ defined(DCMI)\ \&\&\ defined(PSSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05583}05583\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_DCMI\_PSSILPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05584}05584\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_RCC\_DCMI\_PSSI\_IS\_CLK\_SLEEP\_DISABLED()\ \ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05585}05585\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05586}\mbox{\hyperlink{group___r_c_c___exported___macros_ga55238f2da587a7e788ad56c9f4015eb0}{05586}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_DCMILPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05587}05587\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DCMI\ \&\&\ PSSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05588}05588\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05589}05589\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRYP\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_CRYPLPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05590}05590\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05591}05591\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05592}05592\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HASH\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_HASHLPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05593}05593\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05594}\mbox{\hyperlink{group___r_c_c___exported___macros_gac7b5c1c60774ca2af36591d897eb352b}{05594}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_RNGLPEN))\ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05595}05595\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_DFSDMDMALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05596}05596\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDMDMA\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_DFSDMDMALPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05597}05597\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05598}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3e6e9992bd17add8476c9c78ab6fdf81}{05598}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_SDMMC2LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05599}05599\ \textcolor{preprocessor}{\#if\ defined(FMAC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05600}05600\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMAC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_FMACLPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05601}05601\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMAC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05602}05602\ \textcolor{preprocessor}{\#if\ defined(CORDIC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05603}05603\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CORDIC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_CORDICLPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05604}05604\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CORDIC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05605}05605\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_D2SRAM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05606}05606\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_D2SRAM1LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05607}05607\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05608}\mbox{\hyperlink{group___r_c_c___exported___macros_ga09e3b51afc877c3c070fee083d4b4b58}{05608}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_AHBSRAM1LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05609}05609\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2LPENR\_D2SRAM1LPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05610}05610\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_D2SRAM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05611}05611\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_D2SRAM2LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05612}05612\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05613}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5aa8207736e7fdf84282865b69879a1b}{05613}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHBSRAM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_AHBSRAM2LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05614}05614\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2LPENR\_D2SRAM2LPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05615}05615\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB2LPENR\_D2SRAM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05616}05616\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D2SRAM3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB2LPENR\ \&\ (RCC\_AHB2LPENR\_D2SRAM3LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05617}05617\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB2LPENR\_D2SRAM1LPEN*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05618}05618\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05619}05619\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05627}\mbox{\hyperlink{group___r_c_c___exported___macros_gaff8820b47bd3764e7cded76b9368460b}{05627}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05628}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0e718efc965ab07752cd865c3f33551a}{05628}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOBLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05629}\mbox{\hyperlink{group___r_c_c___exported___macros_gac62505cc695d985fcf18ca1fd2f1a421}{05629}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05630}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5f04963ee5709230888d50574008372f}{05630}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIODLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05631}\mbox{\hyperlink{group___r_c_c___exported___macros_ga18d20464a11db42973a0cc6df21b0e22}{05631}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOELPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05632}\mbox{\hyperlink{group___r_c_c___exported___macros_gac520a0043affccd819818a11b19523a2}{05632}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOFLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05633}\mbox{\hyperlink{group___r_c_c___exported___macros_gab1d4773e76bae0871b8dace747971fc4}{05633}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOGLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05634}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3e9419b44e83ed1e6951801c390a69ad}{05634}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOHLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05635}05635\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05636}05636\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05637}05637\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05638}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4b59e596f774910fdf675befd61ea83b}{05638}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOJLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05639}\mbox{\hyperlink{group___r_c_c___exported___macros_gae1c1d324cc316103d8e0ee35fe34ecec}{05639}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOKLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05640}05640\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05641}05641\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05642}05642\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05643}05643\ \textcolor{preprocessor}{\#if\ defined(BDMA2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05644}05644\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_BDMA2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05645}05645\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_BDMA2\_CLK\_SLEEP\_ENABLE\ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05646}05646\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05647}\mbox{\hyperlink{group___r_c_c___exported___macros_gad0431377e09fdac4ad169bb3015f32e5}{05647}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_BDMALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05648}05648\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ BDMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05649}05649\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05650}05650\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_ADC3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05651}05651\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05652}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8cc3c41c9546756c91829cb28a690f9d}{05652}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPRAM\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_BKPRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05653}05653\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4LPENR\_SRDSRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05654}05654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRDSRAM\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR\ \ |=\ (RCC\_AHB4LPENR\_SRDSRAMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05655}05655\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D3SRAM1\_CLK\_SLEEP\_ENABLE\ \ \_\_HAL\_RCC\_SRDSRAM\_CLK\_SLEEP\_ENABLE\ }\textcolor{comment}{/*\ for\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05656}05656\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05657}\mbox{\hyperlink{group___r_c_c___exported___macros_gae18312e0b7b58cbbbff58475c75b95d8}{05657}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D3SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR\ \ |=\ (RCC\_AHB4LPENR\_D3SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05658}05658\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_AHB4LPENR\_SRDSRAMLPEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05659}05659\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05660}\mbox{\hyperlink{group___r_c_c___exported___macros_gad6753edbd9047eeac39ae4f234642942}{05660}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05661}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}{05661}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOBLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05662}\mbox{\hyperlink{group___r_c_c___exported___macros_ga293f9870ba631d23f8011bad12420f83}{05662}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05663}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8520028c77aa2ecdd497c313665fa381}{05663}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIODLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05664}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2204e5cccaf75bc541f901fd2beb7381}{05664}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOELPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05665}\mbox{\hyperlink{group___r_c_c___exported___macros_ga035d018d1c3984de9cc06dcb661fff60}{05665}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOFLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05666}\mbox{\hyperlink{group___r_c_c___exported___macros_ga296c8414e577cab553cc903752315a88}{05666}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOGLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05667}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3150a9552cca2ec7e0f00d799fc52adb}{05667}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOHLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05668}05668\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05669}05669\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05670}05670\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05671}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1996a49dd130e12d3524d50a926e1165}{05671}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOJLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05672}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4814e1e336da024a4136adb3a53e2b74}{05672}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOKLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05673}05673\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05674}05674\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05675}05675\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05676}05676\ \textcolor{preprocessor}{\#if\ defined(BDMA2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05677}05677\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_BDMA2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05678}05678\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_BDMA2\_CLK\_SLEEP\_DISABLE\ \ }\textcolor{comment}{/*\ For\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05679}05679\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05680}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8b6072932da701ed5716826ffab00478}{05680}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_BDMALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05681}05681\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*BDMA2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05682}05682\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05683}05683\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_ADC3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05684}05684\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*ADC3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05685}\mbox{\hyperlink{group___r_c_c___exported___macros_gacfa339b4c8ec42b6934283889235cf60}{05685}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPRAM\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_BKPRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05686}05686\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4LPENR\_SRDSRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05687}05687\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRDSRAM\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR\ \ \&=\ \string~\ (RCC\_AHB4LPENR\_SRDSRAMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05688}05688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D3SRAM1\_CLK\_SLEEP\_DISABLE\ \ \_\_HAL\_RCC\_SRDSRAM\_CLK\_SLEEP\_DISABLE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05689}05689\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05690}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6cc356a806f7c624f800a9492c1e2a4c}{05690}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D3SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>AHB4LPENR\ \ \&=\ \string~\ (RCC\_AHB4LPENR\_D3SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05691}05691\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05692}05692\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05693}05693\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05701}\mbox{\hyperlink{group___r_c_c___exported___macros_gabfca340e2266b35f9eb8bda9f24fb272}{05701}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOALPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05702}\mbox{\hyperlink{group___r_c_c___exported___macros_gae5f9c8d570ca5ce52bd3d1766ad96265}{05702}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOBLPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05703}\mbox{\hyperlink{group___r_c_c___exported___macros_ga91d9bb261e4eb51ae5c83276ca94ba9e}{05703}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOCLPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05704}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9be4e7cb3610f3242eedb2c38f05cafe}{05704}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIODLPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05705}\mbox{\hyperlink{group___r_c_c___exported___macros_gaaaf7c0b082ec2d976c4ac33c4f1fd461}{05705}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOELPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05706}\mbox{\hyperlink{group___r_c_c___exported___macros_gab2fca3cfeeeb50539e2c5702cff4d719}{05706}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOFLPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05707}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6696a0a055bb4707b05e237c8a10334b}{05707}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOGLPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05708}\mbox{\hyperlink{group___r_c_c___exported___macros_gac60e430f28a40aecfc376ad9c00e94f5}{05708}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOHLPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05709}05709\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05710}05710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOILPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05711}05711\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05712}\mbox{\hyperlink{group___r_c_c___exported___macros_ga037d2c0720e41f95708e7adff6e457d9}{05712}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOJLPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05713}\mbox{\hyperlink{group___r_c_c___exported___macros_gab656df04e2f912ef03ad867c8474c59a}{05713}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOKLPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05714}05714\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05715}05715\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_CRCLPEN))\ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05716}05716\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05717}05717\ \textcolor{preprocessor}{\#if\ defined(BDMA2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05718}05718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_BDMA2LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05719}05719\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_IS\_CLK\_SLEEP\_ENABLED\ \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_SLEEP\_ENABLED\ \ }\textcolor{comment}{/*\ For\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05720}05720\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05721}\mbox{\hyperlink{group___r_c_c___exported___macros_ga684a1747a24069506d11c29e963e4282}{05721}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_BDMALPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05722}05722\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*BDMA2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05723}05723\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05724}05724\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_ADC3LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05725}05725\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*ADC3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05726}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3984d0f524fdb339fa86dd1a7816d500}{05726}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPRAM\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_BKPRAMLPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05727}05727\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4LPENR\_SRDSRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05728}05728\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRDSRAM\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_SRDSRAMLPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05729}05729\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D3SRAM1\_IS\_CLK\_SLEEP\_ENABLED\ \ \_\_HAL\_RCC\_SRDSRAM\_IS\_CLK\_SLEEP\_ENABLED\ \ }\textcolor{comment}{/*\ For\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05730}05730\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05731}\mbox{\hyperlink{group___r_c_c___exported___macros_ga78d7778645b0061009e140a15657806d}{05731}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D3SRAM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_D3SRAM1LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05732}05732\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05733}05733\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05734}\mbox{\hyperlink{group___r_c_c___exported___macros_gafb90a4c788e0b1e1dee61e462ada7f17}{05734}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOALPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05735}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2eac033c5d40d9e6eda85985322ece6f}{05735}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOBLPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05736}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4dd6a13690da372d5ea52476d0f972c8}{05736}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOCLPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05737}\mbox{\hyperlink{group___r_c_c___exported___macros_gafdc54fb0d223358257ea5c9f2d9c2db6}{05737}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIODLPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05738}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf8ff1048471b8b380eed743946d73b73}{05738}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOELPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05739}\mbox{\hyperlink{group___r_c_c___exported___macros_gac1d248974d2d16be159c52beb41bb648}{05739}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOFLPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05740}\mbox{\hyperlink{group___r_c_c___exported___macros_ga965ed6d910633d0f9006e287f96bbc68}{05740}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOGLPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05741}\mbox{\hyperlink{group___r_c_c___exported___macros_gae53e66bfd35d315af80f7d33a811de7c}{05741}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOHLPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05742}05742\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05743}05743\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOILPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05744}05744\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05745}\mbox{\hyperlink{group___r_c_c___exported___macros_ga91835ace86b5463c56457f28a8bb568d}{05745}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOJ\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOJLPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05746}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9fa340508e667c6519c6dee2e84de8ec}{05746}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOK\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_GPIOKLPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05747}05747\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05748}05748\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_CRCLPEN))\ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05749}05749\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05750}05750\ \textcolor{preprocessor}{\#if\ defined(BDMA2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05751}05751\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_BDMA2LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05752}05752\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_IS\_CLK\_SLEEP\_DISABLED\ \_\_HAL\_RCC\_BDMA2\_IS\_CLK\_SLEEP\_DISABLED\ \ }\textcolor{comment}{/*\ For\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05753}05753\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05754}\mbox{\hyperlink{group___r_c_c___exported___macros_ga609e5d6832a211eb9fb4b786dc32282f}{05754}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_BDMALPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05755}05755\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*BDMA2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05756}05756\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05757}05757\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_ADC3LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05758}05758\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*ADC3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05759}\mbox{\hyperlink{group___r_c_c___exported___macros_ga58e45333355491459650af183b1bb75e}{05759}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPRAM\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_BKPRAMLPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05760}05760\ \textcolor{preprocessor}{\#if\ defined(RCC\_AHB4LPENR\_SRDSRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05761}05761\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRDSRAM\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_SRDSRAMLPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05762}05762\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D3SRAM1\_IS\_CLK\_SLEEP\_DISABLED\ \ \_\_HAL\_RCC\_SRDSRAM\_IS\_CLK\_SLEEP\_DISABLED\ \ }\textcolor{comment}{/*\ For\ API\ backward\ compatibility*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05763}05763\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05764}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9e3e795656b8fe351274c934acc5666e}{05764}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D3SRAM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>AHB4LPENR\ \&\ (RCC\_AHB4LPENR\_D3SRAM1LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05765}05765\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05766}05766\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05767}05767\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05775}05775\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05776}05776\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3LPENR)\ |=\ (RCC\_APB3LPENR\_LTDCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05777}05777\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05778}05778\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05779}05779\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3LPENR)\ |=\ (RCC\_APB3LPENR\_DSILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05780}05780\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05781}\mbox{\hyperlink{group___r_c_c___exported___macros_ga375ff76fe5812805a080131198a26c5f}{05781}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3LPENR)\ |=\ (RCC\_APB3LPENR\_WWDG1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05782}05782\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05783}05783\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05784}05784\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3LPENR)\ \&=\ \string~\ (RCC\_APB3LPENR\_LTDCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05785}05785\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05786}05786\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05787}05787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3LPENR)\ \&=\ \string~\ (RCC\_APB3LPENR\_DSILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05788}05788\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05789}\mbox{\hyperlink{group___r_c_c___exported___macros_ga218478aee9dda3df93254bb83db8fb08}{05789}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB3LPENR)\ \&=\ \string~\ (RCC\_APB3LPENR\_WWDG1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05790}05790\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05791}05791\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05799}05799\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05800}05800\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB3LPENR\ \&\ (RCC\_APB3LPENR\_LTDCLPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05801}05801\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05802}05802\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05803}05803\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB3LPENR\ \&\ (RCC\_APB3LPENR\_DSILPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05804}05804\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05805}\mbox{\hyperlink{group___r_c_c___exported___macros_gad17ddfd08db9b3e7f85417e6b3ddd99f}{05805}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB3LPENR\ \&\ (RCC\_APB3LPENR\_WWDG1LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05806}05806\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05807}05807\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05808}05808\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB3LPENR\ \&\ (RCC\_APB3LPENR\_LTDCLPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05809}05809\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05810}05810\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05811}05811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB3LPENR\ \&\ (RCC\_APB3LPENR\_DSILPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05812}05812\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05813}\mbox{\hyperlink{group___r_c_c___exported___macros_gac36b126e0a4d17c7f5358d3ca4c63790}{05813}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB3LPENR\ \&\ (RCC\_APB3LPENR\_WWDG1LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05814}05814\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05815}05815\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05823}\mbox{\hyperlink{group___r_c_c___exported___macros_ga975142c90b4e1baf21b361524518235d}{05823}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05824}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2e165dd342f4ab6ea9b2edab08723cf8}{05824}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05825}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7911836a0e66ab2e4719b298f74b783b}{05825}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05826}\mbox{\hyperlink{group___r_c_c___exported___macros_gae99e46f9e40655dc9b5c07b03fdc4a4e}{05826}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05827}\mbox{\hyperlink{group___r_c_c___exported___macros_ga906c45719dcf2113473f2c3281926368}{05827}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05828}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2a1c22a18251e0dac7f77ba8398af543}{05828}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM7LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05829}\mbox{\hyperlink{group___r_c_c___exported___macros_gad8b3e0a9f9cb30a02d3c3e5070a9ee29}{05829}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05830}\mbox{\hyperlink{group___r_c_c___exported___macros_gae00ec905f6763aaaa93e6ed69afbd48c}{05830}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM13LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05831}\mbox{\hyperlink{group___r_c_c___exported___macros_gaabdcae7edf493254fee3064775ab5023}{05831}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM14LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05832}\mbox{\hyperlink{group___r_c_c___exported___macros_gae4782a5ec14457be65b7329655014ef7}{05832}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_LPTIM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05833}05833\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05834}05834\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05835}05835\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_WWDG2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05836}05836\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05837}05837\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05838}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8a281ca72aff1c9fa87755c3854cc316}{05838}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_SPI2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05839}\mbox{\hyperlink{group___r_c_c___exported___macros_gae6fb9249362d38de5191ea0bf8bb1922}{05839}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_SPI3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05840}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6eaa577e71e8f881d33e2df3e3e7738e}{05840}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_SPDIFRXLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05841}\mbox{\hyperlink{group___r_c_c___exported___macros_ga12132da4a7f5c62f32cd9d91b1c99495}{05841}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_USART2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05842}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2a18798b0e216c3ccc3caa76e741a689}{05842}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_USART3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05843}\mbox{\hyperlink{group___r_c_c___exported___macros_gac2ea0bded521d6ef463f543719ac6bc2}{05843}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_UART4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05844}\mbox{\hyperlink{group___r_c_c___exported___macros_ga81daeac46390e57328957a5b2d020b1b}{05844}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_UART5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05845}\mbox{\hyperlink{group___r_c_c___exported___macros_ga894dbeada170b01faef303d35de84917}{05845}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_I2C1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05846}\mbox{\hyperlink{group___r_c_c___exported___macros_gac0167c77fa1c00add900bb1cf788e68c}{05846}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_I2C2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05847}\mbox{\hyperlink{group___r_c_c___exported___macros_ga989121c3284e586d4fb14549d15dc0db}{05847}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_I2C3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05848}05848\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05849}05849\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_I2C5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05850}05850\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05851}\mbox{\hyperlink{group___r_c_c___exported___macros_gac9504845ea6557f9b54541005e2a7e07}{05851}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_CECLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05852}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf79b935243146cbfeaa3c68e8083a49c}{05852}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC12\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_DAC12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05853}\mbox{\hyperlink{group___r_c_c___exported___macros_ga619f901afe8c514f0782a0ab22465519}{05853}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_UART7LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05854}\mbox{\hyperlink{group___r_c_c___exported___macros_ga649a26c04fcad09ba3597c8829f8e9eb}{05854}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_UART8LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05855}\mbox{\hyperlink{group___r_c_c___exported___macros_ga01c12160e77cd6927939b64a90261a4b}{05855}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_CRSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05856}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf03dc6334b362f8768275ee55fd9b6c3}{05856}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_SWPMILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05857}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa3cc4ffe474843e54c8b354b28111a37}{05857}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_OPAMPLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05858}\mbox{\hyperlink{group___r_c_c___exported___macros_gade3ce45ec47456ff982ee212d0a0f2e0}{05858}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDIOS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_MDIOSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05859}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf73805f2b1d1b15745831004c975189e}{05859}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_FDCANLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05860}05860\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05861}05861\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM23\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_TIM23LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05862}05862\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05863}05863\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05864}05864\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM24\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_TIM24LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05865}05865\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05866}05866\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05867}05867\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05868}\mbox{\hyperlink{group___r_c_c___exported___macros_ga65aef0935a6eb3e1ee17e9d19ec6ee8e}{05868}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05869}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf380a14a537b7a6e1c0e20fea72d65aa}{05869}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05870}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6d1fd6d4f7375b4abf93bd2ec4948d1d}{05870}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05871}\mbox{\hyperlink{group___r_c_c___exported___macros_gaac91e3596950c8d33760debce6b0e416}{05871}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05872}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3dd5073cae99e103545801e21f6e25fb}{05872}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05873}\mbox{\hyperlink{group___r_c_c___exported___macros_ga65016901a197f433425aca0a206b0c77}{05873}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM7LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05874}\mbox{\hyperlink{group___r_c_c___exported___macros_ga505a2a0607d8b7993e365d169aa9b53a}{05874}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05875}\mbox{\hyperlink{group___r_c_c___exported___macros_ga329e7011f85631cd41cfaa2dc7467934}{05875}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM13LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05876}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7f7d650bc39949c0612a553fecd46fa7}{05876}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM14LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05877}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5f05fa1cd35c33e8c10ee13eca75e304}{05877}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_LPTIM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05878}05878\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05879}05879\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05880}05880\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_WWDG2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05881}05881\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05882}05882\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05883}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4fff9b3416d2940cac20962e6d5655ec}{05883}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_SPI2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05884}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf53bea66d100b5039d4db0140a9948bf}{05884}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_SPI3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05885}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7579bcc778f7c9ef723e592ea7416d0a}{05885}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_SPDIFRXLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05886}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3ad038000c76cee2e7ca00d56ba64c17}{05886}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_USART2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05887}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa395d9d235caf02cac62e5dfb1d0c957}{05887}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_USART3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05888}\mbox{\hyperlink{group___r_c_c___exported___macros_gad07183bab161bd0524036c2dcce2ab9c}{05888}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_UART4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05889}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6425e05b7e3d30a060b075575740a9bb}{05889}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_UART5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05890}\mbox{\hyperlink{group___r_c_c___exported___macros_gac7dc1c5239cd70bee94eefa3d91cdd7a}{05890}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_I2C1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05891}\mbox{\hyperlink{group___r_c_c___exported___macros_ga46fe2d4331320cfe49b751b5488fc0cd}{05891}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_I2C2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05892}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6bd3af59e8a11e3321a41bc29ba51f18}{05892}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_I2C3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05893}05893\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05894}05894\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_I2C5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05895}05895\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05896}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5a734374b6688f2d5e54f90d002cd634}{05896}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_CECLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05897}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8fa5627785efb9a9ec810523c33b105b}{05897}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC12\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_DAC12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05898}\mbox{\hyperlink{group___r_c_c___exported___macros_gaee0e23b484918cc87d4f7f902b737dae}{05898}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_UART7LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05899}\mbox{\hyperlink{group___r_c_c___exported___macros_ga10a9bf8a3752536b50ebda7a812b63f6}{05899}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_UART8LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05900}\mbox{\hyperlink{group___r_c_c___exported___macros_ga37f3316b0cfa308ebc3ef3aa84329ff0}{05900}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_CRSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05901}\mbox{\hyperlink{group___r_c_c___exported___macros_ga87bd77e6140cca652e154d6977ef5b17}{05901}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_SWPMILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05902}\mbox{\hyperlink{group___r_c_c___exported___macros_ga23945074edb08935c4d17c3580e60f0d}{05902}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_OPAMPLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05903}\mbox{\hyperlink{group___r_c_c___exported___macros_ga62c60a404680928671a35c9063623bbe}{05903}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDIOS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_MDIOSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05904}\mbox{\hyperlink{group___r_c_c___exported___macros_gad292d7990e0189bce51c404c4f98f5fa}{05904}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_FDCANLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05905}05905\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05906}05906\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM23\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_TIM23LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05907}05907\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05908}05908\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05909}05909\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM24\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_TIM24LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05910}05910\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05911}05911\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05912}05912\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05920}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf38181befdeecf6a61c03885d3645bf1}{05920}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM2LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05921}\mbox{\hyperlink{group___r_c_c___exported___macros_gabe8c0a343d9bb288dae09aadbab028a6}{05921}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM3LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05922}\mbox{\hyperlink{group___r_c_c___exported___macros_ga57a6fc55a53a8c9d8cc0303ec5d7177e}{05922}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM4LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05923}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa32ba6dea54de9af4f8f9eaadbd90df8}{05923}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM5LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05924}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8d5d8a349946a4c0698d754ee107c3cf}{05924}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM6LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05925}\mbox{\hyperlink{group___r_c_c___exported___macros_gab1c825aefb8ae4ab199150ce061e7a8e}{05925}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM7LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05926}\mbox{\hyperlink{group___r_c_c___exported___macros_gac4317d5e98fb245f87ecea642732c7fd}{05926}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM12LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05927}\mbox{\hyperlink{group___r_c_c___exported___macros_ga800d326a63101506b52340cc38990f8c}{05927}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM13LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05928}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa280dfb85ebcc1d58d93cb9ced93a86f}{05928}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM14LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05929}\mbox{\hyperlink{group___r_c_c___exported___macros_gaffbc4ed076ab667f6d48b734a8d2220e}{05929}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_LPTIM1LPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05930}05930\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05931}05931\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_WWDG2LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05932}05932\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05933}\mbox{\hyperlink{group___r_c_c___exported___macros_gad6ee3d390b2b2748575725f5b0c42cfc}{05933}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_SPI2LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05934}\mbox{\hyperlink{group___r_c_c___exported___macros_ga817817bac995cdace960abeeea6a26b6}{05934}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_SPI3LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05935}\mbox{\hyperlink{group___r_c_c___exported___macros_gac0f75445a2e4abb6179df72dbc997b53}{05935}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_SPDIFRXLPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05936}\mbox{\hyperlink{group___r_c_c___exported___macros_ga91dc6d0fdf5c1c70158336df3bf5e097}{05936}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_USART2LPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05937}\mbox{\hyperlink{group___r_c_c___exported___macros_ga998cffc84c7d5866a7e4cfae1f764327}{05937}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_USART3LPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05938}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5504a1aef7fbc81176238cc55e180e61}{05938}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_UART4LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05939}\mbox{\hyperlink{group___r_c_c___exported___macros_ga02d346b69a45b942d0e7eeb5e31d597b}{05939}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_UART5LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05940}\mbox{\hyperlink{group___r_c_c___exported___macros_ga39a3efabea0fb3cffae7be7726dd668e}{05940}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_I2C1LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05941}\mbox{\hyperlink{group___r_c_c___exported___macros_gaffe9902aa539eca59920b6b165bd1c71}{05941}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_I2C2LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05942}\mbox{\hyperlink{group___r_c_c___exported___macros_gaae09cbe8d45bdf89178a4adfed223f4b}{05942}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_I2C3LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05943}05943\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05944}05944\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C5\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_I2C5LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05945}05945\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05946}\mbox{\hyperlink{group___r_c_c___exported___macros_ga672f324f8570e73bd6b5e76f542d5654}{05946}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_CECLPEN))\ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05947}\mbox{\hyperlink{group___r_c_c___exported___macros_gaee42b788e5d19b53922f273c8bc4a835}{05947}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC12\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_DAC12LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05948}\mbox{\hyperlink{group___r_c_c___exported___macros_ga50fe316bea792eb1ae49c13445496193}{05948}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_UART7LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05949}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2ae6d306df3dcdc37c26446506f948c2}{05949}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_UART8LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05950}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5789d67fc7f3ba6bd9dd5f3bb422f724}{05950}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_CRSLPEN))\ \ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05951}\mbox{\hyperlink{group___r_c_c___exported___macros_gab5e167f35d61f42ae60e6cc003ee28ee}{05951}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_SWPMILPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05952}\mbox{\hyperlink{group___r_c_c___exported___macros_gaaa2baaafae70189f5ee828764fd3e0aa}{05952}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_OPAMPLPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05953}\mbox{\hyperlink{group___r_c_c___exported___macros_ga886a7a99bee302cc8025968bc1132686}{05953}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDIOS\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_MDIOSLPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05954}\mbox{\hyperlink{group___r_c_c___exported___macros_ga42fa6778a49adc95f45fe3a629019fad}{05954}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_FDCANLPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05955}05955\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05956}05956\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM23\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_TIM23LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05957}05957\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05958}05958\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05959}05959\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM24\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_TIM24LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05960}05960\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05961}05961\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05962}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0a89c97a19d5057d710e475ff24b71ec}{05962}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM2LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05963}\mbox{\hyperlink{group___r_c_c___exported___macros_gade73c47dc34e5841b826a0e641220801}{05963}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM3LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05964}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa138ce5c7fcfcfd42726b03e7de02c41}{05964}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM4LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05965}\mbox{\hyperlink{group___r_c_c___exported___macros_gaae1f723dc4b64657e58112c53514e8bc}{05965}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM5LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05966}\mbox{\hyperlink{group___r_c_c___exported___macros_gaafa07cf3cfeac5be4071e52201dfcc7d}{05966}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM6LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05967}\mbox{\hyperlink{group___r_c_c___exported___macros_ga64c55482f4bb2cdb236796b18c28d786}{05967}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM7LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05968}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5cc99570c53f54e236d951d4e00525ee}{05968}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM12LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05969}\mbox{\hyperlink{group___r_c_c___exported___macros_gab81e27646b973bb95acac933c79c4522}{05969}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM13LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05970}\mbox{\hyperlink{group___r_c_c___exported___macros_gad93c4faee8e545c41c29bdf53aa866a6}{05970}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_TIM14LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05971}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4b5d0c823a0efc995389abaa7e8bef4a}{05971}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_LPTIM1LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05972}05972\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05973}05973\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_WWDG2LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05974}05974\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05975}\mbox{\hyperlink{group___r_c_c___exported___macros_ga38ba0cbb661739ca615881f2ecfcd1c4}{05975}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_SPI2LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05976}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1cb97681bfd048c5adda494d33b18392}{05976}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_SPI3LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05977}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9c6086aa8fadfd15c8024f9e00abe392}{05977}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_SPDIFRXLPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05978}\mbox{\hyperlink{group___r_c_c___exported___macros_gad83f4e02928278fc0d9373020a82f4e0}{05978}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_USART2LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05979}\mbox{\hyperlink{group___r_c_c___exported___macros_gad5c5c2cf7612ea68ae679de26f0bc26e}{05979}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_USART3LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05980}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf8226e0579e9204a426d86d21e6c1ee0}{05980}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_UART4LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05981}\mbox{\hyperlink{group___r_c_c___exported___macros_gab5d9590d92d52ff1aaa141bc565c6f84}{05981}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_UART5LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05982}\mbox{\hyperlink{group___r_c_c___exported___macros_ga133208873edc0be1774bf4f3c224a2ac}{05982}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_I2C1LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05983}\mbox{\hyperlink{group___r_c_c___exported___macros_ga901cecc03cce495d9f01a7228a3bce1c}{05983}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_I2C2LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05984}\mbox{\hyperlink{group___r_c_c___exported___macros_ga06401c2fc03285cb8a484569d0ec2f3a}{05984}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_I2C3LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05985}05985\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05986}05986\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C5\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_I2C5LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05987}05987\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05988}\mbox{\hyperlink{group___r_c_c___exported___macros_ga13ddac274cda1dcd7017b16cf2bad5a9}{05988}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_CECLPEN))\ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05989}\mbox{\hyperlink{group___r_c_c___exported___macros_ga5d3b944dd9166218818cd1bf16076c7f}{05989}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC12\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_DAC12LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05990}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0b97aa0da40ed7519b3ddeb8267cccd8}{05990}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_UART7LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05991}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf2de27f622cf9f740a925dcf1b533bdd}{05991}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1LLPENR\ \&\ (RCC\_APB1LLPENR\_UART8LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05992}\mbox{\hyperlink{group___r_c_c___exported___macros_gae42efe2b704fd28cb1111dc9661be826}{05992}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_CRSLPEN))\ \ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05993}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7ba527b8f5c4a0cefb2aacb5a9d926f0}{05993}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_SWPMILPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05994}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf1816902da3b642b59136e69e6e48cc4}{05994}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OPAMP\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_OPAMPLPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05995}\mbox{\hyperlink{group___r_c_c___exported___macros_gab435aa267105d0d86b4ea3446f1ce47f}{05995}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDIOS\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_MDIOSLPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05996}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4903ead1ee0b00aa284d6e8c24d3c237}{05996}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_FDCANLPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05997}05997\ \textcolor{preprocessor}{\#if\ defined(TIM23)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05998}05998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM23\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_TIM23LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l05999}05999\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06000}06000\ \textcolor{preprocessor}{\#if\ defined(TIM24)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06001}06001\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM24\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB1HLPENR\ \&\ (RCC\_APB1HLPENR\_TIM24LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06002}06002\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM24\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06003}06003\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06004}06004\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06012}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6ce02f1b2689c664010bebc2363d1db4}{06012}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06013}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0b7b3e090b53ddcf951239d450c5d23e}{06013}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM8LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06014}\mbox{\hyperlink{group___r_c_c___exported___macros_ga454514918be60a95069da332eb212712}{06014}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_USART1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06015}\mbox{\hyperlink{group___r_c_c___exported___macros_ga47fc15bdbf943a0b7164d888f1811184}{06015}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_USART6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06016}06016\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06017}06017\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_UART9LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06018}06018\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06019}06019\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06020}06020\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART10\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_USART10LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06021}06021\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06022}\mbox{\hyperlink{group___r_c_c___exported___macros_ga41997855b2cc7563c8ed0c9873d32daf}{06022}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SPI1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06023}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf66efe83b28ede4592f8bc8c4e10b8d3}{06023}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SPI4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06024}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3f40eb9b31422b08cb8b6bc7a9274e43}{06024}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM15LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06025}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9d7cd1e7ba9c04c2a37cf547b07a27aa}{06025}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM16LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06026}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa4eb2686ca0bb9c4c816e7f708b03c1c}{06026}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM17LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06027}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf0183ac6107344a8dcc43e1ab795644b}{06027}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SPI5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06028}\mbox{\hyperlink{group___r_c_c___exported___macros_gaeb86a4570fd6d66626d25d45b7e9d86e}{06028}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SAI1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06029}06029\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06030}06030\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SAI2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06031}06031\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06032}06032\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06033}06033\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SAI3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06034}06034\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06035}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7aedb3c7d37dfaf81cd3444982990e92}{06035}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_DFSDM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06036}06036\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06037}06037\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_HRTIMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06038}06038\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06039}06039\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06040}\mbox{\hyperlink{group___r_c_c___exported___macros_ga990bf7664ac6c430c239eab292ec7ed5}{06040}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06041}\mbox{\hyperlink{group___r_c_c___exported___macros_ga95ea11d39c41c23f619668ce078d4d8d}{06041}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM8LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06042}\mbox{\hyperlink{group___r_c_c___exported___macros_ga75ec6abe2e15eaa24893a8cc83f4cb50}{06042}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_USART1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06043}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7df7a1b0a2e5d8b9318cf68de7665b3b}{06043}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_USART6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06044}06044\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06045}06045\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_UART9LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06046}06046\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06047}06047\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06048}06048\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART10\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_USART10LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06049}06049\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06050}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2abe90eeb15890f45e28e8926bf70838}{06050}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SPI1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06051}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6953cffe3f6f2c92414df6c3ff07bb95}{06051}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SPI4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06052}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4e21e14c5cf621bcfc7d7cb248f5e11a}{06052}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM15LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06053}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa98366992888d759ed4cd6734fd1e706}{06053}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM16LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06054}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9fd10178bcccbf50e734d39da1340cdf}{06054}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM17LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06055}\mbox{\hyperlink{group___r_c_c___exported___macros_ga282b97b01275b2926059e1a9469c3aef}{06055}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SPI5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06056}\mbox{\hyperlink{group___r_c_c___exported___macros_ga443ab84b0451a65d63416c0b8750a238}{06056}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SAI1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06057}06057\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06058}06058\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SAI2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06059}06059\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06060}06060\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06061}06061\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SAI3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06062}06062\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06063}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9065870baf7d1bcdaf8e3789d2a21d0e}{06063}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_DFSDM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06064}06064\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06065}06065\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_HRTIMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06066}06066\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06067}06067\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06068}06068\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06076}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0b265851c7557da6b372ff462819caa9}{06076}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_TIM1LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06077}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9a9f2ce9884285efd81f5fa66242cc9f}{06077}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_TIM8LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06078}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1059a391a514543547809a524b4cdf0d}{06078}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_USART1LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06079}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7699273dbae6749ce8debf9971c72ffc}{06079}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_USART6LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06080}06080\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06081}06081\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_UART9LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06082}06082\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06083}06083\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06084}06084\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART10\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_USART10LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06085}06085\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06086}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2db4e1edb831584a39e791c16edfea28}{06086}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_SPI1LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06087}\mbox{\hyperlink{group___r_c_c___exported___macros_ga56ffeb3ac3595705bd1e8be895242943}{06087}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_SPI4LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06088}\mbox{\hyperlink{group___r_c_c___exported___macros_ga44817c5edd50805a6a4a101c463e2578}{06088}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_TIM15LPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06089}\mbox{\hyperlink{group___r_c_c___exported___macros_gacb9f81eb8d1fe44a89ac57c1fc3a5b2f}{06089}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_TIM16LPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06090}\mbox{\hyperlink{group___r_c_c___exported___macros_ga29de4124122709afb5d1497b9de3926b}{06090}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_TIM17LPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06091}\mbox{\hyperlink{group___r_c_c___exported___macros_ga25d02f053a40bef81c45562486cbaf8d}{06091}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_SPI5LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06092}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9104ce5c4edc990dbea591e10e221d76}{06092}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_SAI1LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06093}06093\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06094}06094\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_SAI2LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06095}06095\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06096}06096\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06097}06097\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_SAI3LPEN))\ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06098}06098\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06099}\mbox{\hyperlink{group___r_c_c___exported___macros_gaeb7cfaffc1d33f868990e53399c38466}{06099}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_DFSDM1LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06100}06100\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06101}06101\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_HRTIMLPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06102}06102\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06103}06103\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06104}\mbox{\hyperlink{group___r_c_c___exported___macros_ga78a957797ebffd3e539bb4c833c29a3d}{06104}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_TIM1LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06105}\mbox{\hyperlink{group___r_c_c___exported___macros_ga605970ce7bf7802eba14e5edf27973f6}{06105}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_TIM8LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06106}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2123ed8a27c8cf060899c1e7a923b8c8}{06106}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_USART1LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06107}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3fe070ff84207cc0827889954947815d}{06107}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_USART6LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06108}06108\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06109}06109\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART9\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_USART9LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06110}06110\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*UART9*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06111}06111\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06112}06112\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART10\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_USART10LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06113}06113\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06114}\mbox{\hyperlink{group___r_c_c___exported___macros_gab9a82b96c7950398956ee6f58c3d5dda}{06114}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_SPI1LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06115}\mbox{\hyperlink{group___r_c_c___exported___macros_gafaac663897775c9d6c6ed2f8dadafcf8}{06115}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_SPI4LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06116}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0dd995c3eeef42487d978242fcc9327b}{06116}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_TIM15LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06117}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9b203fb1b015bc48bd3a707654d501ba}{06117}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_TIM16LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06118}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6907183c65e23c16e829a0a9cbeda1fb}{06118}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_TIM17LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06119}\mbox{\hyperlink{group___r_c_c___exported___macros_ga87122c894f691156d000537b3e963e5d}{06119}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_SPI5LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06120}\mbox{\hyperlink{group___r_c_c___exported___macros_ga260939535e89c796b23f9c79a23967e6}{06120}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_SAI1LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06121}06121\ \textcolor{preprocessor}{\#if\ defined(SAI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06122}06122\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_SAI2LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06123}06123\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06124}06124\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06125}06125\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_SAI3LPEN))\ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06126}06126\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06127}\mbox{\hyperlink{group___r_c_c___exported___macros_ga70452f78490e8ec79583a7f20a72a300}{06127}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_DFSDM1LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06128}06128\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06129}06129\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ ((RCC-\/>APB2LPENR\ \&\ (RCC\_APB2LPENR\_HRTIMLPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06130}06130\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06131}06131\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06139}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6e3a8ca9e554e3aa7aba57d034725655}{06139}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_SYSCFGLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06140}\mbox{\hyperlink{group___r_c_c___exported___macros_gab94c265a4ca002e409bec72c7554cefb}{06140}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPUART1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06141}\mbox{\hyperlink{group___r_c_c___exported___macros_ga01dbcba6b868c630282dd1d257f25311}{06141}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_SPI6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06142}\mbox{\hyperlink{group___r_c_c___exported___macros_gac4953c32722168b9a7b9374a33ce322d}{06142}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_I2C4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06143}\mbox{\hyperlink{group___r_c_c___exported___macros_ga458e8b510bea25ae7b8ac85227583295}{06143}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPTIM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06144}\mbox{\hyperlink{group___r_c_c___exported___macros_gad8ed5eb87e476b99c98c7918c34b7c1d}{06144}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPTIM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06145}06145\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06146}06146\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPTIM4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06147}06147\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06148}06148\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06149}06149\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPTIM5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06150}06150\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06151}06151\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06152}06152\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_DAC2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06153}06153\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06154}\mbox{\hyperlink{group___r_c_c___exported___macros_ga392c4fe607eae3a45ebd35146858669c}{06154}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_COMP12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06155}\mbox{\hyperlink{group___r_c_c___exported___macros_ga45e9f2c9470e641323883e853e9105d6}{06155}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_VREFLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06156}\mbox{\hyperlink{group___r_c_c___exported___macros_ga88df2fc3db08b8e36f044f9a477fc176}{06156}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_RTCAPBLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06157}06157\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06158}06158\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_SAI4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06159}06159\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06160}06160\ \textcolor{preprocessor}{\#if\ defined(DTS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06161}06161\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_DTSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06162}06162\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06163}06163\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06164}06164\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_DFSDM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06165}06165\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06166}06166\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06167}\mbox{\hyperlink{group___r_c_c___exported___macros_ga04863ff5c2174552387c549f0410df43}{06167}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_SYSCFGLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06168}\mbox{\hyperlink{group___r_c_c___exported___macros_gaea69ea8dcb91d9778c2d917ed1f4cf47}{06168}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPUART1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06169}\mbox{\hyperlink{group___r_c_c___exported___macros_ga11068bf054b592ea8e5b119ab0befe00}{06169}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_SPI6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06170}\mbox{\hyperlink{group___r_c_c___exported___macros_ga6f6259ffb1496dc1499503f8fb07e97c}{06170}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_I2C4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06171}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3a0712524061bcf92235794d83a84f9c}{06171}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPTIM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06172}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9b663d4793c921b3d1ffce0daf3bab05}{06172}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPTIM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06173}06173\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06174}06174\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPTIM4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06175}06175\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06176}06176\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06177}06177\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPTIM5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06178}06178\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06179}06179\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06180}06180\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_DAC2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06181}06181\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06182}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa1a947e4280fa738b1fe5d7fd7f3a8a8}{06182}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_COMP12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06183}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8dd40df7093d14722124999c9d163e50}{06183}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_VREFLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06184}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4ab0cf422d99e8e9558387a53c4f0faa}{06184}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_RTCAPBLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06185}06185\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06186}06186\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_SAI4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06187}06187\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06188}06188\ \textcolor{preprocessor}{\#if\ defined(DTS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06189}06189\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_DTSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06190}06190\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06191}06191\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06192}06192\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_DFSDM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06193}06193\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06194}06194\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06195}06195\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06203}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0e518b9a088d789d700d121db458403a}{06203}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_SYSCFGLPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06204}\mbox{\hyperlink{group___r_c_c___exported___macros_gabfabd5ae7c0d36c5971387ed58059f67}{06204}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_LPUART1LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06205}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa94ae1e15ebd96821bed1f8d516872f7}{06205}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_SPI6LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06206}\mbox{\hyperlink{group___r_c_c___exported___macros_ga06b54222bdf37fafcfa3eaf1df9c9f86}{06206}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_I2C4LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06207}\mbox{\hyperlink{group___r_c_c___exported___macros_ga448c06537741a356609e5f9dfa27509e}{06207}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_LPTIM2LPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06208}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf946200af5edff168dc7be8ea0e03b15}{06208}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_LPTIM3LPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06209}06209\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06210}06210\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_LPTIM4LPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06211}06211\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06212}06212\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06213}06213\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM5\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_LPTIM5LPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06214}06214\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06215}06215\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06216}06216\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_DAC2LPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06217}06217\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06218}\mbox{\hyperlink{group___r_c_c___exported___macros_ga41eac71f0342b8a8c7eb590fec286e9f}{06218}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_COMP12LPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06219}\mbox{\hyperlink{group___r_c_c___exported___macros_gab66a966201197e0ea49eb02773a30a25}{06219}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_VREFLPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06220}\mbox{\hyperlink{group___r_c_c___exported___macros_ga9bfdf9d711e4cbf9f9027ddac1dbe4b4}{06220}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_RTCAPBLPEN))\ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06221}06221\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06222}06222\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_SAI4LPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06223}06223\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06224}06224\ \textcolor{preprocessor}{\#if\ defined(DTS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06225}06225\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_DTSLPEN))\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06226}06226\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06227}06227\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06228}06228\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_DFSDM2LPEN))\ !=\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06229}06229\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06230}06230\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06231}\mbox{\hyperlink{group___r_c_c___exported___macros_ga564fe78887dba5a7da7da1b9f2ffb372}{06231}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_SYSCFGLPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06232}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7710f33531a498c0def848039e06827a}{06232}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_LPUART1LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06233}\mbox{\hyperlink{group___r_c_c___exported___macros_ga260929e1f658f1f9f7589abf0a54a903}{06233}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_SPI6LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06234}\mbox{\hyperlink{group___r_c_c___exported___macros_ga73a6c540dbeb7699b176f0a86f5bce2e}{06234}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_I2C4LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06235}\mbox{\hyperlink{group___r_c_c___exported___macros_ga65f3f62a0fb9aa17dd0ff5e4effa5844}{06235}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_LPTIM2LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06236}\mbox{\hyperlink{group___r_c_c___exported___macros_gabdf84d1ac3080ff253b46394c27a0a90}{06236}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_LPTIM3LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06237}06237\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06238}06238\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_LPTIM4LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06239}06239\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06240}06240\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06241}06241\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM5\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_LPTIM5LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06242}06242\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06243}06243\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06244}06244\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_DAC2LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06245}06245\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DAC2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06246}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2077836bb17a4f47f3d0cd43612af4a0}{06246}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_COMP12LPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06247}\mbox{\hyperlink{group___r_c_c___exported___macros_gab1dba9ff04cc491a3d4c7730e45aa288}{06247}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_VREFLPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06248}\mbox{\hyperlink{group___r_c_c___exported___macros_ga930107f543859fab6fb3fdf3634321f6}{06248}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_RTCAPBLPEN))\ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06249}06249\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06250}06250\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_SAI4LPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06251}06251\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06252}06252\ \textcolor{preprocessor}{\#if\ defined(DTS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06253}06253\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_DTSLPEN))\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06254}06254\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DTS*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06255}06255\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06256}06256\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ \ \ \ \ \ ((RCC-\/>APB4LPENR\ \&\ (RCC\_APB4LPENR\_DFSDM2LPEN))\ ==\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06257}06257\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06258}06258\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06259}06259\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06260}06260\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06261}06261\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06268}06268\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_MDMA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_MDMALPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06269}06269\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DMA2D\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06270}06270\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_JPGDEC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_JPGDECLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06271}06271\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_FLASH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FLASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06272}06272\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_FMC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06273}06273\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_QSPI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06274}06274\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SDMMC1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06275}06275\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DTCM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_DTCM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06276}06276\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DTCM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_DTCM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06277}06277\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ITCM\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_ITCMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06278}06278\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D1SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_AXISRAMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06279}06279\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06280}06280\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06281}06281\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_MDMA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_MDMALPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06282}06282\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DMA2D\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06283}06283\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_JPGDEC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_JPGDECLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06284}06284\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_FLASH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_FLASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06285}06285\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_FMC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06286}06286\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_QSPI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06287}06287\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SDMMC1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06288}06288\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DTCM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_DTCM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06289}06289\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DTCM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_DTCM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06290}06290\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ITCM\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_ITCMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06291}06291\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D1SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_AXISRAMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06292}06292\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06293}06293\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06294}06294\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06302}06302\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DMA1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06303}06303\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DMA2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06304}06304\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ADC12\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ADC12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06305}06305\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ETH1MAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETH1MACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06306}06306\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ETH1TX\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETH1TXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06307}06307\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ETH1RX\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETH1RXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06308}06308\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_USB1OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06309}06309\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()\ (RCC\_C1-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06310}06310\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_USB2OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06311}06311\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_ENABLE()\ (RCC\_C1-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06312}06312\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06313}06313\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DMA1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06314}06314\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DMA2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06315}06315\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ADC12\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_ADC12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06316}06316\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ETH1MAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_ETH1MACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06317}06317\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ETH1TX\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_ETH1TXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06318}06318\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ETH1RX\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_ETH1RXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06319}06319\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_USB1OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06320}06320\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE()\ (RCC\_C1-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06321}06321\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ (RCC\_C1-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_USB2OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06322}06322\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_DISABLE()\ (RCC\_C1-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06323}06323\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06331}06331\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DCMI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06332}06332\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06333}06333\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CRYP\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06334}06334\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06335}06335\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06336}06336\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_HASH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06337}06337\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06338}06338\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06339}06339\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SDMMC2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06340}06340\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D2SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_D2SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06341}06341\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D2SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_D2SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06342}06342\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D2SRAM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_D2SRAM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06343}06343\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06344}06344\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DCMI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06345}06345\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06346}06346\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CRYP\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06347}06347\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06348}06348\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06349}06349\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_HASH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06350}06350\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06351}06351\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_RNG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06352}06352\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SDMMC2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06353}06353\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D2SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_D2SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06354}06354\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D2SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_D2SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06355}06355\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D2SRAM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_D2SRAM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06356}06356\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06364}06364\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06365}06365\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOB\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOBLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06366}06366\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06367}06367\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIODLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06368}06368\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOELPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06369}06369\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOFLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06370}06370\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOGLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06371}06371\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOHLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06372}06372\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06373}06373\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOJ\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOJLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06374}06374\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOK\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOKLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06375}06375\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06376}06376\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_BDMA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_BDMALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06377}06377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ADC3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_ADC3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06378}06378\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_BKPRAM\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_BKPRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06379}06379\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D3SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR\ \ |=\ (RCC\_AHB4LPENR\_D3SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06380}06380\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06381}06381\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06382}06382\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOB\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOBLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06383}06383\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06384}06384\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIODLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06385}06385\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOELPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06386}06386\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOFLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06387}06387\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOGLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06388}06388\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOHLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06389}06389\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06390}06390\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOJ\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOJLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06391}06391\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GPIOK\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOKLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06392}06392\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06393}06393\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_BDMA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_BDMALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06394}06394\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_ADC3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_ADC3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06395}06395\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_BKPRAM\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_BKPRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06396}06396\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_D3SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>AHB4LPENR\ \ \&=\ \string~\ (RCC\_AHB4LPENR\_D3SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06397}06397\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06405}06405\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LTDC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB3LPENR)\ |=\ (RCC\_APB3LPENR\_LTDCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06406}06406\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DSI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB3LPENR)\ |=\ (RCC\_APB3LPENR\_DSILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06407}06407\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_WWDG1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB3LPENR)\ |=\ (RCC\_APB3LPENR\_WWDG1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06408}06408\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06409}06409\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LTDC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB3LPENR)\ \&=\ \string~\ (RCC\_APB3LPENR\_LTDCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06410}06410\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DSI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB3LPENR)\ \&=\ \string~\ (RCC\_APB3LPENR\_DSILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06411}06411\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_WWDG1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB3LPENR)\ \&=\ \string~\ (RCC\_APB3LPENR\_WWDG1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06412}06412\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06420}06420\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06421}06421\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06422}06422\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06423}06423\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06424}06424\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06425}06425\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM7LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06426}06426\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM12\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06427}06427\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM13\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM13LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06428}06428\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM14\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM14LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06429}06429\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_LPTIM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06430}06430\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_WWDG2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_WWDG2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06431}06431\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_SPI2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06432}06432\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_SPI3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06433}06433\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPDIFRX\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_SPDIFRXLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06434}06434\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_USART2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06435}06435\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_USART3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06436}06436\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_UART4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06437}06437\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_UART5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06438}06438\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_I2C1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06439}06439\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_I2C2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06440}06440\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_I2C3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06441}06441\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CEC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_CECLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06442}06442\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DAC12\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_DAC12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06443}06443\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART7\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_UART7LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06444}06444\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART8\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_UART8LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06445}06445\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CRS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_CRSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06446}06446\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SWPMI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_SWPMILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06447}06447\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_OPAMP\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_OPAMPLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06448}06448\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_MDIOS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_MDIOSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06449}06449\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_FDCAN\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_FDCANLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06450}06450\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06451}06451\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06452}06452\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06453}06453\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06454}06454\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06455}06455\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06456}06456\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06457}06457\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM7LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06458}06458\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM12\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06459}06459\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM13\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM13LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06460}06460\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM14\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM14LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06461}06461\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_LPTIM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06462}06462\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_WWDG2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_WWDG2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06463}06463\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_SPI2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06464}06464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_SPI3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06465}06465\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPDIFRX\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_SPDIFRXLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06466}06466\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_USART2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06467}06467\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_USART3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06468}06468\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_UART4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06469}06469\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_UART5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06470}06470\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_I2C1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06471}06471\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_I2C2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06472}06472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_I2C3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06473}06473\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CEC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_CECLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06474}06474\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DAC12\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_DAC12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06475}06475\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART7\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_UART7LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06476}06476\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_UART8\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_UART8LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06477}06477\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CRS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_CRSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06478}06478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SWPMI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_SWPMILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06479}06479\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_OPAMP\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_OPAMPLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06480}06480\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_MDIOS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_MDIOSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06481}06481\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_FDCAN\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_FDCANLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06482}06482\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06490}06490\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06491}06491\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM8\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM8LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06492}06492\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_USART1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06493}06493\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART6\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_USART6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06494}06494\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SPI1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06495}06495\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SPI4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06496}06496\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM15\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM15LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06497}06497\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM16\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM16LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06498}06498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM17\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM17LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06499}06499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SPI5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06500}06500\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SAI1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06501}06501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SAI2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06502}06502\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SAI3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06503}06503\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DFSDM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_DFSDM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06504}06504\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_HRTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_HRTIMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06505}06505\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06506}06506\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06507}06507\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM8\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM8LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06508}06508\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_USART1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06509}06509\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_USART6\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_USART6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06510}06510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SPI1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06511}06511\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SPI4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06512}06512\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM15\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM15LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06513}06513\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM16\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM16LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06514}06514\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_TIM17\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM17LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06515}06515\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SPI5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06516}06516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SAI1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06517}06517\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SAI2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06518}06518\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SAI3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06519}06519\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_DFSDM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_DFSDM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06520}06520\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_HRTIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_HRTIMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06521}06521\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06529}06529\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SYSCFG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_SYSCFGLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06530}06530\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPUART1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPUART1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06531}06531\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI6\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_SPI6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06532}06532\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_I2C4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06533}06533\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPTIM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06534}06534\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPTIM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06535}06535\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPTIM4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06536}06536\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPTIM5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06537}06537\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_COMP12\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_COMP12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06538}06538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_VREF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_VREFLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06539}06539\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_SAI4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06540}06540\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_RTC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_RTCAPBLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06541}06541\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06542}06542\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06543}06543\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SYSCFG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_SYSCFGLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06544}06544\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPUART1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPUART1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06545}06545\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SPI6\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_SPI6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06546}06546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_I2C4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_I2C4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06547}06547\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPTIM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06548}06548\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPTIM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06549}06549\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPTIM4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06550}06550\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_LPTIM5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPTIM5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06551}06551\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_COMP12\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_COMP12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06552}06552\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_VREF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_VREFLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06553}06553\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_SAI4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_SAI4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06554}06554\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_RTC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C1-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_RTCAPBLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06555}06555\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06564}06564\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_MDMA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_MDMALPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06565}06565\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DMA2D\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06566}06566\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_JPGDEC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_JPGDECLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06567}06567\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_FLASH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FLASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06568}06568\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_FMC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06569}06569\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_QSPI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06570}06570\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SDMMC1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06571}06571\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DTCM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_DTCM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06572}06572\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DTCM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_DTCM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06573}06573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ITCM\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_ITCMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06574}06574\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D1SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ |=\ (RCC\_AHB3LPENR\_AXISRAMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06575}06575\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06576}06576\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06577}06577\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_MDMA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_MDMALPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06578}06578\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DMA2D\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_DMA2DLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06579}06579\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_JPGDEC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_JPGDECLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06580}06580\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_FLASH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_FLASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06581}06581\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_FMC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_FMCLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06582}06582\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_QSPI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_QSPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06583}06583\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SDMMC1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_SDMMC1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06584}06584\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DTCM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_DTCM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06585}06585\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DTCM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_DTCM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06586}06586\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ITCM\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_ITCMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06587}06587\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D1SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB3LPENR\ \&=\ \string~\ (RCC\_AHB3LPENR\_AXISRAMLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06588}06588\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06589}06589\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06590}06590\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06598}06598\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DMA1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06599}06599\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DMA2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06600}06600\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ADC12\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ADC12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06601}06601\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ETH1MAC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETH1MACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06602}06602\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ETH1TX\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETH1TXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06603}06603\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ETH1RX\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_ETH1RXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06604}06604\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_USB1OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06605}06605\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_ENABLE()\ (RCC\_C2-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06606}06606\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_USB2OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06607}06607\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_ENABLE()\ (RCC\_C2-\/>AHB1LPENR\ |=\ (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06608}06608\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06609}06609\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DMA1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_DMA1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06610}06610\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DMA2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_DMA2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06611}06611\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ADC12\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_ADC12LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06612}06612\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ETH1MAC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_ETH1MACLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06613}06613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ETH1TX\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_ETH1TXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06614}06614\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ETH1RX\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_ETH1RXLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06615}06615\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_USB1OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06616}06616\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB1\_OTG\_HS\_ULPI\_CLK\_SLEEP\_DISABLE()\ (RCC\_C2-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_USB1OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06617}06617\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ (RCC\_C2-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_USB2OTGHSLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06618}06618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USB2\_OTG\_FS\_ULPI\_CLK\_SLEEP\_DISABLE()\ (RCC\_C2-\/>AHB1LPENR\ \&=\ \string~\ (RCC\_AHB1LPENR\_USB2OTGHSULPILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06619}06619\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06627}06627\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DCMI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06628}06628\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06629}06629\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CRYP\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06630}06630\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06631}06631\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06632}06632\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_HASH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06633}06633\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06634}06634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06635}06635\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SDMMC2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06636}06636\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D2SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_D2SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06637}06637\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D2SRAM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_D2SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06638}06638\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D2SRAM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ |=\ (RCC\_AHB2LPENR\_D2SRAM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06639}06639\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06640}06640\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DCMI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_DCMILPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06641}06641\ \textcolor{preprocessor}{\#if\ defined(CRYP)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06642}06642\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CRYP\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_CRYPLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06643}06643\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRYP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06644}06644\ \textcolor{preprocessor}{\#if\ defined(HASH)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06645}06645\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_HASH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_HASHLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06646}06646\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HASH\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06647}06647\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_RNG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_RNGLPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06648}06648\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SDMMC2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_SDMMC2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06649}06649\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D2SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_D2SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06650}06650\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D2SRAM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_D2SRAM2LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06651}06651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D2SRAM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB2LPENR\ \&=\ \string~\ (RCC\_AHB2LPENR\_D2SRAM3LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06652}06652\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06660}06660\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06661}06661\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOB\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOBLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06662}06662\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06663}06663\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIODLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06664}06664\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOELPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06665}06665\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOFLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06666}06666\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOGLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06667}06667\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOHLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06668}06668\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06669}06669\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOJ\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOJLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06670}06670\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOK\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_GPIOKLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06671}06671\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06672}06672\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_BDMA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_BDMALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06673}06673\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ADC3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_ADC3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06674}06674\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_BKPRAM\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ |=\ (RCC\_AHB4LPENR\_BKPRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06675}06675\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D3SRAM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR\ \ |=\ (RCC\_AHB4LPENR\_D3SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06676}06676\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06677}06677\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06678}06678\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOB\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOBLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06679}06679\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06680}06680\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIODLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06681}06681\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOELPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06682}06682\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOFLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06683}06683\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOGLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06684}06684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOH\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOHLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06685}06685\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06686}06686\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOJ\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOJLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06687}06687\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GPIOK\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_GPIOKLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06688}06688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_CRCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06689}06689\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_BDMA\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_BDMALPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06690}06690\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_ADC3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_ADC3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06691}06691\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_BKPRAM\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR)\ \&=\ \string~\ (RCC\_AHB4LPENR\_BKPRAMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06692}06692\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_D3SRAM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>AHB4LPENR\ \ \&=\ \string~\ (RCC\_AHB4LPENR\_D3SRAM1LPEN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06693}06693\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06701}06701\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LTDC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB3LPENR)\ |=\ (RCC\_APB3LPENR\_LTDCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06702}06702\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DSI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB3LPENR)\ |=\ (RCC\_APB3LPENR\_DSILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06703}06703\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_WWDG1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB3LPENR)\ |=\ (RCC\_APB3LPENR\_WWDG1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06704}06704\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06705}06705\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LTDC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB3LPENR)\ \&=\ \string~\ (RCC\_APB3LPENR\_LTDCLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06706}06706\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DSI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB3LPENR)\ \&=\ \string~\ (RCC\_APB3LPENR\_DSILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06707}06707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_WWDG1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB3LPENR)\ \&=\ \string~\ (RCC\_APB3LPENR\_WWDG1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06708}06708\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06716}06716\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06717}06717\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06718}06718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06719}06719\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06720}06720\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06721}06721\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM7LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06722}06722\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM12\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06723}06723\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM13\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM13LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06724}06724\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM14\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_TIM14LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06725}06725\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_LPTIM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06726}06726\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_WWDG2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_WWDG2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06727}06727\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_SPI2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06728}06728\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_SPI3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06729}06729\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPDIFRX\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_SPDIFRXLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06730}06730\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_USART2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06731}06731\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_USART3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06732}06732\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_UART4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06733}06733\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_UART5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06734}06734\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_I2C1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06735}06735\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_I2C2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06736}06736\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_I2C3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06737}06737\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CEC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_CECLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06738}06738\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DAC12\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_DAC12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06739}06739\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART7\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_UART7LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06740}06740\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART8\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ |=\ (RCC\_APB1LLPENR\_UART8LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06741}06741\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CRS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_CRSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06742}06742\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SWPMI\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_SWPMILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06743}06743\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_OPAMP\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_OPAMPLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06744}06744\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_MDIOS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_MDIOSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06745}06745\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_FDCAN\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HLPENR)\ |=\ (RCC\_APB1HLPENR\_FDCANLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06746}06746\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06747}06747\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06748}06748\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06749}06749\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06750}06750\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06751}06751\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06752}06752\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06753}06753\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM7LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06754}06754\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM12\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06755}06755\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM13\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM13LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06756}06756\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM14\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_TIM14LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06757}06757\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_LPTIM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06758}06758\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_WWDG2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_WWDG2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06759}06759\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_SPI2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06760}06760\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_SPI3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06761}06761\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPDIFRX\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_SPDIFRXLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06762}06762\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_USART2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06763}06763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_USART3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06764}06764\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_UART4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06765}06765\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_UART5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06766}06766\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_I2C1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06767}06767\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_I2C2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06768}06768\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_I2C3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06769}06769\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CEC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_CECLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06770}06770\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DAC12\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_DAC12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06771}06771\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART7\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_UART7LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06772}06772\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_UART8\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1LLPENR)\ \&=\ \string~\ (RCC\_APB1LLPENR\_UART8LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06773}06773\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CRS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_CRSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06774}06774\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SWPMI\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_SWPMILPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06775}06775\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_OPAMP\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_OPAMPLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06776}06776\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_MDIOS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_MDIOSLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06777}06777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_FDCAN\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB1HLPENR)\ \&=\ \string~\ (RCC\_APB1HLPENR\_FDCANLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06778}06778\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06786}06786\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06787}06787\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM8\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM8LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06788}06788\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_USART1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06789}06789\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART6\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_USART6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06790}06790\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SPI1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06791}06791\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SPI4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06792}06792\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM15\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM15LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06793}06793\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM16\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM16LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06794}06794\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM17\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_TIM17LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06795}06795\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SPI5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06796}06796\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SAI1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06797}06797\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SAI2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06798}06798\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_SAI3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06799}06799\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DFSDM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_DFSDM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06800}06800\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_HRTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ |=\ (RCC\_APB2LPENR\_HRTIMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06801}06801\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06802}06802\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06803}06803\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM8\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM8LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06804}06804\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_USART1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06805}06805\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_USART6\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_USART6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06806}06806\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SPI1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06807}06807\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SPI4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06808}06808\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM15\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM15LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06809}06809\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM16\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM16LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06810}06810\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_TIM17\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_TIM17LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06811}06811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SPI5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06812}06812\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SAI1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06813}06813\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SAI2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06814}06814\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_SAI3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06815}06815\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_DFSDM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_DFSDM1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06816}06816\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_HRTIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB2LPENR)\ \&=\ \string~\ (RCC\_APB2LPENR\_HRTIMLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06817}06817\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06825}06825\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SYSCFG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_SYSCFGLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06826}06826\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPUART1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPUART1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06827}06827\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI6\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_SPI6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06828}06828\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_I2C4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06829}06829\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPTIM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06830}06830\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPTIM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06831}06831\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPTIM4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06832}06832\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM5\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_LPTIM5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06833}06833\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_COMP12\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_COMP12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06834}06834\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_VREF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_VREFLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06835}06835\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_SAI4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06836}06836\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_RTC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ |=\ (RCC\_APB4LPENR\_RTCAPBLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06837}06837\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06838}06838\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SYSCFG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_SYSCFGLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06839}06839\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPUART1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPUART1LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06840}06840\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SPI6\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_SPI6LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06841}06841\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_I2C4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_I2C4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06842}06842\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPTIM2LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06843}06843\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPTIM3LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06844}06844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPTIM4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06845}06845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LPTIM5\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_LPTIM5LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06846}06846\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_COMP12\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_COMP12LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06847}06847\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_VREF\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_VREFLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06848}06848\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_SAI4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_SAI4LPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06849}06849\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_RTC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_C2-\/>APB4LPENR)\ \&=\ \string~\ (RCC\_APB4LPENR\_RTCAPBLPEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06850}06850\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06851}06851\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06852}06852\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06853}06853\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06857}06857\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06861}06861\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06862}06862\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06863}06863\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_BDMAAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06864}06864\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_BDMAAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06865}06865\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06866}06866\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_LPUART1AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06867}06867\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_LPUART1AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06868}06868\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06869}06869\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_SPI6AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06870}06870\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_SPI6AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06871}06871\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06872}06872\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_I2C4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06873}06873\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_I2C4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06874}06874\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06875}06875\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_LPTIM2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06876}06876\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_LPTIM2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06877}06877\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06878}06878\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_LPTIM3AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06879}06879\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_LPTIM3AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06880}06880\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06881}06881\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06882}06882\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM4\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_LPTIM4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06883}06883\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06884}06884\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06885}06885\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM5\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_LPTIM5AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06886}06886\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06887}06887\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_COMP12AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06888}06888\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_COMP12AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06889}06889\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06890}06890\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_VREFAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06891}06891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_VREFAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06892}06892\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06893}06893\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_RTCAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06894}06894\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_RTCAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06895}06895\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06896}06896\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_CRCAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06897}06897\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_CRCAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06898}06898\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06899}06899\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06900}06900\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_SAI4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06901}06901\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06902}06902\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06903}06903\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_ADC3AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06904}06904\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06905}06905\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_DTSAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06906}06906\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_DTSAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06907}06907\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06908}06908\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_BKPRAMAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06909}06909\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPRAM\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_BKPRAMAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06910}06910\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06911}06911\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_SRAM4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06912}06912\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D3SRAM1\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ |=\ (RCC\_D3AMR\_SRAM4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06913}06913\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06914}06914\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06915}06915\ \textcolor{preprocessor}{\#if\ defined(BDMA2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06916}06916\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA2\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_BDMA2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06917}06917\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06918}06918\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_GPIOAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06919}06919\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIO\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_GPIOAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06920}06920\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06921}06921\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_LPUART1AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06922}06922\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_LPUART1AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06923}06923\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06924}06924\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_SPI6AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06925}06925\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_SPI6AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06926}06926\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06927}06927\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_I2C4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06928}06928\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_I2C4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06929}06929\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06930}06930\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_LPTIM2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06931}06931\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_LPTIM2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06932}06932\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06933}06933\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_LPTIM3AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06934}06934\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_LPTIM3AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06935}06935\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06936}06936\ \textcolor{preprocessor}{\#if\ defined(DAC2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06937}06937\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_DAC2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06938}06938\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06939}06939\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_COMP12AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06940}06940\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_COMP12AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06941}06941\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06942}06942\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_VREFAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06943}06943\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_VREFAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06944}06944\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06945}06945\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_RTCAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06946}06946\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_RTCAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06947}06947\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06948}06948\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_DTSAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06949}06949\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_DTSAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06950}06950\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06951}06951\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06952}06952\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_DFSDM2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06953}06953\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06954}06954\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_BKPRAMAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06955}06955\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPRAM\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_BKPRAMAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06956}06956\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06957}06957\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_SRDSRAMAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06958}06958\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRDSRAM\_CLKAM\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ |=\ (RCC\_SRDAMR\_SRDSRAMAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06959}06959\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06960}06960\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06961}06961\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_BDMAAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06962}06962\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_BDMAAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06963}06963\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06964}06964\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_LPUART1AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06965}06965\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_LPUART1AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06966}06966\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06967}06967\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_SPI6AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06968}06968\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_SPI6AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06969}06969\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06970}06970\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_I2C4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06971}06971\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_I2C4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06972}06972\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06973}06973\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_LPTIM2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06974}06974\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_LPTIM2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06975}06975\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06976}06976\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_LPTIM3AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06977}06977\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_LPTIM3AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06978}06978\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06979}06979\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06980}06980\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM4\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_LPTIM4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06981}06981\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06982}06982\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06983}06983\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM5\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_LPTIM5AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06984}06984\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06985}06985\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_COMP12AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06986}06986\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_COMP12AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06987}06987\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06988}06988\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_VREFAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06989}06989\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_VREFAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06990}06990\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06991}06991\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_RTCAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06992}06992\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_RTCAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06993}06993\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06994}06994\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_CRCAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06995}06995\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_CRCAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06996}06996\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06997}06997\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06998}06998\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_SAI4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l06999}06999\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07000}07000\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07001}07001\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC3\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_ADC3AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07002}07002\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07003}07003\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_DTSAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07004}07004\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_DTSAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07005}07005\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07006}07006\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_BKPRAMAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07007}07007\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPRAM\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\ \&=\ \string~\ (RCC\_D3AMR\_BKPRAMAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07008}07008\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07009}07009\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3AMR\_SRAM4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07010}07010\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_D3SRAM1\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>D3AMR)\&=\ \string~\ (RCC\_D3AMR\_SRAM4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07011}07011\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07012}07012\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07013}07013\ \textcolor{preprocessor}{\#if\ defined(BDMA2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07014}07014\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BDMA2\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~\ (RCC\_SRDAMR\_BDMA2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07015}07015\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07016}07016\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_GPIOAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07017}07017\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIO\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~\ (RCC\_SRDAMR\_GPIOAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07018}07018\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07019}07019\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_LPUART1AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07020}07020\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~\ (RCC\_SRDAMR\_LPUART1AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07021}07021\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07022}07022\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_SPI6AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07023}07023\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~\ (RCC\_SRDAMR\_SPI6AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07024}07024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07025}07025\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_I2C4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07026}07026\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~\ (RCC\_SRDAMR\_I2C4AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07027}07027\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07028}07028\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_LPTIM2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07029}07029\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~\ (RCC\_SRDAMR\_LPTIM2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07030}07030\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07031}07031\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_LPTIM3AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07032}07032\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~\ (RCC\_SRDAMR\_LPTIM3AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07033}07033\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07034}07034\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_DAC2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07035}07035\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC2\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~\ (RCC\_SRDAMR\_DAC2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07036}07036\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07037}07037\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_COMP12AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07038}07038\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_COMP12\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~\ (RCC\_SRDAMR\_COMP12AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07039}07039\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07040}07040\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_VREFAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07041}07041\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_VREF\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~\ (RCC\_SRDAMR\_VREFAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07042}07042\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07043}07043\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_RTCAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07044}07044\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~(RCC\_SRDAMR\_RTCAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07045}07045\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07046}07046\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_DTSAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07047}07047\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DTS\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~(RCC\_SRDAMR\_DTSAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07048}07048\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07049}07049\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07050}07050\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~(RCC\_SRDAMR\_DFSDM2AMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07051}07051\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07052}07052\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_BKPRAMAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07053}07053\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BKPRAM\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~\ (RCC\_SRDAMR\_BKPRAMAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07054}07054\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07055}07055\ \textcolor{preprocessor}{\#if\ defined(RCC\_SRDAMR\_SRDSRAMAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07056}07056\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRDSRAM\_CLKAM\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>SRDAMR)\ \&=\ \string~\ (RCC\_SRDAMR\_SRDSRAMAMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07057}07057\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07058}07058\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07059}07059\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07060}07060\ \textcolor{preprocessor}{\#if\ defined(RCC\_CKGAENR\_AXICKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07064}07064\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXI\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_AXICKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07065}07065\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_AHBCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07066}07066\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CPU\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_CPUCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07067}07067\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_SDMMCCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07068}07068\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDMA\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_MDMACKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07069}07069\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_DMA2DCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07070}07070\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_LTDCCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07071}07071\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMUM\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_GFXMMUMCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07072}07072\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB12\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_AHB12CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07073}07073\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB34\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_AHB34CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07074}07074\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLIFT\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_FLIFTCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07075}07075\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OCTOSPI2\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_OCTOSPI2CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07076}07076\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_FMCCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07077}07077\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OCTOSPI1\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_OCTOSPI1CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07078}07078\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXIRAM1\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_AXIRAM1CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07079}07079\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXIRAM2\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_AXIRAM2CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07080}07080\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXIRAM3\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_AXIRAM3CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07081}07081\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMUS\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_GFXMMUSCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07082}07082\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ECCRAM\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_ECCRAMCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07083}07083\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTI\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_EXTICKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07084}07084\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JTAG\_CLKGA\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ |=\ (RCC\_CKGAENR\_JTAGCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07085}07085\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07086}07086\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07087}07087\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXI\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_AXICKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07088}07088\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_AHBCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07089}07089\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CPU\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_CPUCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07090}07090\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_SDMMCCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07091}07091\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MDMA\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_MDMACKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07092}07092\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2D\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_DMA2DCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07093}07093\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LTDC\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_LTDCCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07094}07094\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMUM\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_GFXMMUMCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07095}07095\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB12\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_AHB12CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07096}07096\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB34\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_AHB34CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07097}07097\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLIFT\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_FLIFTCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07098}07098\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OCTOSPI2\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_OCTOSPI2CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07099}07099\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_FMCCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07100}07100\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OCTOSPI1\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_OCTOSPI1CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07101}07101\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXIRAM1\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_AXIRAM1CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07102}07102\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXIRAM2\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_AXIRAM2CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07103}07103\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AXIRAM3\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_AXIRAM3CKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07104}07104\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GFXMMUS\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_GFXMMUSCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07105}07105\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ECCRAM\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_ECCRAMCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07106}07106\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_EXTI\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_EXTICKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07107}07107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_JTAG\_CLKGA\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ (RCC-\/>CKGAENR)\ \&=\ \string~\ (RCC\_CKGAENR\_JTAGCKG)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07108}07108\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07109}07109\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CKGAENR\_AXICKG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07110}07110\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07111}07111\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07112}07112\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07113}07113\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07133}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0b407a9e7c3eda603326c29e57d065e4}{07133}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_CONFIG(\_\_STATE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07134}07134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CR,\ RCC\_CR\_HSION\ |\ RCC\_CR\_HSIDIV\ ,\ (uint32\_t)(\_\_STATE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07135}07135\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07136}07136\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07145}\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{07145}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_HSI\_DIVIDER()\ ((uint32\_t)(READ\_BIT(RCC-\/>CR,\ RCC\_CR\_HSIDIV)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07146}07146\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07162}\mbox{\hyperlink{group___r_c_c___exported___macros_gaab944f562b53fc74bcc0e4958388fd42}{07162}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_ENABLE()\ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07163}\mbox{\hyperlink{group___r_c_c___exported___macros_ga0c0dc8bc0ef58703782f45b4e487c031}{07163}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_DISABLE()\ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07164}07164\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07165}07165\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07172}07172\ \textcolor{preprocessor}{\#if\ defined(RCC\_VER\_X)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07173}07173\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_\_HSICalibrationValue\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07174}07174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07175}07175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ if(HAL\_GetREVID()\ <=\ REV\_ID\_Y)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07176}07176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07177}07177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if((\_\_HSICalibrationValue\_\_)\ ==\ RCC\_HSICALIBRATION\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07178}07178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07179}07179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>HSICFGR,\ HAL\_RCC\_REV\_Y\_HSITRIM\_Msk,\ ((uint32\_t)0x20)\ <<\ HAL\_RCC\_REV\_Y\_HSITRIM\_Pos);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07180}07180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07181}07181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07182}07182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07183}07183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>HSICFGR,\ HAL\_RCC\_REV\_Y\_HSITRIM\_Msk,\ (uint32\_t)(\_\_HSICalibrationValue\_\_)\ <<\ HAL\_RCC\_REV\_Y\_HSITRIM\_Pos);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07184}07184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07185}07185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07186}07186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07187}07187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07188}07188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>HSICFGR,\ RCC\_HSICFGR\_HSITRIM,\ (uint32\_t)(\_\_HSICalibrationValue\_\_)\ <<\ RCC\_HSICFGR\_HSITRIM\_Pos);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07189}07189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07190}07190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07191}07191\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07192}07192\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07193}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7bccced288554b8598110b465701fad0}{07193}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_\_HSICalibrationValue\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07194}07194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>HSICFGR,\ RCC\_HSICFGR\_HSITRIM,\ (uint32\_t)(\_\_HSICalibrationValue\_\_)\ <<\ RCC\_HSICFGR\_HSITRIM\_Pos);}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07195}07195\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*RCC\_VER\_X*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07205}\mbox{\hyperlink{group___r_c_c___exported___macros_gae069a430441e0547d753a7b47feaebd1}{07205}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSISTOP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07206}\mbox{\hyperlink{group___r_c_c___exported___macros_gaca5ca4b6c2cbd0e638b4c3b8b71cbc61}{07206}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSISTOP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07207}07207\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07208}07208\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07216}\mbox{\hyperlink{group___r_c_c___exported___macros_ga93d851ecdcd6c910044b0533261945f3}{07216}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI48\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSI48ON);}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07217}07217\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07218}\mbox{\hyperlink{group___r_c_c___exported___macros_ga963c000b8bce770c16acb68476919120}{07218}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI48\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSI48ON);}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07219}07219\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07236}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa84c473d288b2cd3f4e651ffedb24bf2}{07236}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CSI\_ENABLE()\ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_CSION)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07237}\mbox{\hyperlink{group___r_c_c___exported___macros_ga38ba86c735ee6c2c84eb4a3db654dd91}{07237}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CSI\_DISABLE()\ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_CSION)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07238}07238\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07245}07245\ \textcolor{preprocessor}{\#if\ defined(RCC\_VER\_X)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07246}07246\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST(\_\_CSICalibrationValue\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07247}07247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07248}07248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ if(HAL\_GetREVID()\ <=\ REV\_ID\_Y)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07249}07249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07250}07250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if((\_\_CSICalibrationValue\_\_)\ ==\ RCC\_CSICALIBRATION\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07251}07251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07252}07252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>HSICFGR,\ HAL\_RCC\_REV\_Y\_CSITRIM\_Msk,\ ((uint32\_t)0x10)\ <<\ HAL\_RCC\_REV\_Y\_CSITRIM\_Pos);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07253}07253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07254}07254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07255}07255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07256}07256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>HSICFGR,\ HAL\_RCC\_REV\_Y\_CSITRIM\_Msk,\ (uint32\_t)(\_\_CSICalibrationValue\_\_)\ <<\ HAL\_RCC\_REV\_Y\_CSITRIM\_Pos);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07257}07257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07258}07258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07259}07259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07260}07260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07261}07261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CSICFGR,\ RCC\_CSICFGR\_CSITRIM,\ (uint32\_t)(\_\_CSICalibrationValue\_\_)\ <<\ RCC\_CSICFGR\_CSITRIM\_Pos);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07262}07262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07263}07263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07264}07264\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07265}07265\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07266}\mbox{\hyperlink{group___r_c_c___exported___macros_ga54e1aa79a9bcfa75e52f2125d45ebb45}{07266}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST(\_\_CSICalibrationValue\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07267}07267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07268}07268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CSICFGR,\ RCC\_CSICFGR\_CSITRIM,\ (uint32\_t)(\_\_CSICalibrationValue\_\_)\ <<\ RCC\_CSICFGR\_CSITRIM\_Pos);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07269}07269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07270}07270\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07271}07271\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*RCC\_VER\_X*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07281}\mbox{\hyperlink{group___r_c_c___exported___macros_gabd28d1ef7255a06b8a2aa9d478a175df}{07281}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CSISTOP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_CSIKERON)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07282}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf2e8867dca9dc1487419487025317839}{07282}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CSISTOP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_CSIKERON)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07283}07283\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07284}07284\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07293}\mbox{\hyperlink{group___r_c_c___exported___macros_ga560de8b8991db4a296de878a7a8aa58b}{07293}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07294}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4f96095bb4acda60b7f66d5d927da181}{07294}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07295}07295\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07318}07318\ \textcolor{preprocessor}{\#if\ defined(RCC\_CR\_HSEEXT)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07319}07319\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07320}07320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07321}07321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if\ ((\_\_STATE\_\_)\ ==\ RCC\_HSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07322}07322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07323}07323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07324}07324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07325}07325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if\ ((\_\_STATE\_\_)\ ==\ RCC\_HSE\_OFF)\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07326}07326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07327}07327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07328}07328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEEXT);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07329}07329\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07330}07330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07331}07331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if\ ((\_\_STATE\_\_)\ ==\ RCC\_HSE\_BYPASS)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07332}07332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07333}07333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07334}07334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEEXT);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07335}07335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07336}07336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07337}07337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_HSE\_BYPASS\_DIGITAL)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07338}07338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07339}07339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07340}07340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEEXT);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07341}07341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07342}07342\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07343}07343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07344}07344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07345}07345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07346}07346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07347}07347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEEXT);\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07348}07348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07349}07349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07350}07350\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07351}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa3d98648399f15d02645ef84f6ca8e4b}{07351}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07352}07352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07353}07353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if\ ((\_\_STATE\_\_)\ ==\ RCC\_HSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07354}07354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07355}07355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07356}07356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07357}07357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if\ ((\_\_STATE\_\_)\ ==\ RCC\_HSE\_OFF)\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07358}07358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07359}07359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07360}07360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07361}07361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07362}07362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if\ ((\_\_STATE\_\_)\ ==\ RCC\_HSE\_BYPASS)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07363}07363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07364}07364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07365}07365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07366}07366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07367}07367\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07368}07368\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07369}07369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07370}07370\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07371}07371\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07372}07372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07373}07373\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CR\_HSEEXT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07374}07374\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07403}07403\ \textcolor{preprocessor}{\#if\ defined(RCC\_BDCR\_LSEEXT)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07404}07404\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07405}07405\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07406}07406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07407}07407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07408}07408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07409}07409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07410}07410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_OFF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07411}07411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07412}07412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07413}07413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEEXT);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07414}07414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07415}07415\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07416}07416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_BYPASS)\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07417}07417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07418}07418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07419}07419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEEXT);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07420}07420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07421}07421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07422}07422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_BYPASS\_DIGITAL)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07423}07423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07424}07424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07425}07425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEEXT);\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07426}07426\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07427}07427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07428}07428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07429}07429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07430}07430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07431}07431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07432}07432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEEXT);\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07433}07433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07434}07434\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07435}07435\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07436}07436\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07437}\mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}{07437}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07438}07438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07439}07439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07440}07440\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07441}07441\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07442}07442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07443}07443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_OFF)\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07444}07444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07445}07445\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07446}07446\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07447}07447\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07448}07448\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_BYPASS)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07449}07449\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07450}07450\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07451}07451\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07452}07452\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07453}07453\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07454}07454\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07455}07455\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07456}07456\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07457}07457\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07458}07458\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07459}07459\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07460}07460\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_BDCR\_LSEEXT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07468}\mbox{\hyperlink{group___r_c_c___exported___macros_gab7cc36427c31da645a0e38e181f8ce0f}{07468}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07469}\mbox{\hyperlink{group___r_c_c___exported___macros_gaab5eeb81fc9f0c8d4450069f7a751855}{07469}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07470}07470\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07492}\mbox{\hyperlink{group___r_c_c___exported___macros_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{07492}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CLKPRESCALER(\_\_RTCCLKSource\_\_)\ (((\_\_RTCCLKSource\_\_)\ \&\ RCC\_BDCR\_RTCSEL)\ ==\ RCC\_BDCR\_RTCSEL)\ ?\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07493}07493\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_RTCPRE,\ (((\_\_RTCCLKSource\_\_)\ \&\ 0xFFFFCFFU)\ >>\ 4))\ :\ CLEAR\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_RTCPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07494}07494\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07495}\mbox{\hyperlink{group___r_c_c___exported___macros_ga2b1e5349631886f29040d7a31c002718}{07495}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CONFIG(\_\_RTCCLKSource\_\_)\ do\ \{\ \_\_HAL\_RCC\_RTC\_CLKPRESCALER(\_\_RTCCLKSource\_\_);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07496}07496\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC-\/>BDCR\ |=\ ((\_\_RTCCLKSource\_\_)\ \&\ 0x00000FFFU);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07497}07497\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while\ (0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07498}07498\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07499}\mbox{\hyperlink{group___r_c_c___exported___macros_gad40d00ff1c984ebd011ea9f6e7f93c44}{07499}}\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_RCC\_GET\_RTC\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07500}07500\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07501}07501\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07507}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3bf7da608ff985873ca8e248fb1dc4f0}{07507}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_FORCE()\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07508}\mbox{\hyperlink{group___r_c_c___exported___macros_ga14f32622c65f4ae239ba8cb00d510321}{07508}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_RELEASE()\ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07509}07509\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07517}\mbox{\hyperlink{group___r_c_c___exported___macros_gaaf196a2df41b0bcbc32745c2b218e696}{07517}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLL1ON)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07518}\mbox{\hyperlink{group___r_c_c___exported___macros_ga718a6afcb1492cc2796be78445a7d5ab}{07518}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLL1ON)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07519}07519\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07537}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{07537}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLCLKOUT\_ENABLE(\_\_RCC\_PLL1ClockOut\_\_)\ \ \ SET\_BIT(RCC-\/>PLLCFGR,\ (\_\_RCC\_PLL1ClockOut\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07538}07538\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07539}\mbox{\hyperlink{group___r_c_c___exported___macros_gad5e1cc5aa5e64ef76506478bf3f23e1d}{07539}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLCLKOUT\_DISABLE(\_\_RCC\_PLL1ClockOut\_\_)\ \ CLEAR\_BIT(RCC-\/>PLLCFGR,\ (\_\_RCC\_PLL1ClockOut\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07540}07540\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07541}07541\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07547}\mbox{\hyperlink{group___r_c_c___exported___macros_ga55ff917129b4eafb127d90ba35a0ce0e}{07547}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLFRACN\_ENABLE()\ \ \ SET\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLL1FRACEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07548}07548\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07549}\mbox{\hyperlink{group___r_c_c___exported___macros_gad7afed1d1075825e286f7880b8f72dd1}{07549}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLFRACN\_DISABLE()\ \ CLEAR\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLL1FRACEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07550}07550\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07551}07551\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07593}\mbox{\hyperlink{group___r_c_c___exported___macros_ga69b310a74311ec6719ab9463ecaebcb9}{07593}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_CONFIG(\_\_RCC\_PLLSOURCE\_\_,\ \_\_PLLM1\_\_,\ \_\_PLLN1\_\_,\ \_\_PLLP1\_\_,\ \_\_PLLQ1\_\_,\_\_PLLR1\_\_\ )\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07594}07594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\{\ MODIFY\_REG(RCC-\/>PLLCKSELR,\ (RCC\_PLLCKSELR\_PLLSRC\ |\ RCC\_PLLCKSELR\_DIVM1)\ ,\ ((\_\_RCC\_PLLSOURCE\_\_)\ |\ (\ (\_\_PLLM1\_\_)\ <<4U)));\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07595}07595\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG\ (RCC-\/>PLL1DIVR\ ,\ (\ (((\_\_PLLN1\_\_)\ -\/\ 1U\ )\&\ RCC\_PLL1DIVR\_N1)\ |\ ((((\_\_PLLP1\_\_)\ -\/1U\ )\ <<\ 9U)\ \&\ RCC\_PLL1DIVR\_P1)\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07596}07596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLQ1\_\_)\ -\/1U)\ <<\ 16U)\&\ RCC\_PLL1DIVR\_Q1)\ |\ ((((\_\_PLLR1\_\_)\ -\/\ 1U)\ <<\ 24U)\&\ RCC\_PLL1DIVR\_R1)));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07597}07597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07598}07598\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07599}07599\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07609}\mbox{\hyperlink{group___r_c_c___exported___macros_gaf9a8466f991888332ec978dc92c62d7d}{07609}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG(\_\_PLLSOURCE\_\_)\ MODIFY\_REG(RCC-\/>PLLCKSELR,\ RCC\_PLLCKSELR\_PLLSRC,\ (\_\_PLLSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07610}07610\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07611}07611\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07628}\mbox{\hyperlink{group___r_c_c___exported___macros_gaa7662098d7459db3e7888ed8e60c88c6}{07628}}\ \textcolor{preprocessor}{\ \#define\ \ \_\_HAL\_RCC\_PLLFRACN\_CONFIG(\_\_RCC\_PLL1FRACN\_\_)\ MODIFY\_REG(RCC-\/>PLL1FRACR,\ RCC\_PLL1FRACR\_FRACN1,\ (uint32\_t)(\_\_RCC\_PLL1FRACN\_\_)\ <<\ RCC\_PLL1FRACR\_FRACN1\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07629}07629\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07630}07630\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07640}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3c75fa8ed4bf3c61dd2ac24b41da6f6d}{07640}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_VCIRANGE(\_\_RCC\_PLL1VCIRange\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07641}07641\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLL1RGE,\ (\_\_RCC\_PLL1VCIRange\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07642}07642\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07643}07643\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07654}\mbox{\hyperlink{group___r_c_c___exported___macros_ga1cfc604e0630d8556dd383cf3d50b9e8}{07654}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_VCORANGE(\_\_RCC\_PLL1VCORange\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07655}07655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLL1VCOSEL,\ (\_\_RCC\_PLL1VCORange\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07656}07656\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07657}07657\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07658}07658\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07667}\mbox{\hyperlink{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}{07667}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE()\ ((uint32\_t)(RCC-\/>CFGR\ \&\ RCC\_CFGR\_SWS))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07668}07668\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07669}07669\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07679}\mbox{\hyperlink{group___r_c_c___exported___macros_ga32f72b8c5b7e97b415867c57f9fafed6}{07679}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCLK\_CONFIG(\_\_RCC\_SYSCLKSOURCE\_\_)\ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_SW,\ (\_\_RCC\_SYSCLKSOURCE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07680}07680\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07689}\mbox{\hyperlink{group___r_c_c___exported___macros_ga3ea1390f8124e2b3b8d53e95541d6e53}{07689}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE()\ ((uint32\_t)(RCC-\/>PLLCKSELR\ \&\ RCC\_PLLCKSELR\_PLLSRC))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07690}07690\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07707}\mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}{07707}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO1\_CONFIG(\_\_MCOCLKSOURCE\_\_,\ \_\_MCODIV\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07708}07708\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ (RCC\_CFGR\_MCO1\ |\ RCC\_CFGR\_MCO1PRE),\ ((\_\_MCOCLKSOURCE\_\_)\ |\ (\_\_MCODIV\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07709}07709\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07723}\mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_gabb7360422910dd65312786fc49722d25}{07723}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO2\_CONFIG(\_\_MCOCLKSOURCE\_\_,\ \_\_MCODIV\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07724}07724\ \textcolor{preprocessor}{\ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ (RCC\_CFGR\_MCO2\ |\ RCC\_CFGR\_MCO2PRE),\ ((\_\_MCOCLKSOURCE\_\_)\ |\ ((\_\_MCODIV\_\_)\ <<\ 7)));}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07725}07725\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07745}07745\ \textcolor{preprocessor}{\#if\ defined(RCC\_VER\_X)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07746}07746\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSEDRIVE\_CONFIG(\_\_LSEDRIVE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07747}07747\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07748}07748\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ if((HAL\_GetREVID()\ <=\ REV\_ID\_Y)\ \&\&\ (((\_\_LSEDRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_MEDIUMLOW)\ ||\ ((\_\_LSEDRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_MEDIUMHIGH)))\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07749}07749\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07750}07750\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>BDCR,\ RCC\_BDCR\_LSEDRV,\ (\string~(uint32\_t)(\_\_LSEDRIVE\_\_))\ \&\ RCC\_BDCR\_LSEDRV\_Msk);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07751}07751\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07752}07752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07753}07753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07754}07754\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>BDCR,\ RCC\_BDCR\_LSEDRV,\ (uint32\_t)(\_\_LSEDRIVE\_\_));\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07755}07755\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07756}07756\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07757}07757\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07758}\mbox{\hyperlink{group___r_c_c___exported___macros_gad6731530ebbbcc0696e9bd94eb0d2724}{07758}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSEDRIVE\_CONFIG(\_\_LSEDRIVE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07759}07759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>BDCR,\ RCC\_BDCR\_LSEDRV,\ (uint32\_t)(\_\_LSEDRIVE\_\_));}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07760}07760\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*RCC\_VER\_X*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07769}\mbox{\hyperlink{group___r_c_c___exported___macros_gada37410b216acbb9cd062f17c585517b}{07769}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WAKEUPSTOP\_CLK\_CONFIG(\_\_RCC\_STOPWUCLK\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07770}07770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_STOPWUCK,\ (\_\_RCC\_STOPWUCLK\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07771}07771\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07780}\mbox{\hyperlink{group___r_c_c___exported___macros_gae392379f2184e3e299cfe4f31d603ca3}{07780}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_KERWAKEUPSTOP\_CLK\_CONFIG(\_\_RCC\_STOPKERWUCLK\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07781}07781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_STOPKERWUCK,\ (\_\_RCC\_STOPKERWUCLK\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07782}07782\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07801}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga180fb20a37b31a6e4f7e59213a6c0405}{07801}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ENABLE\_IT(\_\_INTERRUPT\_\_)\ SET\_BIT(RCC-\/>CIER,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07802}07802\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07817}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gafc4df8cd4df0a529d11f18bf1f7e9f50}{07817}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DISABLE\_IT(\_\_INTERRUPT\_\_)\ CLEAR\_BIT(RCC-\/>CIER,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07818}07818\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07834}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}{07834}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_IT(\_\_INTERRUPT\_\_)\ (RCC-\/>CICR\ =\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07835}07835\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07852}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}{07852}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_IT(\_\_INTERRUPT\_\_)\ ((RCC-\/>CIFR\ \&\ (\_\_INTERRUPT\_\_))\ ==\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07853}07853\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07856}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gaf28c11b36035ef1e27883ff7ee2c46b0}{07856}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS()\ (RCC-\/>RSR\ |=\ RCC\_RSR\_RMVF)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07857}07857\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07858}07858\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07859}07859\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_CLEAR\_RESET\_FLAGS()\ (RCC\_C1-\/>RSR\ |=\ RCC\_RSR\_RMVF)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07860}07860\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07861}07861\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_CLEAR\_RESET\_FLAGS()\ (RCC\_C2-\/>RSR\ |=\ RCC\_RSR\_RMVF)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07862}07862\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07863}07863\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07864}07864\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07898}07898\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_MASK\ \ ((uint8\_t)0x1F)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07899}07899\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_)\ (((((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 1U)?\ RCC-\/>CR\ :((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 2U)\ ?\ RCC-\/>BDCR\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07900}07900\ \textcolor{preprocessor}{((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 3U)?\ RCC-\/>CSR\ :\ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 4U)?\ RCC-\/>RSR\ :RCC-\/>CIFR))))\ \ \&\ (1U\ <<\ ((\_\_FLAG\_\_)\ \&\ RCC\_FLAG\_MASK)))!=\ 0U)?\ 1U\ :\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07901}07901\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07902}07902\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C1\_GET\_FLAG(\_\_FLAG\_\_)\ (((((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 1U)?\ RCC-\/>CR\ :((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 2U)\ ?\ RCC-\/>BDCR\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07903}07903\ \textcolor{preprocessor}{((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 3U)?\ RCC-\/>CSR\ :\ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 4U)?\ RCC\_C1-\/>RSR\ :RCC-\/>CIFR))))\ \ \&\ (1U\ <<\ ((\_\_FLAG\_\_)\ \&\ RCC\_FLAG\_MASK)))!=\ 0U)?\ 1U\ :\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07904}07904\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07905}07905\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_GET\_FLAG(\_\_FLAG\_\_)\ (((((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 1U)?\ RCC-\/>CR\ :((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 2U)\ ?\ RCC-\/>BDCR\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07906}07906\ \textcolor{preprocessor}{((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 3U)?\ RCC-\/>CSR\ :\ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 4U)?\ RCC\_C2-\/>RSR\ :RCC-\/>CIFR))))\ \ \&\ (1U\ <<\ ((\_\_FLAG\_\_)\ \&\ RCC\_FLAG\_MASK)))!=\ 0U)?\ 1U\ :\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07907}07907\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07908}07908\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07909}07909\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07944}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga80017c6bf8a5c6f53a1a21bb8db93a82}{07944}}\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_MASK\ \ ((uint8\_t)0x1F)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07945}\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{07945}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_)\ (((((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 1U)?\ RCC-\/>CR\ :((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 2U)\ ?\ RCC-\/>BDCR\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07946}07946\ \textcolor{preprocessor}{((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 3U)?\ RCC-\/>CSR\ :\ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ 4U)?\ RCC-\/>RSR\ :RCC-\/>CIFR))))\ \ \&\ (1UL\ <<\ ((\_\_FLAG\_\_)\ \&\ RCC\_FLAG\_MASK)))!=\ 0U)?\ 1U\ :\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07947}07947\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07948}07948\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07953}\mbox{\hyperlink{group___r_c_c___exported___macros_ga4249cf06f1a18ad29e2e6773fc621cc5}{07953}}\ \textcolor{preprocessor}{\#define\ RCC\_GET\_PLL\_OSCSOURCE()\ ((RCC-\/>PLLCKSELR\ \&\ RCC\_PLLCKSELR\_PLLSRC)\ >>\ RCC\_PLLCKSELR\_PLLSRC\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07954}07954\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07959}07959\ \textcolor{comment}{/*\ Include\ RCC\ HAL\ Extension\ module\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07960}07960\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h}{stm32h7xx\_hal\_rcc\_ex.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07961}07961\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07962}07962\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07970}07970\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ \ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07971}\mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{07971}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{HAL\_RCC\_DeInit}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07972}\mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga9c504088722e03830df6caad932ad06b}{07972}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga9c504088722e03830df6caad932ad06b}{HAL\_RCC\_OscConfig}}(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ *RCC\_OscInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07973}\mbox{\hyperlink{group___r_c_c___exported___functions___group1_gad0a4b5c7459219fafc15f3f867563ef3}{07973}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gad0a4b5c7459219fafc15f3f867563ef3}{HAL\_RCC\_ClockConfig}}(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ *RCC\_ClkInitStruct,\ uint32\_t\ FLatency);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07974}07974\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07982}07982\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ ************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07983}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{07983}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{HAL\_RCC\_MCOConfig}}(uint32\_t\ RCC\_MCOx,\ uint32\_t\ RCC\_MCOSource,\ uint32\_t\ RCC\_MCODiv);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07984}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa0f440ce71c18e95b12b2044cc044bea}{07984}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa0f440ce71c18e95b12b2044cc044bea}{HAL\_RCC\_EnableCSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07985}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb}{07985}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb}{HAL\_RCC\_DisableCSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07986}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{07986}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07987}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{07987}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07988}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gab3042d8ac5703ac696cabf0ee461c599}{07988}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gab3042d8ac5703ac696cabf0ee461c599}{HAL\_RCC\_GetPCLK1Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07989}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabbd5f8933a5ee05e4b3384e33026aca1}{07989}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabbd5f8933a5ee05e4b3384e33026aca1}{HAL\_RCC\_GetPCLK2Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07990}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{07990}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{HAL\_RCC\_GetOscConfig}}(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ *RCC\_OscInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07991}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabc95375dfca279d88b9ded9d063d2323}{07991}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabc95375dfca279d88b9ded9d063d2323}{HAL\_RCC\_GetClockConfig}}(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ *RCC\_ClkInitStruct,\ uint32\_t\ *pFLatency);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07992}07992\ \textcolor{comment}{/*\ CSS\ NMI\ IRQ\ handler\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07993}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga0c124cf403362750513cae7fb6e6b195}{07993}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga0c124cf403362750513cae7fb6e6b195}{HAL\_RCC\_NMI\_IRQHandler}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07994}07994\ \textcolor{comment}{/*\ User\ Callbacks\ in\ non\ blocking\ mode\ (IT\ mode)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07995}\mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa6a4bfea38a4d69462d2f1ef8204596d}{07995}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa6a4bfea38a4d69462d2f1ef8204596d}{HAL\_RCC\_CCSCallback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l07996}07996\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08005}08005\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08006}08006\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08007}08007\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08012}\mbox{\hyperlink{group___r_c_c___private___constants_gac0cd4ed24fa948844e1a40b12c450f32}{08012}}\ \textcolor{preprocessor}{\#define\ HSE\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ HSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08013}\mbox{\hyperlink{group___r_c_c___private___constants_gad9e56670dcbbe9dbc3a8971b36bbec58}{08013}}\ \textcolor{preprocessor}{\#define\ HSI\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ (2U)\ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08014}\mbox{\hyperlink{group___r_c_c___private___constants_ga74c428476bf09522ab368920c9743fd2}{08014}}\ \textcolor{preprocessor}{\#define\ HSI48\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ (2U)\ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08015}\mbox{\hyperlink{group___r_c_c___private___constants_gaea1c07a1c2fb29b7bbeae3152dcc0341}{08015}}\ \textcolor{preprocessor}{\#define\ CSI\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ (2U)\ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08016}\mbox{\hyperlink{group___r_c_c___private___constants_gad52c7f624c88b0c82ab41b9dbd2b347f}{08016}}\ \textcolor{preprocessor}{\#define\ LSI\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ (2U)\ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08017}\mbox{\hyperlink{group___r_c_c___private___constants_gad54d8ad9b3511329efee38b3ad0665de}{08017}}\ \textcolor{preprocessor}{\#define\ PLL\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ (2U)\ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08018}\mbox{\hyperlink{group___r_c_c___private___constants_gab3caadc0f23d394d1033aba55d31fcdc}{08018}}\ \textcolor{preprocessor}{\#define\ CLOCKSWITCH\_TIMEOUT\_VALUE\ \ (5000U)\ }\textcolor{comment}{/*\ 5\ s\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08019}\mbox{\hyperlink{group___r_c_c___private___constants_gae578b5efd6bd38193ab426ce65cb77b1}{08019}}\ \textcolor{preprocessor}{\#define\ RCC\_DBP\_TIMEOUT\_VALUE\ \ \ \ \ \ (100U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08020}\mbox{\hyperlink{group___r_c_c___private___constants_gafe8ed1c0ca0e1c17ea69e09391498cc7}{08020}}\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_TIMEOUT\_VALUE\ \ \ \ \ \ LSE\_STARTUP\_TIMEOUT}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08021}08021\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08026}08026\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08035}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga3da0bb3923503cb8e84e5bd75912fbb8}{08035}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_OSCILLATORTYPE(OSCILLATOR)\ (((OSCILLATOR)\ ==\ RCC\_OSCILLATORTYPE\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08036}08036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_HSE)\ ==\ RCC\_OSCILLATORTYPE\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08037}08037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_HSI)\ ==\ RCC\_OSCILLATORTYPE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08038}08038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_CSI)\ ==\ RCC\_OSCILLATORTYPE\_CSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08039}08039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_LSI)\ ==\ RCC\_OSCILLATORTYPE\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08040}08040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_LSE)\ ==\ RCC\_OSCILLATORTYPE\_LSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08041}08041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((OSCILLATOR)\ \&\ RCC\_OSCILLATORTYPE\_HSI48)\ ==\ RCC\_OSCILLATORTYPE\_HSI48))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08042}08042\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08043}08043\ \textcolor{preprocessor}{\#if\ defined(RCC\_CR\_HSEEXT)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08044}08044\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSE(HSE)\ (((HSE)\ ==\ RCC\_HSE\_OFF)\ ||\ ((HSE)\ ==\ RCC\_HSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08045}08045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HSE)\ ==\ RCC\_HSE\_BYPASS)\ ||\ ((HSE)\ ==\ RCC\_HSE\_BYPASS\_DIGITAL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08046}08046\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08047}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga287bbcafd73d07ec915c2f793301908a}{08047}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSE(HSE)\ (((HSE)\ ==\ RCC\_HSE\_OFF)\ ||\ ((HSE)\ ==\ RCC\_HSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08048}08048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HSE)\ ==\ RCC\_HSE\_BYPASS))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08049}08049\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CR\_HSEEXT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08050}08050\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08051}08051\ \textcolor{preprocessor}{\#if\ defined(RCC\_BDCR\_LSEEXT)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08052}08052\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE(LSE)\ (((LSE)\ ==\ RCC\_LSE\_OFF)\ ||\ ((LSE)\ ==\ RCC\_LSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08053}08053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LSE)\ ==\ RCC\_LSE\_BYPASS)\ ||\ ((LSE)\ ==\ RCC\_LSE\_BYPASS\_DIGITAL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08054}08054\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08055}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga95d2678bf8f46e932e7cba75619a4d2c}{08055}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE(LSE)\ (((LSE)\ ==\ RCC\_LSE\_OFF)\ ||\ ((LSE)\ ==\ RCC\_LSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08056}08056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LSE)\ ==\ RCC\_LSE\_BYPASS))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08057}08057\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_BDCR\_LSEEXT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08058}08058\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08059}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga9d2bad5b4ad9ba8fb224ddbd949c27d6}{08059}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI(HSI)\ (((HSI)\ ==\ RCC\_HSI\_OFF)\ ||\ ((HSI)\ ==\ RCC\_HSI\_ON)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08060}08060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HSI)\ ==\ RCC\_HSI\_DIV1)\ ||\ ((HSI)\ ==\ RCC\_HSI\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08061}08061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HSI)\ ==\ RCC\_HSI\_DIV4)\ ||\ ((HSI)\ ==\ RCC\_HSI\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08062}08062\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08063}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga87cb017c40c63651af966309b70bf88a}{08063}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI48(HSI48)\ (((HSI48)\ ==\ RCC\_HSI48\_OFF)\ ||\ ((HSI48)\ ==\ RCC\_HSI48\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08064}08064\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08065}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaaa7381dd9821c69346ce64453863b786}{08065}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSI(LSI)\ (((LSI)\ ==\ RCC\_LSI\_OFF)\ ||\ ((LSI)\ ==\ RCC\_LSI\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08066}08066\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08067}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaf62b4757433d3aeb751491cf6ddc189f}{08067}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CSI(CSI)\ (((CSI)\ ==\ RCC\_CSI\_OFF)\ ||\ ((CSI)\ ==\ RCC\_CSI\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08068}08068\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08069}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga373b85039eb8036373fe80948c153ee0}{08069}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL(PLL)\ (((PLL)\ ==\ RCC\_PLL\_NONE)\ ||((PLL)\ ==\ RCC\_PLL\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08070}08070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PLL)\ ==\ RCC\_PLL\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08071}08071\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08072}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae1aef66aae2c0374be3c7c62d389282f}{08072}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_PLLSOURCE\_CSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08073}08073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_PLLSOURCE\_HSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08074}08074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_PLLSOURCE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08075}08075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_PLLSOURCE\_HSE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08076}08076\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08077}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga99e364438d03030e80e9ddcc2f964509}{08077}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLRGE\_VALUE(VALUE)\ (((VALUE)\ ==\ RCC\_PLL1VCIRANGE\_0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08078}08078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL1VCIRANGE\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08079}08079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL1VCIRANGE\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08080}08080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL1VCIRANGE\_3))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08081}08081\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08082}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga839a2381e5e15dabdbd859c14a0fe3d2}{08082}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLVCO\_VALUE(VALUE)\ (((VALUE)\ ==\ RCC\_PLL1VCOWIDE)\ ||\ ((VALUE)\ ==\ RCC\_PLL1VCOMEDIUM))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08083}08083\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08084}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga5206be7b66589b81309ee462699c6b11}{08084}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLFRACN\_VALUE(VALUE)\ ((VALUE)\ <=\ 8191U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08085}08085\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08086}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga8db327c085e20aeb673a9784f8508597}{08086}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLM\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 63U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08087}08087\ \textcolor{preprocessor}{\#if\ !defined(RCC\_VER\_2\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08088}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga12835741fbedd278ad1e91abebe00837}{08088}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLN\_VALUE(VALUE)\ ((4U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 512U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08089}08089\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08090}08090\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLN\_VALUE(VALUE)\ ((8U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 420U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08091}08091\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !RCC\_VER\_2\_0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08092}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad808f83505f4e802e5bafab7831f0235}{08092}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLP\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 128U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08093}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad66dbe75bf8ab2b64b200e796281a851}{08093}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLQ\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 128U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08094}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga73abbfc3c2f9e5e3621a6d8321c88c3b}{08094}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLR\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 128U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08095}08095\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08096}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga07b364b5bfc3e347da9b5dbb84f81809}{08096}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLCLOCKOUT\_VALUE(VALUE)\ (((VALUE)\ ==\ RCC\_PLL1\_DIVP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08097}08097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL1\_DIVQ)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08098}08098\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL1\_DIVR))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08099}08099\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08100}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaedf7abbab300ed340b88d5f665910707}{08100}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLOCKTYPE(CLK)\ ((1U\ <=\ (CLK))\ \&\&\ ((CLK)\ <=\ 0x3FU))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08101}08101\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08102}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga0797bfc445903525324cbd06a6cebbd2}{08102}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_CSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08103}08103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08104}08104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08105}08105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSOURCE\_PLLCLK))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08106}08106\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08107}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga7c7dfc41a7f7f051286393bb468dabe0}{08107}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLK(SYSCLK)\ (((SYSCLK)\ ==\ RCC\_SYSCLK\_DIV1)\ \ \ ||\ ((SYSCLK)\ ==\ RCC\_SYSCLK\_DIV2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08108}08108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYSCLK)\ ==\ RCC\_SYSCLK\_DIV4)\ \ \ ||\ ((SYSCLK)\ ==\ RCC\_SYSCLK\_DIV8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08109}08109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYSCLK)\ ==\ RCC\_SYSCLK\_DIV16)\ \ ||\ ((SYSCLK)\ ==\ RCC\_SYSCLK\_DIV64)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08110}08110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYSCLK)\ ==\ RCC\_SYSCLK\_DIV128)\ ||\ ((SYSCLK)\ ==\ RCC\_SYSCLK\_DIV256)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08111}08111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYSCLK)\ ==\ RCC\_SYSCLK\_DIV512))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08112}08112\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08113}08113\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08114}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{08114}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HCLK(HCLK)\ (((HCLK)\ ==\ RCC\_HCLK\_DIV1)\ \ \ ||\ ((HCLK)\ ==\ RCC\_HCLK\_DIV2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08115}08115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_HCLK\_DIV4)\ \ \ ||\ ((HCLK)\ ==\ RCC\_HCLK\_DIV8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08116}08116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_HCLK\_DIV16)\ \ ||\ ((HCLK)\ ==\ RCC\_HCLK\_DIV64)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08117}08117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_HCLK\_DIV128)\ ||\ ((HCLK)\ ==\ RCC\_HCLK\_DIV256)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08118}08118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_HCLK\_DIV512))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08119}08119\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08120}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga94982534527278010cd63b036d38557c}{08120}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CDPCLK1(CDPCLK1)\ (((CDPCLK1)\ ==\ RCC\_APB3\_DIV1)\ ||\ ((CDPCLK1)\ ==\ RCC\_APB3\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08121}08121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CDPCLK1)\ ==\ RCC\_APB3\_DIV4)\ ||\ ((CDPCLK1)\ ==\ RCC\_APB3\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08122}08122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CDPCLK1)\ ==\ RCC\_APB3\_DIV16))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08123}08123\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08124}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga4fac8fd59f31b2e9a55e49bf3664efd9}{08124}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_D1PCLK1\ IS\_RCC\_CDPCLK1\ \ }\textcolor{comment}{/*\ for\ legacy\ compatibility\ between\ H7\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08125}08125\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08126}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga996af6fee7a02b51ed472e9819e9c2b8}{08126}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PCLK1(PCLK1)\ (((PCLK1)\ ==\ RCC\_APB1\_DIV1)\ ||\ ((PCLK1)\ ==\ RCC\_APB1\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08127}08127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PCLK1)\ ==\ RCC\_APB1\_DIV4)\ ||\ ((PCLK1)\ ==\ RCC\_APB1\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08128}08128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PCLK1)\ ==\ RCC\_APB1\_DIV16))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08129}08129\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08130}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae3cd45124620ae28e71fbdb91afd0c02}{08130}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PCLK2(PCLK2)\ (((PCLK2)\ ==\ RCC\_APB2\_DIV1)\ ||\ ((PCLK2)\ ==\ RCC\_APB2\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08131}08131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PCLK2)\ ==\ RCC\_APB2\_DIV4)\ ||\ ((PCLK2)\ ==\ RCC\_APB2\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08132}08132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PCLK2)\ ==\ RCC\_APB2\_DIV16))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08133}08133\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08134}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga1842759b9678d7a014294edd5a9813fa}{08134}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SRDPCLK1(SRDPCLK1)\ (((SRDPCLK1)\ ==\ RCC\_APB4\_DIV1)\ ||\ ((SRDPCLK1)\ ==\ RCC\_APB4\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08135}08135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SRDPCLK1)\ ==\ RCC\_APB4\_DIV4)\ \ ||\ ((SRDPCLK1)\ ==\ RCC\_APB4\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08136}08136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SRDPCLK1)\ ==\ RCC\_APB4\_DIV16))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08137}08137\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08138}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga1f858833fa3728e6e823d666c3d42ee4}{08138}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_D3PCLK1\ IS\_RCC\_SRDPCLK1\ }\textcolor{comment}{/*\ for\ legacy\ compatibility\ between\ H7\ lines*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08139}08139\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08140}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad15919da708f31ad296809804307df1d}{08140}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RTCCLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_LSE)\ \ \ \ \ \ \ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_LSI)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08141}08141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV2)\ \ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08142}08142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV4)\ \ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08143}08143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV6)\ \ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV7)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08144}08144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV8)\ \ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV9)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08145}08145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV10)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08146}08146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV12)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08147}08147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV14)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08148}08148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV16)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV17)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08149}08149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV18)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV19)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08150}08150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV20)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV21)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08151}08151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV22)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV23)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08152}08152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV24)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV25)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08153}08153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV26)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV27)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08154}08154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV28)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV29)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08155}08155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV30)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV31)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08156}08156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV32)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV33)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08157}08157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV34)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV35)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08158}08158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV36)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV37)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08159}08159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV38)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV39)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08160}08160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV40)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV41)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08161}08161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV42)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV43)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08162}08162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV44)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV45)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08163}08163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV46)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV47)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08164}08164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV48)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV49)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08165}08165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV50)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV51)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08166}08166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV52)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV53)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08167}08167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV54)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV55)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08168}08168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV56)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV57)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08169}08169\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV58)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV59)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08170}08170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV60)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV61)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08171}08171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV62)\ ||\ ((SOURCE)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV63))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08172}08172\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08173}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaac2d2f9b0c3e2f4fbe2131d779080964}{08173}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO(MCOx)\ (((MCOx)\ ==\ RCC\_MCO1)\ ||\ ((MCOx)\ ==\ RCC\_MCO2))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08174}08174\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08175}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga073031d9c90c555f7874912b7e4905f6}{08175}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSI)\ ||\ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_LSE)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08176}08176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSE)\ ||\ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_PLL1QCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08177}08177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1SOURCE\_HSI48))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08178}08178\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08179}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f}{08179}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO2SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_MCO2SOURCE\_SYSCLK)\ \ \ \ ||\ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_PLL2PCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08180}08180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_HSE)\ \ \ \ \ \ \ ||\ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_PLLCLK)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08181}08181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_CSICLK)\ \ \ \ ||\ ((SOURCE)\ ==\ RCC\_MCO2SOURCE\_LSICLK))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08182}08182\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08183}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga152403e1f22fd14bb9a5d86406fe593f}{08183}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCODIV(DIV)\ (((DIV)\ ==\ RCC\_MCODIV\_1)\ \ ||\ ((DIV)\ ==\ RCC\_MCODIV\_2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08184}08184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCODIV\_3)\ \ ||\ ((DIV)\ ==\ RCC\_MCODIV\_4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08185}08185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCODIV\_5)\ \ ||\ ((DIV)\ ==\ RCC\_MCODIV\_6)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08186}08186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCODIV\_7)\ \ ||\ ((DIV)\ ==\ RCC\_MCODIV\_8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08187}08187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCODIV\_9)\ \ ||\ ((DIV)\ ==\ RCC\_MCODIV\_10)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08188}08188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCODIV\_11)\ ||\ ((DIV)\ ==\ RCC\_MCODIV\_12)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08189}08189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCODIV\_13)\ ||\ ((DIV)\ ==\ RCC\_MCODIV\_14)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08190}08190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCODIV\_15))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08191}08191\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08192}08192\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08193}08193\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FLAG(FLAG)\ (((FLAG)\ ==\ RCC\_FLAG\_HSIRDY)\ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_CSIRDY)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08194}08194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_HSI48RDY)\ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_HSERDY)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08195}08195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_D1CKRDY)\ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_D2CKRDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08196}08196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PLLRDY)\ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_PLL2RDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08197}08197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PLL3RDY)\ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_LSERDY)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08198}08198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_LSIRDY)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08199}08199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_C1RST)\ \ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_C2RST)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08200}08200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_SFTR2ST)\ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_WWDG2RST)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08201}08201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_IWDG2RST)\ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_D1RST)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08202}08202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_D2RST)\ \ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_BORRST)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08203}08203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PINRST)\ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_PORRST)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08204}08204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_SFTR1ST)\ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_IWDG1RST)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08205}08205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_WWDG1RST)\ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_LPWR1RST)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08206}08206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_LPWR2RST)\ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_HSIDIV))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08207}08207\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08208}08208\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08209}08209\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08210}08210\ \textcolor{preprocessor}{\#if\ defined(RCC\_CR\_D2CKRDY)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08211}08211\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FLAG(FLAG)\ (((FLAG)\ ==\ RCC\_FLAG\_HSIRDY)\ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_CSIRDY)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08212}08212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_HSI48RDY)\ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_HSERDY)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08213}08213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_D1CKRDY)\ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_D2CKRDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08214}08214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PLLRDY)\ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_PLL2RDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08215}08215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PLL3RDY)\ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_LSERDY)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08216}08216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_LSIRDY)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08217}08217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_CPURST)\ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_D1RST)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08218}08218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_D2RST)\ \ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_BORRST)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08219}08219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PINRST)\ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_PORRST)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08220}08220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_SFTRST)\ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_IWDG1RST)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08221}08221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_WWDG1RST)\ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_LPWR1RST)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08222}08222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_LPWR2RST)\ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_HSIDIV\ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08223}08223\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08224}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaa27dea5bb62b26d0881e649770252158}{08224}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FLAG(FLAG)\ (((FLAG)\ ==\ RCC\_FLAG\_HSIRDY)\ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_CSIRDY)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08225}08225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_HSI48RDY)\ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_HSERDY)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08226}08226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_CPUCKRDY)\ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_CDCKRDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08227}08227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PLLRDY)\ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_PLL2RDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08228}08228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PLL3RDY)\ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_LSERDY)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08229}08229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_LSIRDY)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08230}08230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_CDRST)\ \ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_BORRST)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08231}08231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PINRST)\ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_PORRST)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08232}08232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_SFTRST)\ \ \ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_IWDG1RST)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08233}08233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_WWDG1RST)\ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_LPWR1RST)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08234}08234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_LPWR2RST)\ \ ||\ ((FLAG)\ ==\ RCC\_FLAG\_HSIDIV\ ))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08235}08235\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CR\_D2CKRDY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08236}08236\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08237}08237\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08238}08238\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08239}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga30ac800deb0d24eb3e2f929571e7efe8}{08239}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSICALIBRATION\_VALUE(VALUE)\ ((VALUE)\ <=\ 0x7FU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08240}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga059fb6f33fe25d512289cc5151962c24}{08240}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CSICALIBRATION\_VALUE(VALUE)\ ((VALUE)\ <=\ 0x3FU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08241}08241\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08242}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga861e69393015a4ea785b7ddd5c6e3f0c}{08242}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_STOP\_WAKEUPCLOCK(SOURCE)\ (((SOURCE)\ ==\ RCC\_STOP\_WAKEUPCLOCK\_CSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08243}08243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_STOP\_WAKEUPCLOCK\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08244}08244\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08245}\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad0dc34f195b3b9fdbf30843e3ddceee4}{08245}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_STOP\_KERWAKEUPCLOCK(SOURCE)\ (((SOURCE)\ ==\ RCC\_STOP\_KERWAKEUPCLOCK\_CSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08246}08246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_STOP\_KERWAKEUPCLOCK\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08262}08262\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08263}08263\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08264}08264\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08265}08265\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08266}08266\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7xx\_HAL\_RCC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08267}08267\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8h_source_l08268}08268\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
