============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 16 2025  12:47:26 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-61 ps) Late External Delay Assertion at pin ready_o
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) ready_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     370            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     470          100     
                                              
      Output Delay:-     300                  
       Uncertainty:-      50                  
     Required Time:=     120                  
      Launch Clock:-     100                  
         Data Path:-      81                  
             Slack:=     -61                  

Exceptions/Constraints:
  output_delay             300             BubbleSort.sdc_line_35_63_1 

#------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[2]/CK -       -     R     (arrival)    333    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[2]/Q  -       CK->Q R     DFFRHQX4       1  5.5    14    52     152    (-,-) 
  fopt6/Y                             -       A->Y  R     BUFX20         2 49.9    22    29     180    (-,-) 
  ready_o                             <<<     -     R     (port)         -    -     -     0     181    (-,-) 
#------------------------------------------------------------------------------------------------------------

