/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [8:0] _01_;
  wire [25:0] _02_;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [8:0] celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [7:0] celloutsig_0_46z;
  wire [7:0] celloutsig_0_47z;
  wire [4:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [6:0] celloutsig_0_56z;
  wire [14:0] celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire [17:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_64z;
  wire [2:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_80z;
  wire celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [21:0] celloutsig_1_7z;
  wire [20:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = !(celloutsig_0_40z ? celloutsig_0_11z[1] : celloutsig_0_25z);
  assign celloutsig_1_1z = !(in_data[133] ? in_data[121] : in_data[156]);
  assign celloutsig_0_32z = !(celloutsig_0_26z ? celloutsig_0_17z[4] : celloutsig_0_28z[3]);
  assign celloutsig_0_42z = ~(celloutsig_0_40z | celloutsig_0_23z);
  assign celloutsig_0_21z = ~(celloutsig_0_11z[7] | celloutsig_0_6z);
  assign celloutsig_0_87z = celloutsig_0_80z[5] ^ celloutsig_0_19z;
  assign celloutsig_0_12z = celloutsig_0_2z[4] ^ celloutsig_0_4z;
  assign celloutsig_0_31z = celloutsig_0_2z[4] ^ celloutsig_0_19z;
  reg [25:0] _11_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _11_ <= 26'h0000000;
    else _11_ <= in_data[34:9];
  assign { _02_[25:3], _00_, _02_[1:0] } = _11_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 9'h000;
    else _01_ <= { celloutsig_0_46z[3:2], celloutsig_0_34z, celloutsig_0_23z, celloutsig_0_24z };
  assign celloutsig_0_39z = { celloutsig_0_11z[3:0], celloutsig_0_31z, celloutsig_0_6z, celloutsig_0_38z, celloutsig_0_12z, celloutsig_0_18z } / { 1'h1, celloutsig_0_28z[9:2] };
  assign celloutsig_0_62z = celloutsig_0_53z[5:1] == celloutsig_0_11z[4:0];
  assign celloutsig_0_64z = { celloutsig_0_30z[6:3], celloutsig_0_31z } == celloutsig_0_47z[4:0];
  assign celloutsig_0_86z = { celloutsig_0_57z[14:12], celloutsig_0_64z, celloutsig_0_42z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_25z } == { celloutsig_0_47z[3:0], celloutsig_0_14z, celloutsig_0_69z };
  assign celloutsig_1_2z = { in_data[181:177], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } == in_data[175:161];
  assign celloutsig_0_14z = in_data[80:71] == { celloutsig_0_5z[9:1], celloutsig_0_9z };
  assign celloutsig_0_38z = { celloutsig_0_5z[14:9], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_9z } >= { celloutsig_0_5z[7:3], celloutsig_0_34z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_33z, celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_27z };
  assign celloutsig_0_41z = celloutsig_0_17z[5:3] >= { celloutsig_0_3z[4], celloutsig_0_23z, celloutsig_0_35z };
  assign celloutsig_1_4z = { celloutsig_1_0z[5:4], celloutsig_1_1z } >= { celloutsig_1_0z[0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_5z[16:1], celloutsig_0_5z, celloutsig_0_3z } >= { celloutsig_0_5z[17:7], _02_[25:3], _00_, _02_[1:0], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_10z } >= { celloutsig_0_3z[3:0], celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_3z[0], celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_22z } >= { celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_26z = { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_11z } >= { _02_[22:3], _00_, _02_[1] };
  assign celloutsig_0_27z = { in_data[66:45], celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_20z } >= { celloutsig_0_3z[2], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_0_40z = { _02_[14:3], _00_, _02_[1:0] } && { celloutsig_0_28z[8:1], celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_35z };
  assign celloutsig_0_49z = { celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_42z } && { _02_[9:3], _00_, _02_[1] };
  assign celloutsig_0_34z = celloutsig_0_30z[4:1] && { celloutsig_0_17z[3:1], celloutsig_0_25z };
  assign celloutsig_0_54z = ! celloutsig_0_37z[6:3];
  assign celloutsig_0_16z = ! { in_data[32:30], celloutsig_0_4z };
  assign celloutsig_0_20z = ! { celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_0_35z = celloutsig_0_31z & ~(celloutsig_0_5z[10]);
  assign celloutsig_0_13z = celloutsig_0_10z & ~(celloutsig_0_1z);
  assign celloutsig_0_18z = celloutsig_0_12z & ~(in_data[86]);
  assign celloutsig_0_1z = in_data[85] & ~(_02_[23]);
  assign celloutsig_0_7z = celloutsig_0_3z[2:0] * { _02_[22], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_80z = { celloutsig_0_57z[13:2], celloutsig_0_62z, celloutsig_0_41z } * { celloutsig_0_24z[3:0], celloutsig_0_30z };
  assign celloutsig_0_11z = { _02_[8:3], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z } * { celloutsig_0_5z[16:7], celloutsig_0_9z };
  assign celloutsig_1_18z = celloutsig_1_7z[20:18] * celloutsig_1_8z[15:13];
  assign celloutsig_0_17z = { _02_[3], _00_, _02_[1], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_13z } * celloutsig_0_11z[10:5];
  assign celloutsig_0_30z = celloutsig_0_11z[10:1] * { _02_[13:6], celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_0_36z = - { in_data[25:23], celloutsig_0_14z };
  assign celloutsig_0_53z = - { celloutsig_0_43z, celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_41z, celloutsig_0_47z };
  assign celloutsig_0_5z = - in_data[49:32];
  assign celloutsig_1_0z = - in_data[168:161];
  assign celloutsig_1_8z = - { in_data[138:119], celloutsig_1_2z };
  assign celloutsig_0_24z = - { celloutsig_0_11z[1], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_28z = - { celloutsig_0_5z[10:6], celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_47z = _02_[20:13] | celloutsig_0_39z[7:0];
  assign celloutsig_0_56z = { celloutsig_0_39z[5:1], celloutsig_0_49z, celloutsig_0_35z } | { celloutsig_0_46z[5:0], celloutsig_0_16z };
  assign celloutsig_0_69z = { celloutsig_0_48z[1:0], celloutsig_0_59z } | _01_[4:2];
  assign celloutsig_0_22z = { celloutsig_0_5z[9:3], celloutsig_0_7z, celloutsig_0_4z } | { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_4z = & in_data[9:3];
  assign celloutsig_0_8z = & in_data[80:75];
  assign celloutsig_0_9z = & { celloutsig_0_2z[8:1], celloutsig_0_1z, in_data[80:75] };
  assign celloutsig_1_5z = & { celloutsig_1_3z, celloutsig_1_1z, in_data[140:134] };
  assign celloutsig_0_6z = | { celloutsig_0_5z[15:9], celloutsig_0_4z };
  assign celloutsig_1_3z = | celloutsig_1_0z[5:1];
  assign celloutsig_0_48z = { celloutsig_0_33z[2:0], celloutsig_0_38z, celloutsig_0_8z } >> celloutsig_0_46z[7:3];
  assign celloutsig_0_57z = { celloutsig_0_46z[4:2], celloutsig_0_54z, celloutsig_0_46z, celloutsig_0_35z, celloutsig_0_42z, celloutsig_0_4z } >> { in_data[56:46], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_1_19z = celloutsig_1_7z[5:3] >> celloutsig_1_7z[13:11];
  assign celloutsig_0_3z = { _02_[22:19], celloutsig_0_1z } <<< in_data[45:41];
  assign celloutsig_0_33z = celloutsig_0_3z[4:1] <<< { in_data[16:14], celloutsig_0_1z };
  assign celloutsig_0_37z = { celloutsig_0_3z, celloutsig_0_33z } ~^ { celloutsig_0_5z[5:3], celloutsig_0_34z, celloutsig_0_29z };
  assign celloutsig_0_46z = { celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_38z } ~^ _02_[11:4];
  assign celloutsig_0_29z = celloutsig_0_28z[9:5] ~^ { celloutsig_0_28z[10:7], celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[16:7] ~^ in_data[50:41];
  assign celloutsig_1_7z = { in_data[124:116], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z } ^ { in_data[134:124], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_59z = ~((celloutsig_0_56z[6] & celloutsig_0_32z) | celloutsig_0_5z[2]);
  assign celloutsig_1_6z = ~((in_data[123] & celloutsig_1_3z) | celloutsig_1_5z);
  assign celloutsig_0_19z = ~((_02_[20] & celloutsig_0_16z) | celloutsig_0_16z);
  assign celloutsig_0_23z = ~((celloutsig_0_21z & celloutsig_0_21z) | _02_[15]);
  assign _02_[2] = _00_;
  assign { out_data[130:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
