Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef0dd4c38a1e4b2da1d21b649d59bd0e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot verif_tb_behav xil_defaultlib.verif_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'try_put' called as a task without void casting [C:/Vivado_project/Verification/Verification_pr/tb/verif_tb.sv:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.std
Compiling module xil_defaultlib.verif_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot verif_tb_behav
