

================================================================
== Vitis HLS Report for 'client_512_s'
================================================================
* Date:           Sat Mar 18 14:31:09 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        iperf_client_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.544 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 5 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_9 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress9"   --->   Operation 5 'read' 'openTuple_ip_address_V_9' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_8 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress8"   --->   Operation 6 'read' 'openTuple_ip_address_V_8' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_7 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress7"   --->   Operation 7 'read' 'openTuple_ip_address_V_7' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_6 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress6"   --->   Operation 8 'read' 'openTuple_ip_address_V_6' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_5 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress5"   --->   Operation 9 'read' 'openTuple_ip_address_V_5' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_4 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress4"   --->   Operation 10 'read' 'openTuple_ip_address_V_4' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_3 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress3"   --->   Operation 11 'read' 'openTuple_ip_address_V_3' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress2"   --->   Operation 12 'read' 'openTuple_ip_address_V_2' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress1"   --->   Operation 13 'read' 'openTuple_ip_address_V_1' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (1.16ns)   --->   "%openTuple_ip_address_V = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %regIpAddress0"   --->   Operation 14 'read' 'openTuple_ip_address_V' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (1.16ns)   --->   "%useIpAddr_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %useIpAddr"   --->   Operation 15 'read' 'useIpAddr_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (1.16ns)   --->   "%seconds_V = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %timeInSeconds"   --->   Operation 16 'read' 'seconds_V' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (1.16ns)   --->   "%packetGap_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %packetGap"   --->   Operation 17 'read' 'packetGap_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%pkgWordCount_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %pkgWordCount"   --->   Operation 18 'read' 'pkgWordCount_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (1.16ns)   --->   "%useConn_read = read i14 @_ssdm_op_Read.ap_fifo.i14P0A, i14 %useConn"   --->   Operation 19 'read' 'useConn_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (1.16ns)   --->   "%en = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %dualModeEn"   --->   Operation 20 'read' 'en' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (1.16ns)   --->   "%runExperiment_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %runExperiment" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:127]   --->   Operation 21 'read' 'runExperiment_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %stopSignalFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 22 'nbreadreq' 'tmp_5_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (1.16ns)   --->   "%stopSignalFifo_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %stopSignalFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'read' 'stopSignalFifo_read' <Predicate = (tmp_5_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln403 = br void %._crit_edge21.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:403]   --->   Operation 24 'br' 'br_ln403' <Predicate = (tmp_5_i)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %regIpAddress0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %useIpAddr, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %timeInSeconds, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %packetGap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pkgWordCount, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %useConn, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dualModeEn, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %runExperiment, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %openConStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %openConStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %openConStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %startSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %startSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %startSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stopSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stopSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stopSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txMetaDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txMetaDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txMetaDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stopSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %startSignalFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txMetaDataBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %openConStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %txStatusBuffer, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %m_axis_close_connection, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %m_axis_open_connection, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln127 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:127]   --->   Operation 68 'specpipeline' 'specpipeline_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%iperfFsmState_load = load i4 %iperfFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:160]   --->   Operation 69 'load' 'iperfFsmState_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sessionIt_V_load = load i14 %sessionIt_V"   --->   Operation 70 'load' 'sessionIt_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%closeIt_V_load = load i14 %closeIt_V"   --->   Operation 71 'load' 'closeIt_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%numConnections_V_load = load i14 %numConnections_V"   --->   Operation 72 'load' 'numConnections_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%timeOver_load = load i1 %timeOver" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:327]   --->   Operation 73 'load' 'timeOver_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%stopSend_load = load i1 %stopSend" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:371]   --->   Operation 74 'load' 'stopSend_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%currentSessionID_V_load = load i16 %currentSessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:287]   --->   Operation 75 'load' 'currentSessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%wordCount_V_load = load i8 %wordCount_V"   --->   Operation 76 'load' 'wordCount_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.63ns)   --->   "%switch_ln160 = switch i4 %iperfFsmState_load, void, i4 9, void, i4 1, void, i4 2, void, i4 3, void %_ifconv, i4 4, void, i4 6, void, i4 5, void, i4 7, void, i4 8, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:160]   --->   Operation 77 'switch' 'switch_ln160' <Predicate = true> <Delay = 0.63>
ST_2 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln371 = br i1 %stopSend_load, void %.critedge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:371]   --->   Operation 78 'br' 'br_ln371' <Predicate = (iperfFsmState_load == 8)> <Delay = 0.38>
ST_2 : Operation 79 [1/1] (0.65ns)   --->   "%icmp_ln1064_2 = icmp_eq  i14 %closeIt_V_load, i14 %numConnections_V_load"   --->   Operation 79 'icmp' 'icmp_ln1064_2' <Predicate = (iperfFsmState_load == 8 & stopSend_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln371 = br i1 %icmp_ln1064_2, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:371]   --->   Operation 80 'br' 'br_ln371' <Predicate = (iperfFsmState_load == 8 & stopSend_load)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.76ns)   --->   "%add_ln885_4 = add i14 %closeIt_V_load, i14 1"   --->   Operation 81 'add' 'add_ln885_4' <Predicate = (iperfFsmState_load == 8 & stopSend_load & !icmp_ln1064_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln885 = store i14 %add_ln885_4, i14 %closeIt_V"   --->   Operation 82 'store' 'store_ln885' <Predicate = (iperfFsmState_load == 8 & stopSend_load & !icmp_ln1064_2)> <Delay = 0.38>
ST_2 : Operation 83 [1/1] (0.38ns)   --->   "%br_ln381 = br void %.critedge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:381]   --->   Operation 83 'br' 'br_ln381' <Predicate = (iperfFsmState_load == 8 & stopSend_load & !icmp_ln1064_2)> <Delay = 0.38>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1068_1)   --->   "%closeIt_V_loc_0_i = phi i14 %add_ln885_4, void, i14 %closeIt_V_load, void"   --->   Operation 84 'phi' 'closeIt_V_loc_0_i' <Predicate = (iperfFsmState_load == 8 & !icmp_ln1064_2) | (iperfFsmState_load == 8 & !stopSend_load)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.65ns) (out node of the LUT)   --->   "%icmp_ln1068_1 = icmp_eq  i14 %closeIt_V_loc_0_i, i14 %numConnections_V_load"   --->   Operation 85 'icmp' 'icmp_ln1068_1' <Predicate = (iperfFsmState_load == 8 & !icmp_ln1064_2) | (iperfFsmState_load == 8 & !stopSend_load)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln383 = br i1 %icmp_ln1068_1, void, void %.critedge._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:383]   --->   Operation 86 'br' 'br_ln383' <Predicate = (iperfFsmState_load == 8 & !icmp_ln1064_2) | (iperfFsmState_load == 8 & !stopSend_load)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.61ns)   --->   "%store_ln385 = store i4 6, i4 %iperfFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:385]   --->   Operation 87 'store' 'store_ln385' <Predicate = (iperfFsmState_load == 8 & !icmp_ln1064_2 & !icmp_ln1068_1) | (iperfFsmState_load == 8 & !stopSend_load & !icmp_ln1068_1)> <Delay = 0.61>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln386 = br void %.critedge._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:386]   --->   Operation 88 'br' 'br_ln386' <Predicate = (iperfFsmState_load == 8 & !icmp_ln1064_2 & !icmp_ln1068_1) | (iperfFsmState_load == 8 & !stopSend_load & !icmp_ln1068_1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 89 'br' 'br_ln0' <Predicate = (iperfFsmState_load == 8 & !icmp_ln1064_2) | (iperfFsmState_load == 8 & !stopSend_load)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.61ns)   --->   "%store_ln373 = store i4 0, i4 %iperfFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:373]   --->   Operation 90 'store' 'store_ln373' <Predicate = (iperfFsmState_load == 8 & stopSend_load & icmp_ln1064_2)> <Delay = 0.61>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln374 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:374]   --->   Operation 91 'br' 'br_ln374' <Predicate = (iperfFsmState_load == 8 & stopSend_load & icmp_ln1064_2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.45ns)   --->   "%br_ln388 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:388]   --->   Operation 92 'br' 'br_ln388' <Predicate = (iperfFsmState_load == 8)> <Delay = 0.45>
ST_2 : Operation 93 [1/1] (0.70ns)   --->   "%add_ln885_2 = add i8 %wordCount_V_load, i8 1"   --->   Operation 93 'add' 'add_ln885_2' <Predicate = (iperfFsmState_load == 7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.58ns)   --->   "%currWord_last_V = icmp_eq  i8 %add_ln885_2, i8 %pkgWordCount_read"   --->   Operation 94 'icmp' 'currWord_last_V' <Predicate = (iperfFsmState_load == 7)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.45ns)   --->   "%br_ln362 = br i1 %currWord_last_V, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:362]   --->   Operation 95 'br' 'br_ln362' <Predicate = (iperfFsmState_load == 7)> <Delay = 0.45>
ST_2 : Operation 96 [1/1] (0.58ns)   --->   "%icmp_ln1068 = icmp_ne  i8 %packetGap_read, i8 0"   --->   Operation 96 'icmp' 'icmp_ln1068' <Predicate = (iperfFsmState_load == 7 & currWord_last_V)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.35ns)   --->   "%select_ln365 = select i1 %icmp_ln1068, i4 9, i4 8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:365]   --->   Operation 97 'select' 'select_ln365' <Predicate = (iperfFsmState_load == 7 & currWord_last_V)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.61ns)   --->   "%store_ln365 = store i4 %select_ln365, i4 %iperfFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:365]   --->   Operation 98 'store' 'store_ln365' <Predicate = (iperfFsmState_load == 7 & currWord_last_V)> <Delay = 0.61>
ST_2 : Operation 99 [1/1] (0.45ns)   --->   "%br_ln367 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:367]   --->   Operation 99 'br' 'br_ln367' <Predicate = (iperfFsmState_load == 7 & currWord_last_V)> <Delay = 0.45>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %timeOver_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:327]   --->   Operation 100 'br' 'br_ln327' <Predicate = (iperfFsmState_load == 5)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln334 = store i1 1, i1 %stopSend" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:334]   --->   Operation 101 'store' 'store_ln334' <Predicate = (iperfFsmState_load == 5 & timeOver_load)> <Delay = 0.38>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 102 'br' 'br_ln0' <Predicate = (iperfFsmState_load == 5 & timeOver_load)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.61ns)   --->   "%store_ln347 = store i4 7, i4 %iperfFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:347]   --->   Operation 103 'store' 'store_ln347' <Predicate = (iperfFsmState_load == 5)> <Delay = 0.61>
ST_2 : Operation 104 [1/1] (0.45ns)   --->   "%br_ln349 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:349]   --->   Operation 104 'br' 'br_ln349' <Predicate = (iperfFsmState_load == 5)> <Delay = 0.45>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %txStatusBuffer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 105 'nbreadreq' 'tmp_1_i' <Predicate = (iperfFsmState_load == 6)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %tmp_1_i, void %._crit_edge18.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:301]   --->   Operation 106 'br' 'br_ln301' <Predicate = (iperfFsmState_load == 6)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.16ns)   --->   "%txStatusBuffer_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %txStatusBuffer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 107 'read' 'txStatusBuffer_read' <Predicate = (iperfFsmState_load == 6 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_sessionID_V_2 = trunc i32 %txStatusBuffer_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 108 'trunc' 'tmp_sessionID_V_2' <Predicate = (iperfFsmState_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_error_V_2 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %txStatusBuffer_read, i32 16, i32 17" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 109 'partselect' 'tmp_error_V_2' <Predicate = (iperfFsmState_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.49ns)   --->   "%switch_ln304 = switch i2 %tmp_error_V_2, void, i2 0, void, i2 1, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:304]   --->   Operation 110 'switch' 'switch_ln304' <Predicate = (iperfFsmState_load == 6 & tmp_1_i)> <Delay = 0.49>
ST_2 : Operation 111 [1/1] (0.76ns)   --->   "%add_ln886 = add i14 %numConnections_V_load, i14 16383"   --->   Operation 111 'add' 'add_ln886' <Predicate = (iperfFsmState_load == 6 & tmp_1_i & tmp_error_V_2 == 1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.45ns)   --->   "%store_ln886 = store i14 %add_ln886, i14 %numConnections_V"   --->   Operation 112 'store' 'store_ln886' <Predicate = (iperfFsmState_load == 6 & tmp_1_i & tmp_error_V_2 == 1)> <Delay = 0.45>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln316 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:316]   --->   Operation 113 'br' 'br_ln316' <Predicate = (iperfFsmState_load == 6 & tmp_1_i & tmp_error_V_2 == 1)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln306 = store i16 %tmp_sessionID_V_2, i16 %currentSessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:306]   --->   Operation 114 'store' 'store_ln306' <Predicate = (iperfFsmState_load == 6 & tmp_1_i & tmp_error_V_2 == 0)> <Delay = 0.38>
ST_2 : Operation 115 [1/1] (0.61ns)   --->   "%store_ln307 = store i4 5, i4 %iperfFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:307]   --->   Operation 115 'store' 'store_ln307' <Predicate = (iperfFsmState_load == 6 & tmp_1_i & tmp_error_V_2 == 0)> <Delay = 0.61>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln308 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:308]   --->   Operation 116 'br' 'br_ln308' <Predicate = (iperfFsmState_load == 6 & tmp_1_i & tmp_error_V_2 == 0)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 117 'br' 'br_ln0' <Predicate = (iperfFsmState_load == 6 & tmp_1_i & tmp_error_V_2 != 0)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln323 = br void %._crit_edge18.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:323]   --->   Operation 118 'br' 'br_ln323' <Predicate = (iperfFsmState_load == 6 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.45ns)   --->   "%br_ln324 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:324]   --->   Operation 119 'br' 'br_ln324' <Predicate = (iperfFsmState_load == 6)> <Delay = 0.45>
ST_2 : Operation 120 [1/1] (0.76ns)   --->   "%add_ln885_1 = add i14 %sessionIt_V_load, i14 1"   --->   Operation 120 'add' 'add_ln885_1' <Predicate = (iperfFsmState_load == 4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.61ns)   --->   "%store_ln289 = store i4 3, i4 %iperfFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:289]   --->   Operation 121 'store' 'store_ln289' <Predicate = (iperfFsmState_load == 4)> <Delay = 0.61>
ST_2 : Operation 122 [1/1] (0.45ns)   --->   "%br_ln299 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:299]   --->   Operation 122 'br' 'br_ln299' <Predicate = (iperfFsmState_load == 4)> <Delay = 0.45>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %header_header_V"   --->   Operation 123 'load' 'p_Val2_s' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.34ns)   --->   "%p_cast = select i1 %en, i32 16777344, i32 0"   --->   Operation 124 'select' 'p_cast' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i512 @llvm.part.set.i512.i32, i512 %p_Val2_s, i32 %p_cast, i32 0, i32 31"   --->   Operation 125 'partset' 'p_Result_7' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_8 = partset i512 @llvm.part.set.i512.i16, i512 %p_Result_7, i16 35091, i32 80, i32 95"   --->   Operation 126 'partset' 'p_Result_8' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %seconds_V, i32 24, i32 31"   --->   Operation 127 'partselect' 'p_Result_i' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i32 @llvm.part.set.i32.i8, i32 0, i8 %p_Result_i, i32 0, i32 7"   --->   Operation 128 'partset' 'p_Result_9' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_4_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %seconds_V, i32 16, i32 23"   --->   Operation 129 'partselect' 'p_Result_4_i' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_10 = partset i32 @llvm.part.set.i32.i8, i32 %p_Result_9, i8 %p_Result_4_i, i32 8, i32 15"   --->   Operation 130 'partset' 'p_Result_10' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_6_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %seconds_V, i32 8, i32 15"   --->   Operation 131 'partselect' 'p_Result_6_i' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_11 = partset i32 @llvm.part.set.i32.i8, i32 %p_Result_10, i8 %p_Result_6_i, i32 16, i32 23"   --->   Operation 132 'partset' 'p_Result_11' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %seconds_V"   --->   Operation 133 'trunc' 'trunc_ln674' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_12 = partset i32 @llvm.part.set.i32.i8, i32 %p_Result_11, i8 %trunc_ln674, i32 24, i32 31"   --->   Operation 134 'partset' 'p_Result_12' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_s = partset i512 @llvm.part.set.i512.i32, i512 %p_Result_8, i32 %p_Result_12, i32 160, i32 191"   --->   Operation 135 'partset' 'p_Result_s' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln414 = store i512 %p_Result_s, i512 %header_header_V"   --->   Operation 136 'store' 'store_ln414' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.65ns)   --->   "%icmp_ln1064_1 = icmp_eq  i14 %sessionIt_V_load, i14 %numConnections_V_load"   --->   Operation 137 'icmp' 'icmp_ln1064_1' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln1064_1, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:256]   --->   Operation 138 'br' 'br_ln256' <Predicate = (iperfFsmState_load == 3)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %txStatusBuffer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 139 'nbreadreq' 'tmp_4_i' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %tmp_4_i, void %._crit_edge16.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:261]   --->   Operation 140 'br' 'br_ln261' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.16ns)   --->   "%txStatusBuffer_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %txStatusBuffer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 141 'read' 'txStatusBuffer_read_1' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1 & tmp_4_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_sessionID_V_1 = trunc i32 %txStatusBuffer_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 142 'trunc' 'tmp_sessionID_V_1' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_error_V = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %txStatusBuffer_read_1, i32 16, i32 17" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 143 'partselect' 'tmp_error_V' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.49ns)   --->   "%switch_ln264 = switch i2 %tmp_error_V, void %._crit_edge17.i, i2 0, void, i2 1, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:264]   --->   Operation 144 'switch' 'switch_ln264' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1 & tmp_4_i)> <Delay = 0.49>
ST_2 : Operation 145 [1/1] (0.76ns)   --->   "%add_ln886_1 = add i14 %numConnections_V_load, i14 16383"   --->   Operation 145 'add' 'add_ln886_1' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1 & tmp_4_i & tmp_error_V == 1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.45ns)   --->   "%store_ln886 = store i14 %add_ln886_1, i14 %numConnections_V"   --->   Operation 146 'store' 'store_ln886' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1 & tmp_4_i & tmp_error_V == 1)> <Delay = 0.45>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln276 = br void %._crit_edge17.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:276]   --->   Operation 147 'br' 'br_ln276' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1 & tmp_4_i & tmp_error_V == 1)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln266 = store i16 %tmp_sessionID_V_1, i16 %currentSessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:266]   --->   Operation 148 'store' 'store_ln266' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1 & tmp_4_i & tmp_error_V == 0)> <Delay = 0.38>
ST_2 : Operation 149 [1/1] (0.61ns)   --->   "%store_ln267 = store i4 4, i4 %iperfFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:267]   --->   Operation 149 'store' 'store_ln267' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1 & tmp_4_i & tmp_error_V == 0)> <Delay = 0.61>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln268 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:268]   --->   Operation 150 'br' 'br_ln268' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1 & tmp_4_i & tmp_error_V == 0)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 151 'br' 'br_ln0' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1 & tmp_4_i & tmp_error_V != 0)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln278 = br void %._crit_edge16.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:278]   --->   Operation 152 'br' 'br_ln278' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.45ns)   --->   "%br_ln0 = br void %._crit_edge8.i"   --->   Operation 153 'br' 'br_ln0' <Predicate = (iperfFsmState_load == 3 & !icmp_ln1064_1)> <Delay = 0.45>
ST_2 : Operation 154 [1/1] (0.61ns)   --->   "%store_ln259 = store i4 6, i4 %iperfFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:259]   --->   Operation 154 'store' 'store_ln259' <Predicate = (iperfFsmState_load == 3 & icmp_ln1064_1)> <Delay = 0.61>
ST_2 : Operation 155 [1/1] (0.45ns)   --->   "%br_ln260 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:260]   --->   Operation 155 'br' 'br_ln260' <Predicate = (iperfFsmState_load == 3 & icmp_ln1064_1)> <Delay = 0.45>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %openConStatusBuffer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 156 'nbreadreq' 'tmp_i' <Predicate = (iperfFsmState_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 512> <FIFO>
ST_2 : Operation 157 [1/1] (0.45ns)   --->   "%br_ln228 = br i1 %tmp_i, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:228]   --->   Operation 157 'br' 'br_ln228' <Predicate = (iperfFsmState_load == 2)> <Delay = 0.45>
ST_2 : Operation 158 [1/1] (1.16ns)   --->   "%openConStatusBuffer_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %openConStatusBuffer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 158 'read' 'openConStatusBuffer_read' <Predicate = (iperfFsmState_load == 2 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 512> <FIFO>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_sessionID_V = trunc i96 %openConStatusBuffer_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 159 'trunc' 'tmp_sessionID_V' <Predicate = (iperfFsmState_load == 2 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_success_V = partselect i8 @_ssdm_op_PartSelect.i8.i96.i32.i32, i96 %openConStatusBuffer_read, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 160 'partselect' 'tmp_success_V' <Predicate = (iperfFsmState_load == 2 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.58ns)   --->   "%icmp_ln231 = icmp_eq  i8 %tmp_success_V, i8 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:231]   --->   Operation 161 'icmp' 'icmp_ln231' <Predicate = (iperfFsmState_load == 2 & tmp_i)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void, void %._crit_edge14.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:231]   --->   Operation 162 'br' 'br_ln231' <Predicate = (iperfFsmState_load == 2 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.76ns)   --->   "%add_ln885_3 = add i14 %numConnections_V_load, i14 1"   --->   Operation 163 'add' 'add_ln885_3' <Predicate = (iperfFsmState_load == 2 & tmp_i & !icmp_ln231)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.45ns)   --->   "%store_ln885 = store i14 %add_ln885_3, i14 %numConnections_V"   --->   Operation 164 'store' 'store_ln885' <Predicate = (iperfFsmState_load == 2 & tmp_i & !icmp_ln231)> <Delay = 0.45>
ST_2 : Operation 165 [1/1] (0.76ns)   --->   "%add_ln885_6 = add i14 %sessionIt_V_load, i14 1"   --->   Operation 165 'add' 'add_ln885_6' <Predicate = (iperfFsmState_load == 2 & tmp_i)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.65ns)   --->   "%icmp_ln1064_5 = icmp_eq  i14 %add_ln885_6, i14 %useConn_read"   --->   Operation 166 'icmp' 'icmp_ln1064_5' <Predicate = (iperfFsmState_load == 2 & tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.45ns)   --->   "%br_ln243 = br i1 %icmp_ln1064_5, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:243]   --->   Operation 167 'br' 'br_ln243' <Predicate = (iperfFsmState_load == 2 & tmp_i)> <Delay = 0.45>
ST_2 : Operation 168 [1/1] (0.61ns)   --->   "%store_ln247 = store i4 3, i4 %iperfFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:247]   --->   Operation 168 'store' 'store_ln247' <Predicate = (iperfFsmState_load == 2 & tmp_i & icmp_ln1064_5)> <Delay = 0.61>
ST_2 : Operation 169 [1/1] (0.45ns)   --->   "%br_ln248 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:248]   --->   Operation 169 'br' 'br_ln248' <Predicate = (iperfFsmState_load == 2 & tmp_i & icmp_ln1064_5)> <Delay = 0.45>
ST_2 : Operation 170 [1/1] (0.65ns)   --->   "%icmp_ln1072 = icmp_ult  i14 %sessionIt_V_load, i14 %useConn_read"   --->   Operation 170 'icmp' 'icmp_ln1072' <Predicate = (iperfFsmState_load == 1)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln1072, void %._crit_edge10.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:176]   --->   Operation 171 'br' 'br_ln176' <Predicate = (iperfFsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%ipAddressIdx_V_load = load i4 %ipAddressIdx_V"   --->   Operation 172 'load' 'ipAddressIdx_V_load' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.63ns)   --->   "%switch_ln179 = switch i4 %ipAddressIdx_V_load, void %._crit_edge11.i, i4 0, void, i4 1, void, i4 2, void, i4 3, void, i4 4, void, i4 5, void, i4 6, void, i4 7, void, i4 8, void, i4 9, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:179]   --->   Operation 173 'switch' 'switch_ln179' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072)> <Delay = 0.63>
ST_2 : Operation 174 [1/1] (0.61ns)   --->   "%br_ln210 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:210]   --->   Operation 174 'br' 'br_ln210' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 9)> <Delay = 0.61>
ST_2 : Operation 175 [1/1] (0.61ns)   --->   "%br_ln207 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:207]   --->   Operation 175 'br' 'br_ln207' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 8)> <Delay = 0.61>
ST_2 : Operation 176 [1/1] (0.61ns)   --->   "%br_ln204 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:204]   --->   Operation 176 'br' 'br_ln204' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 7)> <Delay = 0.61>
ST_2 : Operation 177 [1/1] (0.61ns)   --->   "%br_ln201 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:201]   --->   Operation 177 'br' 'br_ln201' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 6)> <Delay = 0.61>
ST_2 : Operation 178 [1/1] (0.61ns)   --->   "%br_ln198 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:198]   --->   Operation 178 'br' 'br_ln198' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 5)> <Delay = 0.61>
ST_2 : Operation 179 [1/1] (0.61ns)   --->   "%br_ln195 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:195]   --->   Operation 179 'br' 'br_ln195' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 4)> <Delay = 0.61>
ST_2 : Operation 180 [1/1] (0.61ns)   --->   "%br_ln192 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:192]   --->   Operation 180 'br' 'br_ln192' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 3)> <Delay = 0.61>
ST_2 : Operation 181 [1/1] (0.61ns)   --->   "%br_ln189 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:189]   --->   Operation 181 'br' 'br_ln189' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 2)> <Delay = 0.61>
ST_2 : Operation 182 [1/1] (0.61ns)   --->   "%br_ln186 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:186]   --->   Operation 182 'br' 'br_ln186' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 1)> <Delay = 0.61>
ST_2 : Operation 183 [1/1] (0.61ns)   --->   "%br_ln183 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:183]   --->   Operation 183 'br' 'br_ln183' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072 & ipAddressIdx_V_load == 0)> <Delay = 0.61>
ST_2 : Operation 184 [1/1] (0.70ns)   --->   "%add_ln885_5 = add i4 %ipAddressIdx_V_load, i4 1"   --->   Operation 184 'add' 'add_ln885_5' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1064 = zext i4 %add_ln885_5"   --->   Operation 185 'zext' 'zext_ln1064' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.67ns)   --->   "%icmp_ln1064_4 = icmp_eq  i16 %zext_ln1064, i16 %useIpAddr_read"   --->   Operation 186 'icmp' 'icmp_ln1064_4' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.35ns)   --->   "%select_ln215 = select i1 %icmp_ln1064_4, i4 0, i4 %add_ln885_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:215]   --->   Operation 187 'select' 'select_ln215' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.38ns)   --->   "%store_ln215 = store i4 %select_ln215, i4 %ipAddressIdx_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:215]   --->   Operation 188 'store' 'store_ln215' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072)> <Delay = 0.38>
ST_2 : Operation 189 [1/1] (0.76ns)   --->   "%add_ln885_7 = add i14 %sessionIt_V_load, i14 1"   --->   Operation 189 'add' 'add_ln885_7' <Predicate = (iperfFsmState_load == 1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.65ns)   --->   "%icmp_ln1064_6 = icmp_eq  i14 %add_ln885_7, i14 %useConn_read"   --->   Operation 190 'icmp' 'icmp_ln1064_6' <Predicate = (iperfFsmState_load == 1)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.45ns)   --->   "%br_ln221 = br i1 %icmp_ln1064_6, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:221]   --->   Operation 191 'br' 'br_ln221' <Predicate = (iperfFsmState_load == 1)> <Delay = 0.45>
ST_2 : Operation 192 [1/1] (0.61ns)   --->   "%store_ln224 = store i4 2, i4 %iperfFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:224]   --->   Operation 192 'store' 'store_ln224' <Predicate = (iperfFsmState_load == 1 & icmp_ln1064_6)> <Delay = 0.61>
ST_2 : Operation 193 [1/1] (0.45ns)   --->   "%br_ln225 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:225]   --->   Operation 193 'br' 'br_ln225' <Predicate = (iperfFsmState_load == 1 & icmp_ln1064_6)> <Delay = 0.45>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%packetGapCounter_V_load = load i8 %packetGapCounter_V"   --->   Operation 194 'load' 'packetGapCounter_V_load' <Predicate = (iperfFsmState_load == 9)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.70ns)   --->   "%add_ln885 = add i8 %packetGapCounter_V_load, i8 1"   --->   Operation 195 'add' 'add_ln885' <Predicate = (iperfFsmState_load == 9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.58ns)   --->   "%icmp_ln1064 = icmp_eq  i8 %add_ln885, i8 %packetGap_read"   --->   Operation 196 'icmp' 'icmp_ln1064' <Predicate = (iperfFsmState_load == 9)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.38ns)   --->   "%br_ln391 = br i1 %icmp_ln1064, void %mergeST4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:391]   --->   Operation 197 'br' 'br_ln391' <Predicate = (iperfFsmState_load == 9)> <Delay = 0.38>
ST_2 : Operation 198 [1/1] (0.61ns)   --->   "%store_ln394 = store i4 8, i4 %iperfFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:394]   --->   Operation 198 'store' 'store_ln394' <Predicate = (iperfFsmState_load == 9 & icmp_ln1064)> <Delay = 0.61>
ST_2 : Operation 199 [1/1] (0.38ns)   --->   "%br_ln395 = br void %mergeST4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:395]   --->   Operation 199 'br' 'br_ln395' <Predicate = (iperfFsmState_load == 9 & icmp_ln1064)> <Delay = 0.38>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%packetGapCounter_V_new_0_i = phi i8 0, void, i8 %add_ln885, void"   --->   Operation 200 'phi' 'packetGapCounter_V_new_0_i' <Predicate = (iperfFsmState_load == 9)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln885 = store i8 %packetGapCounter_V_new_0_i, i8 %packetGapCounter_V"   --->   Operation 201 'store' 'store_ln885' <Predicate = (iperfFsmState_load == 9)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.45ns)   --->   "%br_ln396 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:396]   --->   Operation 202 'br' 'br_ln396' <Predicate = (iperfFsmState_load == 9)> <Delay = 0.45>
ST_2 : Operation 203 [1/1] (0.38ns)   --->   "%store_ln165 = store i14 0, i14 %closeIt_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:165]   --->   Operation 203 'store' 'store_ln165' <Predicate = (iperfFsmState_load == 15) | (iperfFsmState_load == 14) | (iperfFsmState_load == 13) | (iperfFsmState_load == 12) | (iperfFsmState_load == 11) | (iperfFsmState_load == 10) | (iperfFsmState_load == 0)> <Delay = 0.38>
ST_2 : Operation 204 [1/1] (0.45ns)   --->   "%store_ln166 = store i14 0, i14 %numConnections_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:166]   --->   Operation 204 'store' 'store_ln166' <Predicate = (iperfFsmState_load == 15) | (iperfFsmState_load == 14) | (iperfFsmState_load == 13) | (iperfFsmState_load == 12) | (iperfFsmState_load == 11) | (iperfFsmState_load == 10) | (iperfFsmState_load == 0)> <Delay = 0.45>
ST_2 : Operation 205 [1/1] (0.38ns)   --->   "%store_ln168 = store i4 0, i4 %ipAddressIdx_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:168]   --->   Operation 205 'store' 'store_ln168' <Predicate = (iperfFsmState_load == 15) | (iperfFsmState_load == 14) | (iperfFsmState_load == 13) | (iperfFsmState_load == 12) | (iperfFsmState_load == 11) | (iperfFsmState_load == 10) | (iperfFsmState_load == 0)> <Delay = 0.38>
ST_2 : Operation 206 [1/1] (0.38ns)   --->   "%store_ln169 = store i1 0, i1 %stopSend" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:169]   --->   Operation 206 'store' 'store_ln169' <Predicate = (iperfFsmState_load == 15) | (iperfFsmState_load == 14) | (iperfFsmState_load == 13) | (iperfFsmState_load == 12) | (iperfFsmState_load == 11) | (iperfFsmState_load == 10) | (iperfFsmState_load == 0)> <Delay = 0.38>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %runExperiment_read, void %._crit_edge9.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:170]   --->   Operation 207 'br' 'br_ln170' <Predicate = (iperfFsmState_load == 15) | (iperfFsmState_load == 14) | (iperfFsmState_load == 13) | (iperfFsmState_load == 12) | (iperfFsmState_load == 11) | (iperfFsmState_load == 10) | (iperfFsmState_load == 0)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.61ns)   --->   "%store_ln172 = store i4 1, i4 %iperfFsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:172]   --->   Operation 208 'store' 'store_ln172' <Predicate = (iperfFsmState_load != 9 & iperfFsmState_load != 1 & iperfFsmState_load != 2 & iperfFsmState_load != 3 & iperfFsmState_load != 4 & iperfFsmState_load != 6 & iperfFsmState_load != 5 & iperfFsmState_load != 7 & iperfFsmState_load != 8 & runExperiment_read)> <Delay = 0.61>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln173 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:173]   --->   Operation 209 'br' 'br_ln173' <Predicate = (iperfFsmState_load != 9 & iperfFsmState_load != 1 & iperfFsmState_load != 2 & iperfFsmState_load != 3 & iperfFsmState_load != 4 & iperfFsmState_load != 6 & iperfFsmState_load != 5 & iperfFsmState_load != 7 & iperfFsmState_load != 8 & runExperiment_read)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.45ns)   --->   "%br_ln174 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:174]   --->   Operation 210 'br' 'br_ln174' <Predicate = (iperfFsmState_load == 15) | (iperfFsmState_load == 14) | (iperfFsmState_load == 13) | (iperfFsmState_load == 12) | (iperfFsmState_load == 11) | (iperfFsmState_load == 10) | (iperfFsmState_load == 0)> <Delay = 0.45>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%sessionIt_V_flag_4_i = phi i1 1, void %._crit_edge9.i, i1 0, void, i1 0, void, i1 0, void %._crit_edge18.i, i1 1, void, i1 0, void %mergeST4.i, i1 1, void, i1 1, void %._crit_edge10.i, i1 0, void, i1 1, void, i1 1, void %._crit_edge14.i, i1 1, void, i1 0, void %._crit_edge16.i, i1 0, void, i1 0, void"   --->   Operation 211 'phi' 'sessionIt_V_flag_4_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%sessionIt_V_new_4_i = phi i14 0, void %._crit_edge9.i, i14 0, void, i14 0, void, i14 0, void %._crit_edge18.i, i14 %add_ln885_1, void, i14 0, void %mergeST4.i, i14 0, void, i14 %add_ln885_7, void %._crit_edge10.i, i14 0, void, i14 0, void, i14 %add_ln885_6, void %._crit_edge14.i, i14 0, void, i14 0, void %._crit_edge16.i, i14 0, void, i14 0, void"   --->   Operation 212 'phi' 'sessionIt_V_new_4_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%timeOver_flag_0_i = phi i1 1, void %._crit_edge9.i, i1 0, void, i1 0, void, i1 0, void %._crit_edge18.i, i1 0, void, i1 0, void %mergeST4.i, i1 0, void, i1 0, void %._crit_edge10.i, i1 0, void, i1 0, void, i1 0, void %._crit_edge14.i, i1 0, void, i1 0, void %._crit_edge16.i, i1 0, void, i1 0, void"   --->   Operation 213 'phi' 'timeOver_flag_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%wordCount_V_flag_1_i = phi i1 0, void %._crit_edge9.i, i1 0, void, i1 1, void, i1 0, void %._crit_edge18.i, i1 0, void, i1 0, void %mergeST4.i, i1 0, void, i1 0, void %._crit_edge10.i, i1 0, void, i1 0, void, i1 0, void %._crit_edge14.i, i1 0, void, i1 0, void %._crit_edge16.i, i1 1, void, i1 1, void"   --->   Operation 214 'phi' 'wordCount_V_flag_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%wordCount_V_new_1_i = phi i8 0, void %._crit_edge9.i, i8 0, void, i8 1, void, i8 0, void %._crit_edge18.i, i8 0, void, i8 0, void %mergeST4.i, i8 0, void, i8 0, void %._crit_edge10.i, i8 0, void, i8 0, void, i8 0, void %._crit_edge14.i, i8 0, void, i8 0, void %._crit_edge16.i, i8 0, void, i8 %add_ln885_2, void"   --->   Operation 215 'phi' 'wordCount_V_new_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %wordCount_V_flag_1_i, void %._crit_edge8.new3.i, void %mergeST2.i"   --->   Operation 216 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln346 = store i8 %wordCount_V_new_1_i, i8 %wordCount_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:346]   --->   Operation 217 'store' 'store_ln346' <Predicate = (wordCount_V_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge8.new3.i"   --->   Operation 218 'br' 'br_ln0' <Predicate = (wordCount_V_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %sessionIt_V_flag_4_i, void %._crit_edge8.new.i, void %mergeST.i"   --->   Operation 219 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln164 = store i14 %sessionIt_V_new_4_i, i14 %sessionIt_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:164]   --->   Operation 220 'store' 'store_ln164' <Predicate = (sessionIt_V_flag_4_i)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge8.new.i"   --->   Operation 221 'br' 'br_ln0' <Predicate = (sessionIt_V_flag_4_i)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.38ns)   --->   "%br_ln400 = br i1 %tmp_5_i, void %._crit_edge21.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:400]   --->   Operation 222 'br' 'br_ln400' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%timeOver_flag_1_i = phi i1 1, void, i1 %timeOver_flag_0_i, void %._crit_edge8.new.i"   --->   Operation 223 'phi' 'timeOver_flag_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%timeOver_new_1_i = phi i1 %stopSignalFifo_read, void, i1 0, void %._crit_edge8.new.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 224 'phi' 'timeOver_new_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %timeOver_flag_1_i, void %client<512>.exit, void %mergeST1.i"   --->   Operation 225 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln167 = store i1 %timeOver_new_1_i, i1 %timeOver" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:167]   --->   Operation 226 'store' 'store_ln167' <Predicate = (timeOver_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void %client<512>.exit"   --->   Operation 227 'br' 'br_ln0' <Predicate = (timeOver_flag_1_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 228 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_close_connection, i16 %currentSessionID_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 228 'write' 'write_ln173' <Predicate = (iperfFsmState_load == 8 & stopSend_load & !icmp_ln1064_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i576, i1 %currWord_last_V, i576 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 229 'bitconcatenate' 'shl_ln' <Predicate = (iperfFsmState_load == 7)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln173 = or i577 %shl_ln, i577 247330401473104534049986387036794404265444427179859539717357571501504676384200448144401845323817807855737010027930728666130808966645273754506324562903351815651596089160773936" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 230 'or' 'or_ln173' <Predicate = (iperfFsmState_load == 7)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i577 %or_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 231 'zext' 'zext_ln173_1' <Predicate = (iperfFsmState_load == 7)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txDataBuffer, i1024 %zext_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 232 'write' 'write_ln173' <Predicate = (iperfFsmState_load == 7)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i8.i6.i16, i8 %pkgWordCount_read, i6 0, i16 %currentSessionID_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 233 'bitconcatenate' 'tmp_1' <Predicate = (iperfFsmState_load == 5 & !timeOver_load)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i30 %tmp_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 234 'zext' 'zext_ln173_2' <Predicate = (iperfFsmState_load == 5 & !timeOver_load)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %txMetaDataBuffer, i32 %zext_ln173_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 235 'write' 'write_ln173' <Predicate = (iperfFsmState_load == 5 & !timeOver_load)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln331 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:331]   --->   Operation 236 'br' 'br_ln331' <Predicate = (iperfFsmState_load == 5 & !timeOver_load)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txDataBuffer, i1024 247330401473104534049986387036794404265444427179859539717357571501504676384200448144401845323817807855737010027930728666130808966645273754506324562903351815651596089160773936" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 237 'write' 'write_ln173' <Predicate = (iperfFsmState_load == 5)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i8.i6.i16, i8 %pkgWordCount_read, i6 0, i16 %tmp_sessionID_V_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 238 'bitconcatenate' 'tmp_2' <Predicate = (iperfFsmState_load == 6 & tmp_1_i & tmp_error_V_2 != 0 & tmp_error_V_2 != 1)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln173_4 = zext i30 %tmp_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 239 'zext' 'zext_ln173_4' <Predicate = (iperfFsmState_load == 6 & tmp_1_i & tmp_error_V_2 != 0 & tmp_error_V_2 != 1)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %txMetaDataBuffer, i32 %zext_ln173_4" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 240 'write' 'write_ln173' <Predicate = (iperfFsmState_load == 6 & tmp_1_i & tmp_error_V_2 != 0 & tmp_error_V_2 != 1)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 241 'br' 'br_ln0' <Predicate = (iperfFsmState_load == 6 & tmp_1_i & tmp_error_V_2 != 0 & tmp_error_V_2 != 1)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i8.i6.i16, i8 %pkgWordCount_read, i6 0, i16 %currentSessionID_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 242 'bitconcatenate' 'tmp' <Predicate = (iperfFsmState_load == 4)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i30 %tmp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 243 'zext' 'zext_ln173' <Predicate = (iperfFsmState_load == 4)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %txMetaDataBuffer, i32 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 244 'write' 'write_ln173' <Predicate = (iperfFsmState_load == 4)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_3 : Operation 245 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txDataBuffer, i1024 494660802946209068107597234109351782970688673204217833700646746365202056835340172896911038092412543002393468553865375251012698210427016369081338427391839765886779895291314176" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 245 'write' 'write_ln173' <Predicate = (iperfFsmState_load == 4)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 512> <FIFO>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln173_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i7.i16, i7 64, i16 %tmp_sessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 246 'bitconcatenate' 'or_ln173_1' <Predicate = (iperfFsmState_load == 2 & tmp_i & !icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln173_3 = zext i23 %or_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 247 'zext' 'zext_ln173_3' <Predicate = (iperfFsmState_load == 2 & tmp_i & !icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %txMetaDataBuffer, i32 %zext_ln173_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 248 'write' 'write_ln173' <Predicate = (iperfFsmState_load == 2 & tmp_i & !icmp_ln231)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln237 = br void %._crit_edge14.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:237]   --->   Operation 249 'br' 'br_ln237' <Predicate = (iperfFsmState_load == 2 & tmp_i & !icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %startSignalFifo, i1 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 250 'write' 'write_ln173' <Predicate = (iperfFsmState_load == 2 & tmp_i & icmp_ln1064_5)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%openTuple_ip_address_V_10 = phi i32 %openTuple_ip_address_V_9, void, i32 %openTuple_ip_address_V_8, void, i32 %openTuple_ip_address_V_7, void, i32 %openTuple_ip_address_V_6, void, i32 %openTuple_ip_address_V_5, void, i32 %openTuple_ip_address_V_4, void, i32 %openTuple_ip_address_V_3, void, i32 %openTuple_ip_address_V_2, void, i32 %openTuple_ip_address_V_1, void, i32 %openTuple_ip_address_V, void, i32 0, void"   --->   Operation 251 'phi' 'openTuple_ip_address_V_10' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%or_ln173_2 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i13.i32, i13 5001, i32 %openTuple_ip_address_V_10" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 252 'bitconcatenate' 'or_ln173_2' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln173_5 = zext i45 %or_ln173_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 253 'zext' 'zext_ln173_5' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072)> <Delay = 0.00>
ST_3 : Operation 254 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %m_axis_open_connection, i48 %zext_ln173_5" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 254 'write' 'write_ln173' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 255 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %m_axis_close_connection, i16 %currentSessionID_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 255 'write' 'write_ln173' <Predicate = (iperfFsmState_load == 8 & stopSend_load & !icmp_ln1064_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 256 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i48P128A, i48 %m_axis_open_connection, i48 %zext_ln173_5" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 256 'write' 'write_ln173' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln219 = br void %._crit_edge10.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/kernel/user_krnl/iperf_krnl/src/hls/iperf_client.cpp:219]   --->   Operation 257 'br' 'br_ln219' <Predicate = (iperfFsmState_load == 1 & icmp_ln1072)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 258 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	fifo read operation ('stopSignalFifo_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'stopSignalFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [345]  (1.17 ns)

 <State 2>: 2.54ns
The critical path consists of the following:
	'load' operation ('sessionIt_V_load') on static variable 'sessionIt_V' [99]  (0 ns)
	'add' operation ('add_ln885_7') [297]  (0.765 ns)
	'icmp' operation ('icmp_ln1064_6') [298]  (0.652 ns)
	multiplexor before 'phi' operation ('timeOver_flag_0_i') [329]  (0.453 ns)
	'phi' operation ('timeOver_flag_0_i') [329]  (0 ns)
	multiplexor before 'phi' operation ('timeOver_flag_1_i') [348]  (0.387 ns)
	'phi' operation ('timeOver_flag_1_i') [348]  (0 ns)
	blocking operation 0.287 ns on control path)

 <State 3>: 1.17ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'startSignalFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [256]  (1.17 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
