Classic Timing Analyzer report for Up-Down-Counter
Tue Oct 22 17:51:21 2013
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'down'
  6. Clock Setup: 'reset'
  7. Clock Setup: 'up'
  8. Clock Hold: 'down'
  9. Clock Hold: 'reset'
 10. Clock Hold: 'up'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                             ; To                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.150 ns                         ; up                                               ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; --         ; down     ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 20.748 ns                        ; sevenseg:inst1|ones[4]                           ; ssOut1[4]                                        ; up         ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 15.773 ns                        ; up                                               ; ssOut2[5]                                        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 10.426 ns                        ; reset                                            ; sevenseg:inst1|ones[6]                           ; --         ; up       ; 0            ;
; Clock Setup: 'down'          ; N/A                                      ; None          ; 151.95 MHz ( period = 6.581 ns ) ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; down       ; down     ; 0            ;
; Clock Setup: 'up'            ; N/A                                      ; None          ; 154.34 MHz ( period = 6.479 ns ) ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; up         ; up       ; 0            ;
; Clock Setup: 'reset'         ; N/A                                      ; None          ; 154.34 MHz ( period = 6.479 ns ) ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; reset      ; reset    ; 0            ;
; Clock Hold: 'down'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[6]                           ; down       ; down     ; 28           ;
; Clock Hold: 'reset'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; sevenseg:inst1|ones[6]                           ; reset      ; reset    ; 28           ;
; Clock Hold: 'up'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; sevenseg:inst1|ones[6]                           ; up         ; up       ; 28           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                  ;                                                  ;            ;          ; 84           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; down            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; up              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'down'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                             ; To                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 151.95 MHz ( period = 6.581 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; down       ; down     ; None                        ; None                      ; 6.311 ns                ;
; N/A   ; 189.39 MHz ( period = 5.280 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; down       ; down     ; None                        ; None                      ; 5.010 ns                ;
; N/A   ; 193.20 MHz ( period = 5.176 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; down       ; down     ; None                        ; None                      ; 4.937 ns                ;
; N/A   ; 217.01 MHz ( period = 4.608 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; down       ; down     ; None                        ; None                      ; 4.338 ns                ;
; N/A   ; 226.65 MHz ( period = 4.412 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[1]                           ; down       ; down     ; None                        ; None                      ; 9.329 ns                ;
; N/A   ; 227.07 MHz ( period = 4.404 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[3]                           ; down       ; down     ; None                        ; None                      ; 9.322 ns                ;
; N/A   ; 228.99 MHz ( period = 4.367 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[4]                           ; down       ; down     ; None                        ; None                      ; 9.326 ns                ;
; N/A   ; 229.52 MHz ( period = 4.357 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[2]                           ; down       ; down     ; None                        ; None                      ; 9.315 ns                ;
; N/A   ; 232.23 MHz ( period = 4.306 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[0]                           ; down       ; down     ; None                        ; None                      ; 9.213 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[5]                           ; down       ; down     ; None                        ; None                      ; 9.005 ns                ;
; N/A   ; 246.24 MHz ( period = 4.061 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[6]                           ; down       ; down     ; None                        ; None                      ; 8.987 ns                ;
; N/A   ; 258.06 MHz ( period = 3.875 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; down       ; down     ; None                        ; None                      ; 3.636 ns                ;
; N/A   ; 267.17 MHz ( period = 3.743 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; down       ; down     ; None                        ; None                      ; 3.504 ns                ;
; N/A   ; 276.93 MHz ( period = 3.611 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; down       ; down     ; None                        ; None                      ; 3.372 ns                ;
; N/A   ; 312.21 MHz ( period = 3.203 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; down       ; down     ; None                        ; None                      ; 2.964 ns                ;
; N/A   ; 321.44 MHz ( period = 3.111 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[1]                           ; down       ; down     ; None                        ; None                      ; 8.028 ns                ;
; N/A   ; 322.27 MHz ( period = 3.103 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[3]                           ; down       ; down     ; None                        ; None                      ; 8.021 ns                ;
; N/A   ; 326.16 MHz ( period = 3.066 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[4]                           ; down       ; down     ; None                        ; None                      ; 8.025 ns                ;
; N/A   ; 327.23 MHz ( period = 3.056 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[2]                           ; down       ; down     ; None                        ; None                      ; 8.014 ns                ;
; N/A   ; 332.78 MHz ( period = 3.005 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[0]                           ; down       ; down     ; None                        ; None                      ; 7.912 ns                ;
; N/A   ; 360.23 MHz ( period = 2.776 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; down       ; down     ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; 360.62 MHz ( period = 2.773 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[5]                           ; down       ; down     ; None                        ; None                      ; 7.704 ns                ;
; N/A   ; 362.32 MHz ( period = 2.760 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[6]                           ; down       ; down     ; None                        ; None                      ; 7.686 ns                ;
; N/A   ; 372.02 MHz ( period = 2.688 ns )               ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; down       ; down     ; None                        ; None                      ; 2.449 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[1]                           ; down       ; down     ; None                        ; None                      ; 7.356 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[3]                           ; down       ; down     ; None                        ; None                      ; 7.349 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[4]                           ; down       ; down     ; None                        ; None                      ; 7.353 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[2]                           ; down       ; down     ; None                        ; None                      ; 7.342 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[0]                           ; down       ; down     ; None                        ; None                      ; 7.240 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[5]                           ; down       ; down     ; None                        ; None                      ; 7.032 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[6]                           ; down       ; down     ; None                        ; None                      ; 7.014 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[1]                           ; down       ; down     ; None                        ; None                      ; 5.467 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[3]                           ; down       ; down     ; None                        ; None                      ; 5.460 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[4]                           ; down       ; down     ; None                        ; None                      ; 5.464 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[2]                           ; down       ; down     ; None                        ; None                      ; 5.453 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[0]                           ; down       ; down     ; None                        ; None                      ; 5.351 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[5]                           ; down       ; down     ; None                        ; None                      ; 5.143 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[6]                           ; down       ; down     ; None                        ; None                      ; 5.125 ns                ;
+-------+------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'reset'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                         ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 154.34 MHz ( period = 6.479 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; updown_counter_tut_noclock:inst|nIn[3]~latch ; reset      ; reset    ; None                        ; None                      ; 5.274 ns                ;
; N/A   ; 171.32 MHz ( period = 5.837 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[1]                       ; reset      ; reset    ; None                        ; None                      ; 9.455 ns                ;
; N/A   ; 171.56 MHz ( period = 5.829 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[3]                       ; reset      ; reset    ; None                        ; None                      ; 9.448 ns                ;
; N/A   ; 172.65 MHz ( period = 5.792 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[4]                       ; reset      ; reset    ; None                        ; None                      ; 9.452 ns                ;
; N/A   ; 172.95 MHz ( period = 5.782 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[2]                       ; reset      ; reset    ; None                        ; None                      ; 9.441 ns                ;
; N/A   ; 174.49 MHz ( period = 5.731 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[0]                       ; reset      ; reset    ; None                        ; None                      ; 9.339 ns                ;
; N/A   ; 181.85 MHz ( period = 5.499 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[5]                       ; reset      ; reset    ; None                        ; None                      ; 9.131 ns                ;
; N/A   ; 182.28 MHz ( period = 5.486 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[6]                       ; reset      ; reset    ; None                        ; None                      ; 9.113 ns                ;
; N/A   ; 186.64 MHz ( period = 5.358 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; updown_counter_tut_noclock:inst|nIn[3]~latch ; reset      ; reset    ; None                        ; None                      ; 4.149 ns                ;
; N/A   ; 205.47 MHz ( period = 4.867 ns )               ; updown_counter_tut_noclock:inst|nIn[3]~latch ; updown_counter_tut_noclock:inst|nIn[3]~latch ; reset      ; reset    ; None                        ; None                      ; 3.657 ns                ;
; N/A   ; 212.04 MHz ( period = 4.716 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[1]                       ; reset      ; reset    ; None                        ; None                      ; 8.330 ns                ;
; N/A   ; 212.40 MHz ( period = 4.708 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[3]                       ; reset      ; reset    ; None                        ; None                      ; 8.323 ns                ;
; N/A   ; 214.09 MHz ( period = 4.671 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[4]                       ; reset      ; reset    ; None                        ; None                      ; 8.327 ns                ;
; N/A   ; 214.55 MHz ( period = 4.661 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[2]                       ; reset      ; reset    ; None                        ; None                      ; 8.316 ns                ;
; N/A   ; 216.92 MHz ( period = 4.610 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[0]                       ; reset      ; reset    ; None                        ; None                      ; 8.214 ns                ;
; N/A   ; 217.44 MHz ( period = 4.599 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; updown_counter_tut_noclock:inst|nIn[2]~latch ; reset      ; reset    ; None                        ; None                      ; 3.791 ns                ;
; N/A   ; 226.50 MHz ( period = 4.415 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; updown_counter_tut_noclock:inst|nIn[1]~latch ; reset      ; reset    ; None                        ; None                      ; 3.604 ns                ;
; N/A   ; 228.41 MHz ( period = 4.378 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[5]                       ; reset      ; reset    ; None                        ; None                      ; 8.006 ns                ;
; N/A   ; 228.99 MHz ( period = 4.367 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; updown_counter_tut_noclock:inst|nIn[1]~latch ; reset      ; reset    ; None                        ; None                      ; 3.560 ns                ;
; N/A   ; 229.10 MHz ( period = 4.365 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[6]                       ; reset      ; reset    ; None                        ; None                      ; 7.988 ns                ;
; N/A   ; 239.29 MHz ( period = 4.179 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; updown_counter_tut_noclock:inst|nIn[3]~latch ; reset      ; reset    ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 243.13 MHz ( period = 4.113 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; updown_counter_tut_noclock:inst|nIn[2]~latch ; reset      ; reset    ; None                        ; None                      ; 3.301 ns                ;
; N/A   ; 264.62 MHz ( period = 3.779 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; updown_counter_tut_noclock:inst|nIn[0]~latch ; reset      ; reset    ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 282.73 MHz ( period = 3.537 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[1]                       ; reset      ; reset    ; None                        ; None                      ; 7.151 ns                ;
; N/A   ; 283.37 MHz ( period = 3.529 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[3]                       ; reset      ; reset    ; None                        ; None                      ; 7.144 ns                ;
; N/A   ; 286.37 MHz ( period = 3.492 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[4]                       ; reset      ; reset    ; None                        ; None                      ; 7.148 ns                ;
; N/A   ; 287.19 MHz ( period = 3.482 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[2]                       ; reset      ; reset    ; None                        ; None                      ; 7.137 ns                ;
; N/A   ; 287.52 MHz ( period = 3.478 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; updown_counter_tut_noclock:inst|nIn[2]~latch ; reset      ; reset    ; None                        ; None                      ; 2.666 ns                ;
; N/A   ; 291.46 MHz ( period = 3.431 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[0]                       ; reset      ; reset    ; None                        ; None                      ; 7.035 ns                ;
; N/A   ; 312.60 MHz ( period = 3.199 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[5]                       ; reset      ; reset    ; None                        ; None                      ; 6.827 ns                ;
; N/A   ; 313.87 MHz ( period = 3.186 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[6]                       ; reset      ; reset    ; None                        ; None                      ; 6.809 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[1]                       ; reset      ; reset    ; None                        ; None                      ; 5.452 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[3]                       ; reset      ; reset    ; None                        ; None                      ; 5.445 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[4]                       ; reset      ; reset    ; None                        ; None                      ; 5.449 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[2]                       ; reset      ; reset    ; None                        ; None                      ; 5.438 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[0]                       ; reset      ; reset    ; None                        ; None                      ; 5.336 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[5]                       ; reset      ; reset    ; None                        ; None                      ; 5.128 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[6]                       ; reset      ; reset    ; None                        ; None                      ; 5.110 ns                ;
+-------+------------------------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'up'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                         ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 154.34 MHz ( period = 6.479 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; updown_counter_tut_noclock:inst|nIn[3]~latch ; up         ; up       ; None                        ; None                      ; 5.274 ns                ;
; N/A   ; 185.98 MHz ( period = 5.377 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[1]                       ; up         ; up       ; None                        ; None                      ; 9.455 ns                ;
; N/A   ; 186.25 MHz ( period = 5.369 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[3]                       ; up         ; up       ; None                        ; None                      ; 9.448 ns                ;
; N/A   ; 186.64 MHz ( period = 5.358 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; updown_counter_tut_noclock:inst|nIn[3]~latch ; up         ; up       ; None                        ; None                      ; 4.149 ns                ;
; N/A   ; 187.55 MHz ( period = 5.332 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[4]                       ; up         ; up       ; None                        ; None                      ; 9.452 ns                ;
; N/A   ; 187.90 MHz ( period = 5.322 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[2]                       ; up         ; up       ; None                        ; None                      ; 9.441 ns                ;
; N/A   ; 189.72 MHz ( period = 5.271 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[0]                       ; up         ; up       ; None                        ; None                      ; 9.339 ns                ;
; N/A   ; 198.45 MHz ( period = 5.039 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[5]                       ; up         ; up       ; None                        ; None                      ; 9.131 ns                ;
; N/A   ; 198.97 MHz ( period = 5.026 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[6]                       ; up         ; up       ; None                        ; None                      ; 9.113 ns                ;
; N/A   ; 205.47 MHz ( period = 4.867 ns )               ; updown_counter_tut_noclock:inst|nIn[3]~latch ; updown_counter_tut_noclock:inst|nIn[3]~latch ; up         ; up       ; None                        ; None                      ; 3.657 ns                ;
; N/A   ; 217.44 MHz ( period = 4.599 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; updown_counter_tut_noclock:inst|nIn[2]~latch ; up         ; up       ; None                        ; None                      ; 3.791 ns                ;
; N/A   ; 226.50 MHz ( period = 4.415 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; updown_counter_tut_noclock:inst|nIn[1]~latch ; up         ; up       ; None                        ; None                      ; 3.604 ns                ;
; N/A   ; 228.99 MHz ( period = 4.367 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; updown_counter_tut_noclock:inst|nIn[1]~latch ; up         ; up       ; None                        ; None                      ; 3.560 ns                ;
; N/A   ; 234.96 MHz ( period = 4.256 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[1]                       ; up         ; up       ; None                        ; None                      ; 8.330 ns                ;
; N/A   ; 235.40 MHz ( period = 4.248 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[3]                       ; up         ; up       ; None                        ; None                      ; 8.323 ns                ;
; N/A   ; 237.47 MHz ( period = 4.211 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[4]                       ; up         ; up       ; None                        ; None                      ; 8.327 ns                ;
; N/A   ; 238.04 MHz ( period = 4.201 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[2]                       ; up         ; up       ; None                        ; None                      ; 8.316 ns                ;
; N/A   ; 239.29 MHz ( period = 4.179 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; updown_counter_tut_noclock:inst|nIn[3]~latch ; up         ; up       ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 240.96 MHz ( period = 4.150 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[0]                       ; up         ; up       ; None                        ; None                      ; 8.214 ns                ;
; N/A   ; 243.13 MHz ( period = 4.113 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; updown_counter_tut_noclock:inst|nIn[2]~latch ; up         ; up       ; None                        ; None                      ; 3.301 ns                ;
; N/A   ; 255.23 MHz ( period = 3.918 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[5]                       ; up         ; up       ; None                        ; None                      ; 8.006 ns                ;
; N/A   ; 256.08 MHz ( period = 3.905 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[6]                       ; up         ; up       ; None                        ; None                      ; 7.988 ns                ;
; N/A   ; 264.62 MHz ( period = 3.779 ns )               ; updown_counter_tut_noclock:inst|nIn[0]~latch ; updown_counter_tut_noclock:inst|nIn[0]~latch ; up         ; up       ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 287.52 MHz ( period = 3.478 ns )               ; updown_counter_tut_noclock:inst|nIn[1]~latch ; updown_counter_tut_noclock:inst|nIn[2]~latch ; up         ; up       ; None                        ; None                      ; 2.666 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[1]                       ; up         ; up       ; None                        ; None                      ; 7.151 ns                ;
; N/A   ; 325.84 MHz ( period = 3.069 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[3]                       ; up         ; up       ; None                        ; None                      ; 7.144 ns                ;
; N/A   ; 329.82 MHz ( period = 3.032 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[4]                       ; up         ; up       ; None                        ; None                      ; 7.148 ns                ;
; N/A   ; 330.91 MHz ( period = 3.022 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[2]                       ; up         ; up       ; None                        ; None                      ; 7.137 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[0]                       ; up         ; up       ; None                        ; None                      ; 7.035 ns                ;
; N/A   ; 365.10 MHz ( period = 2.739 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[5]                       ; up         ; up       ; None                        ; None                      ; 6.827 ns                ;
; N/A   ; 366.84 MHz ( period = 2.726 ns )               ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[6]                       ; up         ; up       ; None                        ; None                      ; 6.809 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[1]                       ; up         ; up       ; None                        ; None                      ; 5.452 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[3]                       ; up         ; up       ; None                        ; None                      ; 5.445 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[4]                       ; up         ; up       ; None                        ; None                      ; 5.449 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[2]                       ; up         ; up       ; None                        ; None                      ; 5.438 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[0]                       ; up         ; up       ; None                        ; None                      ; 5.336 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[5]                       ; up         ; up       ; None                        ; None                      ; 5.128 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[6]                       ; up         ; up       ; None                        ; None                      ; 5.110 ns                ;
+-------+------------------------------------------------+----------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'down'                                                                                                                                                                                                                ;
+------------------------------------------+--------------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                             ; To                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[6] ; down       ; down     ; None                       ; None                       ; 3.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[5] ; down       ; down     ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[2] ; down       ; down     ; None                       ; None                       ; 3.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[0] ; down       ; down     ; None                       ; None                       ; 3.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[3] ; down       ; down     ; None                       ; None                       ; 3.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[1] ; down       ; down     ; None                       ; None                       ; 3.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; sevenseg:inst1|ones[4] ; down       ; down     ; None                       ; None                       ; 3.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[6] ; down       ; down     ; None                       ; None                       ; 3.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[5] ; down       ; down     ; None                       ; None                       ; 3.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[6] ; down       ; down     ; None                       ; None                       ; 3.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[5] ; down       ; down     ; None                       ; None                       ; 3.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[0] ; down       ; down     ; None                       ; None                       ; 3.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[2] ; down       ; down     ; None                       ; None                       ; 3.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[3] ; down       ; down     ; None                       ; None                       ; 3.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[4] ; down       ; down     ; None                       ; None                       ; 3.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; sevenseg:inst1|ones[1] ; down       ; down     ; None                       ; None                       ; 3.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[0] ; down       ; down     ; None                       ; None                       ; 3.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[6] ; down       ; down     ; None                       ; None                       ; 4.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[5] ; down       ; down     ; None                       ; None                       ; 4.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[2] ; down       ; down     ; None                       ; None                       ; 4.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[1] ; down       ; down     ; None                       ; None                       ; 4.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[3] ; down       ; down     ; None                       ; None                       ; 4.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[4] ; down       ; down     ; None                       ; None                       ; 4.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; sevenseg:inst1|ones[0] ; down       ; down     ; None                       ; None                       ; 4.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[2] ; down       ; down     ; None                       ; None                       ; 5.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[1] ; down       ; down     ; None                       ; None                       ; 5.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[3] ; down       ; down     ; None                       ; None                       ; 5.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; sevenseg:inst1|ones[4] ; down       ; down     ; None                       ; None                       ; 5.314 ns                 ;
+------------------------------------------+--------------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'reset'                                                                                                                                                                                                           ;
+------------------------------------------+----------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[6] ; reset      ; reset    ; None                       ; None                       ; 3.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[5] ; reset      ; reset    ; None                       ; None                       ; 3.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[2] ; reset      ; reset    ; None                       ; None                       ; 3.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[0] ; reset      ; reset    ; None                       ; None                       ; 3.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[3] ; reset      ; reset    ; None                       ; None                       ; 3.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[1] ; reset      ; reset    ; None                       ; None                       ; 3.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[4] ; reset      ; reset    ; None                       ; None                       ; 3.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[6] ; reset      ; reset    ; None                       ; None                       ; 3.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[5] ; reset      ; reset    ; None                       ; None                       ; 3.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[6] ; reset      ; reset    ; None                       ; None                       ; 3.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[5] ; reset      ; reset    ; None                       ; None                       ; 3.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[6] ; reset      ; reset    ; None                       ; None                       ; 3.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[5] ; reset      ; reset    ; None                       ; None                       ; 3.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[0] ; reset      ; reset    ; None                       ; None                       ; 3.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[0] ; reset      ; reset    ; None                       ; None                       ; 3.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[2] ; reset      ; reset    ; None                       ; None                       ; 4.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[1] ; reset      ; reset    ; None                       ; None                       ; 4.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[3] ; reset      ; reset    ; None                       ; None                       ; 4.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[4] ; reset      ; reset    ; None                       ; None                       ; 4.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[2] ; reset      ; reset    ; None                       ; None                       ; 4.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[0] ; reset      ; reset    ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[3] ; reset      ; reset    ; None                       ; None                       ; 4.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[4] ; reset      ; reset    ; None                       ; None                       ; 4.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[1] ; reset      ; reset    ; None                       ; None                       ; 4.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[2] ; reset      ; reset    ; None                       ; None                       ; 5.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[1] ; reset      ; reset    ; None                       ; None                       ; 5.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[3] ; reset      ; reset    ; None                       ; None                       ; 5.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[4] ; reset      ; reset    ; None                       ; None                       ; 5.299 ns                 ;
+------------------------------------------+----------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'up'                                                                                                                                                                                                              ;
+------------------------------------------+----------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[6] ; up         ; up       ; None                       ; None                       ; 3.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[5] ; up         ; up       ; None                       ; None                       ; 3.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[2] ; up         ; up       ; None                       ; None                       ; 3.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[0] ; up         ; up       ; None                       ; None                       ; 3.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[3] ; up         ; up       ; None                       ; None                       ; 3.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[1] ; up         ; up       ; None                       ; None                       ; 3.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[0]~latch ; sevenseg:inst1|ones[4] ; up         ; up       ; None                       ; None                       ; 3.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[6] ; up         ; up       ; None                       ; None                       ; 3.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[5] ; up         ; up       ; None                       ; None                       ; 3.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[6] ; up         ; up       ; None                       ; None                       ; 3.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[5] ; up         ; up       ; None                       ; None                       ; 3.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[6] ; up         ; up       ; None                       ; None                       ; 3.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[5] ; up         ; up       ; None                       ; None                       ; 3.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[0] ; up         ; up       ; None                       ; None                       ; 3.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[0] ; up         ; up       ; None                       ; None                       ; 3.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[2] ; up         ; up       ; None                       ; None                       ; 4.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[1] ; up         ; up       ; None                       ; None                       ; 4.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[3] ; up         ; up       ; None                       ; None                       ; 4.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[4] ; up         ; up       ; None                       ; None                       ; 4.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[2] ; up         ; up       ; None                       ; None                       ; 4.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[2]~latch ; sevenseg:inst1|ones[0] ; up         ; up       ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[3] ; up         ; up       ; None                       ; None                       ; 4.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[4] ; up         ; up       ; None                       ; None                       ; 4.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[1]~latch ; sevenseg:inst1|ones[1] ; up         ; up       ; None                       ; None                       ; 4.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[2] ; up         ; up       ; None                       ; None                       ; 5.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[1] ; up         ; up       ; None                       ; None                       ; 5.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[3] ; up         ; up       ; None                       ; None                       ; 5.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; updown_counter_tut_noclock:inst|nIn[3]~latch ; sevenseg:inst1|ones[4] ; up         ; up       ; None                       ; None                       ; 5.299 ns                 ;
+------------------------------------------+----------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------+
; tsu                                                                                                     ;
+-------+--------------+------------+-------+--------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                               ; To Clock ;
+-------+--------------+------------+-------+--------------------------------------------------+----------+
; N/A   ; None         ; 6.150 ns   ; up    ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; down     ;
; N/A   ; None         ; 5.850 ns   ; reset ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; down     ;
; N/A   ; None         ; 5.847 ns   ; up    ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; reset    ;
; N/A   ; None         ; 5.547 ns   ; up    ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; up       ;
; N/A   ; None         ; 5.547 ns   ; reset ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; reset    ;
; N/A   ; None         ; 5.247 ns   ; reset ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; up       ;
; N/A   ; None         ; 5.205 ns   ; up    ; sevenseg:inst1|ones[1]                           ; reset    ;
; N/A   ; None         ; 5.197 ns   ; up    ; sevenseg:inst1|ones[3]                           ; reset    ;
; N/A   ; None         ; 5.160 ns   ; up    ; sevenseg:inst1|ones[4]                           ; reset    ;
; N/A   ; None         ; 5.150 ns   ; up    ; sevenseg:inst1|ones[2]                           ; reset    ;
; N/A   ; None         ; 5.099 ns   ; up    ; sevenseg:inst1|ones[0]                           ; reset    ;
; N/A   ; None         ; 4.905 ns   ; reset ; sevenseg:inst1|ones[1]                           ; reset    ;
; N/A   ; None         ; 4.897 ns   ; reset ; sevenseg:inst1|ones[3]                           ; reset    ;
; N/A   ; None         ; 4.867 ns   ; up    ; sevenseg:inst1|ones[5]                           ; reset    ;
; N/A   ; None         ; 4.860 ns   ; reset ; sevenseg:inst1|ones[4]                           ; reset    ;
; N/A   ; None         ; 4.854 ns   ; up    ; sevenseg:inst1|ones[6]                           ; reset    ;
; N/A   ; None         ; 4.850 ns   ; reset ; sevenseg:inst1|ones[2]                           ; reset    ;
; N/A   ; None         ; 4.799 ns   ; reset ; sevenseg:inst1|ones[0]                           ; reset    ;
; N/A   ; None         ; 4.745 ns   ; up    ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; down     ;
; N/A   ; None         ; 4.567 ns   ; reset ; sevenseg:inst1|ones[5]                           ; reset    ;
; N/A   ; None         ; 4.554 ns   ; reset ; sevenseg:inst1|ones[6]                           ; reset    ;
; N/A   ; None         ; 4.445 ns   ; up    ; sevenseg:inst1|ones[1]                           ; up       ;
; N/A   ; None         ; 4.445 ns   ; reset ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; down     ;
; N/A   ; None         ; 4.437 ns   ; up    ; sevenseg:inst1|ones[3]                           ; up       ;
; N/A   ; None         ; 4.400 ns   ; up    ; sevenseg:inst1|ones[4]                           ; up       ;
; N/A   ; None         ; 4.390 ns   ; up    ; sevenseg:inst1|ones[2]                           ; up       ;
; N/A   ; None         ; 4.339 ns   ; up    ; sevenseg:inst1|ones[0]                           ; up       ;
; N/A   ; None         ; 4.145 ns   ; reset ; sevenseg:inst1|ones[1]                           ; up       ;
; N/A   ; None         ; 4.137 ns   ; reset ; sevenseg:inst1|ones[3]                           ; up       ;
; N/A   ; None         ; 4.107 ns   ; up    ; sevenseg:inst1|ones[5]                           ; up       ;
; N/A   ; None         ; 4.100 ns   ; reset ; sevenseg:inst1|ones[4]                           ; up       ;
; N/A   ; None         ; 4.094 ns   ; up    ; sevenseg:inst1|ones[6]                           ; up       ;
; N/A   ; None         ; 4.090 ns   ; reset ; sevenseg:inst1|ones[2]                           ; up       ;
; N/A   ; None         ; 4.039 ns   ; reset ; sevenseg:inst1|ones[0]                           ; up       ;
; N/A   ; None         ; 3.981 ns   ; up    ; sevenseg:inst1|ones[1]                           ; down     ;
; N/A   ; None         ; 3.973 ns   ; up    ; sevenseg:inst1|ones[3]                           ; down     ;
; N/A   ; None         ; 3.967 ns   ; up    ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; reset    ;
; N/A   ; None         ; 3.936 ns   ; up    ; sevenseg:inst1|ones[4]                           ; down     ;
; N/A   ; None         ; 3.926 ns   ; up    ; sevenseg:inst1|ones[2]                           ; down     ;
; N/A   ; None         ; 3.875 ns   ; up    ; sevenseg:inst1|ones[0]                           ; down     ;
; N/A   ; None         ; 3.807 ns   ; reset ; sevenseg:inst1|ones[5]                           ; up       ;
; N/A   ; None         ; 3.794 ns   ; reset ; sevenseg:inst1|ones[6]                           ; up       ;
; N/A   ; None         ; 3.735 ns   ; up    ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; reset    ;
; N/A   ; None         ; 3.681 ns   ; reset ; sevenseg:inst1|ones[1]                           ; down     ;
; N/A   ; None         ; 3.673 ns   ; reset ; sevenseg:inst1|ones[3]                           ; down     ;
; N/A   ; None         ; 3.667 ns   ; up    ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; up       ;
; N/A   ; None         ; 3.667 ns   ; reset ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; reset    ;
; N/A   ; None         ; 3.643 ns   ; up    ; sevenseg:inst1|ones[5]                           ; down     ;
; N/A   ; None         ; 3.636 ns   ; reset ; sevenseg:inst1|ones[4]                           ; down     ;
; N/A   ; None         ; 3.630 ns   ; up    ; sevenseg:inst1|ones[6]                           ; down     ;
; N/A   ; None         ; 3.626 ns   ; reset ; sevenseg:inst1|ones[2]                           ; down     ;
; N/A   ; None         ; 3.575 ns   ; reset ; sevenseg:inst1|ones[0]                           ; down     ;
; N/A   ; None         ; 3.435 ns   ; up    ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; up       ;
; N/A   ; None         ; 3.435 ns   ; reset ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; reset    ;
; N/A   ; None         ; 3.367 ns   ; reset ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; up       ;
; N/A   ; None         ; 3.343 ns   ; reset ; sevenseg:inst1|ones[5]                           ; down     ;
; N/A   ; None         ; 3.330 ns   ; reset ; sevenseg:inst1|ones[6]                           ; down     ;
; N/A   ; None         ; 3.312 ns   ; up    ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; down     ;
; N/A   ; None         ; 3.147 ns   ; up    ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; reset    ;
; N/A   ; None         ; 3.135 ns   ; reset ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; up       ;
; N/A   ; None         ; 3.012 ns   ; reset ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; down     ;
; N/A   ; None         ; 2.847 ns   ; up    ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; up       ;
; N/A   ; None         ; 2.847 ns   ; reset ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; reset    ;
; N/A   ; None         ; 2.547 ns   ; reset ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; up       ;
; N/A   ; None         ; 2.345 ns   ; up    ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; down     ;
; N/A   ; None         ; 2.045 ns   ; reset ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; down     ;
+-------+--------------+------------+-------+--------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------+
; tco                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                             ; To        ; From Clock ;
+-------+--------------+------------+--------------------------------------------------+-----------+------------+
; N/A   ; None         ; 20.748 ns  ; sevenseg:inst1|ones[4]                           ; ssOut1[4] ; up         ;
; N/A   ; None         ; 20.739 ns  ; sevenseg:inst1|ones[1]                           ; ssOut1[1] ; up         ;
; N/A   ; None         ; 20.712 ns  ; sevenseg:inst1|ones[0]                           ; ssOut1[0] ; up         ;
; N/A   ; None         ; 20.632 ns  ; sevenseg:inst1|ones[6]                           ; ssOut1[6] ; up         ;
; N/A   ; None         ; 20.628 ns  ; sevenseg:inst1|ones[5]                           ; ssOut1[5] ; up         ;
; N/A   ; None         ; 20.448 ns  ; sevenseg:inst1|ones[4]                           ; ssOut1[4] ; reset      ;
; N/A   ; None         ; 20.439 ns  ; sevenseg:inst1|ones[1]                           ; ssOut1[1] ; reset      ;
; N/A   ; None         ; 20.412 ns  ; sevenseg:inst1|ones[0]                           ; ssOut1[0] ; reset      ;
; N/A   ; None         ; 20.394 ns  ; sevenseg:inst1|ones[3]                           ; ssOut1[3] ; up         ;
; N/A   ; None         ; 20.390 ns  ; sevenseg:inst1|ones[2]                           ; ssOut1[2] ; up         ;
; N/A   ; None         ; 20.332 ns  ; sevenseg:inst1|ones[6]                           ; ssOut1[6] ; reset      ;
; N/A   ; None         ; 20.328 ns  ; sevenseg:inst1|ones[5]                           ; ssOut1[5] ; reset      ;
; N/A   ; None         ; 20.247 ns  ; sevenseg:inst1|ones[4]                           ; ssOut1[4] ; down       ;
; N/A   ; None         ; 20.238 ns  ; sevenseg:inst1|ones[1]                           ; ssOut1[1] ; down       ;
; N/A   ; None         ; 20.211 ns  ; sevenseg:inst1|ones[0]                           ; ssOut1[0] ; down       ;
; N/A   ; None         ; 20.131 ns  ; sevenseg:inst1|ones[6]                           ; ssOut1[6] ; down       ;
; N/A   ; None         ; 20.127 ns  ; sevenseg:inst1|ones[5]                           ; ssOut1[5] ; down       ;
; N/A   ; None         ; 20.094 ns  ; sevenseg:inst1|ones[3]                           ; ssOut1[3] ; reset      ;
; N/A   ; None         ; 20.090 ns  ; sevenseg:inst1|ones[2]                           ; ssOut1[2] ; reset      ;
; N/A   ; None         ; 19.893 ns  ; sevenseg:inst1|ones[3]                           ; ssOut1[3] ; down       ;
; N/A   ; None         ; 19.889 ns  ; sevenseg:inst1|ones[2]                           ; ssOut1[2] ; down       ;
; N/A   ; None         ; 16.705 ns  ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; ssOut2[5] ; up         ;
; N/A   ; None         ; 16.650 ns  ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; ssOut2[4] ; up         ;
; N/A   ; None         ; 16.640 ns  ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; ssOut2[3] ; up         ;
; N/A   ; None         ; 16.405 ns  ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; ssOut2[5] ; reset      ;
; N/A   ; None         ; 16.350 ns  ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; ssOut2[4] ; reset      ;
; N/A   ; None         ; 16.349 ns  ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; ssOut2[0] ; up         ;
; N/A   ; None         ; 16.340 ns  ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; ssOut2[3] ; reset      ;
; N/A   ; None         ; 16.204 ns  ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; ssOut2[5] ; down       ;
; N/A   ; None         ; 16.149 ns  ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; ssOut2[4] ; down       ;
; N/A   ; None         ; 16.139 ns  ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; ssOut2[3] ; down       ;
; N/A   ; None         ; 16.049 ns  ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; ssOut2[0] ; reset      ;
; N/A   ; None         ; 15.848 ns  ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; ssOut2[0] ; down       ;
; N/A   ; None         ; 15.584 ns  ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; ssOut2[5] ; up         ;
; N/A   ; None         ; 15.529 ns  ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; ssOut2[4] ; up         ;
; N/A   ; None         ; 15.519 ns  ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; ssOut2[3] ; up         ;
; N/A   ; None         ; 15.284 ns  ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; ssOut2[5] ; reset      ;
; N/A   ; None         ; 15.229 ns  ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; ssOut2[4] ; reset      ;
; N/A   ; None         ; 15.228 ns  ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; ssOut2[0] ; up         ;
; N/A   ; None         ; 15.219 ns  ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; ssOut2[3] ; reset      ;
; N/A   ; None         ; 14.928 ns  ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; ssOut2[0] ; reset      ;
; N/A   ; None         ; 14.903 ns  ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; ssOut2[5] ; down       ;
; N/A   ; None         ; 14.848 ns  ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; ssOut2[4] ; down       ;
; N/A   ; None         ; 14.838 ns  ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; ssOut2[3] ; down       ;
; N/A   ; None         ; 14.547 ns  ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; ssOut2[0] ; down       ;
; N/A   ; None         ; 14.405 ns  ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; ssOut2[5] ; up         ;
; N/A   ; None         ; 14.350 ns  ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; ssOut2[4] ; up         ;
; N/A   ; None         ; 14.340 ns  ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; ssOut2[3] ; up         ;
; N/A   ; None         ; 14.231 ns  ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; ssOut2[5] ; down       ;
; N/A   ; None         ; 14.176 ns  ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; ssOut2[4] ; down       ;
; N/A   ; None         ; 14.166 ns  ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; ssOut2[3] ; down       ;
; N/A   ; None         ; 14.105 ns  ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; ssOut2[5] ; reset      ;
; N/A   ; None         ; 14.050 ns  ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; ssOut2[4] ; reset      ;
; N/A   ; None         ; 14.049 ns  ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; ssOut2[0] ; up         ;
; N/A   ; None         ; 14.040 ns  ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; ssOut2[3] ; reset      ;
; N/A   ; None         ; 13.875 ns  ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; ssOut2[0] ; down       ;
; N/A   ; None         ; 13.749 ns  ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; ssOut2[0] ; reset      ;
; N/A   ; None         ; 12.707 ns  ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; ssOut2[5] ; up         ;
; N/A   ; None         ; 12.652 ns  ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; ssOut2[4] ; up         ;
; N/A   ; None         ; 12.642 ns  ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; ssOut2[3] ; up         ;
; N/A   ; None         ; 12.407 ns  ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; ssOut2[5] ; reset      ;
; N/A   ; None         ; 12.352 ns  ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; ssOut2[4] ; reset      ;
; N/A   ; None         ; 12.351 ns  ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; ssOut2[0] ; up         ;
; N/A   ; None         ; 12.342 ns  ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; ssOut2[3] ; reset      ;
; N/A   ; None         ; 12.311 ns  ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; ssOut2[5] ; down       ;
; N/A   ; None         ; 12.256 ns  ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; ssOut2[4] ; down       ;
; N/A   ; None         ; 12.246 ns  ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; ssOut2[3] ; down       ;
; N/A   ; None         ; 12.051 ns  ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; ssOut2[0] ; reset      ;
; N/A   ; None         ; 11.955 ns  ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; ssOut2[0] ; down       ;
+-------+--------------+------------+--------------------------------------------------+-----------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+-------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To        ;
+-------+-------------------+-----------------+-------+-----------+
; N/A   ; None              ; 15.773 ns       ; up    ; ssOut2[5] ;
; N/A   ; None              ; 15.718 ns       ; up    ; ssOut2[4] ;
; N/A   ; None              ; 15.708 ns       ; up    ; ssOut2[3] ;
; N/A   ; None              ; 15.473 ns       ; reset ; ssOut2[5] ;
; N/A   ; None              ; 15.418 ns       ; reset ; ssOut2[4] ;
; N/A   ; None              ; 15.417 ns       ; up    ; ssOut2[0] ;
; N/A   ; None              ; 15.408 ns       ; reset ; ssOut2[3] ;
; N/A   ; None              ; 15.117 ns       ; reset ; ssOut2[0] ;
+-------+-------------------+-----------------+-------+-----------+


+---------------------------------------------------------------------------------------------------------------+
; th                                                                                                            ;
+---------------+-------------+-----------+-------+--------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                               ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------------------------------+----------+
; N/A           ; None        ; 10.426 ns ; reset ; sevenseg:inst1|ones[6]                           ; up       ;
; N/A           ; None        ; 10.416 ns ; reset ; sevenseg:inst1|ones[5]                           ; up       ;
; N/A           ; None        ; 10.211 ns ; reset ; sevenseg:inst1|ones[0]                           ; up       ;
; N/A           ; None        ; 10.126 ns ; reset ; sevenseg:inst1|ones[6]                           ; reset    ;
; N/A           ; None        ; 10.116 ns ; reset ; sevenseg:inst1|ones[5]                           ; reset    ;
; N/A           ; None        ; 9.956 ns  ; reset ; sevenseg:inst1|ones[2]                           ; up       ;
; N/A           ; None        ; 9.925 ns  ; reset ; sevenseg:inst1|ones[6]                           ; down     ;
; N/A           ; None        ; 9.915 ns  ; reset ; sevenseg:inst1|ones[5]                           ; down     ;
; N/A           ; None        ; 9.911 ns  ; reset ; sevenseg:inst1|ones[0]                           ; reset    ;
; N/A           ; None        ; 9.888 ns  ; reset ; sevenseg:inst1|ones[3]                           ; up       ;
; N/A           ; None        ; 9.888 ns  ; reset ; sevenseg:inst1|ones[1]                           ; up       ;
; N/A           ; None        ; 9.884 ns  ; reset ; sevenseg:inst1|ones[4]                           ; up       ;
; N/A           ; None        ; 9.710 ns  ; reset ; sevenseg:inst1|ones[0]                           ; down     ;
; N/A           ; None        ; 9.685 ns  ; up    ; sevenseg:inst1|ones[6]                           ; up       ;
; N/A           ; None        ; 9.675 ns  ; up    ; sevenseg:inst1|ones[5]                           ; up       ;
; N/A           ; None        ; 9.656 ns  ; reset ; sevenseg:inst1|ones[2]                           ; reset    ;
; N/A           ; None        ; 9.588 ns  ; reset ; sevenseg:inst1|ones[3]                           ; reset    ;
; N/A           ; None        ; 9.588 ns  ; reset ; sevenseg:inst1|ones[1]                           ; reset    ;
; N/A           ; None        ; 9.584 ns  ; reset ; sevenseg:inst1|ones[4]                           ; reset    ;
; N/A           ; None        ; 9.470 ns  ; up    ; sevenseg:inst1|ones[0]                           ; up       ;
; N/A           ; None        ; 9.455 ns  ; reset ; sevenseg:inst1|ones[2]                           ; down     ;
; N/A           ; None        ; 9.387 ns  ; reset ; sevenseg:inst1|ones[3]                           ; down     ;
; N/A           ; None        ; 9.387 ns  ; reset ; sevenseg:inst1|ones[1]                           ; down     ;
; N/A           ; None        ; 9.385 ns  ; up    ; sevenseg:inst1|ones[6]                           ; reset    ;
; N/A           ; None        ; 9.383 ns  ; reset ; sevenseg:inst1|ones[4]                           ; down     ;
; N/A           ; None        ; 9.375 ns  ; up    ; sevenseg:inst1|ones[5]                           ; reset    ;
; N/A           ; None        ; 9.184 ns  ; up    ; sevenseg:inst1|ones[6]                           ; down     ;
; N/A           ; None        ; 9.174 ns  ; up    ; sevenseg:inst1|ones[5]                           ; down     ;
; N/A           ; None        ; 9.172 ns  ; up    ; sevenseg:inst1|ones[2]                           ; up       ;
; N/A           ; None        ; 9.170 ns  ; up    ; sevenseg:inst1|ones[0]                           ; reset    ;
; N/A           ; None        ; 9.139 ns  ; up    ; sevenseg:inst1|ones[1]                           ; up       ;
; N/A           ; None        ; 9.137 ns  ; up    ; sevenseg:inst1|ones[3]                           ; up       ;
; N/A           ; None        ; 9.133 ns  ; up    ; sevenseg:inst1|ones[4]                           ; up       ;
; N/A           ; None        ; 8.969 ns  ; up    ; sevenseg:inst1|ones[0]                           ; down     ;
; N/A           ; None        ; 8.872 ns  ; up    ; sevenseg:inst1|ones[2]                           ; reset    ;
; N/A           ; None        ; 8.839 ns  ; up    ; sevenseg:inst1|ones[1]                           ; reset    ;
; N/A           ; None        ; 8.837 ns  ; up    ; sevenseg:inst1|ones[3]                           ; reset    ;
; N/A           ; None        ; 8.833 ns  ; up    ; sevenseg:inst1|ones[4]                           ; reset    ;
; N/A           ; None        ; 8.671 ns  ; up    ; sevenseg:inst1|ones[2]                           ; down     ;
; N/A           ; None        ; 8.638 ns  ; up    ; sevenseg:inst1|ones[1]                           ; down     ;
; N/A           ; None        ; 8.636 ns  ; up    ; sevenseg:inst1|ones[3]                           ; down     ;
; N/A           ; None        ; 8.632 ns  ; up    ; sevenseg:inst1|ones[4]                           ; down     ;
; N/A           ; None        ; -0.425 ns ; reset ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; down     ;
; N/A           ; None        ; -0.428 ns ; reset ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; up       ;
; N/A           ; None        ; -0.728 ns ; reset ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; reset    ;
; N/A           ; None        ; -0.761 ns ; reset ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; up       ;
; N/A           ; None        ; -0.787 ns ; reset ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; down     ;
; N/A           ; None        ; -1.011 ns ; reset ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; up       ;
; N/A           ; None        ; -1.061 ns ; reset ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; reset    ;
; N/A           ; None        ; -1.166 ns ; up    ; updown_counter_tut_noclock:inst|nIn[3]~_emulated ; down     ;
; N/A           ; None        ; -1.203 ns ; up    ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; up       ;
; N/A           ; None        ; -1.311 ns ; reset ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; reset    ;
; N/A           ; None        ; -1.313 ns ; reset ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; down     ;
; N/A           ; None        ; -1.503 ns ; up    ; updown_counter_tut_noclock:inst|nIn[3]~latch     ; reset    ;
; N/A           ; None        ; -1.536 ns ; up    ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; up       ;
; N/A           ; None        ; -1.562 ns ; up    ; updown_counter_tut_noclock:inst|nIn[2]~_emulated ; down     ;
; N/A           ; None        ; -1.699 ns ; reset ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; up       ;
; N/A           ; None        ; -1.795 ns ; up    ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; up       ;
; N/A           ; None        ; -1.836 ns ; up    ; updown_counter_tut_noclock:inst|nIn[2]~latch     ; reset    ;
; N/A           ; None        ; -1.999 ns ; reset ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; reset    ;
; N/A           ; None        ; -2.095 ns ; up    ; updown_counter_tut_noclock:inst|nIn[0]~latch     ; reset    ;
; N/A           ; None        ; -2.097 ns ; up    ; updown_counter_tut_noclock:inst|nIn[0]~_emulated ; down     ;
; N/A           ; None        ; -2.139 ns ; reset ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; down     ;
; N/A           ; None        ; -2.474 ns ; up    ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; up       ;
; N/A           ; None        ; -2.774 ns ; up    ; updown_counter_tut_noclock:inst|nIn[1]~latch     ; reset    ;
; N/A           ; None        ; -2.914 ns ; up    ; updown_counter_tut_noclock:inst|nIn[1]~_emulated ; down     ;
+---------------+-------------+-----------+-------+--------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Tue Oct 22 17:51:21 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "updown_counter_tut_noclock:inst|nIn[1]~latch" is a latch
    Warning: Node "updown_counter_tut_noclock:inst|nIn[0]~latch" is a latch
    Warning: Node "updown_counter_tut_noclock:inst|nIn[2]~latch" is a latch
    Warning: Node "updown_counter_tut_noclock:inst|nIn[3]~latch" is a latch
    Warning: Node "sevenseg:inst1|ones[6]" is a latch
    Warning: Node "sevenseg:inst1|ones[5]" is a latch
    Warning: Node "sevenseg:inst1|ones[4]" is a latch
    Warning: Node "sevenseg:inst1|ones[3]" is a latch
    Warning: Node "sevenseg:inst1|ones[2]" is a latch
    Warning: Node "sevenseg:inst1|ones[1]" is a latch
    Warning: Node "sevenseg:inst1|ones[0]" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "updown_counter_tut_noclock:inst|nIn[3]~head_lut"
    Warning: Node "updown_counter_tut_noclock:inst|Add0~96"
Warning: Found combinational loop of 2 nodes
    Warning: Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
    Warning: Node "updown_counter_tut_noclock:inst|Add0~97"
Warning: Found combinational loop of 2 nodes
    Warning: Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
    Warning: Node "updown_counter_tut_noclock:inst|Add1~73"
Warning: Found combinational loop of 1 nodes
    Warning: Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "down" is an undefined clock
    Info: Assuming node "reset" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "up" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "updown_counter_tut_noclock:inst|nIn[3]~latch" as buffer
    Info: Detected ripple clock "updown_counter_tut_noclock:inst|nIn[2]~latch" as buffer
    Info: Detected ripple clock "updown_counter_tut_noclock:inst|nIn[0]~latch" as buffer
    Info: Detected ripple clock "updown_counter_tut_noclock:inst|nIn[1]~latch" as buffer
    Info: Detected gated clock "sevenseg:inst1|Mux15~68" as buffer
    Info: Detected gated clock "sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15" as buffer
    Info: Detected gated clock "sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~14" as buffer
    Info: Detected gated clock "sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~13" as buffer
    Info: Detected gated clock "sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~12" as buffer
    Info: Detected ripple clock "updown_counter_tut_noclock:inst|nIn[3]~_emulated" as buffer
    Info: Detected gated clock "updown_counter_tut_noclock:inst|nIn[3]~tail_lut" as buffer
    Info: Detected gated clock "updown_counter_tut_noclock:inst|nIn[3]~head_lut" as buffer
    Info: Detected ripple clock "updown_counter_tut_noclock:inst|nIn[2]~_emulated" as buffer
    Info: Detected gated clock "updown_counter_tut_noclock:inst|nIn[2]~tail_lut" as buffer
    Info: Detected gated clock "updown_counter_tut_noclock:inst|nIn[2]~head_lut" as buffer
    Info: Detected ripple clock "updown_counter_tut_noclock:inst|nIn[0]~_emulated" as buffer
    Info: Detected gated clock "updown_counter_tut_noclock:inst|nIn[0]~tail_lut" as buffer
    Info: Detected ripple clock "updown_counter_tut_noclock:inst|nIn[1]~_emulated" as buffer
    Info: Detected gated clock "updown_counter_tut_noclock:inst|nIn[0]~head_lut" as buffer
    Info: Detected gated clock "updown_counter_tut_noclock:inst|nIn[1]~tail_lut" as buffer
    Info: Detected gated clock "updown_counter_tut_noclock:inst|nIn[3]~0" as buffer
    Info: Detected gated clock "updown_counter_tut_noclock:inst|nIn[1]~head_lut" as buffer
Info: Clock "down" has Internal fmax of 151.95 MHz between source register "updown_counter_tut_noclock:inst|nIn[0]~_emulated" and destination register "updown_counter_tut_noclock:inst|nIn[3]~_emulated" (period= 6.581 ns)
    Info: + Longest register to register delay is 6.311 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y20_N27; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~_emulated'
        Info: 2: + IC(0.356 ns) + CELL(0.178 ns) = 0.534 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst|nIn[0]~tail_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.472 ns) = 1.006 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 4: + IC(0.000 ns) + CELL(1.315 ns) = 2.321 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[1]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 5: + IC(0.000 ns) + CELL(1.517 ns) = 3.838 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[2]~head_lut'
            Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
        Info: 6: + IC(0.000 ns) + CELL(1.867 ns) = 5.705 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[3]~head_lut'
            Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N10; Node "updown_counter_tut_noclock:inst|Add0~96"
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
            Info: Loc. = LCCOMB_X9_Y20_N2; Node "updown_counter_tut_noclock:inst|nIn[3]~head_lut"
        Info: 7: + IC(0.332 ns) + CELL(0.178 ns) = 6.215 ns; Loc. = LCCOMB_X9_Y20_N16; Fanout = 1; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~data_lut'
        Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.311 ns; Loc. = LCFF_X9_Y20_N17; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst|nIn[3]~_emulated'
        Info: Total cell delay = 5.623 ns ( 89.10 % )
        Info: Total interconnect delay = 0.688 ns ( 10.90 % )
    Info: - Smallest clock skew is -0.031 ns
        Info: + Shortest clock path from clock "down" to destination register is 4.108 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'
            Info: 2: + IC(2.632 ns) + CELL(0.602 ns) = 4.108 ns; Loc. = LCFF_X9_Y20_N17; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst|nIn[3]~_emulated'
            Info: Total cell delay = 1.476 ns ( 35.93 % )
            Info: Total interconnect delay = 2.632 ns ( 64.07 % )
        Info: - Longest clock path from clock "down" to source register is 4.139 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'
            Info: 2: + IC(2.663 ns) + CELL(0.602 ns) = 4.139 ns; Loc. = LCFF_X10_Y20_N27; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~_emulated'
            Info: Total cell delay = 1.476 ns ( 35.66 % )
            Info: Total interconnect delay = 2.663 ns ( 64.34 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "reset" has Internal fmax of 154.34 MHz between source register "updown_counter_tut_noclock:inst|nIn[0]~latch" and destination register "updown_counter_tut_noclock:inst|nIn[3]~latch" (period= 6.479 ns)
    Info: + Longest register to register delay is 5.274 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~latch'
        Info: 2: + IC(0.338 ns) + CELL(0.322 ns) = 0.660 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst|nIn[0]~tail_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.472 ns) = 1.132 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 4: + IC(0.000 ns) + CELL(1.315 ns) = 2.447 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[1]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 5: + IC(0.000 ns) + CELL(1.517 ns) = 3.964 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[2]~head_lut'
            Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
        Info: 6: + IC(0.000 ns) + CELL(0.814 ns) = 4.778 ns; Loc. = LCCOMB_X10_Y20_N10; Fanout = 2; COMB LOOP Node = 'updown_counter_tut_noclock:inst|Add0~96'
            Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N10; Node "updown_counter_tut_noclock:inst|Add0~96"
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
            Info: Loc. = LCCOMB_X9_Y20_N2; Node "updown_counter_tut_noclock:inst|nIn[3]~head_lut"
        Info: 7: + IC(0.318 ns) + CELL(0.178 ns) = 5.274 ns; Loc. = LCCOMB_X10_Y20_N16; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[3]~latch'
        Info: Total cell delay = 4.618 ns ( 87.56 % )
        Info: Total interconnect delay = 0.656 ns ( 12.44 % )
    Info: - Smallest clock skew is 0.005 ns
        Info: + Shortest clock path from clock "reset" to destination register is 4.496 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'
            Info: 2: + IC(2.775 ns) + CELL(0.178 ns) = 3.817 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~0'
            Info: 3: + IC(0.357 ns) + CELL(0.322 ns) = 4.496 ns; Loc. = LCCOMB_X10_Y20_N16; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[3]~latch'
            Info: Total cell delay = 1.364 ns ( 30.34 % )
            Info: Total interconnect delay = 3.132 ns ( 69.66 % )
        Info: - Longest clock path from clock "reset" to source register is 4.491 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'
            Info: 2: + IC(2.775 ns) + CELL(0.178 ns) = 3.817 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~0'
            Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.491 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~latch'
            Info: Total cell delay = 1.364 ns ( 30.37 % )
            Info: Total interconnect delay = 3.127 ns ( 69.63 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.210 ns
Info: Clock "up" has Internal fmax of 154.34 MHz between source register "updown_counter_tut_noclock:inst|nIn[0]~latch" and destination register "updown_counter_tut_noclock:inst|nIn[3]~latch" (period= 6.479 ns)
    Info: + Longest register to register delay is 5.274 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~latch'
        Info: 2: + IC(0.338 ns) + CELL(0.322 ns) = 0.660 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst|nIn[0]~tail_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.472 ns) = 1.132 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 4: + IC(0.000 ns) + CELL(1.315 ns) = 2.447 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[1]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 5: + IC(0.000 ns) + CELL(1.517 ns) = 3.964 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[2]~head_lut'
            Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
        Info: 6: + IC(0.000 ns) + CELL(0.814 ns) = 4.778 ns; Loc. = LCCOMB_X10_Y20_N10; Fanout = 2; COMB LOOP Node = 'updown_counter_tut_noclock:inst|Add0~96'
            Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N10; Node "updown_counter_tut_noclock:inst|Add0~96"
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
            Info: Loc. = LCCOMB_X9_Y20_N2; Node "updown_counter_tut_noclock:inst|nIn[3]~head_lut"
        Info: 7: + IC(0.318 ns) + CELL(0.178 ns) = 5.274 ns; Loc. = LCCOMB_X10_Y20_N16; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[3]~latch'
        Info: Total cell delay = 4.618 ns ( 87.56 % )
        Info: Total interconnect delay = 0.656 ns ( 12.44 % )
    Info: - Smallest clock skew is 0.005 ns
        Info: + Shortest clock path from clock "up" to destination register is 4.796 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'
            Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~0'
            Info: 3: + IC(0.357 ns) + CELL(0.322 ns) = 4.796 ns; Loc. = LCCOMB_X10_Y20_N16; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[3]~latch'
            Info: Total cell delay = 1.508 ns ( 31.44 % )
            Info: Total interconnect delay = 3.288 ns ( 68.56 % )
        Info: - Longest clock path from clock "up" to source register is 4.791 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'
            Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~0'
            Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.791 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~latch'
            Info: Total cell delay = 1.508 ns ( 31.48 % )
            Info: Total interconnect delay = 3.283 ns ( 68.52 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.210 ns
Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock "down" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "updown_counter_tut_noclock:inst|nIn[0]~_emulated" and destination pin or register "sevenseg:inst1|ones[6]" for clock "down" (Hold time is 8.415 ns)
    Info: + Largest clock skew is 11.839 ns
        Info: + Longest clock path from clock "down" to destination register is 15.978 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'
            Info: 2: + IC(2.663 ns) + CELL(0.879 ns) = 4.416 ns; Loc. = LCFF_X10_Y20_N27; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~_emulated'
            Info: 3: + IC(0.356 ns) + CELL(0.178 ns) = 4.950 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst|nIn[0]~tail_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.472 ns) = 5.422 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[0]~head_lut'
                Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: 5: + IC(0.000 ns) + CELL(1.315 ns) = 6.737 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[1]~head_lut'
                Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
                Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: 6: + IC(0.000 ns) + CELL(1.517 ns) = 8.254 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[2]~head_lut'
                Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
                Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
            Info: 7: + IC(0.000 ns) + CELL(1.867 ns) = 10.121 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[3]~head_lut'
                Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N10; Node "updown_counter_tut_noclock:inst|Add0~96"
                Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
                Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
                Info: Loc. = LCCOMB_X9_Y20_N2; Node "updown_counter_tut_noclock:inst|nIn[3]~head_lut"
            Info: 8: + IC(0.332 ns) + CELL(0.495 ns) = 10.948 ns; Loc. = LCCOMB_X9_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
            Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 11.406 ns; Loc. = LCCOMB_X9_Y20_N14; Fanout = 4; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
            Info: 10: + IC(0.480 ns) + CELL(0.491 ns) = 12.377 ns; Loc. = LCCOMB_X8_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux15~69'
            Info: 11: + IC(1.891 ns) + CELL(0.000 ns) = 14.268 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'sevenseg:inst1|Mux15~69clkctrl'
            Info: 12: + IC(1.388 ns) + CELL(0.322 ns) = 15.978 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1|ones[6]'
            Info: Total cell delay = 8.868 ns ( 55.50 % )
            Info: Total interconnect delay = 7.110 ns ( 44.50 % )
        Info: - Shortest clock path from clock "down" to source register is 4.139 ns
            Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'
            Info: 2: + IC(2.663 ns) + CELL(0.602 ns) = 4.139 ns; Loc. = LCFF_X10_Y20_N27; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~_emulated'
            Info: Total cell delay = 1.476 ns ( 35.66 % )
            Info: Total interconnect delay = 2.663 ns ( 64.34 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 3.147 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y20_N27; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~_emulated'
        Info: 2: + IC(0.356 ns) + CELL(0.178 ns) = 0.534 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst|nIn[0]~tail_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.472 ns) = 1.006 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 4: + IC(1.122 ns) + CELL(0.545 ns) = 2.673 ns; Loc. = LCCOMB_X9_Y20_N6; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux14~17'
        Info: 5: + IC(0.296 ns) + CELL(0.178 ns) = 3.147 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1|ones[6]'
        Info: Total cell delay = 1.373 ns ( 43.63 % )
        Info: Total interconnect delay = 1.774 ns ( 56.37 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock "reset" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "updown_counter_tut_noclock:inst|nIn[0]~latch" and destination pin or register "sevenseg:inst1|ones[6]" for clock "reset" (Hold time is 8.415 ns)
    Info: + Largest clock skew is 11.688 ns
        Info: + Longest clock path from clock "reset" to destination register is 16.179 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'
            Info: 2: + IC(2.775 ns) + CELL(0.178 ns) = 3.817 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~0'
            Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.491 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~latch'
            Info: 4: + IC(0.338 ns) + CELL(0.322 ns) = 5.151 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst|nIn[0]~tail_lut'
            Info: 5: + IC(0.000 ns) + CELL(0.472 ns) = 5.623 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[0]~head_lut'
                Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: 6: + IC(0.000 ns) + CELL(1.315 ns) = 6.938 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[1]~head_lut'
                Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
                Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: 7: + IC(0.000 ns) + CELL(1.517 ns) = 8.455 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[2]~head_lut'
                Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
                Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
            Info: 8: + IC(0.000 ns) + CELL(1.867 ns) = 10.322 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[3]~head_lut'
                Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N10; Node "updown_counter_tut_noclock:inst|Add0~96"
                Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
                Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
                Info: Loc. = LCCOMB_X9_Y20_N2; Node "updown_counter_tut_noclock:inst|nIn[3]~head_lut"
            Info: 9: + IC(0.332 ns) + CELL(0.495 ns) = 11.149 ns; Loc. = LCCOMB_X9_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
            Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 11.607 ns; Loc. = LCCOMB_X9_Y20_N14; Fanout = 4; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
            Info: 11: + IC(0.480 ns) + CELL(0.491 ns) = 12.578 ns; Loc. = LCCOMB_X8_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux15~69'
            Info: 12: + IC(1.891 ns) + CELL(0.000 ns) = 14.469 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'sevenseg:inst1|Mux15~69clkctrl'
            Info: 13: + IC(1.388 ns) + CELL(0.322 ns) = 16.179 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1|ones[6]'
            Info: Total cell delay = 8.623 ns ( 53.30 % )
            Info: Total interconnect delay = 7.556 ns ( 46.70 % )
        Info: - Shortest clock path from clock "reset" to source register is 4.491 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'
            Info: 2: + IC(2.775 ns) + CELL(0.178 ns) = 3.817 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~0'
            Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.491 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~latch'
            Info: Total cell delay = 1.364 ns ( 30.37 % )
            Info: Total interconnect delay = 3.127 ns ( 69.63 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 3.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~latch'
        Info: 2: + IC(0.338 ns) + CELL(0.322 ns) = 0.660 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst|nIn[0]~tail_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.472 ns) = 1.132 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 4: + IC(1.122 ns) + CELL(0.545 ns) = 2.799 ns; Loc. = LCCOMB_X9_Y20_N6; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux14~17'
        Info: 5: + IC(0.296 ns) + CELL(0.178 ns) = 3.273 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1|ones[6]'
        Info: Total cell delay = 1.517 ns ( 46.35 % )
        Info: Total interconnect delay = 1.756 ns ( 53.65 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock "up" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "updown_counter_tut_noclock:inst|nIn[0]~latch" and destination pin or register "sevenseg:inst1|ones[6]" for clock "up" (Hold time is 8.415 ns)
    Info: + Largest clock skew is 11.688 ns
        Info: + Longest clock path from clock "up" to destination register is 16.479 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'
            Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~0'
            Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.791 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~latch'
            Info: 4: + IC(0.338 ns) + CELL(0.322 ns) = 5.451 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst|nIn[0]~tail_lut'
            Info: 5: + IC(0.000 ns) + CELL(0.472 ns) = 5.923 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[0]~head_lut'
                Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: 6: + IC(0.000 ns) + CELL(1.315 ns) = 7.238 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[1]~head_lut'
                Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
                Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: 7: + IC(0.000 ns) + CELL(1.517 ns) = 8.755 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[2]~head_lut'
                Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
                Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
            Info: 8: + IC(0.000 ns) + CELL(1.867 ns) = 10.622 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[3]~head_lut'
                Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N10; Node "updown_counter_tut_noclock:inst|Add0~96"
                Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
                Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
                Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
                Info: Loc. = LCCOMB_X9_Y20_N2; Node "updown_counter_tut_noclock:inst|nIn[3]~head_lut"
            Info: 9: + IC(0.332 ns) + CELL(0.495 ns) = 11.449 ns; Loc. = LCCOMB_X9_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
            Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 11.907 ns; Loc. = LCCOMB_X9_Y20_N14; Fanout = 4; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
            Info: 11: + IC(0.480 ns) + CELL(0.491 ns) = 12.878 ns; Loc. = LCCOMB_X8_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux15~69'
            Info: 12: + IC(1.891 ns) + CELL(0.000 ns) = 14.769 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'sevenseg:inst1|Mux15~69clkctrl'
            Info: 13: + IC(1.388 ns) + CELL(0.322 ns) = 16.479 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1|ones[6]'
            Info: Total cell delay = 8.767 ns ( 53.20 % )
            Info: Total interconnect delay = 7.712 ns ( 46.80 % )
        Info: - Shortest clock path from clock "up" to source register is 4.791 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'
            Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~0'
            Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.791 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~latch'
            Info: Total cell delay = 1.508 ns ( 31.48 % )
            Info: Total interconnect delay = 3.283 ns ( 68.52 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 3.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~latch'
        Info: 2: + IC(0.338 ns) + CELL(0.322 ns) = 0.660 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst|nIn[0]~tail_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.472 ns) = 1.132 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 4: + IC(1.122 ns) + CELL(0.545 ns) = 2.799 ns; Loc. = LCCOMB_X9_Y20_N6; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux14~17'
        Info: 5: + IC(0.296 ns) + CELL(0.178 ns) = 3.273 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1|ones[6]'
        Info: Total cell delay = 1.517 ns ( 46.35 % )
        Info: Total interconnect delay = 1.756 ns ( 53.65 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "updown_counter_tut_noclock:inst|nIn[3]~_emulated" (data pin = "up", clock pin = "down") is 6.150 ns
    Info: + Longest pin to register delay is 10.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'
        Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.874 ns) = 4.991 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 4: + IC(0.000 ns) + CELL(1.315 ns) = 6.306 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[1]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 5: + IC(0.000 ns) + CELL(1.517 ns) = 7.823 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[2]~head_lut'
            Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
        Info: 6: + IC(0.000 ns) + CELL(1.867 ns) = 9.690 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[3]~head_lut'
            Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N10; Node "updown_counter_tut_noclock:inst|Add0~96"
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
            Info: Loc. = LCCOMB_X9_Y20_N2; Node "updown_counter_tut_noclock:inst|nIn[3]~head_lut"
        Info: 7: + IC(0.332 ns) + CELL(0.178 ns) = 10.200 ns; Loc. = LCCOMB_X9_Y20_N16; Fanout = 1; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~data_lut'
        Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 10.296 ns; Loc. = LCFF_X9_Y20_N17; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst|nIn[3]~_emulated'
        Info: Total cell delay = 7.033 ns ( 68.31 % )
        Info: Total interconnect delay = 3.263 ns ( 31.69 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "down" to destination register is 4.108 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'
        Info: 2: + IC(2.632 ns) + CELL(0.602 ns) = 4.108 ns; Loc. = LCFF_X9_Y20_N17; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst|nIn[3]~_emulated'
        Info: Total cell delay = 1.476 ns ( 35.93 % )
        Info: Total interconnect delay = 2.632 ns ( 64.07 % )
Info: tco from clock "up" to destination pin "ssOut1[4]" through register "sevenseg:inst1|ones[4]" is 20.748 ns
    Info: + Longest clock path from clock "up" to source register is 16.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'
        Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~0'
        Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.791 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~latch'
        Info: 4: + IC(0.338 ns) + CELL(0.322 ns) = 5.451 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst|nIn[0]~tail_lut'
        Info: 5: + IC(0.000 ns) + CELL(0.472 ns) = 5.923 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 6: + IC(0.000 ns) + CELL(1.315 ns) = 7.238 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[1]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 7: + IC(0.000 ns) + CELL(1.517 ns) = 8.755 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[2]~head_lut'
            Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
        Info: 8: + IC(0.000 ns) + CELL(1.867 ns) = 10.622 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[3]~head_lut'
            Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N10; Node "updown_counter_tut_noclock:inst|Add0~96"
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
            Info: Loc. = LCCOMB_X9_Y20_N2; Node "updown_counter_tut_noclock:inst|nIn[3]~head_lut"
        Info: 9: + IC(0.332 ns) + CELL(0.495 ns) = 11.449 ns; Loc. = LCCOMB_X9_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 11.907 ns; Loc. = LCCOMB_X9_Y20_N14; Fanout = 4; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
        Info: 11: + IC(0.480 ns) + CELL(0.491 ns) = 12.878 ns; Loc. = LCCOMB_X8_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux15~69'
        Info: 12: + IC(1.891 ns) + CELL(0.000 ns) = 14.769 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'sevenseg:inst1|Mux15~69clkctrl'
        Info: 13: + IC(1.408 ns) + CELL(0.319 ns) = 16.496 ns; Loc. = LCCOMB_X8_Y19_N4; Fanout = 1; REG Node = 'sevenseg:inst1|ones[4]'
        Info: Total cell delay = 8.764 ns ( 53.13 % )
        Info: Total interconnect delay = 7.732 ns ( 46.87 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.252 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X8_Y19_N4; Fanout = 1; REG Node = 'sevenseg:inst1|ones[4]'
        Info: 2: + IC(1.402 ns) + CELL(2.850 ns) = 4.252 ns; Loc. = PIN_F2; Fanout = 0; PIN Node = 'ssOut1[4]'
        Info: Total cell delay = 2.850 ns ( 67.03 % )
        Info: Total interconnect delay = 1.402 ns ( 32.97 % )
Info: Longest tpd from source pin "up" to destination pin "ssOut2[5]" is 15.773 ns
    Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'
    Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~0'
    Info: 3: + IC(0.000 ns) + CELL(0.874 ns) = 4.991 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[0]~head_lut'
        Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
    Info: 4: + IC(0.000 ns) + CELL(1.315 ns) = 6.306 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[1]~head_lut'
        Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
        Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
        Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
    Info: 5: + IC(0.000 ns) + CELL(1.517 ns) = 7.823 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[2]~head_lut'
        Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
        Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
        Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
        Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
    Info: 6: + IC(0.000 ns) + CELL(1.867 ns) = 9.690 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[3]~head_lut'
        Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
        Info: Loc. = LCCOMB_X10_Y20_N10; Node "updown_counter_tut_noclock:inst|Add0~96"
        Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
        Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
        Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
        Info: Loc. = LCCOMB_X9_Y20_N2; Node "updown_counter_tut_noclock:inst|nIn[3]~head_lut"
    Info: 7: + IC(0.823 ns) + CELL(0.517 ns) = 11.030 ns; Loc. = LCCOMB_X8_Y20_N20; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
    Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 11.488 ns; Loc. = LCCOMB_X8_Y20_N22; Fanout = 4; COMB Node = 'sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
    Info: 9: + IC(1.425 ns) + CELL(2.860 ns) = 15.773 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'ssOut2[5]'
    Info: Total cell delay = 10.594 ns ( 67.17 % )
    Info: Total interconnect delay = 5.179 ns ( 32.83 % )
Info: th for register "sevenseg:inst1|ones[6]" (data pin = "reset", clock pin = "up") is 10.426 ns
    Info: + Longest clock path from clock "up" to destination register is 16.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'
        Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst|nIn[3]~0'
        Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.791 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst|nIn[0]~latch'
        Info: 4: + IC(0.338 ns) + CELL(0.322 ns) = 5.451 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst|nIn[0]~tail_lut'
        Info: 5: + IC(0.000 ns) + CELL(0.472 ns) = 5.923 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[0]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 6: + IC(0.000 ns) + CELL(1.315 ns) = 7.238 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[1]~head_lut'
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
        Info: 7: + IC(0.000 ns) + CELL(1.517 ns) = 8.755 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[2]~head_lut'
            Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
        Info: 8: + IC(0.000 ns) + CELL(1.867 ns) = 10.622 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[3]~head_lut'
            Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N10; Node "updown_counter_tut_noclock:inst|Add0~96"
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
            Info: Loc. = LCCOMB_X9_Y20_N2; Node "updown_counter_tut_noclock:inst|nIn[3]~head_lut"
        Info: 9: + IC(0.332 ns) + CELL(0.495 ns) = 11.449 ns; Loc. = LCCOMB_X9_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 11.907 ns; Loc. = LCCOMB_X9_Y20_N14; Fanout = 4; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16'
        Info: 11: + IC(0.480 ns) + CELL(0.491 ns) = 12.878 ns; Loc. = LCCOMB_X8_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux15~69'
        Info: 12: + IC(1.891 ns) + CELL(0.000 ns) = 14.769 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'sevenseg:inst1|Mux15~69clkctrl'
        Info: 13: + IC(1.388 ns) + CELL(0.322 ns) = 16.479 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1|ones[6]'
        Info: Total cell delay = 8.767 ns ( 53.20 % )
        Info: Total interconnect delay = 7.712 ns ( 46.80 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.053 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'
        Info: 2: + IC(0.000 ns) + CELL(3.349 ns) = 4.213 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst|nIn[3]~head_lut'
            Info: Loc. = LCCOMB_X9_Y20_N30; Node "updown_counter_tut_noclock:inst|nIn[2]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N10; Node "updown_counter_tut_noclock:inst|Add0~96"
            Info: Loc. = LCCOMB_X10_Y20_N12; Node "updown_counter_tut_noclock:inst|nIn[1]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N20; Node "updown_counter_tut_noclock:inst|Add1~73"
            Info: Loc. = LCCOMB_X10_Y20_N24; Node "updown_counter_tut_noclock:inst|nIn[0]~head_lut"
            Info: Loc. = LCCOMB_X10_Y20_N30; Node "updown_counter_tut_noclock:inst|Add0~97"
            Info: Loc. = LCCOMB_X9_Y20_N2; Node "updown_counter_tut_noclock:inst|nIn[3]~head_lut"
        Info: 3: + IC(0.335 ns) + CELL(0.521 ns) = 5.069 ns; Loc. = LCCOMB_X9_Y20_N28; Fanout = 3; COMB Node = 'sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[15]~77'
        Info: 4: + IC(0.332 ns) + CELL(0.178 ns) = 5.579 ns; Loc. = LCCOMB_X9_Y20_N6; Fanout = 1; COMB Node = 'sevenseg:inst1|Mux14~17'
        Info: 5: + IC(0.296 ns) + CELL(0.178 ns) = 6.053 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1|ones[6]'
        Info: Total cell delay = 5.090 ns ( 84.09 % )
        Info: Total interconnect delay = 0.963 ns ( 15.91 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Allocated 160 megabytes of memory during processing
    Info: Processing ended: Tue Oct 22 17:51:21 2013
    Info: Elapsed time: 00:00:00


