Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Sep 24 17:36:14 2024
| Host         : BOOK-04RVTD1DD8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.137        0.000                      0                 1729        0.035        0.000                      0                 1729        4.020        0.000                       0                   798  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.137        0.000                      0                 1729        0.035        0.000                      0                 1729        4.020        0.000                       0                   798  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 2.977ns (43.322%)  route 3.895ns (56.678%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.698     2.992    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=3, routed)           1.075     4.523    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[30]_0[2]
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.647 r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/count_num1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.647    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry_i_4__1_0[1]
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.180 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.180    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.297 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.414 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.414    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.531 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.531    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__2_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.648 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.648    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__3_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.765 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__4_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.088 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__5/O[1]
                         net (fo=2, routed)           0.876     6.965    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__5_n_6
    SLICE_X38Y96         LUT4 (Prop_lut4_I1_O)        0.306     7.271 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     7.271    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_i_7__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.804 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2/CO[3]
                         net (fo=2, routed)           1.091     8.895    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_n_0
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.117     9.012 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num/O
                         net (fo=32, routed)          0.852     9.864    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_n_0
    SLICE_X36Y94         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.479    12.658    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X36Y94         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[10]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y94         FDRE (Setup_fdre_C_R)       -0.732    12.001    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[10]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 2.977ns (43.322%)  route 3.895ns (56.678%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.698     2.992    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=3, routed)           1.075     4.523    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[30]_0[2]
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.647 r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/count_num1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.647    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry_i_4__1_0[1]
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.180 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.180    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.297 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.414 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.414    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.531 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.531    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__2_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.648 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.648    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__3_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.765 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__4_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.088 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__5/O[1]
                         net (fo=2, routed)           0.876     6.965    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__5_n_6
    SLICE_X38Y96         LUT4 (Prop_lut4_I1_O)        0.306     7.271 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     7.271    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_i_7__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.804 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2/CO[3]
                         net (fo=2, routed)           1.091     8.895    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_n_0
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.117     9.012 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num/O
                         net (fo=32, routed)          0.852     9.864    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_n_0
    SLICE_X36Y94         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.479    12.658    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X36Y94         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[11]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y94         FDRE (Setup_fdre_C_R)       -0.732    12.001    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[11]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 2.977ns (43.322%)  route 3.895ns (56.678%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.698     2.992    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=3, routed)           1.075     4.523    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[30]_0[2]
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.647 r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/count_num1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.647    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry_i_4__1_0[1]
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.180 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.180    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.297 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.414 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.414    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.531 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.531    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__2_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.648 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.648    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__3_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.765 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__4_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.088 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__5/O[1]
                         net (fo=2, routed)           0.876     6.965    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__5_n_6
    SLICE_X38Y96         LUT4 (Prop_lut4_I1_O)        0.306     7.271 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     7.271    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_i_7__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.804 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2/CO[3]
                         net (fo=2, routed)           1.091     8.895    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_n_0
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.117     9.012 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num/O
                         net (fo=32, routed)          0.852     9.864    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_n_0
    SLICE_X36Y94         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.479    12.658    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X36Y94         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[8]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y94         FDRE (Setup_fdre_C_R)       -0.732    12.001    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[8]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 2.977ns (43.322%)  route 3.895ns (56.678%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.698     2.992    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=3, routed)           1.075     4.523    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[30]_0[2]
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.647 r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/count_num1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.647    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry_i_4__1_0[1]
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.180 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.180    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.297 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.414 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.414    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.531 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.531    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__2_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.648 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.648    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__3_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.765 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__4_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.088 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__5/O[1]
                         net (fo=2, routed)           0.876     6.965    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__5_n_6
    SLICE_X38Y96         LUT4 (Prop_lut4_I1_O)        0.306     7.271 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     7.271    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_i_7__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.804 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2/CO[3]
                         net (fo=2, routed)           1.091     8.895    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_n_0
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.117     9.012 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num/O
                         net (fo=32, routed)          0.852     9.864    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_n_0
    SLICE_X36Y94         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.479    12.658    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X36Y94         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[9]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y94         FDRE (Setup_fdre_C_R)       -0.732    12.001    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[9]
  -------------------------------------------------------------------
                         required time                         12.001    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 3.000ns (42.920%)  route 3.990ns (57.080%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.698     2.992    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/Q
                         net (fo=3, routed)           0.792     4.203    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[30]_0[5]
    SLICE_X33Y93         LUT1 (Prop_lut1_I0_O)        0.299     4.502 r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/count_num1_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     4.502    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry_i_6__2_0[0]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.034 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__0_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__2_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__3_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__4_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__5/O[1]
                         net (fo=2, routed)           0.737     6.560    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__5_n_6
    SLICE_X32Y97         LUT4 (Prop_lut4_I1_O)        0.303     6.863 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.863    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2_i_7__2_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.396 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2/CO[3]
                         net (fo=2, routed)           0.926     8.322    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2_n_0
    SLICE_X34Y100        LUT3 (Prop_lut3_I1_O)        0.124     8.446 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num/O
                         net (fo=32, routed)          1.536     9.982    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_n_0
    SLICE_X32Y85         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.474    12.653    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/s00_axi_aclk
    SLICE_X32Y85         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[0]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524    12.204    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[0]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 3.000ns (42.920%)  route 3.990ns (57.080%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.698     2.992    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/Q
                         net (fo=3, routed)           0.792     4.203    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[30]_0[5]
    SLICE_X33Y93         LUT1 (Prop_lut1_I0_O)        0.299     4.502 r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/count_num1_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     4.502    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry_i_6__2_0[0]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.034 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__0_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__2_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__3_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__4_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__5/O[1]
                         net (fo=2, routed)           0.737     6.560    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__5_n_6
    SLICE_X32Y97         LUT4 (Prop_lut4_I1_O)        0.303     6.863 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.863    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2_i_7__2_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.396 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2/CO[3]
                         net (fo=2, routed)           0.926     8.322    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2_n_0
    SLICE_X34Y100        LUT3 (Prop_lut3_I1_O)        0.124     8.446 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num/O
                         net (fo=32, routed)          1.536     9.982    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_n_0
    SLICE_X32Y85         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.474    12.653    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/s00_axi_aclk
    SLICE_X32Y85         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[1]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524    12.204    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[1]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 3.000ns (42.920%)  route 3.990ns (57.080%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.698     2.992    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/Q
                         net (fo=3, routed)           0.792     4.203    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[30]_0[5]
    SLICE_X33Y93         LUT1 (Prop_lut1_I0_O)        0.299     4.502 r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/count_num1_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     4.502    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry_i_6__2_0[0]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.034 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__0_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__2_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__3_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__4_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__5/O[1]
                         net (fo=2, routed)           0.737     6.560    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__5_n_6
    SLICE_X32Y97         LUT4 (Prop_lut4_I1_O)        0.303     6.863 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.863    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2_i_7__2_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.396 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2/CO[3]
                         net (fo=2, routed)           0.926     8.322    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2_n_0
    SLICE_X34Y100        LUT3 (Prop_lut3_I1_O)        0.124     8.446 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num/O
                         net (fo=32, routed)          1.536     9.982    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_n_0
    SLICE_X32Y85         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.474    12.653    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/s00_axi_aclk
    SLICE_X32Y85         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[2]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524    12.204    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[2]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 3.000ns (42.920%)  route 3.990ns (57.080%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.698     2.992    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/Q
                         net (fo=3, routed)           0.792     4.203    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg3_reg[30]_0[5]
    SLICE_X33Y93         LUT1 (Prop_lut1_I0_O)        0.299     4.502 r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/count_num1_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000     4.502    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry_i_6__2_0[0]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.034 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__0_n_0
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__1_n_0
    SLICE_X33Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__2_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__3_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__4_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__5/O[1]
                         net (fo=2, routed)           0.737     6.560    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num1_carry__5_n_6
    SLICE_X32Y97         LUT4 (Prop_lut4_I1_O)        0.303     6.863 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     6.863    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2_i_7__2_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.396 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2/CO[3]
                         net (fo=2, routed)           0.926     8.322    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num0_carry__2_n_0
    SLICE_X34Y100        LUT3 (Prop_lut3_I1_O)        0.124     8.446 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num/O
                         net (fo=32, routed)          1.536     9.982    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_n_0
    SLICE_X32Y85         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.474    12.653    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/s00_axi_aclk
    SLICE_X32Y85         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[3]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524    12.204    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/count_num_reg[3]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.780ns  (logic 2.977ns (43.910%)  route 3.803ns (56.090%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.698     2.992    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=3, routed)           1.075     4.523    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[30]_0[2]
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.647 r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/count_num1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.647    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry_i_4__1_0[1]
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.180 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.180    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.297 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.414 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.414    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.531 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.531    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__2_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.648 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.648    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__3_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.765 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__4_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.088 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__5/O[1]
                         net (fo=2, routed)           0.876     6.965    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__5_n_6
    SLICE_X38Y96         LUT4 (Prop_lut4_I1_O)        0.306     7.271 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     7.271    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_i_7__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.804 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2/CO[3]
                         net (fo=2, routed)           1.091     8.895    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_n_0
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.117     9.012 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num/O
                         net (fo=32, routed)          0.760     9.772    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_n_0
    SLICE_X36Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.478    12.657    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X36Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y92         FDRE (Setup_fdre_C_R)       -0.732    12.000    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[0]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.780ns  (logic 2.977ns (43.910%)  route 3.803ns (56.090%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.698     2.992    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=3, routed)           1.075     4.523    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/slv_reg2_reg[30]_0[2]
    SLICE_X42Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.647 r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/count_num1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.647    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry_i_4__1_0[1]
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.180 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.180    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.297 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.414 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.414    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.531 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.531    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__2_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.648 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.648    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__3_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.765 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__4_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.088 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__5/O[1]
                         net (fo=2, routed)           0.876     6.965    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num1_carry__5_n_6
    SLICE_X38Y96         LUT4 (Prop_lut4_I1_O)        0.306     7.271 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     7.271    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_i_7__1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.804 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2/CO[3]
                         net (fo=2, routed)           1.091     8.895    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num0_carry__2_n_0
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.117     9.012 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num/O
                         net (fo=32, routed)          0.760     9.772    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_n_0
    SLICE_X36Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.478    12.657    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X36Y92         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y92         FDRE (Setup_fdre_C_R)       -0.732    12.000    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[1]
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  2.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.577     0.913    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]/Q
                         net (fo=3, routed)           0.134     1.187    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.347 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.348    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[24]_i_1__0_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.402 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.402    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[28]_i_1__0_n_7
    SLICE_X28Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.931     1.297    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[28]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.191%)  route 0.244ns (59.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.659     0.995    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.244     1.403    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.358    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.577     0.913    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]/Q
                         net (fo=3, routed)           0.134     1.187    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.347 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.348    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[24]_i_1__0_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.413 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.413    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[28]_i_1__0_n_5
    SLICE_X28Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.931     1.297    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[30]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.557     0.893    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[20]/Q
                         net (fo=3, routed)           0.117     1.151    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[20]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[20]_i_1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.403 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.403    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[24]_i_1_n_7
    SLICE_X39Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.911     1.277    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/s00_axi_aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[24]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.557     0.893    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[20]/Q
                         net (fo=3, routed)           0.117     1.151    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[20]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[20]_i_1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.414 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.414    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[24]_i_1_n_5
    SLICE_X39Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.911     1.277    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/s00_axi_aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[26]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/count_num_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.557     0.893    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.577     0.913    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]/Q
                         net (fo=3, routed)           0.134     1.187    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.347 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.348    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[24]_i_1__0_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.438 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.438    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[28]_i_1__0_n_6
    SLICE_X28Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.931     1.297    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[29]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.577     0.913    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]/Q
                         net (fo=3, routed)           0.134     1.187    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[26]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.347 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.348    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[24]_i_1__0_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.438 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.438    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[28]_i_1__0_n_4
    SLICE_X28Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.931     1.297    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[31]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.913%)  route 0.231ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.231     1.364    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.558     0.894    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y95         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.110     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y95    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y87    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y87    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y88    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y94    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y94    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y94    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y95    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y92    design_1_i/BlinkLEDtop_0/inst/BlinkLEDip_v1_0_inst/BlinkLEDip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.735ns  (logic 0.124ns (7.149%)  route 1.611ns (92.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.611     1.611    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y104        LUT1 (Prop_lut1_I0_O)        0.124     1.735 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.735    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y104        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.654     2.833    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y104        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.415%)  route 0.657ns (93.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.657     0.657    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.702 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.702    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y104        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.911     1.277    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y104        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/o_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.005ns  (logic 3.956ns (43.935%)  route 5.049ns (56.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.845     3.139    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/o_toggle_reg/Q
                         net (fo=2, routed)           5.049     8.644    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.144 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.144    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/o_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.978ns  (logic 3.946ns (43.952%)  route 5.032ns (56.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.845     3.139    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/o_toggle_reg/Q
                         net (fo=2, routed)           5.032     8.627    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.490    12.117 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.117    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/o_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 4.099ns (51.309%)  route 3.890ns (48.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.845     3.139    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/s00_axi_aclk
    SLICE_X38Y101        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/o_toggle_reg/Q
                         net (fo=2, routed)           3.890     7.547    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581    11.128 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.128    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/o_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.936ns  (logic 4.039ns (50.893%)  route 3.897ns (49.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.845     3.139    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/o_toggle_reg/Q
                         net (fo=2, routed)           3.897     7.492    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.583    11.075 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.075    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/o_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.424ns (50.913%)  route 1.373ns (49.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.639     0.975    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/o_toggle_reg/Q
                         net (fo=2, routed)           1.373     2.489    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.772 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.772    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/o_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.829ns  (logic 1.445ns (51.088%)  route 1.384ns (48.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.639     0.975    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/s00_axi_aclk
    SLICE_X38Y101        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/o_toggle_reg/Q
                         net (fo=2, routed)           1.384     2.523    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.804 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.804    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/o_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.232ns  (logic 1.332ns (41.219%)  route 1.900ns (58.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.639     0.975    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/o_toggle_reg/Q
                         net (fo=2, routed)           1.900     3.016    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.191     4.207 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.207    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/o_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.242ns  (logic 1.342ns (41.408%)  route 1.900ns (58.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.639     0.975    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/o_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/o_toggle_reg/Q
                         net (fo=2, routed)           1.900     3.016    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.217 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.217    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.510ns  (logic 1.604ns (21.355%)  route 5.906ns (78.645%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           4.937     6.417    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/sw[0]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.541 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num/O
                         net (fo=32, routed)          0.969     7.510    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_n_0
    SLICE_X28Y95         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.525     2.704    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[10]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.510ns  (logic 1.604ns (21.355%)  route 5.906ns (78.645%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           4.937     6.417    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/sw[0]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.541 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num/O
                         net (fo=32, routed)          0.969     7.510    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_n_0
    SLICE_X28Y95         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.525     2.704    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[11]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.510ns  (logic 1.604ns (21.355%)  route 5.906ns (78.645%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           4.937     6.417    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/sw[0]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.541 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num/O
                         net (fo=32, routed)          0.969     7.510    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_n_0
    SLICE_X28Y95         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.525     2.704    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[8]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.510ns  (logic 1.604ns (21.355%)  route 5.906ns (78.645%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           4.937     6.417    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/sw[0]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.541 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num/O
                         net (fo=32, routed)          0.969     7.510    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_n_0
    SLICE_X28Y95         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.525     2.704    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[9]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.508ns  (logic 1.604ns (21.361%)  route 5.904ns (78.639%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           4.937     6.417    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/sw[0]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.541 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num/O
                         net (fo=32, routed)          0.967     7.508    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_n_0
    SLICE_X28Y98         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.526     2.705    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[20]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.508ns  (logic 1.604ns (21.361%)  route 5.904ns (78.639%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           4.937     6.417    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/sw[0]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.541 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num/O
                         net (fo=32, routed)          0.967     7.508    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_n_0
    SLICE_X28Y98         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.526     2.705    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[21]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.508ns  (logic 1.604ns (21.361%)  route 5.904ns (78.639%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           4.937     6.417    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/sw[0]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.541 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num/O
                         net (fo=32, routed)          0.967     7.508    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_n_0
    SLICE_X28Y98         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.526     2.705    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[22]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.508ns  (logic 1.604ns (21.361%)  route 5.904ns (78.639%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           4.937     6.417    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/sw[0]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.541 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num/O
                         net (fo=32, routed)          0.967     7.508    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_n_0
    SLICE_X28Y98         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.526     2.705    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[23]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.506ns  (logic 1.604ns (21.365%)  route 5.903ns (78.635%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           4.937     6.417    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/sw[0]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.541 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num/O
                         net (fo=32, routed)          0.966     7.506    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_n_0
    SLICE_X28Y96         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.525     2.704    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[12]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.506ns  (logic 1.604ns (21.365%)  route 5.903ns (78.635%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           4.937     6.417    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/sw[0]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.124     6.541 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num/O
                         net (fo=32, routed)          0.966     7.506    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_n_0
    SLICE_X28Y96         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         1.525     2.704    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_1/count_num_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/o_toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.900ns  (logic 0.281ns (14.762%)  route 1.620ns (85.238%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           1.620     1.855    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/sw[0]
    SLICE_X38Y101        LUT4 (Prop_lut4_I2_O)        0.045     1.900 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/o_toggle_i_1/O
                         net (fo=1, routed)           0.000     1.900    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/o_toggle_i_1_n_0
    SLICE_X38Y101        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/o_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.911     1.277    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/s00_axi_aclk
    SLICE_X38Y101        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_0/o_toggle_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/o_toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.344ns (17.681%)  route 1.600ns (82.319%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.600     1.899    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/sw[0]
    SLICE_X37Y100        LUT4 (Prop_lut4_I2_O)        0.045     1.944 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/o_toggle_i_1__1/O
                         net (fo=1, routed)           0.000     1.944    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/o_toggle_i_1__1_n_0
    SLICE_X37Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/o_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.911     1.277    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/o_toggle_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/o_toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.068ns  (logic 0.342ns (16.565%)  route 1.725ns (83.435%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           1.725     2.023    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/sw[0]
    SLICE_X37Y100        LUT4 (Prop_lut4_I2_O)        0.045     2.068 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/o_toggle_i_1__2/O
                         net (fo=1, routed)           0.000     2.068    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/o_toggle_i_1__2_n_0
    SLICE_X37Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/o_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.911     1.277    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_3/o_toggle_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.343ns (16.312%)  route 1.759ns (83.688%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 f  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.517     1.816    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/sw[0]
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.044     1.860 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num/O
                         net (fo=32, routed)          0.241     2.101    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_n_0
    SLICE_X36Y97         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.825     1.191    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[20]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.343ns (16.312%)  route 1.759ns (83.688%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 f  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.517     1.816    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/sw[0]
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.044     1.860 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num/O
                         net (fo=32, routed)          0.241     2.101    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_n_0
    SLICE_X36Y97         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.825     1.191    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[21]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.343ns (16.312%)  route 1.759ns (83.688%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 f  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.517     1.816    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/sw[0]
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.044     1.860 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num/O
                         net (fo=32, routed)          0.241     2.101    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_n_0
    SLICE_X36Y97         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.825     1.191    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[22]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.343ns (16.312%)  route 1.759ns (83.688%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 f  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.517     1.816    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/sw[0]
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.044     1.860 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num/O
                         net (fo=32, routed)          0.241     2.101    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_n_0
    SLICE_X36Y97         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.825     1.191    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[23]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.343ns (16.221%)  route 1.770ns (83.779%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 f  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.517     1.816    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/sw[0]
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.044     1.860 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num/O
                         net (fo=32, routed)          0.253     2.113    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_n_0
    SLICE_X36Y96         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.824     1.190    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[16]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.343ns (16.221%)  route 1.770ns (83.779%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 f  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.517     1.816    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/sw[0]
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.044     1.860 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num/O
                         net (fo=32, routed)          0.253     2.113    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_n_0
    SLICE_X36Y96         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.824     1.190    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[17]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.343ns (16.221%)  route 1.770ns (83.779%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 f  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.517     1.816    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/sw[0]
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.044     1.860 r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num/O
                         net (fo=32, routed)          0.253     2.113    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_n_0
    SLICE_X36Y96         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=798, routed)         0.824     1.190    design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/BlinkLEDtop_0/inst/u_blink_led_HW/u_counter_out_2/count_num_reg[18]/C





