{
  "ports": {
    "main": {
      "_1_1": {
        "out": 1
      },
      "const0": {
        "out": 13
      },
      "const1": {
        "out": 10
      },
      "reg0": {
        "clk": 0,
        "done": 1,
        "in": 7,
        "out": 7,
        "write_en": 1
      },
      "xor0": {
        "left": 13,
        "out": 7,
        "right": 10
      }
    }
  },
  "memories": {
    "main": {
      "reg0": 7
    }
  }
}
