; Copyright 2012 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;

ROMBank0Phys      *  &00000000
ROMBank1Phys      *  &01000000

VideoPhysRam      *  &02000000       ; Amazing - it's in the same place!
SAMLength         *  512*4           ; SAM length in bytes for 1 bank of VRAM

IOPhys            *  &03000000
IOSize            *  &00800000

C710Phys          *  &03010000       ; 82C710/SuperIO/SMC37C665/whatever you want to call it
IOMDPhys          *  &03200000       ; aka 'S Space', see TRM table 1.15
VIDCPhys          *  &03400000       ; used to address VIDC when MMU is off
GeminiPhys        *  &03600000       ; PC coprocessor ASIC

EASIPhys          *  &08000000
EASISlotSize      *  &01000000
EASISlotSizeShift *  24
EASISlots         *  8
EASISize          *  EASISlotSize * EASISlots

DRAM0PhysRam      *  &10000000       ; 4 DRAM banks
DRAM1PhysRam      *  &14000000
DRAM2PhysRam      *  &18000000
DRAM3PhysRam      *  &1C000000
DRAMBankSize      *  &04000000       ; Size of each bank

IOMDPhysSpaceSize *  &20000000       ; IOMD physical map is 512M big

; Extra Kinetic areas
SDRAM0PhysRam     *  &20000000       ; 2 SDRAM banks
SDRAM1PhysRam     *  &30000000
SDRAMBankSize     *  &08000000       ; Size of each bank

ZeroWaitState     *  &E8000000       ; Cache cleaner area

SDCfgReg          *  &EC000000       ; RAM steering
SDCfg_RAM_ROM     *  1:SHL:0         ; 0 => ROM, 1 => SDRAM at address 0
SDCfg_SHAD_SIZE   *  1:SHL:1         ; Not implemented
SDCfg_SHAD_WP     *  1:SHL:2         ; Not implemented
SDCfg_SIZE_12_2_8 *  2_00:SHL:3
SDCfg_SIZE_12_2_9 *  2_01:SHL:3      ; Default row/bank/columns
SDCfg_SIZE_13_2_9 *  2_10:SHL:3

A0      *       1 :SHL: 00           ; Address line constants
A1      *       1 :SHL: 01
A2      *       1 :SHL: 02
A3      *       1 :SHL: 03
A4      *       1 :SHL: 04
A5      *       1 :SHL: 05
A6      *       1 :SHL: 06
A7      *       1 :SHL: 07
A8      *       1 :SHL: 08
A9      *       1 :SHL: 09
A10     *       1 :SHL: 10
A11     *       1 :SHL: 11
A12     *       1 :SHL: 12
A13     *       1 :SHL: 13
A14     *       1 :SHL: 14
A15     *       1 :SHL: 15
A16     *       1 :SHL: 16
A17     *       1 :SHL: 17
A18     *       1 :SHL: 18
A19     *       1 :SHL: 19
A20     *       1 :SHL: 20
A21     *       1 :SHL: 21
A22     *       1 :SHL: 22
A23     *       1 :SHL: 23
A24     *       1 :SHL: 24
A25     *       1 :SHL: 25
A26     *       1 :SHL: 26
A27     *       1 :SHL: 27
A28     *       1 :SHL: 28
A29     *       1 :SHL: 29
A30     *       1 :SHL: 30
A31     *       1 :SHL: 31

                END
