read -sv run_verilog_mid/adder_32b_9_87_cccd5e864fada7278cd4234b70cd402a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_87_cccd5e864fada7278cd4234b70cd402a_yosys.v
