#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu May 31 21:01:21 2018
# Process ID: 5968
# Current directory: D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5148 D:\Users\lkh116\Desktop\C.O_2018\DMA_cpu\pipeline_cpu.xpr
# Log file: D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/vivado.log
# Journal file: D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu\vivado.jou
#-----------------------------------------------------------sstart_guiopen_project D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.xpr
IINFO: [Project 1-313] Project file moved from 'D:/Users/lkh116/Desktop/C.O_2018/cache_cpu' since last save.Scanning sources...
Finished scanning sources
IINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.oopen_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 846.695 ; gain = 174.641eadd_files -norecurse -scan_for_includes {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/opcodes.v D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/ALU.v D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/constants.v D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v}
WARNING: [filemgmt 56-12] File 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/opcodes.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/ALU.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/constants.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:272]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:461]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
ERROR: [VRFC 10-1280] procedural assignment to a non-register offset is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register offset is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register offset is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register offset is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register interrupt is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register interrupt is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:51]
ERROR: [VRFC 10-529] concurrent assignment to a non-net READ is not permitted [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:58]
ERROR: [VRFC 10-1040] module DMA ignored due to previous errors [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:18]
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 867.152 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 867.152 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:272]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:461]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
ERROR: [VRFC 10-1280] procedural assignment to a non-register interrupt is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register interrupt is not permitted, left-hand side should be reg/integer/time/genvar [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:51]
ERROR: [VRFC 10-529] concurrent assignment to a non-net READ is not permitted [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:58]
ERROR: [VRFC 10-1040] module DMA ignored due to previous errors [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:272]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:461]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
ERROR: [VRFC 10-529] concurrent assignment to a non-net READ is not permitted [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:58]
ERROR: [VRFC 10-1040] module DMA ignored due to previous errors [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:272]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:461]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:58]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:61]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:68]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:89]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:95]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:100]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:101]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:105]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol dma_start_int, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:31]
INFO: [VRFC 10-2458] undeclared symbol dma_end_int, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:31]
INFO: [VRFC 10-2458] undeclared symbol BG, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:31]
INFO: [VRFC 10-2458] undeclared symbol BR, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:31]
INFO: [VRFC 10-2458] undeclared symbol cmd, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:31]
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:31]
ERROR: [VRFC 10-1532] use of undefined macro MEMORY_SIZE [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:37]
ERROR: [VRFC 10-2071] BG is already implicitly declared on line 31 [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:39]
ERROR: [VRFC 10-2071] cmd is already implicitly declared on line 31 [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:40]
ERROR: [VRFC 10-2071] BR is already implicitly declared on line 31 [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:41]
ERROR: [VRFC 10-2071] dma_end_int is already implicitly declared on line 31 [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:47]
ERROR: [VRFC 10-2071] dma_start_int is already implicitly declared on line 31 [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:48]
ERROR: [VRFC 10-1040] module cpu_TB ignored due to previous errors [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:8]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:272]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:461]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:58]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:61]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:68]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:89]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:95]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:100]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:101]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:105]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol dma_start_int, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:32]
INFO: [VRFC 10-2458] undeclared symbol dma_end_int, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:32]
INFO: [VRFC 10-2458] undeclared symbol BG, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:32]
INFO: [VRFC 10-2458] undeclared symbol BR, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:32]
INFO: [VRFC 10-2458] undeclared symbol cmd, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:32]
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:32]
ERROR: [VRFC 10-2071] BG is already implicitly declared on line 32 [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:40]
ERROR: [VRFC 10-2071] cmd is already implicitly declared on line 32 [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:41]
ERROR: [VRFC 10-2071] BR is already implicitly declared on line 32 [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:42]
ERROR: [VRFC 10-2071] dma_end_int is already implicitly declared on line 32 [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:48]
ERROR: [VRFC 10-2071] dma_start_int is already implicitly declared on line 32 [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:49]
ERROR: [VRFC 10-1040] module cpu_TB ignored due to previous errors [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:272]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:461]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:58]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:61]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:68]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:89]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:95]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:100]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:101]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:105]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port DMA_begin is already connected [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 20 for port cmd [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 20 for port cmd [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:50]
ERROR: [VRFC 10-1233] port DMA_begin is already connected [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:151]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:272]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:273]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:461]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:58]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:61]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:68]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:89]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:95]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:100]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:101]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:105]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 20 for port cmd [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 20 for port cmd [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 479. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 471. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 479. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 471. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xsim.dir/cpu_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xsim.dir/cpu_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 31 21:06:36 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 31 21:06:36 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 867.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_TB_behav -key {Behavioral:sim_1:Functional:cpu_TB} -tclbatch {cpu_TB.tcl} -view {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg
source cpu_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 867.152 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
run all
Clock # 9999
The testbench is finished. Summarizing...
Test # 12-1 : No Result
Test # 12-2 : No Result
Test # 13-1 : No Result
Test # 13-2 : No Result
Test # 14-1 : No Result
Test # 14-2 : No Result
Test # 15-1 : No Result
Test # 15-2 : No Result
Test # 16-1 : No Result
Test # 16-2 : No Result
Test # 17-1 : No Result
Test # 17-2 : No Result
Test # 17-3 : No Result
Test # 18-1 : No Result
Test # 18-2 : No Result
Test # 18-3 : No Result
Test # 19-1 : No Result
Test # 19-2 : No Result
Test # 19-3 : No Result
Test #   20 : No Result
Pass : 36/56
$finish called at time : 1 ms : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 181
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:58]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:61]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:68]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:89]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:95]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:100]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:101]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:105]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 20 for port cmd [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 20 for port cmd [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 896.844 ; gain = 0.000
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port cmd is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:90]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:99]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:101]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:103]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:105]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:106]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 20 for port cmd [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 20 for port cmd [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 896.844 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port cmd is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:90]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:99]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:101]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:103]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:105]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:106]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 896.844 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
ERROR: [VRFC 10-794] illegal character in binary number [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:39]
ERROR: [VRFC 10-1040] module DMA ignored due to previous errors [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port cmd is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:90]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:99]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:101]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:103]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:105]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:106]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 896.844 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port cmd is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:90]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:99]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:101]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:103]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:105]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:106]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 899.285 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
run 10 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
ERROR: [VRFC 10-62] k is not a genvar [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:83]
ERROR: [VRFC 10-60] k is not a constant [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:83]
ERROR: [VRFC 10-60] k is not a constant [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:84]
ERROR: [VRFC 10-1040] module Memory ignored due to previous errors [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port cmd is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:90]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:99]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:101]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:103]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:105]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:106]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 968.137 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port cmd is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:90]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:99]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:101]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:103]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:105]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:106]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1044.418 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port cmd is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:90]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:99]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:101]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:103]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:105]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:106]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1062.980 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port cmd is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:90]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:92]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:99]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:101]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:103]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:105]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:106]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.523 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port cmd is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:94]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:99]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:100]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:103]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:106]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:107]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1146.313 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port cmd is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:94]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:99]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:100]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:103]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:106]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:107]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1185.750 ; gain = 0.000
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
run all
Clock # 2233
The testbench is finished. Summarizing...
All Pass!
$finish called at time : 223350 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 181
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port cmd is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:94]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:99]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:100]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:103]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:106]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:107]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1254.688 ; gain = 0.000
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-311] analyzing module stall_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:40]
INFO: [VRFC 10-311] analyzing module forwarding_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port stall is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:100]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardA is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:101]
WARNING: [VRFC 10-1315] redeclaration of ansi port ForwardB is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port MemRead is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:39]
WARNING: [VRFC 10-1315] redeclaration of ansi port Jump_R is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port Branch is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port MemtoReg is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:42]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUOp is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc1 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:44]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUSrc2 is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port RegWrite is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port isWWD is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port isHalt is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v:39]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:68]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port BG is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port i_readC is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:276]
INFO: [VRFC 10-2458] undeclared symbol i_writeM, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:277]
INFO: [VRFC 10-2458] undeclared symbol stall_from_fu, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:465]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:100]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:101]
WARNING: [VRFC 10-756] identifier reg_data is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:105]
WARNING: [VRFC 10-756] identifier MemtoReg_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v:106]
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
WARNING: [VRFC 10-756] identifier i_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:41]
WARNING: [VRFC 10-756] identifier d_readM_reg is used before its declaration [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/memory.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module external_device
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port cmd is not allowed [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol i_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol i_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:62]
INFO: [VRFC 10-2458] undeclared symbol d_readC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:69]
INFO: [VRFC 10-2458] undeclared symbol d_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol d_hit, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:91]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:93]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:94]
INFO: [VRFC 10-2458] undeclared symbol Jump, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:97]
INFO: [VRFC 10-2458] undeclared symbol Jump_R, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:98]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:99]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:100]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc1, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:102]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc2, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:103]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:104]
INFO: [VRFC 10-2458] undeclared symbol isWWD, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:106]
INFO: [VRFC 10-2458] undeclared symbol isHalt, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:107]
INFO: [VRFC 10-2458] undeclared symbol i_writeC, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cpu.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_TB
INFO: [VRFC 10-2458] undeclared symbol d_send_data, assumed default net type wire [D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e7332c2036a44b54bff7ce42bd925476 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/cache.v" Line 5. Module cache_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/controller.v" Line 11. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 12. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/RegisterFile.v" Line 22. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../pipeline_cpu.srcs/sources_1/imports/code/ALU.v" Line 39. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 483. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 4. Module hazard_detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/Hazard_control.v" Line 77. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/datapath.v" Line 475. Module sign_extension doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/DMA.v" Line 18. Module DMA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 16. Module external_device doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cache_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.external_device
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1254.688 ; gain = 0.000
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 5400 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sources_1/imports/code/external_device.v" Line 54
run 10 us
save_wave_config {D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/cpu_TB_behav.wcfg}
run all
Clock # 2233
The testbench is finished. Summarizing...
All Pass!
$finish called at time : 223350 ns : File "D:/Users/lkh116/Desktop/C.O_2018/DMA_cpu/pipeline_cpu.srcs/sim_1/imports/sim/cpu_TB.v" Line 181
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 31 21:54:51 2018...
