
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.075894                       # Number of seconds simulated
sim_ticks                                 75893998500                       # Number of ticks simulated
final_tick                                75893998500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 253613                       # Simulator instruction rate (inst/s)
host_op_rate                                   294037                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               97052778                       # Simulator tick rate (ticks/s)
host_mem_usage                                 688636                       # Number of bytes of host memory used
host_seconds                                   781.99                       # Real time elapsed on the host
sim_insts                                   198322094                       # Number of instructions simulated
sim_ops                                     229933423                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          270336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          348992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       848640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1467968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       270336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        270336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         8960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           140                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                140                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3562021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4598414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      11181912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19342346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3562021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3562021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          118059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               118059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          118059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3562021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4598414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     11181912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             19460406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        140                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1465152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1467968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   75893987500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  140                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.557880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.238559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.600702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3057     53.29%     53.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1223     21.32%     74.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          280      4.88%     79.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          136      2.37%     81.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          123      2.14%     84.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           85      1.48%     85.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           55      0.96%     86.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      0.65%     87.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          740     12.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5736                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           3255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    470.902696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7496.092427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            5     71.43%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.974765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     42.86%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     14.29%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     42.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1642463293                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2071707043                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  114465000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     71745.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                90495.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        19.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     19.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17204                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      65                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3288728.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 23547720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12508320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                91841820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 615960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2740065120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            635671980                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            172003680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5593440210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4308734880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      12850450800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            26429467890                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            348.241856                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          74050658024                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    352879000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1166898000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  50563755250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  11220646408                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     323515226                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12266304616                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17457300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9259800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71614200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                   5220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1693947840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            403880910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            105267360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3565356840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2613559200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      14858770545                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            23339583375                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            307.528708                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          74732939459                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    214320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     721288000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  60108251500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6806216534                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     225179791                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   7818742675                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                43737415                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24854449                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1824956                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             23306610                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19494089                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.641890                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6795610                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             208330                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2231202                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2165722                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            65480                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        95813                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        151787998                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3195627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      249658317                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    43737415                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28455421                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     146147224                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3673184                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 4756                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1438                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         8442                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  84748640                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 41702                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          151194079                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.913221                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.047073                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 12473488      8.25%      8.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 52590785     34.78%     43.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21712492     14.36%     57.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 64417314     42.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            151194079                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.288148                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.644783                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10350523                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              18713497                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 113170666                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7184475                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1774918                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             18564980                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 63907                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              270712621                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               7348436                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1774918                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 19259769                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 8733727                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         503692                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 111146569                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9775404                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              263463148                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               3472956                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2845771                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2589715                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 290186                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1390979                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           350395311                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1244414253                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        348267006                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748950                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 44646361                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9215                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6231                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14937852                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30263688                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24096459                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1195289                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5910994                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  259913122                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               11970                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 244076327                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2155647                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        29991668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     91574402                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            455                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     151194079                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.614325                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.015067                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            27803800     18.39%     18.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            33317743     22.04%     40.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            61022475     40.36%     80.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27486944     18.18%     98.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1562783      1.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 334      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       151194079                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                38762155     75.19%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1236      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8208685     15.92%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4581507      8.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             189709924     77.73%     77.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1783684      0.73%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29793830     12.21%     90.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22785917      9.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              244076327                       # Type of FU issued
system.cpu.iq.rate                           1.608008                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    51553599                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.211219                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          693055931                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         289929429                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    239598305                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  48                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              295629894                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           706867                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4652548                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         5107                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12815                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2295188                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1087695                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         59641                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1774918                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2752948                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                127777                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           259925184                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30263688                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24096459                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6219                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  20764                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 91787                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12815                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1068487                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       764975                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1833462                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             241567520                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28877041                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2508807                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            92                       # number of nop insts executed
system.cpu.iew.exec_refs                     51301115                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 35942908                       # Number of branches executed
system.cpu.iew.exec_stores                   22424074                       # Number of stores executed
system.cpu.iew.exec_rate                     1.591480                       # Inst execution rate
system.cpu.iew.wb_sent                      239753578                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     239598321                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 156196274                       # num instructions producing a value
system.cpu.iew.wb_consumers                 362797741                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.578506                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.430533                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        26558585                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1763282                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    147009001                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.564077                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.831850                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     44732244     30.43%     30.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     49947048     33.98%     64.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     24626844     16.75%     81.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9556873      6.50%     87.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6410855      4.36%     92.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3588765      2.44%     94.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2631648      1.79%     96.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1432857      0.97%     97.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4081867      2.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    147009001                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322094                       # Number of instructions committed
system.cpu.commit.committedOps              229933423                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412411                       # Number of memory references committed
system.cpu.commit.loads                      25611140                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642995                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035091                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897046     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611140     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801255      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933423                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4081867                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    399418180                       # The number of ROB reads
system.cpu.rob.rob_writes                   517175999                       # The number of ROB writes
system.cpu.timesIdled                           10613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          593919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322094                       # Number of Instructions Simulated
system.cpu.committedOps                     229933423                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.765361                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.765361                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.306573                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.306573                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                299139603                       # number of integer regfile reads
system.cpu.int_regfile_writes               171224689                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 824959350                       # number of cc regfile reads
system.cpu.cc_regfile_writes                142070177                       # number of cc regfile writes
system.cpu.misc_regfile_reads                48797395                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            689591                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.279957                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46488576                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            690615                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.314750                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          75322500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.279957                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999297                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999297                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          524                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96443929                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96443929                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25763264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25763264                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20713721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20713721                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5876                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5876                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46476985                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46476985                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46476985                       # number of overall hits
system.cpu.dcache.overall_hits::total        46476985                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       689368                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        689368                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       698574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       698574                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          165                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1387942                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1387942                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1387942                       # number of overall misses
system.cpu.dcache.overall_misses::total       1387942                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7051579000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7051579000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6156822314                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6156822314                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       935000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       935000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13208401314                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13208401314                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13208401314                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13208401314                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26452632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26452632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     47864927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47864927                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     47864927                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47864927                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.026060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026060                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032625                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.027313                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027313                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028997                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028997                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028997                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028997                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10229.048926                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10229.048926                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8813.414633                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8813.414633                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  5666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9516.536940                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9516.536940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9516.536940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9516.536940                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          942                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       439416                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               238                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           54524                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.957983                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.059130                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       689591                       # number of writebacks
system.cpu.dcache.writebacks::total            689591                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       184780                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       184780                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       512535                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       512535                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          165                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          165                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       697315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       697315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       697315                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       697315                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       504588                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       504588                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186039                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186039                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       690627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       690627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       690627                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       690627                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5087035000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5087035000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1761991465                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1761991465                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6849026465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6849026465                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6849026465                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6849026465                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.019075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008688                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008688                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014429                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014429                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014429                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014429                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10081.561591                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10081.561591                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9471.086519                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9471.086519                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9917.113674                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9917.113674                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9917.113674                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9917.113674                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            111346                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.660159                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            84630307                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            111858                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            756.586985                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         838127500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.660159                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         169609038                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        169609038                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     84630307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        84630307                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      84630307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         84630307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     84630307                       # number of overall hits
system.cpu.icache.overall_hits::total        84630307                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       118277                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        118277                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       118277                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         118277                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       118277                       # number of overall misses
system.cpu.icache.overall_misses::total        118277                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1463966761                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1463966761                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1463966761                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1463966761                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1463966761                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1463966761                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     84748584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     84748584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     84748584                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     84748584                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     84748584                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     84748584                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001396                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001396                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001396                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001396                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001396                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001396                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12377.442453                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12377.442453                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12377.442453                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12377.442453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12377.442453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12377.442453                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       163047                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              7587                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.490312                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       111346                       # number of writebacks
system.cpu.icache.writebacks::total            111346                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6406                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6406                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6406                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6406                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6406                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6406                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       111871                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       111871                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       111871                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       111871                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       111871                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       111871                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1293550277                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1293550277                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1293550277                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1293550277                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1293550277                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1293550277                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001320                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001320                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001320                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001320                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001320                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11562.873998                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11562.873998                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11562.873998                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11562.873998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11562.873998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11562.873998                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1438687                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1439083                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  344                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                176029                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       208                       # number of replacements
system.l2.tags.tagsinuse                 14599.098105                       # Cycle average of tags in use
system.l2.tags.total_refs                      718447                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18069                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     39.761304                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14154.287549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   444.810556                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.445529                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           500                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          467                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4423                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8648                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015259                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.529816                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13611323                       # Number of tag accesses
system.l2.tags.data_accesses                 13611323                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       677983                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           677983                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       119592                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           119592                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             182646                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                182646                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          107630                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             107630                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         501311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            501311                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                107630                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                683957                       # number of demand (read+write) hits
system.l2.demand_hits::total                   791587                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               107630                       # number of overall hits
system.l2.overall_hits::cpu.data               683957                       # number of overall hits
system.l2.overall_hits::total                  791587                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3395                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4229                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3263                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3263                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4229                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6658                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10887                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4229                       # number of overall misses
system.l2.overall_misses::cpu.data               6658                       # number of overall misses
system.l2.overall_misses::total                 10887                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    266250500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     266250500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    474278000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    474278000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1049352500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1049352500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     474278000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1315603000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1789881000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    474278000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1315603000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1789881000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       677983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       677983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       119592                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       119592                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186041                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186041                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       111859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         111859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       504574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        504574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            111859                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            690615                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               802474                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           111859                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           690615                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              802474                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018249                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.037807                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037807                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006467                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.037807                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009641                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013567                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.037807                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009641                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013567                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78424.300442                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78424.300442                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 112148.971388                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112148.971388                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 321591.327000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 321591.327000                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 112148.971388                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 197597.326524                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164405.345825                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 112148.971388                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 197597.326524                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164405.345825                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         3                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  140                       # number of writebacks
system.l2.writebacks::total                       140                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1176                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1176                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           29                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1205                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1210                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1205                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1210                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       198024                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         198024                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2219                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4224                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4224                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3234                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9677                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       198024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207701                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1152188446                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1152188446                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       184000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       184000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    220455000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    220455000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    448647500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    448647500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1027591000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1027591000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    448647500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1248046000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1696693500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    448647500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1248046000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1152188446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2848881946                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.037762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006409                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006409                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.037762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012059                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.037762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258826                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  5818.428302                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  5818.428302                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15333.333333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 99348.805768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99348.805768                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 106213.896780                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106213.896780                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 317746.134818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 317746.134818                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 106213.896780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 228873.280763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 175332.592746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 106213.896780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 228873.280763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  5818.428302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 13716.264948                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23157                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20718                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          140                       # Transaction distribution
system.membus.trans_dist::CleanEvict               68                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2219                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20718                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1476928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1476928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22949                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22949    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22949                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33598431                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120456384                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1603435                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       800963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3385                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         184764                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       184764                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75893998500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616444                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       678123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       122954                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              68                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           201001                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186041                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186041                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        111871                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       504574                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       335075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2070845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2405920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14285056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88333184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              102618240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          201221                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1003707                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.187480                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.390297                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 815532     81.25%     81.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 188175     18.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1003707                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1602654500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         167870868                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1035984388                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
