#-----------------------------------------------------------
# Vivado v2018.2_AR71540 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul 14 17:15:07 2019
# Process ID: 23638
# Current directory: /home/hpw1/amit/mlib_devel
# Command line: vivado -jou /home/hpw1/amit/mlib_devel/test_vcu128/vivado.jou -log /home/hpw1/amit/mlib_devel/test_vcu128/vivado.log -mode batch -source /home/hpw1/amit/mlib_devel/test_vcu128/gogogo.tcl
# Log file: /home/hpw1/amit/mlib_devel/test_vcu128/vivado.log
# Journal file: /home/hpw1/amit/mlib_devel/test_vcu128/vivado.jou
#-----------------------------------------------------------
source /home/hpw1/amit/mlib_devel/test_vcu128/gogogo.tcl
# puts "Starting tcl script"
Starting tcl script
# create_project -f myproj /home/hpw1/amit/mlib_devel/test_vcu128/myproj -part xcvu37p-fsvh2892-2L-e-es1
# import_files -force /home/hpw1/amit/mlib_devel/test_vcu128/top.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_gen.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_cpu_attach_wb.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_rx.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_rx.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_config.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_chk.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_master.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_tx.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gig_ethernet_pcs_pma_sgmii_lvds.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-593] The IP '40G/50G Ethernet Subsystem', version 2.3, is no longer found in the user IP repository /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3.)
WARNING: [IP_Flow 19-593] The IP '10G/25G Ethernet Subsystem', version 2.4, is no longer found in the user IP repository /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml'
WARNING: [IP_Flow 19-2162] IP 'gig_ethernet_pcs_pma_sgmii_lvds' is locked:
* IP definition '1G/2.5G Ethernet PCS/PMA or SGMII (16.0)' for IP 'gig_ethernet_pcs_pma_sgmii_lvds' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gig_ethernet_pcs_pma_sgmii_lvds' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
import_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.395 ; gain = 33.945 ; free physical = 8167 ; free virtual = 21956
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gbe_tx_packet_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_tx_packet_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_tx_packet_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_tx_packet_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_tx_packet_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gig_ethernet_pcs_pma_sgmii.xci
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: ARCHITECTURE : virtexuplusHBM
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: PART : xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: SPEEDGRADE : -2L
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: ARCHITECTURE : virtexuplusHBM
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: PART : xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: SPEEDGRADE : -2L
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: ARCHITECTURE : virtexuplusHBM
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: PART : xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: SPEEDGRADE : -2L
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: ARCHITECTURE : virtexuplusHBM
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: PART : xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: SPEEDGRADE : -2L
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: ARCHITECTURE : virtexuplusHBM
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: PART : xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: SPEEDGRADE : -2L
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: ARCHITECTURE : virtexuplusHBM
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: PART : xcvu37p-fsvh2892-2L-e-es1
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: SPEEDGRADE : -2L
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_sgmii: Standard : SGMII
import_files: Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2508.777 ; gain = 1278.656 ; free physical = 6474 ; free virtual = 20272
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gbe_ctrl_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_ctrl_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_ctrl_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_ctrl_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gbe_rx_packet_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_rx_packet_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_packet_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_packet_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_rx_packet_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gbe_cpu_buffer.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_cpu_buffer' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_cpu_buffer' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_cpu_buffer' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_cpu_buffer' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gbe_rx_ctrl_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_rx_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_ctrl_fifo' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'FIFO Generator (13.1)' for IP 'gbe_rx_ctrl_fifo' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_rx_ctrl_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/onegbe/virtexuplus/gbe_arp_cache.xci
WARNING: [IP_Flow 19-2162] IP 'gbe_arp_cache' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_arp_cache' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'Block Memory Generator (8.3)' for IP 'gbe_arp_cache' (customized with software release 2016.4) has a different revision in the IP Catalog.
* Current project part 'xcvu37p-fsvh2892-2L-e-es1' and the part 'xcvu9p-flga2104-2L-e-es1' used to customize the IP 'gbe_arp_cache' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/infrastructure/vcu128_infrastructure.v
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
# import_files -force /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/sys_block
# import_files -force /home/hpw1/amit/mlib_devel/test_vcu128/sysgen/hdl_netlist/test_vcu128.srcs/sources_1/imports/sysgen
# import_files -force /home/hpw1/amit/mlib_devel/test_vcu128/sysgen/hdl_netlist/test_vcu128.srcs/sources_1/ip/test_vcu128_c_counter_binary_v12_0_i0/test_vcu128_c_counter_binary_v12_0_i0.xci
# set repos [get_property ip_repo_paths [current_project]]
# set_property ip_repo_paths "$repos /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo" [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml'
# import_files -force -fileset constrs_1 /home/hpw1/amit/mlib_devel/test_vcu128/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
# upgrade_ip -quiet [get_ips *]
# source /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/microblaze_wb/microblaze_wb_us_plus.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.2
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xcvu9p-flga2104-2L-e
## }
## variable design_name
## set design_name cont_microblaze
## if { [catch {create_bd_design $design_name} errmsg] } {
##    common::send_msg_id "BD_TCL-012" "INFO" "Please set a different value to variable <design_name>."
## 
##    return 1
## }
Wrote  : </home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/cont_microblaze.bd> 
## current_bd_design $design_name
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_hwicap:3.0\
## peralex.com:user:axi_slave_wishbone_classic_master:1.0\
## xilinx.com:ip:axi_timebase_wdt:3.0\
## xilinx.com:ip:axi_timer:2.0\
## xilinx.com:ip:axi_uartlite:2.0\
## xilinx.com:ip:mdm:3.2\
## xilinx.com:ip:microblaze:10.0\
## xilinx.com:ip:axi_intc:4.1\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:xlconcat:2.1\
## xilinx.com:ip:lmb_bram_if_cntlr:4.0\
## xilinx.com:ip:lmb_v10:3.0\
## xilinx.com:ip:blk_mem_gen:8.4\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_hwicap:3.0 peralex.com:user:axi_slave_wishbone_classic_master:1.0 xilinx.com:ip:axi_timebase_wdt:3.0 xilinx.com:ip:axi_timer:2.0 xilinx.com:ip:axi_uartlite:2.0 xilinx.com:ip:mdm:3.2 xilinx.com:ip:microblaze:10.0 xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:lmb_bram_if_cntlr:4.0 xilinx.com:ip:lmb_v10:3.0 xilinx.com:ip:blk_mem_gen:8.4  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_hier_cell_microblaze_0_local_memory { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_microblaze_0_local_memory() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB
## 
##   # Create pins
##   create_bd_pin -dir I -type clk LMB_Clk
##   create_bd_pin -dir I -from 0 -to 0 -type rst LMB_Rst
## 
##   # Create instance: dlmb_bram_if_cntlr, and set properties
##   set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
##   set_property -dict [ list \
##    CONFIG.C_ECC {0} \
##  ] $dlmb_bram_if_cntlr
## 
##   # Create instance: dlmb_v10, and set properties
##   set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
## 
##   # Create instance: ilmb_bram_if_cntlr, and set properties
##   set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
##   set_property -dict [ list \
##    CONFIG.C_ECC {0} \
##  ] $ilmb_bram_if_cntlr
## 
##   # Create instance: ilmb_v10, and set properties
##   set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
## 
##   # Create instance: lmb_bram, and set properties
##   set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
##   set_property -dict [ list \
##    CONFIG.EN_SAFETY_CKT {false} \
##    CONFIG.Enable_B {Use_ENB_Pin} \
##    CONFIG.Memory_Type {True_Dual_Port_RAM} \
##    CONFIG.Port_B_Clock {100} \
##    CONFIG.Port_B_Enable_Rate {100} \
##    CONFIG.Port_B_Write_Rate {50} \
##    CONFIG.Use_RSTB_Pin {true} \
##    CONFIG.use_bram_block {BRAM_Controller} \
##  ] $lmb_bram
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net microblaze_0_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]
## 
##   # Create port connections
##   connect_bd_net -net microblaze_0_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]
##   connect_bd_net -net microblaze_0_LMB_Rst [get_bd_pins LMB_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set UART [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 UART ]
## 
##   # Create ports
##   set ACK_I [ create_bd_port -dir I ACK_I ]
##   set ADR_O [ create_bd_port -dir O -from 19 -to 0 ADR_O ]
##   set CYC_O [ create_bd_port -dir O CYC_O ]
##   set Clk [ create_bd_port -dir I -type clk Clk ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {100000000} \
##  ] $Clk
##   set DAT_I [ create_bd_port -dir I -from 31 -to 0 DAT_I ]
##   set DAT_O [ create_bd_port -dir O -from 31 -to 0 DAT_O ]
##   set RST_O [ create_bd_port -dir O RST_O ]
##   set Reset [ create_bd_port -dir I -type rst Reset ]
##   set_property -dict [ list \
##    CONFIG.POLARITY {ACTIVE_HIGH} \
##  ] $Reset
##   set SEL_O [ create_bd_port -dir O -from 3 -to 0 SEL_O ]
##   set STB_O [ create_bd_port -dir O STB_O ]
##   set WE_O [ create_bd_port -dir O WE_O ]
##   set dcm_locked [ create_bd_port -dir I dcm_locked ]
##   set ext_intr [ create_bd_port -dir I -type intr ext_intr ]
## 
##   # Create instance: axi_hwicap_0, and set properties
##   set axi_hwicap_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_hwicap:3.0 axi_hwicap_0 ]
##   set_property -dict [ list \
##    CONFIG.C_ICAP_EXTERNAL {0} \
##    CONFIG.C_INCLUDE_STARTUP {0} \
##    CONFIG.C_MODE {0} \
##    CONFIG.C_OPERATION {1} \
##  ] $axi_hwicap_0
## 
##   # Create instance: axi_slave_wishbone_classic_master_0, and set properties
##   set axi_slave_wishbone_classic_master_0 [ create_bd_cell -type ip -vlnv peralex.com:user:axi_slave_wishbone_classic_master:1.0 axi_slave_wishbone_classic_master_0 ]
## 
##   # Create instance: axi_timebase_wdt_0, and set properties
##   set axi_timebase_wdt_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timebase_wdt:3.0 axi_timebase_wdt_0 ]
##   set_property -dict [ list \
##    CONFIG.C_WDT_INTERVAL {29} \
##  ] $axi_timebase_wdt_0
## 
##   # Create instance: axi_timer_0, and set properties
##   set axi_timer_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0 ]
## 
##   # Create instance: axi_uartlite_0, and set properties
##   set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]
##   set_property -dict [ list \
##    CONFIG.C_BAUDRATE {115200} \
##  ] $axi_uartlite_0
## 
##   # Create instance: mdm_1, and set properties
##   set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]
##   set_property -dict [ list \
##    CONFIG.C_USE_UART {0} \
##  ] $mdm_1
## 
##   # Create instance: microblaze_0, and set properties
##   set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0 ]
##   set_property -dict [ list \
##    CONFIG.C_DEBUG_ENABLED {1} \
##    CONFIG.C_D_AXI {1} \
##    CONFIG.C_D_LMB {1} \
##    CONFIG.C_ICACHE_BASEADDR {0x0000000000000000} \
##    CONFIG.C_ICACHE_HIGHADDR {0x000000003FFFFFFF} \
##    CONFIG.C_I_LMB {1} \
##  ] $microblaze_0
## 
##   # Create instance: microblaze_0_axi_intc, and set properties
##   set microblaze_0_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_0_axi_intc ]
##   set_property -dict [ list \
##    CONFIG.C_HAS_FAST {1} \
##    CONFIG.C_PROCESSOR_CLK_FREQ_MHZ {100} \
##    CONFIG.C_S_AXI_ACLK_FREQ_MHZ {100} \
##  ] $microblaze_0_axi_intc
## 
##   # Create instance: microblaze_0_axi_periph, and set properties
##   set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {8} \
##    CONFIG.SYNCHRONIZATION_STAGES {2} \
##  ] $microblaze_0_axi_periph
## 
##   # Create instance: microblaze_0_local_memory
##   create_hier_cell_microblaze_0_local_memory [current_bd_instance .] microblaze_0_local_memory
## 
##   # Create instance: rst_Clk_100M, and set properties
##   set rst_Clk_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_Clk_100M ]
##   set_property -dict [ list \
##    CONFIG.C_AUX_RESET_HIGH {1} \
##    CONFIG.C_AUX_RST_WIDTH {1} \
##  ] $rst_Clk_100M
## 
##   # Create instance: xlconcat_0, and set properties
##   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
##   set_property -dict [ list \
##    CONFIG.NUM_PORTS {4} \
##  ] $xlconcat_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_uartlite_0_UART [get_bd_intf_ports UART] [get_bd_intf_pins axi_uartlite_0/UART]
##   connect_bd_intf_net -intf_net microblaze_0_axi_dp [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M01_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M02_AXI [get_bd_intf_pins axi_timebase_wdt_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M03_AXI [get_bd_intf_pins axi_slave_wishbone_classic_master_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M04_AXI [get_bd_intf_pins axi_timer_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M04_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_axi_periph_M07_AXI [get_bd_intf_pins axi_hwicap_0/S_AXI_LITE] [get_bd_intf_pins microblaze_0_axi_periph/M07_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_1 [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_1 [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]
##   connect_bd_intf_net -intf_net microblaze_0_intc_axi [get_bd_intf_pins microblaze_0_axi_intc/s_axi] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_interrupt [get_bd_intf_pins microblaze_0/INTERRUPT] [get_bd_intf_pins microblaze_0_axi_intc/interrupt]
## 
##   # Create port connections
##   connect_bd_net -net ACK_I_1 [get_bd_ports ACK_I] [get_bd_pins axi_slave_wishbone_classic_master_0/ACK_I]
##   connect_bd_net -net DAT_I_1 [get_bd_ports DAT_I] [get_bd_pins axi_slave_wishbone_classic_master_0/DAT_I]
##   connect_bd_net -net Reset_1 [get_bd_ports Reset] [get_bd_pins rst_Clk_100M/ext_reset_in]
##   connect_bd_net -net axi_hwicap_0_ip2intc_irpt [get_bd_pins axi_hwicap_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In2]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_ADR_O [get_bd_ports ADR_O] [get_bd_pins axi_slave_wishbone_classic_master_0/ADR_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_CYC_O [get_bd_ports CYC_O] [get_bd_pins axi_slave_wishbone_classic_master_0/CYC_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_DAT_O [get_bd_ports DAT_O] [get_bd_pins axi_slave_wishbone_classic_master_0/DAT_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_RST_O [get_bd_ports RST_O] [get_bd_pins axi_slave_wishbone_classic_master_0/RST_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_SEL_O [get_bd_ports SEL_O] [get_bd_pins axi_slave_wishbone_classic_master_0/SEL_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_STB_O [get_bd_ports STB_O] [get_bd_pins axi_slave_wishbone_classic_master_0/STB_O]
##   connect_bd_net -net axi_slave_wishbone_classic_master_0_WE_O [get_bd_ports WE_O] [get_bd_pins axi_slave_wishbone_classic_master_0/WE_O]
##   connect_bd_net -net axi_timebase_wdt_0_wdt_reset [get_bd_pins axi_timebase_wdt_0/wdt_reset] [get_bd_pins rst_Clk_100M/aux_reset_in]
##   connect_bd_net -net axi_timer_0_interrupt [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In1]
##   connect_bd_net -net axi_uartlite_0_interrupt [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins xlconcat_0/In0]
##   connect_bd_net -net dcm_locked_1 [get_bd_ports dcm_locked] [get_bd_pins rst_Clk_100M/dcm_locked]
##   connect_bd_net -net ext_intr_1 [get_bd_ports ext_intr] [get_bd_pins xlconcat_0/In3]
##   connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mdm_1/Debug_SYS_Rst] [get_bd_pins rst_Clk_100M/mb_debug_sys_rst]
##   connect_bd_net -net microblaze_0_Clk [get_bd_ports Clk] [get_bd_pins axi_hwicap_0/icap_clk] [get_bd_pins axi_hwicap_0/s_axi_aclk] [get_bd_pins axi_slave_wishbone_classic_master_0/S_AXI_ACLK] [get_bd_pins axi_timebase_wdt_0/s_axi_aclk] [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/M05_ACLK] [get_bd_pins microblaze_0_axi_periph/M06_ACLK] [get_bd_pins microblaze_0_axi_periph/M07_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/LMB_Clk] [get_bd_pins rst_Clk_100M/slowest_sync_clk]
##   connect_bd_net -net rst_Clk_100M_bus_struct_reset [get_bd_pins microblaze_0_local_memory/LMB_Rst] [get_bd_pins rst_Clk_100M/bus_struct_reset]
##   connect_bd_net -net rst_Clk_100M_interconnect_aresetn [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_Clk_100M/interconnect_aresetn]
##   connect_bd_net -net rst_Clk_100M_mb_reset [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins rst_Clk_100M/mb_reset]
##   connect_bd_net -net rst_Clk_100M_peripheral_aresetn [get_bd_pins axi_hwicap_0/s_axi_aresetn] [get_bd_pins axi_slave_wishbone_classic_master_0/S_AXI_ARESETN] [get_bd_pins axi_timebase_wdt_0/s_axi_aresetn] [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/M05_ARESETN] [get_bd_pins microblaze_0_axi_periph/M06_ARESETN] [get_bd_pins microblaze_0_axi_periph/M07_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins rst_Clk_100M/peripheral_aresetn]
##   connect_bd_net -net xlconcat_0_dout [get_bd_pins microblaze_0_axi_intc/intr] [get_bd_pins xlconcat_0/dout]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00010000 -offset 0x40200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_hwicap_0/S_AXI_LITE/Reg] SEG_axi_hwicap_0_Reg
##   create_bd_addr_seg -range 0x00100000 -offset 0x44A00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_slave_wishbone_classic_master_0/S_AXI/reg0] SEG_axi_slave_wishbone_classic_master_0_reg0
##   create_bd_addr_seg -range 0x00010000 -offset 0x41A00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_timebase_wdt_0/S_AXI/Reg] SEG_axi_timebase_wdt_0_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x41C00000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_timer_0/S_AXI/Reg] SEG_axi_timer_0_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x40600000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] SEG_axi_uartlite_0_Reg
##   create_bd_addr_seg -range 0x00020000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] SEG_dlmb_bram_if_cntlr_Mem
##   create_bd_addr_seg -range 0x00020000 -offset 0x00000000 [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] SEG_ilmb_bram_if_cntlr_Mem
##   create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_axi_intc/S_AXI/Reg] SEG_microblaze_0_axi_intc_Reg
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
WARNING: [BD 41-1753] The name 'axi_slave_wishbone_classic_master_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Wrote  : </home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/cont_microblaze.bd> 
# reset_run synth_1
# launch_runs synth_1 -jobs 4
Sourcing the elaborate.xit file.
Calling update_contents for SGMII .
Done sourcing the elaborate.xit file.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_sgmii'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_sgmii'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_cpu_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_rx_ctrl_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_rx_packet_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_ctrl_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_tx_packet_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gbe_arp_cache'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'test_vcu128_c_counter_binary_v12_0_i0'...
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ACLK_FREQ_MHZ(100) on '/microblaze_0_axi_intc' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROCESSOR_CLK_FREQ_MHZ(100) on '/microblaze_0_axi_intc' with propagated value(100.0). Command ignored
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_slave_wishbone_classic_master_0/S_AXI(1) and /microblaze_0_axi_periph/m03_couplers/auto_pc/M_AXI(0)
Wrote  : </home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/cont_microblaze.bd> 
VHDL Output written to : /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v
VHDL Output written to : /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/sim/cont_microblaze.v
VHDL Output written to : /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/hdl/cont_microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwicap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_slave_wishbone_classic_master_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timebase_wdt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_Clk_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
Exporting to file /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/hw_handoff/cont_microblaze.hwh
Generated Block Design Tcl file /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/hw_handoff/cont_microblaze_bd.tcl
Generated Hardware Definition File /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.hwdef
[Sun Jul 14 17:17:24 2019] Launched gbe_rx_packet_fifo_synth_1, gbe_ctrl_fifo_synth_1, gig_ethernet_pcs_pma_sgmii_synth_1, gbe_tx_packet_fifo_synth_1, gbe_arp_cache_synth_1, test_vcu128_c_counter_binary_v12_0_i0_synth_1, cont_microblaze_rst_Clk_100M_0_synth_1, cont_microblaze_xlconcat_0_0_synth_1, cont_microblaze_dlmb_bram_if_cntlr_0_synth_1, cont_microblaze_dlmb_v10_0_synth_1, cont_microblaze_ilmb_bram_if_cntlr_0_synth_1, cont_microblaze_ilmb_v10_0_synth_1, cont_microblaze_lmb_bram_0_synth_1, cont_microblaze_xbar_0_synth_1, cont_microblaze_auto_pc_0_synth_1, cont_microblaze_axi_slave_wishbone_classic_master_0_0_synth_1, cont_microblaze_axi_timebase_wdt_0_0_synth_1, cont_microblaze_axi_timer_0_0_synth_1, cont_microblaze_axi_uartlite_0_0_synth_1, cont_microblaze_mdm_1_0_synth_1, cont_microblaze_microblaze_0_0_synth_1, cont_microblaze_microblaze_0_axi_intc_0_synth_1, cont_microblaze_axi_hwicap_0_0_synth_1, gbe_cpu_buffer_synth_1, gbe_rx_ctrl_fifo_synth_1...
Run output will be captured here:
gbe_rx_packet_fifo_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/gbe_rx_packet_fifo_synth_1/runme.log
gbe_ctrl_fifo_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/gbe_ctrl_fifo_synth_1/runme.log
gig_ethernet_pcs_pma_sgmii_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/gig_ethernet_pcs_pma_sgmii_synth_1/runme.log
gbe_tx_packet_fifo_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/gbe_tx_packet_fifo_synth_1/runme.log
gbe_arp_cache_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/gbe_arp_cache_synth_1/runme.log
test_vcu128_c_counter_binary_v12_0_i0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/test_vcu128_c_counter_binary_v12_0_i0_synth_1/runme.log
cont_microblaze_rst_Clk_100M_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_rst_Clk_100M_0_synth_1/runme.log
cont_microblaze_xlconcat_0_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_xlconcat_0_0_synth_1/runme.log
cont_microblaze_dlmb_bram_if_cntlr_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_dlmb_bram_if_cntlr_0_synth_1/runme.log
cont_microblaze_dlmb_v10_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_dlmb_v10_0_synth_1/runme.log
cont_microblaze_ilmb_bram_if_cntlr_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_ilmb_bram_if_cntlr_0_synth_1/runme.log
cont_microblaze_ilmb_v10_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_ilmb_v10_0_synth_1/runme.log
cont_microblaze_lmb_bram_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_lmb_bram_0_synth_1/runme.log
cont_microblaze_xbar_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_xbar_0_synth_1/runme.log
cont_microblaze_auto_pc_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_auto_pc_0_synth_1/runme.log
cont_microblaze_axi_slave_wishbone_classic_master_0_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_axi_slave_wishbone_classic_master_0_0_synth_1/runme.log
cont_microblaze_axi_timebase_wdt_0_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_axi_timebase_wdt_0_0_synth_1/runme.log
cont_microblaze_axi_timer_0_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_axi_timer_0_0_synth_1/runme.log
cont_microblaze_axi_uartlite_0_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_axi_uartlite_0_0_synth_1/runme.log
cont_microblaze_mdm_1_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_mdm_1_0_synth_1/runme.log
cont_microblaze_microblaze_0_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_microblaze_0_0_synth_1/runme.log
cont_microblaze_microblaze_0_axi_intc_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_microblaze_0_axi_intc_0_synth_1/runme.log
cont_microblaze_axi_hwicap_0_0_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/cont_microblaze_axi_hwicap_0_0_synth_1/runme.log
gbe_cpu_buffer_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/gbe_cpu_buffer_synth_1/runme.log
gbe_rx_ctrl_fifo_synth_1: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/gbe_rx_ctrl_fifo_synth_1/runme.log
[Sun Jul 14 17:17:24 2019] Launched synth_1...
Run output will be captured here: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3025.180 ; gain = 444.367 ; free physical = 5765 ; free virtual = 19724
# wait_on_run synth_1
[Sun Jul 14 17:17:24 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2_AR71540 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
WARNING: [IP_Flow 19-593] The IP '40G/50G Ethernet Subsystem', version 2.3, is no longer found in the user IP repository /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3.)
WARNING: [IP_Flow 19-593] The IP '10G/25G Ethernet Subsystem', version 2.4, is no longer found in the user IP repository /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml'
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1244.262 ; gain = 65.805 ; free physical = 6427 ; free virtual = 17991
Command: synth_design -top top -part xcvu37p-fsvh2892-2L-e-es1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu37p-es1'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu37p-es1'
INFO: [Common 17-1223] The version limit for your license is '2019.07' and will expire in 17 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1353.719 ; gain = 89.996 ; free physical = 6196 ; free virtual = 17762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/test_vcu128/top.v:7]
	Parameter N_WB_SLAVES bound to: 3 - type: integer 
	Parameter SLAVE_ADDR bound to: 96'b000000000000001000000000000001000000000000000001000000000000010000000000000000010000000000000000 
	Parameter SLAVE_HIGH bound to: 96'b000000000000001000000000010000110000000000000010000000000000001100000000000000010000000000000011 
	Parameter SYS_BLOCK_INST_WBID0 bound to: 2 - type: integer 
	Parameter TEST_VCU128_GBE_WBID0 bound to: 1 - type: integer 
	Parameter TEST_VCU128_RST_WBID0 bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:13]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_axi_hwicap_0_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_axi_hwicap_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_axi_hwicap_0_0' (1#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_axi_hwicap_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_axi_slave_wishbone_classic_master_0_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_axi_slave_wishbone_classic_master_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_axi_slave_wishbone_classic_master_0_0' (2#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_axi_slave_wishbone_classic_master_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_slave_wishbone_classic_master_0' of module 'cont_microblaze_axi_slave_wishbone_classic_master_0_0' requires 55 connections, but only 51 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:279]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_axi_timebase_wdt_0_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_axi_timebase_wdt_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_axi_timebase_wdt_0_0' (3#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_axi_timebase_wdt_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timebase_wdt_0' of module 'cont_microblaze_axi_timebase_wdt_0_0' requires 23 connections, but only 21 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:331]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_axi_timer_0_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_axi_timer_0_0' (4#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'cont_microblaze_axi_timer_0_0' requires 26 connections, but only 23 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:353]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_axi_uartlite_0_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_axi_uartlite_0_0' (5#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_mdm_1_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_mdm_1_0' (6#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_microblaze_0_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_microblaze_0_0' (7#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_microblaze_0_axi_intc_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_microblaze_0_axi_intc_0' (8#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_microblaze_0_axi_periph_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:710]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1URBBE8' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2280]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1URBBE8' (9#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2280]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_NLQFEM' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2412]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_NLQFEM' (10#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2412]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_QWRNE5' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2544]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_QWRNE5' (11#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2544]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1ISGFMR' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2676]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_auto_pc_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_auto_pc_0' (12#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1ISGFMR' (13#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2676]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_33EGSR' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2966]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_33EGSR' (14#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2966]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1CGRPTX' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:3098]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1CGRPTX' (15#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:3098]
WARNING: [Synth 8-350] instance 'm05_couplers' of module 'm05_couplers_imp_1CGRPTX' requires 74 connections, but only 73 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2007]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_172SPG6' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:3356]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_172SPG6' (16#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:3356]
WARNING: [Synth 8-350] instance 'm06_couplers' of module 'm06_couplers_imp_172SPG6' requires 74 connections, but only 73 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2081]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_HF7IS8' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:3614]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_HF7IS8' (17#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:3614]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LRQM3S' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:3980]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LRQM3S' (18#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:3980]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_xbar_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_xbar_0' (19#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (21) of port connection 'm_axi_arprot' does not match port width (24) of module 'cont_microblaze_xbar_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2241]
WARNING: [Synth 8-689] width (21) of port connection 'm_axi_awprot' does not match port width (24) of module 'cont_microblaze_xbar_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:2245]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_microblaze_0_axi_periph_0' (20#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:710]
WARNING: [Synth 8-350] instance 'microblaze_0_axi_periph' of module 'cont_microblaze_microblaze_0_axi_periph_0' requires 229 connections, but only 177 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:492]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_18JXXNV' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:3746]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_dlmb_bram_if_cntlr_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_dlmb_bram_if_cntlr_0' (21#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_dlmb_v10_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_dlmb_v10_0' (22#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'cont_microblaze_dlmb_v10_0' requires 25 connections, but only 24 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:3892]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_ilmb_bram_if_cntlr_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_ilmb_bram_if_cntlr_0' (23#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_ilmb_v10_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_ilmb_v10_0' (24#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'cont_microblaze_ilmb_v10_0' requires 25 connections, but only 24 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:3938]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_lmb_bram_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_lmb_bram_0' (25#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_18JXXNV' (26#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:3746]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_rst_Clk_100M_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_rst_Clk_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_rst_Clk_100M_0' (27#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_rst_Clk_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_Clk_100M' of module 'cont_microblaze_rst_Clk_100M_0' requires 10 connections, but only 9 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:692]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_xlconcat_0_0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_xlconcat_0_0' (28#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/cont_microblaze_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze' (29#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/synth/cont_microblaze.v:13]
WARNING: [Synth 8-689] width (32) of port connection 'ADR_O' does not match port width (20) of module 'cont_microblaze' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/test_vcu128/top.v:154]
INFO: [Synth 8-638] synthesizing module 'test_vcu128' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128.vhd:581]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_default_clock_driver' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128.vhd:535]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (30#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (31#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (32#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_default_clock_driver' (33#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128.vhd:535]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_struct' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128.vhd:359]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_gbe' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128.vhd:28]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_xlconvert' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:285]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_xlconvert' (34#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:285]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_xlconvert__parameterized0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:285]
	Parameter din_width bound to: 8 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 8 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_vcu128_xlconvert' declared at '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:229' bound to instance 'convert' of component 'convert_func_call_test_vcu128_xlconvert' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:337]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_test_vcu128_xlconvert' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:244]
	Parameter din_width bound to: 8 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_test_vcu128_xlconvert' (35#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_xlconvert__parameterized0' (35#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:285]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_xlconvert__parameterized1' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:285]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_vcu128_xlconvert' declared at '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:229' bound to instance 'convert' of component 'convert_func_call_test_vcu128_xlconvert' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:337]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_test_vcu128_xlconvert__parameterized1' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:244]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_test_vcu128_xlconvert__parameterized1' (35#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_xlconvert__parameterized1' (35#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:285]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_xlconvert__parameterized2' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:285]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_test_vcu128_xlconvert' declared at '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:229' bound to instance 'convert' of component 'convert_func_call_test_vcu128_xlconvert' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:337]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_test_vcu128_xlconvert__parameterized3' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:244]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_test_vcu128_xlconvert__parameterized3' (35#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_xlconvert__parameterized2' (35#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:285]
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_gbe' (36#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128.vhd:28]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_led' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128.vhd:248]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_xlconvert__parameterized3' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:285]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:353]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (37#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (38#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_xlconvert__parameterized3' (38#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:285]
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_led' (39#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128.vhd:248]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_rst' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128.vhd:291]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_d96dec5809' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_d96dec5809' (40#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:388]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_xlslice' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:192]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_xlslice' (41#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:192]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_1dbd733f37' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:410]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_1dbd733f37' (42#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:410]
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_rst' (43#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128.vhd:291]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_b18c6eea6d' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_b18c6eea6d' (44#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_xlcounter_free' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:466]
	Parameter core_name0 bound to: test_vcu128_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 32 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'test_vcu128_c_counter_binary_v12_0_i0' declared at '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/test_vcu128_c_counter_binary_v12_0_i0_stub.v:6' bound to instance 'core_instance0' of component 'test_vcu128_c_counter_binary_v12_0_i0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:497]
INFO: [Synth 8-6157] synthesizing module 'test_vcu128_c_counter_binary_v12_0_i0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/test_vcu128_c_counter_binary_v12_0_i0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'test_vcu128_c_counter_binary_v12_0_i0' (45#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/test_vcu128_c_counter_binary_v12_0_i0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_xlcounter_free' (46#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:466]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_1a8453a188' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_1a8453a188' (47#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:71]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_xlregister' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:121]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:147]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (47#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (47#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_xlregister' (48#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:121]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_xlslice__parameterized0' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:192]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_xlslice__parameterized0' (48#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:192]
INFO: [Synth 8-638] synthesizing module 'test_vcu128_xlslice__parameterized1' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:192]
	Parameter new_msb bound to: 26 - type: integer 
	Parameter new_lsb bound to: 26 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_xlslice__parameterized1' (48#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128_entity_declarations.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'test_vcu128_struct' (49#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128.vhd:359]
INFO: [Synth 8-256] done synthesizing module 'test_vcu128' (50#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sysgen/test_vcu128.vhd:581]
INFO: [Synth 8-6157] synthesizing module 'wb_register_ppc2simulink' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:1]
	Parameter INIT_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_register_ppc2simulink' (51#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:1]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter PORT_BYPASS bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (52#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
INFO: [Synth 8-6157] synthesizing module 'gbe_udp' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:2]
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter LOCAL_MAC bound to: 48'b000100100011010001010110011110001001101010111100 
	Parameter LOCAL_IP bound to: -1062721270 - type: integer 
	Parameter LOCAL_PORT bound to: 16'b0001000011100001 
	Parameter LOCAL_GATEWAY bound to: 1 - type: integer 
	Parameter CPU_PROMISCUOUS bound to: 0 - type: integer 
	Parameter DIS_CPU_TX bound to: 0 - type: integer 
	Parameter DIS_CPU_RX bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_OPB_AWIDTH bound to: 65535 - type: integer 
	Parameter C_OPB_DWIDTH bound to: 65535 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gbe_cpu_attach_wb' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:2]
	Parameter LOCAL_MAC bound to: 48'b000100100011010001010110011110001001101010111100 
	Parameter LOCAL_IP bound to: -1062721270 - type: integer 
	Parameter LOCAL_PORT bound to: 16'b0001000011100001 
	Parameter LOCAL_GATEWAY bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter CPU_PROMISCUOUS bound to: 0 - type: integer 
	Parameter PHY_CONFIG bound to: 0 - type: integer 
	Parameter CPU_TX_ENABLE bound to: 1'b1 
	Parameter CPU_RX_ENABLE bound to: 1'b1 
	Parameter CORE_TYPE bound to: 8'b00000001 
	Parameter CORE_REVISION bound to: 8'b00000010 
	Parameter TX_BUF_MAX bound to: 16'b0000100000000000 
	Parameter RX_BUF_MAX bound to: 16'b0000100000000000 
	Parameter RX_WORD_SIZE bound to: 16'b0000000000000001 
	Parameter TX_WORD_SIZE bound to: 16'b0000000000001000 
	Parameter ARP_SIZE bound to: 256 - type: integer 
	Parameter REGISTERS_OFFSET bound to: 0 - type: integer 
	Parameter REGISTERS_HIGH bound to: 4095 - type: integer 
	Parameter ARP_CACHE_OFFSET bound to: 4096 - type: integer 
	Parameter ARP_CACHE_HIGH bound to: 16383 - type: integer 
	Parameter TX_BUFFER_OFFSET bound to: 16384 - type: integer 
	Parameter TX_BUFFER_HIGH bound to: 32767 - type: integer 
	Parameter RX_BUFFER_OFFSET bound to: 32768 - type: integer 
	Parameter RX_BUFFER_HIGH bound to: 49151 - type: integer 
	Parameter REG_CORE_TYPE bound to: 8'b00000000 
	Parameter REG_BUFFER_SIZE bound to: 8'b00000001 
	Parameter REG_WORD_LENGTH bound to: 8'b00000010 
	Parameter REG_LOCAL_MAC_1 bound to: 8'b00000011 
	Parameter REG_LOCAL_MAC_0 bound to: 8'b00000100 
	Parameter REG_LOCAL_IP bound to: 8'b00000101 
	Parameter REG_LOCAL_GATEWAY bound to: 8'b00000110 
	Parameter REG_LOCAL_NETMASK bound to: 8'b00000111 
	Parameter REG_LOCAL_MULTICAST_IP bound to: 8'b00001000 
	Parameter REG_LOCAL_MULTICAST_MASK bound to: 8'b00001001 
	Parameter REG_BUFFER_OCC bound to: 8'b00001010 
	Parameter REG_LOCAL_ENABLE bound to: 8'b00001011 
	Parameter REG_LOCAL_PORT bound to: 8'b00001100 
	Parameter REG_PHY_STATUS_1 bound to: 8'b00001101 
	Parameter REG_PHY_STATUS_0 bound to: 8'b00001110 
	Parameter REG_PHY_CONTROL_1 bound to: 8'b00001111 
	Parameter REG_PHY_CONTROL_0 bound to: 8'b00010000 
	Parameter REG_ARP_SIZE bound to: 8'b00010001 
WARNING: [Synth 8-6104] Input port 'phy_status' has an internal driver [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:151]
INFO: [Synth 8-6155] done synthesizing module 'gbe_cpu_attach_wb' (53#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:2]
WARNING: [Synth 8-689] width (11) of port connection 'cpu_rx_size' does not match port width (12) of module 'gbe_cpu_attach_wb' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:201]
WARNING: [Synth 8-689] width (11) of port connection 'cpu_tx_size' does not match port width (12) of module 'gbe_cpu_attach_wb' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:210]
WARNING: [Synth 8-689] width (1) of port connection 'phy_status' does not match port width (32) of module 'gbe_cpu_attach_wb' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:214]
WARNING: [Synth 8-689] width (1) of port connection 'phy_control' does not match port width (32) of module 'gbe_cpu_attach_wb' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:215]
INFO: [Synth 8-6157] synthesizing module 'gbe_cpu_buffer' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gbe_cpu_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gbe_cpu_buffer' (54#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gbe_cpu_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'gbe_arp_cache' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gbe_arp_cache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gbe_arp_cache' (55#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gbe_arp_cache_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'gbe_tx' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:2]
	Parameter REG_APP_IF bound to: 1 - type: integer 
	Parameter MAC_HDR_SIZE bound to: 14 - type: integer 
	Parameter IP_HDR_SIZE bound to: 20 - type: integer 
	Parameter UDP_HDR_SIZE bound to: 8 - type: integer 
	Parameter HDR_SIZE bound to: 42 - type: integer 
	Parameter TX_IDLE bound to: 3'b000 
	Parameter TX_APP_HDR0 bound to: 3'b001 
	Parameter TX_APP_HDR1 bound to: 3'b010 
	Parameter TX_APP_HDR2 bound to: 3'b011 
	Parameter TX_APP_DATA bound to: 3'b100 
	Parameter TX_CPU_WAIT bound to: 3'b101 
	Parameter TX_CPU_DATA bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'gbe_tx_packet_fifo' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gbe_tx_packet_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gbe_tx_packet_fifo' (56#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gbe_tx_packet_fifo_stub.v:6]
WARNING: [Synth 8-350] instance 'tx_packet_fifo_inst' of module 'gbe_tx_packet_fifo' requires 12 connections, but only 10 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:59]
INFO: [Synth 8-6157] synthesizing module 'gbe_ctrl_fifo' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gbe_ctrl_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gbe_ctrl_fifo' (57#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gbe_ctrl_fifo_stub.v:6]
WARNING: [Synth 8-350] instance 'tx_packet_ctrl_fifo_inst' of module 'gbe_ctrl_fifo' requires 12 connections, but only 10 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:301]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:425]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:443]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:468]
WARNING: [Synth 8-6014] Unused sequential element gen_app_if_reg.app_eof_reg_reg was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:131]
INFO: [Synth 8-6155] done synthesizing module 'gbe_tx' (58#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'gbe_rx' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:2]
	Parameter DIS_CPU bound to: 0 - type: integer 
	Parameter RX_IDLE bound to: 3'b000 
	Parameter RX_HDR0 bound to: 3'b001 
	Parameter RX_HDR1 bound to: 3'b010 
	Parameter RX_HDR2 bound to: 3'b011 
	Parameter RX_DATA bound to: 3'b100 
	Parameter MAC_HDR_SIZE bound to: 14 - type: integer 
	Parameter IP_HDR_SIZE bound to: 20 - type: integer 
	Parameter UDP_HDR_SIZE bound to: 8 - type: integer 
	Parameter APP_RUNNING bound to: 1'b0 
	Parameter APP_BLOCKED bound to: 1'b1 
	Parameter CPU_IDLE bound to: 2'b00 
	Parameter CPU_DATA bound to: 2'b01 
	Parameter CPU_VALIDATE bound to: 2'b10 
	Parameter CPU_HANDSHAKE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'gbe_rx_packet_fifo' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gbe_rx_packet_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gbe_rx_packet_fifo' (59#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gbe_rx_packet_fifo_stub.v:6]
WARNING: [Synth 8-350] instance 'rx_packet_fifo_inst' of module 'gbe_rx_packet_fifo' requires 10 connections, but only 9 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:50]
INFO: [Synth 8-6157] synthesizing module 'gbe_rx_ctrl_fifo' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gbe_rx_ctrl_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gbe_rx_ctrl_fifo' (60#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gbe_rx_ctrl_fifo_stub.v:6]
WARNING: [Synth 8-350] instance 'rx_ctrl_fifo_inst' of module 'gbe_rx_ctrl_fifo' requires 10 connections, but only 9 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:376]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:438]
INFO: [Synth 8-4471] merging register 'hdr2_cpu_ok_reg' into 'hdr1_cpu_ok_reg' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:429]
WARNING: [Synth 8-6014] Unused sequential element hdr2_cpu_ok_reg was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:429]
INFO: [Synth 8-4471] merging register 'hdr2_cpu_okR_reg' into 'hdr1_cpu_okR_reg' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:252]
WARNING: [Synth 8-6014] Unused sequential element hdr2_cpu_okR_reg was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:252]
INFO: [Synth 8-6155] done synthesizing module 'gbe_rx' (61#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:2]
WARNING: [Synth 8-3848] Net enable_cpu.phy_status in module/entity gbe_udp does not have driver. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:214]
INFO: [Synth 8-6155] done synthesizing module 'gbe_udp' (62#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:2]
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac.v:16]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac_tx' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:9]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
	Parameter TX_IFG bound to: 4'b0000 
	Parameter TX_READY bound to: 4'b0001 
	Parameter TX_ONE_CYCLE_DELAY bound to: 4'b0010 
	Parameter TX_PREAMBLE bound to: 4'b0011 
	Parameter TX_DATA bound to: 4'b0100 
	Parameter TX_PAD bound to: 4'b0101 
	Parameter TX_CRC bound to: 4'b0110 
	Parameter TX_CORRUPT_FRAME bound to: 4'b0111 
	Parameter TX_WAIT_FOR_END bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'CRC_gen' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_gen.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CRC_gen' (63#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_gen.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:166]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac_tx' (64#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:9]
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac_rx' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:9]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
	Parameter RX_READY bound to: 3'b000 
	Parameter RX_FRAME bound to: 3'b001 
	Parameter RX_CHECK_CRC bound to: 3'b010 
	Parameter RX_GOOD bound to: 3'b011 
	Parameter RX_BAD bound to: 3'b100 
	Parameter RX_ABORT bound to: 3'b101 
	Parameter RX_WAIT_FOR_END bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'CRC_chk' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_chk.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CRC_chk' (65#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_chk.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:154]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac_rx' (66#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac' (67#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac.v:16]
INFO: [Synth 8-6157] synthesizing module 'mdio_config' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_config.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_config.v:70]
INFO: [Synth 8-6157] synthesizing module 'mdio_master' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_master.v:32]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_PREAMBLE bound to: 2'b01 
	Parameter STATE_TRANSFER bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_master.v:138]
INFO: [Synth 8-6155] done synthesizing module 'mdio_master' (68#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_master.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mdio_config' (69#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_config.v:32]
INFO: [Synth 8-6157] synthesizing module 'gig_ethernet_pcs_pma_sgmii' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gig_ethernet_pcs_pma_sgmii_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'gig_ethernet_pcs_pma_sgmii' (70#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/.Xil/Vivado-27916-casper2/realtime/gig_ethernet_pcs_pma_sgmii_stub.v:5]
WARNING: [Synth 8-350] instance 'test_vcu128_gbe_pcs_pma' of module 'gig_ethernet_pcs_pma_sgmii' requires 35 connections, but only 33 given [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/test_vcu128/top.v:326]
INFO: [Synth 8-6157] synthesizing module 'vcu128_infrastructure' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/infrastructure/vcu128_infrastructure.v:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19911]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL12 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (71#1) [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19911]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26471]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (72#1) [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26471]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (73#1) [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:21509]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (74#1) [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:21509]
INFO: [Synth 8-6155] done synthesizing module 'vcu128_infrastructure' (75#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/infrastructure/vcu128_infrastructure.v:1]
INFO: [Synth 8-6157] synthesizing module 'sys_block' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:1]
	Parameter BOARD_ID bound to: 12 - type: integer 
	Parameter REV_MAJ bound to: 12 - type: integer 
	Parameter REV_MIN bound to: 0 - type: integer 
	Parameter REV_RCS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sys_block' (76#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:1]
INFO: [Synth 8-6157] synthesizing module 'wbs_arbiter' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
	Parameter N_SLAVES bound to: 3 - type: integer 
	Parameter SLAVE_ADDR bound to: 96'b000000000000001000000000000001000000000000000001000000000000010000000000000000010000000000000000 
	Parameter SLAVE_HIGH bound to: 96'b000000000000001000000000010000110000000000000010000000000000001100000000000000010000000000000011 
	Parameter TIMEOUT bound to: 1024 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WAIT bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'timeout' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:1]
	Parameter TIMEOUT bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timeout' (77#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:1]
WARNING: [Synth 8-6014] Unused sequential element wbs_err_i_r_reg was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:81]
WARNING: [Synth 8-6014] Unused sequential element wbm_we_i_r4_reg was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:174]
WARNING: [Synth 8-6014] Unused sequential element wbm_we_i_r5_reg was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:175]
WARNING: [Synth 8-6014] Unused sequential element wbs_dat_i_r2_reg was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:189]
WARNING: [Synth 8-6014] Unused sequential element wbs_err_i_r1_reg was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:194]
WARNING: [Synth 8-6014] Unused sequential element wbs_err_i_r2_reg was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:195]
INFO: [Synth 8-6155] done synthesizing module 'wbs_arbiter' (78#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
WARNING: [Synth 8-3848] Net mb_intr_v in module/entity top does not have driver. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/test_vcu128/top.v:57]
WARNING: [Synth 8-3848] Net rst_125_out in module/entity top does not have driver. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/test_vcu128/top.v:82]
WARNING: [Synth 8-3848] Net test_vcu128_gbe_mac_syncacquired in module/entity top does not have driver. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/test_vcu128/top.v:115]
INFO: [Synth 8-6155] done synthesizing module 'top' (79#1) [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/test_vcu128/top.v:7]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[2]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[1]
WARNING: [Synth 8-3331] design wbs_arbiter has unconnected port wbs_err_i[0]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_sel_i[3]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_sel_i[2]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_sel_i[1]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_sel_i[0]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[31]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[30]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[29]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[28]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[27]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[26]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[25]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[24]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[23]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[22]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[21]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[20]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[19]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[18]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[17]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[16]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[15]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[14]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[13]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[12]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[11]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[10]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[9]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[8]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[7]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[1]
WARNING: [Synth 8-3331] design sys_block has unconnected port wb_adr_i[0]
WARNING: [Synth 8-3331] design gig_eth_mac has unconnected port gmii_col
WARNING: [Synth 8-3331] design gig_eth_mac has unconnected port gmii_crs
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[31]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[30]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[29]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[28]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[27]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[26]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[25]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[24]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[23]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[22]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[21]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[20]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[19]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[18]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[17]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[16]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[15]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[14]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[13]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[12]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[11]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[10]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[9]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[8]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[7]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[6]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[5]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[4]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[3]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[2]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[1]
WARNING: [Synth 8-3331] design gbe_cpu_attach_wb has unconnected port phy_status[0]
WARNING: [Synth 8-3331] design gbe_udp has unconnected port mac_syncacquired
WARNING: [Synth 8-3331] design gpio_simulink2ext has unconnected port clk90
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[31]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[30]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[29]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[28]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[27]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[26]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[25]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[24]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[23]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[22]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[21]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[20]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[19]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[18]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[17]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[16]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[15]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[14]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[13]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[12]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[11]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[10]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[9]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[8]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[7]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[6]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[5]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[4]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[3]
WARNING: [Synth 8-3331] design wb_register_ppc2simulink has unconnected port wb_adr_i[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1420.344 ; gain = 156.621 ; free physical = 6168 ; free virtual = 17735
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin test_vcu128_gbe:mac_tx_rst to constant 0 [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/test_vcu128/top.v:238]
WARNING: [Synth 8-3295] tying undriven pin test_vcu128_gbe:mac_rx_rst to constant 0 [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/test_vcu128/top.v:238]
WARNING: [Synth 8-3295] tying undriven pin test_vcu128_gbe_mac:reset to constant 0 [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/test_vcu128/top.v:288]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1420.344 ; gain = 156.621 ; free physical = 6174 ; free virtual = 17742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1420.344 ; gain = 156.621 ; free physical = 6174 ; free virtual = 17742
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e-es1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_slave_wishbone_classic_master_0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_slave_wishbone_classic_master_0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_timebase_wdt_0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_timebase_wdt_0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_timer_0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_timer_0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_in_context.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0_in_context.xdc] for cell 'cont_microblaze_inst/mdm_1'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0_in_context.xdc] for cell 'cont_microblaze_inst/mdm_1'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_in_context.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_in_context.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xlconcat_0_0/cont_microblaze_xlconcat_0_0/cont_microblaze_xlconcat_0_0_in_context.xdc] for cell 'cont_microblaze_inst/xlconcat_0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xlconcat_0_0/cont_microblaze_xlconcat_0_0/cont_microblaze_xlconcat_0_0_in_context.xdc] for cell 'cont_microblaze_inst/xlconcat_0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0/cont_microblaze_dlmb_v10_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0/cont_microblaze_dlmb_v10_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xbar_0/cont_microblaze_xbar_0/cont_microblaze_xbar_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xbar_0/cont_microblaze_xbar_0/cont_microblaze_xbar_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0_in_context.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo/gbe_rx_packet_fifo_in_context.xdc] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo/gbe_rx_packet_fifo_in_context.xdc] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo/gbe_ctrl_fifo_in_context.xdc] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo/gbe_ctrl_fifo_in_context.xdc] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc] for cell 'test_vcu128_gbe_pcs_pma'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc] for cell 'test_vcu128_gbe_pcs_pma'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo/gbe_tx_packet_fifo_in_context.xdc] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo/gbe_tx_packet_fifo_in_context.xdc] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_arp_cache/gbe_arp_cache/gbe_arp_cache_in_context.xdc] for cell 'test_vcu128_gbe/arp_cache_inst'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_arp_cache/gbe_arp_cache/gbe_arp_cache_in_context.xdc] for cell 'test_vcu128_gbe/arp_cache_inst'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/test_vcu128_c_counter_binary_v12_0_i0/test_vcu128_c_counter_binary_v12_0_i0/test_vcu128_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'test_vcu128_inst/test_vcu128_struct/counter/comp0.core_instance0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/test_vcu128_c_counter_binary_v12_0_i0/test_vcu128_c_counter_binary_v12_0_i0/test_vcu128_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'test_vcu128_inst/test_vcu128_struct/counter/comp0.core_instance0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'test_vcu128_gbe/enable_cpu_tx.cpu_buffer_tx'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'test_vcu128_gbe/enable_cpu_tx.cpu_buffer_tx'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'test_vcu128_gbe/enable_cpu_rx.cpu_buffer_rx'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'test_vcu128_gbe/enable_cpu_rx.cpu_buffer_rx'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_in_context.xdc] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_in_context.xdc] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc]
WARNING: [Vivado 12-584] No ports matched 'phy_rst_n'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'phy_rst_n'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'phy_pdown_n'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'phy_pdown_n'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:12]
INFO: [Timing 38-2] Deriving generated clocks [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:30]
WARNING: [Vivado 12-508] No pins matched 'test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:30]
WARNING: [Vivado 12-508] No pins matched 'test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:31]
WARNING: [Vivado 12-508] No pins matched 'test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:32]
WARNING: [Vivado 12-508] No pins matched 'test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:33]
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 1 instances
  FDE => FDRE: 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2724.734 ; gain = 0.000 ; free physical = 4067 ; free virtual = 15685
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'test_vcu128_gbe_pcs_pma' at clock pin 'independent_clock_bufg' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cont_microblaze_inst/axi_hwicap_0' at clock pin 's_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'cont_microblaze_inst/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'test_vcu128_gbe/arp_cache_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'test_vcu128_gbe/enable_cpu_rx.cpu_buffer_rx' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'test_vcu128_gbe/enable_cpu_tx.cpu_buffer_tx' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'test_vcu128_inst/test_vcu128_struct/counter/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 2724.734 ; gain = 1461.012 ; free physical = 4179 ; free virtual = 15799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu37p-fsvh2892-2L-e-es1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 2724.734 ; gain = 1461.012 ; free physical = 4180 ; free virtual = 15799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for test_vcu128_gbe_mgt_clk_n. (constraint file  /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for test_vcu128_gbe_mgt_clk_n. (constraint file  /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for test_vcu128_gbe_mgt_clk_p. (constraint file  /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for test_vcu128_gbe_mgt_clk_p. (constraint file  /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for test_vcu128_gbe_rx_n. (constraint file  /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for test_vcu128_gbe_rx_n. (constraint file  /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for test_vcu128_gbe_rx_p. (constraint file  /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for test_vcu128_gbe_rx_p. (constraint file  /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for test_vcu128_gbe_tx_n. (constraint file  /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for test_vcu128_gbe_tx_n. (constraint file  /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for test_vcu128_gbe_tx_p. (constraint file  /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for test_vcu128_gbe_tx_p. (constraint file  /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_hwicap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_slave_wishbone_classic_master_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_timebase_wdt_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/rst_Clk_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cont_microblaze_inst/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_vcu128_gbe_pcs_pma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_vcu128_gbe/arp_cache_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_vcu128_inst/test_vcu128_struct/counter/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_vcu128_gbe/\enable_cpu_rx.cpu_buffer_rx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_vcu128_gbe/\enable_cpu_tx.cpu_buffer_tx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 2724.734 ; gain = 1461.012 ; free physical = 4181 ; free virtual = 15800
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cpu_data_int15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gbe_tx'
INFO: [Synth 8-5546] ROM "hdr_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr0_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr1_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr2_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gbe_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cpu_state_reg' in module 'gbe_rx'
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_port" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_unsearchable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_invalidate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_unsearchable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hdr0_cpu_ok" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_dvld" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CRC_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gig_eth_mac_rx'
INFO: [Synth 8-5544] ROM "conf_rx_en_reg_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'mdio_config'
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mdio_cmd_reg_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sys_rst_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scratchpad" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'wbs_stb_o_reg[2:0]' into 'wbs_cyc_o_reg[2:0]' [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:74]
WARNING: [Synth 8-6014] Unused sequential element wbs_stb_o_reg was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:74]
INFO: [Synth 8-5544] ROM "wbs_cyc_o_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                              000 |                              000
             TX_CPU_WAIT |                              001 |                              101
             TX_CPU_DATA |                              010 |                              110
             TX_APP_HDR0 |                              011 |                              001
             TX_APP_HDR1 |                              100 |                              010
             TX_APP_HDR2 |                              101 |                              011
             TX_APP_DATA |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gbe_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                 RX_HDR0 |                              001 |                              001
                 RX_HDR1 |                              010 |                              010
                 RX_HDR2 |                              011 |                              011
                 RX_DATA |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gbe_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CPU_IDLE |                               00 |                               00
                CPU_DATA |                               01 |                               01
            CPU_VALIDATE |                               10 |                               10
           CPU_HANDSHAKE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpu_state_reg' using encoding 'sequential' in module 'gbe_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RX_READY |                              000 |                              000
                RX_FRAME |                              001 |                              001
            RX_CHECK_CRC |                              011 |                              010
                 RX_GOOD |                              010 |                              011
                  RX_BAD |                              100 |                              100
                RX_ABORT |                              101 |                              101
         RX_WAIT_FOR_END |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gig_eth_mac_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                             0000 |                             0000
                 iSTATE5 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                iSTATE11 |                             0101 |                             0101
                iSTATE10 |                             0110 |                             0110
                 iSTATE8 |                             0111 |                             0111
                 iSTATE9 |                             1000 |                             1000
                 iSTATE7 |                             1001 |                             1001
                 iSTATE4 |                             1010 |                             1010
                 iSTATE2 |                             1011 |                             1011
                 iSTATE3 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'mdio_config'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2724.734 ; gain = 1461.012 ; free physical = 4184 ; free virtual = 15805
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'test_vcu128_inst/test_vcu128_struct/gbe/convert_rx_rst' (test_vcu128_xlconvert) to 'test_vcu128_inst/test_vcu128_struct/gbe/convert_tx_rst'
INFO: [Synth 8-223] decloning instance 'test_vcu128_inst/test_vcu128_struct/constant1' (sysgen_constant_b18c6eea6d) to 'test_vcu128_inst/test_vcu128_struct/constant2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
	   4 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 6     
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 23    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 11    
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 160   
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 19    
	  12 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	  12 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 9     
	  12 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 29    
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   7 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	  13 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	  20 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 106   
	  12 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 20    
	  13 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wb_register_ppc2simulink 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gbe_cpu_attach_wb 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 11    
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 16    
	  12 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  12 Input      1 Bit        Muxes := 3     
Module gbe_tx 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module gbe_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
Module gbe_udp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module CRC_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module gig_eth_mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module CRC_chk 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gig_eth_mac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mdio_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 10    
Module mdio_config 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  13 Input     16 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module vcu128_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module sys_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module wbs_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cpu_data_int15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_tx_inst/tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_tx_inst/tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_rx_inst/icmp_unsearchable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_rx_inst/cpu_invalidate" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mdio_master_inst/data_out_reg_reg was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_master.v:220]
WARNING: [Synth 8-6014] Unused sequential element mdio_master_inst/busy_reg_reg was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/onegbe/mdio_master.v:106]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:212]
INFO: [Synth 8-3886] merging instance 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_data_reg[9]' (FDRE) to 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_data_reg[10]' (FDRE) to 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_data_reg[11]' (FDRE) to 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_data_reg[12]' (FDRE) to 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_data_reg[13]' (FDRE) to 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_data_reg[15]' (FDRE) to 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_reg_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_reg_addr_reg[2]' (FDRE) to 'test_vcu128_gbe_mdio_config_inst/mdio_cmd_reg_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (test_vcu128_gbe/\gbe_rx_inst/hdr1_cpu_ok_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe_mdio_config_inst/\mdio_cmd_reg_addr_reg[4] )
INFO: [Synth 8-3886] merging instance 'test_vcu128_gbe/gbe_rx_inst/hdr1_cpu_okR_reg' (FD) to 'test_vcu128_gbe/gbe_rx_inst/hdr1_cpu_ok_reg'
INFO: [Synth 8-3886] merging instance 'test_vcu128_gbe/gbe_rx_inst/local_enableR_reg' (FD) to 'test_vcu128_gbe/gbe_tx_inst/local_enableR_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (test_vcu128_gbe_mac/\mac_rx/conf_rx_en_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe_mac/\mac_rx/conf_rx_jumbo_en_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe_mac/\mac_rx/conf_rx_no_chk_crc_reg_reg )
INFO: [Synth 8-3886] merging instance 'test_vcu128_gbe/gbe_rx_inst/local_enableRR_reg' (FD) to 'test_vcu128_gbe/gbe_tx_inst/local_enableRR_reg'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/B[0]' (FDE) to 'wbs_arbiter_inst/wbs_enc_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/B[1]' (FDE) to 'wbs_arbiter_inst/wbs_enc_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/cpu_rx_size_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[30]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[31]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[29]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[28]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[27]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[26]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[25]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[24]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[23]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[22]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[21]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r_reg[20] )
INFO: [Synth 8-3886] merging instance 'test_vcu128_gbe/gbe_tx_inst/ip_length_reg[0]' (FD) to 'test_vcu128_gbe/gbe_tx_inst/udp_length_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (test_vcu128_gbe_mac/\mac_tx/conf_tx_en_reg_reg )
INFO: [Synth 8-3886] merging instance 'test_vcu128_gbe_mac/mac_tx/conf_tx_no_gen_crc_reg_reg' (FDCE) to 'test_vcu128_gbe_mac/mac_tx/conf_tx_jumbo_en_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe_mac/\mac_tx/conf_tx_jumbo_en_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (test_vcu128_gbe_mdio_config_inst/\mdio_master_inst/op_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (test_vcu128_gbe/\gbe_rx_inst/hdr1_cpu_ok_reg )
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[30]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r_reg[20]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[31]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[29]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[29]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[28]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[28]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[27]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[27]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[26]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[26]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[25]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[25]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[24]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[24]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[23]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[23]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[22]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[22]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r1_reg[21]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[20] )
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[30]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[31]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[29]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[28]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[27]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[26]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[25]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[24]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[23]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[22]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[21]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbm_adr_i_r2_reg[20]' (FD) to 'wbs_arbiter_inst/wbm_adr_i_r1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbs_arbiter_inst/\wbm_adr_i_r1_reg[20] )
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[30]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[31]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[29]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[28]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[27]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[26]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[25]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[24]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[23]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[22]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg_reg[21]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[30]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[31]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[29]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[28]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[27]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[26]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[25]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[24]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[23]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[22]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'wbs_arbiter_inst/wbs_adr_o_reg[21]' (FD) to 'wbs_arbiter_inst/wbs_adr_o_reg[20]'
WARNING: [Synth 8-3332] Sequential element (test_vcu128_inst/test_vcu128_default_clock_driver/clockdriver/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[31]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[30]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[29]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[28]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[27]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[26]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[25]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[24]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[23]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[22]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[21]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[20]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[19]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[18]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[17]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[16]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[15]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[14]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[13]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[12]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[11]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[10]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[9]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[8]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[7]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[6]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[5]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[4]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[3]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[2]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (user_data_out_reg_reg[1]) is unused and will be removed from module wb_register_ppc2simulink.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[31]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[30]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[29]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[28]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[27]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[26]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[25]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[24]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[23]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[22]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[21]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[20]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[19]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[18]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[17]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[16]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[15]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[14]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[13]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[12]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[11]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[10]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[9]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[8]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/cpu_rx_size_reg_reg[16]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/cpu_tx_size_reg_reg[16]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (enable_cpu.gbe_cpu_attach_inst/cpu_tx_size_reg_reg[15]) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (gbe_rx_inst/app_overrunR_reg) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (gbe_rx_inst/app_overrunRR_reg) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (gbe_rx_inst/hdr1_cpu_ok_reg) is unused and will be removed from module gbe_udp.
WARNING: [Synth 8-3332] Sequential element (mac_tx/conf_tx_jumbo_en_reg_reg) is unused and will be removed from module gig_eth_mac.
WARNING: [Synth 8-3332] Sequential element (mac_tx/conf_tx_en_reg_reg) is unused and will be removed from module gig_eth_mac.
WARNING: [Synth 8-3332] Sequential element (mac_rx/conf_rx_en_reg_reg) is unused and will be removed from module gig_eth_mac.
WARNING: [Synth 8-3332] Sequential element (mac_rx/conf_rx_jumbo_en_reg_reg) is unused and will be removed from module gig_eth_mac.
WARNING: [Synth 8-3332] Sequential element (mac_rx/conf_rx_no_chk_crc_reg_reg) is unused and will be removed from module gig_eth_mac.
WARNING: [Synth 8-3332] Sequential element (mdio_master_inst/op_reg_reg[1]) is unused and will be removed from module mdio_config.
WARNING: [Synth 8-3332] Sequential element (mdio_master_inst/op_reg_reg[0]) is unused and will be removed from module mdio_config.
WARNING: [Synth 8-3332] Sequential element (mdio_master_inst/data_out_valid_reg_reg) is unused and will be removed from module mdio_config.
WARNING: [Synth 8-3332] Sequential element (done_reg_reg) is unused and will be removed from module mdio_config.
WARNING: [Synth 8-3332] Sequential element (mdio_cmd_reg_addr_reg[4]) is unused and will be removed from module mdio_config.
WARNING: [Synth 8-3332] Sequential element (wbm_err_o_r_reg) is unused and will be removed from module wbs_arbiter.
WARNING: [Synth 8-3332] Sequential element (wbm_err_o_reg) is unused and will be removed from module wbs_arbiter.
WARNING: [Synth 8-3332] Sequential element (wbs_adr_o_reg_reg[11]) is unused and will be removed from module wbs_arbiter.
WARNING: [Synth 8-3332] Sequential element (wbs_adr_o_reg_reg[1]) is unused and will be removed from module wbs_arbiter.
WARNING: [Synth 8-3332] Sequential element (wbs_adr_o_reg_reg[0]) is unused and will be removed from module wbs_arbiter.
WARNING: [Synth 8-3332] Sequential element (wbs_adr_o_reg[11]) is unused and will be removed from module wbs_arbiter.
WARNING: [Synth 8-3332] Sequential element (wbs_adr_o_reg[1]) is unused and will be removed from module wbs_arbiter.
WARNING: [Synth 8-3332] Sequential element (wbs_adr_o_reg[0]) is unused and will be removed from module wbs_arbiter.
WARNING: [Synth 8-3332] Sequential element (wbm_adr_i_r1_reg[20]) is unused and will be removed from module wbs_arbiter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 2724.734 ; gain = 1461.012 ; free physical = 4174 ; free virtual = 15804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cont_microblaze_inst/mdm_1/Dbg_Clk_0' to pin 'cont_microblaze_inst/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cont_microblaze_inst/mdm_1/Dbg_Update_0' to pin 'cont_microblaze_inst/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_vcu128_gbe_pcs_pma/gtrefclk_out' to pin 'test_vcu128_gbe_pcs_pma/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_vcu128_gbe_pcs_pma/userclk_out' to pin 'test_vcu128_gbe_pcs_pma/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_vcu128_gbe_pcs_pma/rxuserclk2_out' to pin 'test_vcu128_gbe_pcs_pma/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_vcu128_gbe_pcs_pma/rxuserclk_out' to pin 'test_vcu128_gbe_pcs_pma/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'test_vcu128_gbe_pcs_pma/userclk2_out' to pin 'test_vcu128_gbe_pcs_pma/bbstub_userclk2_out/O'
INFO: [Synth 8-5819] Moved 9 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:57 . Memory (MB): peak = 2986.133 ; gain = 1722.410 ; free physical = 3702 ; free virtual = 15342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:02:00 . Memory (MB): peak = 3054.445 ; gain = 1790.723 ; free physical = 3668 ; free virtual = 15308
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:02:02 . Memory (MB): peak = 3054.445 ; gain = 1790.723 ; free physical = 3664 ; free virtual = 15304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:02:02 . Memory (MB): peak = 3054.445 ; gain = 1790.723 ; free physical = 3664 ; free virtual = 15305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:02:02 . Memory (MB): peak = 3054.445 ; gain = 1790.723 ; free physical = 3664 ; free virtual = 15305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:02:03 . Memory (MB): peak = 3054.445 ; gain = 1790.723 ; free physical = 3664 ; free virtual = 15305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:02:03 . Memory (MB): peak = 3054.445 ; gain = 1790.723 ; free physical = 3664 ; free virtual = 15305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:02:03 . Memory (MB): peak = 3054.445 ; gain = 1790.723 ; free physical = 3664 ; free virtual = 15305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:02:03 . Memory (MB): peak = 3054.445 ; gain = 1790.723 ; free physical = 3664 ; free virtual = 15305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | test_vcu128_rst/register_doneRR_reg             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | test_vcu128_gbe/gbe_tx_inst/cpu_tx_readyRR_reg  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | test_vcu128_gbe/gbe_rx_inst/mac_data_reg[7]     | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | test_vcu128_gbe_mac/mac_rx/rx_delay_dvld_reg[1] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wbs_arbiter_inst/wbm_stb_i_r2_reg               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wbs_arbiter_inst/wbm_cyc_i_r2_reg               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wbs_arbiter_inst/wbs_ack_i_r2_reg[2]            | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | wbs_arbiter_inst/wbs_we_o_reg                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | wbs_arbiter_inst/wbs_sel_o_reg[3]               | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top         | wbs_arbiter_inst/wbm_adr_i_r2_reg[1]            | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top         | wbs_arbiter_inst/wbs_dat_o_reg[31]              | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------------------+----------+
|      |BlackBox name                                         |Instances |
+------+------------------------------------------------------+----------+
|1     |cont_microblaze_xbar_0                                |         1|
|2     |cont_microblaze_auto_pc_0                             |         1|
|3     |cont_microblaze_axi_hwicap_0_0                        |         1|
|4     |cont_microblaze_axi_slave_wishbone_classic_master_0_0 |         1|
|5     |cont_microblaze_axi_timebase_wdt_0_0                  |         1|
|6     |cont_microblaze_axi_timer_0_0                         |         1|
|7     |cont_microblaze_axi_uartlite_0_0                      |         1|
|8     |cont_microblaze_mdm_1_0                               |         1|
|9     |cont_microblaze_microblaze_0_0                        |         1|
|10    |cont_microblaze_microblaze_0_axi_intc_0               |         1|
|11    |cont_microblaze_rst_Clk_100M_0                        |         1|
|12    |cont_microblaze_xlconcat_0_0                          |         1|
|13    |cont_microblaze_dlmb_bram_if_cntlr_0                  |         1|
|14    |cont_microblaze_dlmb_v10_0                            |         1|
|15    |cont_microblaze_ilmb_bram_if_cntlr_0                  |         1|
|16    |cont_microblaze_ilmb_v10_0                            |         1|
|17    |cont_microblaze_lmb_bram_0                            |         1|
|18    |gig_ethernet_pcs_pma_sgmii                            |         1|
|19    |gbe_cpu_buffer                                        |         2|
|20    |gbe_arp_cache                                         |         1|
|21    |gbe_rx_packet_fifo                                    |         1|
|22    |gbe_rx_ctrl_fifo                                      |         1|
|23    |gbe_tx_packet_fifo                                    |         1|
|24    |gbe_ctrl_fifo                                         |         1|
|25    |test_vcu128_c_counter_binary_v12_0_i0                 |         1|
+------+------------------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------------+------+
|      |Cell                                                  |Count |
+------+------------------------------------------------------+------+
|1     |cont_microblaze_auto_pc_0                             |     1|
|2     |cont_microblaze_axi_hwicap_0_0                        |     1|
|3     |cont_microblaze_axi_slave_wishbone_classic_master_0_0 |     1|
|4     |cont_microblaze_axi_timebase_wdt_0_0                  |     1|
|5     |cont_microblaze_axi_timer_0_0                         |     1|
|6     |cont_microblaze_axi_uartlite_0_0                      |     1|
|7     |cont_microblaze_dlmb_bram_if_cntlr_0                  |     1|
|8     |cont_microblaze_dlmb_v10_0                            |     1|
|9     |cont_microblaze_ilmb_bram_if_cntlr_0                  |     1|
|10    |cont_microblaze_ilmb_v10_0                            |     1|
|11    |cont_microblaze_lmb_bram_0                            |     1|
|12    |cont_microblaze_mdm_1_0                               |     1|
|13    |cont_microblaze_microblaze_0_0                        |     1|
|14    |cont_microblaze_microblaze_0_axi_intc_0               |     1|
|15    |cont_microblaze_rst_Clk_100M_0                        |     1|
|16    |cont_microblaze_xbar_0                                |     1|
|17    |cont_microblaze_xlconcat_0_0                          |     1|
|18    |gbe_arp_cache                                         |     1|
|19    |gbe_cpu_buffer                                        |     1|
|20    |gbe_cpu_buffer__1                                     |     1|
|21    |gbe_ctrl_fifo                                         |     1|
|22    |gbe_rx_ctrl_fifo                                      |     1|
|23    |gbe_rx_packet_fifo                                    |     1|
|24    |gbe_tx_packet_fifo                                    |     1|
|25    |gig_ethernet_pcs_pma_sgmii                            |     1|
|26    |test_vcu128_c_counter_binary_v12_0_i0                 |     1|
|27    |BUFG                                                  |     4|
|28    |CARRY8                                                |    45|
|29    |IDELAYCTRL                                            |     1|
|30    |LUT1                                                  |    85|
|31    |LUT2                                                  |   139|
|32    |LUT3                                                  |   170|
|33    |LUT4                                                  |   187|
|34    |LUT5                                                  |   242|
|35    |LUT6                                                  |   534|
|36    |MMCM_BASE                                             |     1|
|37    |SRL16E                                                |    55|
|38    |FD                                                    |     1|
|39    |FDE                                                   |     1|
|40    |FDPE                                                  |     4|
|41    |FDRE                                                  |  1422|
|42    |FDSE                                                  |    67|
|43    |IBUF                                                  |     1|
|44    |IBUFGDS                                               |     1|
|45    |IOBUF                                                 |     1|
|46    |OBUF                                                  |     3|
+------+------------------------------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------+------------------------------------------+------+
|      |Instance                                      |Module                                    |Cells |
+------+----------------------------------------------+------------------------------------------+------+
|1     |top                                           |                                          |  5563|
|2     |  cont_microblaze_inst                        |cont_microblaze                           |  2202|
|3     |    microblaze_0_axi_periph                   |cont_microblaze_microblaze_0_axi_periph_0 |  1110|
|4     |      m03_couplers                            |m03_couplers_imp_1ISGFMR                  |   181|
|5     |    microblaze_0_local_memory                 |microblaze_0_local_memory_imp_18JXXNV     |   494|
|6     |  sys_block_inst                              |sys_block                                 |   177|
|7     |  test_vcu128_gbe                             |gbe_udp                                   |  1652|
|8     |    \enable_cpu.gbe_cpu_attach_inst           |gbe_cpu_attach_wb                         |   532|
|9     |    gbe_rx_inst                               |gbe_rx                                    |   312|
|10    |    gbe_tx_inst                               |gbe_tx                                    |   620|
|11    |  test_vcu128_gbe_mac                         |gig_eth_mac                               |   417|
|12    |    mac_rx                                    |gig_eth_mac_rx                            |   198|
|13    |      rx_crc_chk                              |CRC_chk                                   |   122|
|14    |    mac_tx                                    |gig_eth_mac_tx                            |   219|
|15    |      tx_crc_gen                              |CRC_gen                                   |    99|
|16    |  test_vcu128_gbe_mdio_config_inst            |mdio_config                               |   237|
|17    |    mdio_master_inst                          |mdio_master                               |   154|
|18    |  test_vcu128_inst                            |test_vcu128                               |    35|
|19    |    test_vcu128_struct                        |test_vcu128_struct                        |    35|
|20    |      counter                                 |test_vcu128_xlcounter_free                |    32|
|21    |      led                                     |test_vcu128_led                           |     1|
|22    |        convert                               |test_vcu128_xlconvert__parameterized3     |     1|
|23    |          \latency_test.reg                   |synth_reg                                 |     1|
|24    |            \partial_one.last_srlc33e         |srlc33e                                   |     1|
|25    |      register_x0                             |test_vcu128_xlregister                    |     2|
|26    |        synth_reg_inst                        |synth_reg_w_init__parameterized1          |     2|
|27    |          \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1         |     2|
|28    |  test_vcu128_led                             |gpio_simulink2ext                         |     1|
|29    |  test_vcu128_rst                             |wb_register_ppc2simulink                  |    43|
|30    |  vcu128_infrastructure_inst                  |vcu128_infrastructure                     |    55|
|31    |  wbs_arbiter_inst                            |wbs_arbiter                               |   696|
|32    |    timeout_inst                              |timeout                                   |    28|
+------+----------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:02:03 . Memory (MB): peak = 3054.445 ; gain = 1790.723 ; free physical = 3664 ; free virtual = 15305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 272 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:25 . Memory (MB): peak = 3054.445 ; gain = 486.332 ; free physical = 3699 ; free virtual = 15339
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:02:03 . Memory (MB): peak = 3054.453 ; gain = 1790.723 ; free physical = 3709 ; free virtual = 15349
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance vcu128_infrastructure_inst/MMCM_BASE_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 1 instances
  FDE => FDRE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
398 Infos, 320 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:02:05 . Memory (MB): peak = 3122.219 ; gain = 1877.957 ; free physical = 3670 ; free virtual = 15311
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3146.230 ; gain = 0.000 ; free physical = 3669 ; free virtual = 15311
INFO: [Common 17-206] Exiting Vivado at Sun Jul 14 17:37:46 2019...
[Sun Jul 14 17:37:47 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:45:00 ; elapsed = 00:20:23 . Memory (MB): peak = 3025.180 ; gain = 0.000 ; free physical = 5655 ; free virtual = 17288
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu37p-fsvh2892-2L-e-es1
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii.dcp' for cell 'test_vcu128_gbe_pcs_pma'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0.dcp' for cell 'cont_microblaze_inst/axi_hwicap_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_slave_wishbone_classic_master_0_0/cont_microblaze_axi_slave_wishbone_classic_master_0_0.dcp' for cell 'cont_microblaze_inst/axi_slave_wishbone_classic_master_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0.dcp' for cell 'cont_microblaze_inst/axi_timebase_wdt_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0.dcp' for cell 'cont_microblaze_inst/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0.dcp' for cell 'cont_microblaze_inst/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.dcp' for cell 'cont_microblaze_inst/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0.dcp' for cell 'cont_microblaze_inst/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0.dcp' for cell 'cont_microblaze_inst/rst_Clk_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xlconcat_0_0/cont_microblaze_xlconcat_0_0.dcp' for cell 'cont_microblaze_inst/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_xbar_0/cont_microblaze_xbar_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_auto_pc_0/cont_microblaze_auto_pc_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_bram_if_cntlr_0/cont_microblaze_dlmb_bram_if_cntlr_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_bram_if_cntlr_0/cont_microblaze_ilmb_bram_if_cntlr_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_lmb_bram_0/cont_microblaze_lmb_bram_0.dcp' for cell 'cont_microblaze_inst/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_arp_cache/gbe_arp_cache.dcp' for cell 'test_vcu128_gbe/arp_cache_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer.dcp' for cell 'test_vcu128_gbe/enable_cpu_rx.cpu_buffer_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo.dcp' for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo.dcp' for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo.dcp' for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo.dcp' for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/test_vcu128_c_counter_binary_v12_0_i0/test_vcu128_c_counter_binary_v12_0_i0.dcp' for cell 'test_vcu128_inst/test_vcu128_struct/counter/comp0.core_instance0'
INFO: [Netlist 29-17] Analyzing 490 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2_AR71540
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0.xdc] for cell 'cont_microblaze_inst/axi_timebase_wdt_0/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0.xdc] for cell 'cont_microblaze_inst/axi_timebase_wdt_0/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0.xdc] for cell 'cont_microblaze_inst/axi_timer_0/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0.xdc] for cell 'cont_microblaze_inst/axi_timer_0/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_board.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_board.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0.xdc] for cell 'cont_microblaze_inst/axi_uartlite_0/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc] for cell 'cont_microblaze_inst/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc:51]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3266.715 ; gain = 241.535 ; free physical = 5231 ; free virtual = 16867
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc] for cell 'cont_microblaze_inst/mdm_1/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0.xdc] for cell 'cont_microblaze_inst/microblaze_0/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0.xdc] for cell 'cont_microblaze_inst/microblaze_0/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_board.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_board.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0.xdc] for cell 'cont_microblaze_inst/rst_Clk_100M/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0.xdc] for cell 'cont_microblaze_inst/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo.xdc] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo.xdc] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo.xdc] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo.xdc] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/ip_0/synth/gig_ethernet_pcs_pma_sgmii_gt.xdc] for cell 'test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/ip_0/synth/gig_ethernet_pcs_pma_sgmii_gt.xdc] for cell 'test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_board.xdc] for cell 'test_vcu128_gbe_pcs_pma/inst'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/gig_ethernet_pcs_pma_sgmii_board.xdc] for cell 'test_vcu128_gbe_pcs_pma/inst'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_clocks.xdc] for cell 'test_vcu128_gbe_pcs_pma/inst'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii_clocks.xdc] for cell 'test_vcu128_gbe_pcs_pma/inst'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo.xdc] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo.xdc] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo.xdc] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo.xdc] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Illegal to place instance test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST on site BG22. The location site type (HPIOB_M) and bel type (HPIOB_INBUF_M) do not match the cell type (GTYE4_CHANNEL). Instance test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST belongs to a shape with reference instance test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. Shape elements have relative placement respect to each other. The invalid location might results from a constraint on any of the instance in the shape. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:1]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:2]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Illegal to place instance test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST on site BG22. The location site type (HPIOB_M) and bel type (HPIOB_INBUF_M) do not match the cell type (GTYE4_CHANNEL). Instance test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST belongs to a shape with reference instance test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. Shape elements have relative placement respect to each other. The invalid location might results from a constraint on any of the instance in the shape. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:3]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:4]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Illegal to place instance test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST on site BH21. The location site type (HPIOB_M) and bel type (HPIO_OUTINV) do not match the cell type (GTYE4_CHANNEL). Instance test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST belongs to a shape with reference instance test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. Shape elements have relative placement respect to each other. The invalid location might results from a constraint on any of the instance in the shape. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:5]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:6]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Illegal to place instance test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST on site BH21. The location site type (HPIOB_M) and bel type (HPIO_OUTINV) do not match the cell type (GTYE4_CHANNEL). Instance test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST belongs to a shape with reference instance test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST. Shape elements have relative placement respect to each other. The invalid location might results from a constraint on any of the instance in the shape. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:7]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'phy_rst_n'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'phy_rst_n'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'phy_pdown_n'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'phy_pdown_n'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'AW25' is not a valid site or package pin name. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: 'BB21' is not a valid site or package pin name. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:25]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:30]
INFO: [Timing 38-2] Deriving generated clocks [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:30]
WARNING: [Vivado 12-508] No pins matched 'test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:30]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:30]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:30]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks -of_objects [get_pins test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]]'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:30]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:31]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:31]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:31]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]]'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:31]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:32]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:32]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:32]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks -of_objects [get_pins test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]]'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:32]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:33]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:33]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:33]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins test_vcu128_gbe_pcs_pma/inst/clock_reset_i/Clk_Rst_I_Plle3_Tx/CLKOUT1]]'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc:33]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/constrs_1/imports/test_vcu128/user_const.xdc]
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0_clocks.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_hwicap_0_0/cont_microblaze_axi_hwicap_0_0_clocks.xdc] for cell 'cont_microblaze_inst/axi_hwicap_0/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'cont_microblaze_inst/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_4' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo_clocks.xdc] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo_clocks.xdc] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc] for cell 'test_vcu128_gbe_pcs_pma/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of [get_pins -hier -filter { name =~ */transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/rxoutclk_out* }]'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc:15]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc:15]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of [get_pins -hier -filter { name =~ */transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/rxoutclk_out* }]]'. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc:15]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_sgmii/synth/gig_ethernet_pcs_pma_sgmii.xdc] for cell 'test_vcu128_gbe_pcs_pma/inst'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo_clocks.xdc] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo_clocks.xdc] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0'
Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_clocks.xdc] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_clocks.xdc] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'test_vcu128_gbe/gbe_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cont_microblaze_inst/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 37 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 3685.914 ; gain = 660.734 ; free physical = 5228 ; free virtual = 16865
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3685.914 ; gain = 0.000 ; free physical = 5214 ; free virtual = 16854
[Sun Jul 14 17:38:21 2019] Launched impl_1...
Run output will be captured here: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3685.914 ; gain = 0.000 ; free physical = 5206 ; free virtual = 16849
# wait_on_run impl_1
[Sun Jul 14 17:38:21 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.2_AR71540 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1176.434 ; gain = 0.000 ; free physical = 5062 ; free virtual = 16706
INFO: [Netlist 29-17] Analyzing 490 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2_AR71540
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e-es1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2645.027 ; gain = 0.000 ; free physical = 3558 ; free virtual = 15211
Restored from archive | CPU: 0.190000 secs | Memory: 0.989441 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2645.027 ; gain = 0.000 ; free physical = 3558 ; free virtual = 15211
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 37 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2_AR71540 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 2645.027 ; gain = 1468.594 ; free physical = 3560 ; free virtual = 15214
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-1223] The version limit for your license is '2019.07' and will expire in 17 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2724.062 ; gain = 71.027 ; free physical = 3550 ; free virtual = 15205

Starting Cache Timing Information Task
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_4' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1221deed3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2829.062 ; gain = 105.000 ; free physical = 3521 ; free virtual = 15176

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 19 inverter(s) to 504 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d26c09fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3535 ; free virtual = 15190
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1f8fc8059

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3535 ; free virtual = 15190
INFO: [Opt 31-389] Phase Constant propagation created 100 cells and removed 279 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 190505158

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3534 ; free virtual = 15189
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1018 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 190505158

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3534 ; free virtual = 15189
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a25cf777

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3534 ; free virtual = 15190
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16cbc8af9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3534 ; free virtual = 15190
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2885.090 ; gain = 0.000 ; free physical = 3534 ; free virtual = 15189
Ending Logic Optimization Task | Checksum: 166ca7f3f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3534 ; free virtual = 15190

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.697 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 40 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 2 Total Ports: 80
Ending PowerOpt Patch Enables Task | Checksum: f35cb478

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2450 ; free virtual = 14121
Ending Power Optimization Task | Checksum: f35cb478

Time (s): cpu = 00:01:44 ; elapsed = 00:02:00 . Memory (MB): peak = 4622.438 ; gain = 1737.348 ; free physical = 2458 ; free virtual = 14130

Starting Final Cleanup Task

Starting Logic Optimization Task
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 23894195c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2465 ; free virtual = 14137
Ending Final Cleanup Task | Checksum: 23894195c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2465 ; free virtual = 14137
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:11 . Memory (MB): peak = 4622.438 ; gain = 1977.410 ; free physical = 2465 ; free virtual = 14137
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2458 ; free virtual = 14134
INFO: [Common 17-1381] The checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2457 ; free virtual = 14134
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
WARNING: [IP_Flow 19-593] The IP '40G/50G Ethernet Subsystem', version 2.3, is no longer found in the user IP repository /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3.)
WARNING: [IP_Flow 19-593] The IP '10G/25G Ethernet Subsystem', version 2.4, is no longer found in the user IP repository /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2426 ; free virtual = 14104
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-1223] The version limit for your license is '2019.07' and will expire in 17 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2418 ; free virtual = 14095
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 170336f77

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2418 ; free virtual = 14095
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2424 ; free virtual = 14102

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 178dfebf1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2356 ; free virtual = 14035

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a2ea423b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2330 ; free virtual = 14009

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a2ea423b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2330 ; free virtual = 14009
Phase 1 Placer Initialization | Checksum: 1a2ea423b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2330 ; free virtual = 14009

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23de3d6be

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2278 ; free virtual = 13959

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4737.676 ; gain = 0.000 ; free physical = 2038 ; free virtual = 13724

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1d7076b99

Time (s): cpu = 00:01:35 ; elapsed = 00:01:03 . Memory (MB): peak = 4737.676 ; gain = 115.238 ; free physical = 2038 ; free virtual = 13724
Phase 2 Global Placement | Checksum: 1aff5d716

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 4737.676 ; gain = 115.238 ; free physical = 2031 ; free virtual = 13717

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 202bd1d1f

Time (s): cpu = 00:01:42 ; elapsed = 00:01:05 . Memory (MB): peak = 4737.676 ; gain = 115.238 ; free physical = 2031 ; free virtual = 13717

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21d127458

Time (s): cpu = 00:01:46 ; elapsed = 00:01:07 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2003 ; free virtual = 13689

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f707b944

Time (s): cpu = 00:01:46 ; elapsed = 00:01:07 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1999 ; free virtual = 13685

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a77a1376

Time (s): cpu = 00:01:47 ; elapsed = 00:01:08 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1998 ; free virtual = 13685

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1ccd92705

Time (s): cpu = 00:01:50 ; elapsed = 00:01:09 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1957 ; free virtual = 13643

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 27fca75a1

Time (s): cpu = 00:02:18 ; elapsed = 00:01:24 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1948 ; free virtual = 13637

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1b8f15a85

Time (s): cpu = 00:02:20 ; elapsed = 00:01:25 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1932 ; free virtual = 13621

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 19ae488ba

Time (s): cpu = 00:02:21 ; elapsed = 00:01:26 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1847 ; free virtual = 13536

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 2154c2216

Time (s): cpu = 00:02:25 ; elapsed = 00:01:27 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1926 ; free virtual = 13615

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 232eca211

Time (s): cpu = 00:02:26 ; elapsed = 00:01:28 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2023 ; free virtual = 13713

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 232eca211

Time (s): cpu = 00:02:26 ; elapsed = 00:01:28 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2027 ; free virtual = 13717
Phase 3 Detail Placement | Checksum: 232eca211

Time (s): cpu = 00:02:26 ; elapsed = 00:01:28 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2027 ; free virtual = 13717

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b5077818

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b5077818

Time (s): cpu = 00:02:38 ; elapsed = 00:01:32 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2026 ; free virtual = 13717
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.813. For the most accurate timing information please run report_timing.

Phase 4.1.1.2 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.813. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Replication | Checksum: 1e062b508

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2025 ; free virtual = 13715
Phase 4.1.1 Post Placement Optimization | Checksum: 1e062b508

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2031 ; free virtual = 13721
Phase 4.1 Post Commit Optimization | Checksum: 1e062b508

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2031 ; free virtual = 13722

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e062b508

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2086 ; free virtual = 13776

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 29caed224

Time (s): cpu = 00:03:08 ; elapsed = 00:02:01 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1947 ; free virtual = 13643

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2ee01a7e8

Time (s): cpu = 00:03:08 ; elapsed = 00:02:01 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1947 ; free virtual = 13644
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2ee01a7e8

Time (s): cpu = 00:03:08 ; elapsed = 00:02:01 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1947 ; free virtual = 13644
Ending Placer Task | Checksum: 271e6b3dc

Time (s): cpu = 00:03:08 ; elapsed = 00:02:01 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2203 ; free virtual = 13899
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 186 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:17 ; elapsed = 00:02:05 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2203 ; free virtual = 13899
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2179 ; free virtual = 13894
INFO: [Common 17-1381] The checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2194 ; free virtual = 13897
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2122 ; free virtual = 13827
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2190 ; free virtual = 13894
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2190 ; free virtual = 13895
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-1223] The version limit for your license is '2019.07' and will expire in 17 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 186 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2167 ; free virtual = 13892
INFO: [Common 17-1381] The checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2181 ; free virtual = 13894
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-1223] The version limit for your license is '2019.07' and will expire in 17 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fe6a6db0 ConstDB: 0 ShapeSum: b7302910 RouteDB: bc4c1d1c

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: efbc7dec

Time (s): cpu = 00:04:15 ; elapsed = 00:03:15 . Memory (MB): peak = 5748.137 ; gain = 1002.457 ; free physical = 1449 ; free virtual = 13186
Post Restoration Checksum: NetGraph: 708c73b8 NumContArr: 18d0cc3e Constraints: 47aeb112 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d10bf108

Time (s): cpu = 00:04:18 ; elapsed = 00:03:18 . Memory (MB): peak = 5748.137 ; gain = 1002.457 ; free physical = 1448 ; free virtual = 13186

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d10bf108

Time (s): cpu = 00:04:18 ; elapsed = 00:03:18 . Memory (MB): peak = 5748.137 ; gain = 1002.457 ; free physical = 1315 ; free virtual = 13053

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d10bf108

Time (s): cpu = 00:04:18 ; elapsed = 00:03:18 . Memory (MB): peak = 5748.137 ; gain = 1002.457 ; free physical = 1315 ; free virtual = 13053

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 153ee37b1

Time (s): cpu = 00:04:34 ; elapsed = 00:03:34 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1124 ; free virtual = 12864

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2b20e306c

Time (s): cpu = 00:04:48 ; elapsed = 00:03:40 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1133 ; free virtual = 12875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.440  | TNS=0.000  | WHS=-1.298 | THS=-55.622|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 27d1384b8

Time (s): cpu = 00:05:01 ; elapsed = 00:03:43 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1144 ; free virtual = 12886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.440  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 27d1384b8

Time (s): cpu = 00:05:01 ; elapsed = 00:03:43 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1143 ; free virtual = 12885
Phase 2 Router Initialization | Checksum: 21c9832bf

Time (s): cpu = 00:05:01 ; elapsed = 00:03:43 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1143 ; free virtual = 12885

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21c9832bf

Time (s): cpu = 00:05:02 ; elapsed = 00:03:43 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1143 ; free virtual = 12885
Phase 3 Initial Routing | Checksum: 184723ee0

Time (s): cpu = 00:06:05 ; elapsed = 00:04:05 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1081 ; free virtual = 12828

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1881
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.443  | TNS=0.000  | WHS=-0.853 | THS=-3.853 |

Phase 4.1 Global Iteration 0 | Checksum: 29e26747e

Time (s): cpu = 00:06:54 ; elapsed = 00:04:29 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1099 ; free virtual = 12850

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.443  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a670fb40

Time (s): cpu = 00:06:58 ; elapsed = 00:04:31 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1104 ; free virtual = 12855

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.443  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a647e40d

Time (s): cpu = 00:06:59 ; elapsed = 00:04:32 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1103 ; free virtual = 12854
Phase 4 Rip-up And Reroute | Checksum: 1a647e40d

Time (s): cpu = 00:06:59 ; elapsed = 00:04:32 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1103 ; free virtual = 12854

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a647e40d

Time (s): cpu = 00:06:59 ; elapsed = 00:04:32 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1103 ; free virtual = 12854

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a647e40d

Time (s): cpu = 00:06:59 ; elapsed = 00:04:32 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1103 ; free virtual = 12854
Phase 5 Delay and Skew Optimization | Checksum: 1a647e40d

Time (s): cpu = 00:06:59 ; elapsed = 00:04:32 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1103 ; free virtual = 12854

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c72afa9a

Time (s): cpu = 00:07:05 ; elapsed = 00:04:34 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1105 ; free virtual = 12856
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.443  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1122e75e8

Time (s): cpu = 00:07:05 ; elapsed = 00:04:34 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1105 ; free virtual = 12856
Phase 6 Post Hold Fix | Checksum: 1122e75e8

Time (s): cpu = 00:07:05 ; elapsed = 00:04:34 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1105 ; free virtual = 12856

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.104436 %
  Global Horizontal Routing Utilization  = 0.133192 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1122e75e8

Time (s): cpu = 00:07:08 ; elapsed = 00:04:35 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1092 ; free virtual = 12844

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1122e75e8

Time (s): cpu = 00:07:08 ; elapsed = 00:04:35 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1092 ; free virtual = 12844

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X0Y0/SOUTHREFCLK0
Phase 9 Depositing Routes | Checksum: 1122e75e8

Time (s): cpu = 00:07:09 ; elapsed = 00:04:36 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1092 ; free virtual = 12844

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.443  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1122e75e8

Time (s): cpu = 00:07:09 ; elapsed = 00:04:36 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1103 ; free virtual = 12855
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:09 ; elapsed = 00:04:36 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1302 ; free virtual = 13054

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 186 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:19 ; elapsed = 00:04:40 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1302 ; free virtual = 13054
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 5843.938 ; gain = 0.000 ; free physical = 1274 ; free virtual = 13051
INFO: [Common 17-1381] The checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5843.938 ; gain = 0.000 ; free physical = 1292 ; free virtual = 13052
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 5931.980 ; gain = 0.000 ; free physical = 1229 ; free virtual = 12994
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
105 Infos, 268 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 5931.980 ; gain = 0.000 ; free physical = 1181 ; free virtual = 12977
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:48 ; elapsed = 00:01:48 . Memory (MB): peak = 5931.980 ; gain = 0.000 ; free physical = 1063 ; free virtual = 12967
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-1223] The version limit for your license is '2019.07' and will expire in 17 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 269 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 5931.980 ; gain = 0.000 ; free physical = 1032 ; free virtual = 12962
INFO: [Common 17-1381] The checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5931.980 ; gain = 0.000 ; free physical = 1048 ; free virtual = 12965
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jul 14 17:51:44 2019...
[Sun Jul 14 17:51:50 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:13:29 . Memory (MB): peak = 3685.914 ; gain = 0.000 ; free physical = 4923 ; free virtual = 16847
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 475 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2_AR71540
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3685.914 ; gain = 0.000 ; free physical = 4672 ; free virtual = 16602
Restored from archive | CPU: 0.850000 secs | Memory: 12.815178 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3685.914 ; gain = 0.000 ; free physical = 4670 ; free virtual = 16600
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 37 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3685.914 ; gain = 0.000 ; free physical = 4670 ; free virtual = 16601
# launch_runs impl_1 -to_step write_bitstream
[Sun Jul 14 17:52:00 2019] Launched impl_1...
Run output will be captured here: /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Jul 14 17:52:00 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.2_AR71540 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1176.434 ; gain = 0.000 ; free physical = 5062 ; free virtual = 16706
INFO: [Netlist 29-17] Analyzing 490 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2_AR71540
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e-es1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2645.027 ; gain = 0.000 ; free physical = 3558 ; free virtual = 15211
Restored from archive | CPU: 0.190000 secs | Memory: 0.989441 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2645.027 ; gain = 0.000 ; free physical = 3558 ; free virtual = 15211
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 37 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2_AR71540 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 2645.027 ; gain = 1468.594 ; free physical = 3560 ; free virtual = 15214
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-1223] The version limit for your license is '2019.07' and will expire in 17 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2724.062 ; gain = 71.027 ; free physical = 3550 ; free virtual = 15205

Starting Cache Timing Information Task
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_4' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1221deed3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2829.062 ; gain = 105.000 ; free physical = 3521 ; free virtual = 15176

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 19 inverter(s) to 504 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d26c09fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3535 ; free virtual = 15190
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1f8fc8059

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3535 ; free virtual = 15190
INFO: [Opt 31-389] Phase Constant propagation created 100 cells and removed 279 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 190505158

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3534 ; free virtual = 15189
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1018 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 190505158

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3534 ; free virtual = 15189
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a25cf777

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3534 ; free virtual = 15190
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16cbc8af9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3534 ; free virtual = 15190
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2885.090 ; gain = 0.000 ; free physical = 3534 ; free virtual = 15189
Ending Logic Optimization Task | Checksum: 166ca7f3f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.090 ; gain = 56.027 ; free physical = 3534 ; free virtual = 15190

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.697 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 40 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 2 Total Ports: 80
Ending PowerOpt Patch Enables Task | Checksum: f35cb478

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2450 ; free virtual = 14121
Ending Power Optimization Task | Checksum: f35cb478

Time (s): cpu = 00:01:44 ; elapsed = 00:02:00 . Memory (MB): peak = 4622.438 ; gain = 1737.348 ; free physical = 2458 ; free virtual = 14130

Starting Final Cleanup Task

Starting Logic Optimization Task
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 23894195c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2465 ; free virtual = 14137
Ending Final Cleanup Task | Checksum: 23894195c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2465 ; free virtual = 14137
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:11 . Memory (MB): peak = 4622.438 ; gain = 1977.410 ; free physical = 2465 ; free virtual = 14137
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2458 ; free virtual = 14134
INFO: [Common 17-1381] The checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2457 ; free virtual = 14134
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo'.
WARNING: [IP_Flow 19-593] The IP '40G/50G Ethernet Subsystem', version 2.3, is no longer found in the user IP repository /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3.)
WARNING: [IP_Flow 19-593] The IP '10G/25G Ethernet Subsystem', version 2.4, is no longer found in the user IP repository /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip. It will not be included in the IP Catalog. (It used to be found at /home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_l_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/l_ethernet_v2_3/interfaces/an_lt_fec_ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:gt_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/gt_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:shared_logic_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/shared_logic_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:drp_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/drp_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:statistics_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/statistics_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/ctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:flowctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/flowctrl_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:user_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/user_ports_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xxv_ethernet:an_lt_fec_ctrl_ports_int:2.0'. The one found in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml' will take precedence over the same Interface in location '/home/hpw1/amit/Xilinx/Xilinx/Vivado/2018.2/patches/AR71540_Vivado_2018_2_preliminary_rev1/vivado/data/ip/xilinx/xxv_ethernet_v2_4/interfaces/an_lt_fec_ctrl_ports_int.xml'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2426 ; free virtual = 14104
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-1223] The version limit for your license is '2019.07' and will expire in 17 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2418 ; free virtual = 14095
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 170336f77

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2418 ; free virtual = 14095
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2424 ; free virtual = 14102

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 178dfebf1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2356 ; free virtual = 14035

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a2ea423b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2330 ; free virtual = 14009

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a2ea423b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2330 ; free virtual = 14009
Phase 1 Placer Initialization | Checksum: 1a2ea423b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2330 ; free virtual = 14009

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23de3d6be

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 4622.438 ; gain = 0.000 ; free physical = 2278 ; free virtual = 13959

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4737.676 ; gain = 0.000 ; free physical = 2038 ; free virtual = 13724

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1d7076b99

Time (s): cpu = 00:01:35 ; elapsed = 00:01:03 . Memory (MB): peak = 4737.676 ; gain = 115.238 ; free physical = 2038 ; free virtual = 13724
Phase 2 Global Placement | Checksum: 1aff5d716

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 4737.676 ; gain = 115.238 ; free physical = 2031 ; free virtual = 13717

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 202bd1d1f

Time (s): cpu = 00:01:42 ; elapsed = 00:01:05 . Memory (MB): peak = 4737.676 ; gain = 115.238 ; free physical = 2031 ; free virtual = 13717

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21d127458

Time (s): cpu = 00:01:46 ; elapsed = 00:01:07 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2003 ; free virtual = 13689

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f707b944

Time (s): cpu = 00:01:46 ; elapsed = 00:01:07 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1999 ; free virtual = 13685

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a77a1376

Time (s): cpu = 00:01:47 ; elapsed = 00:01:08 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1998 ; free virtual = 13685

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1ccd92705

Time (s): cpu = 00:01:50 ; elapsed = 00:01:09 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1957 ; free virtual = 13643

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 27fca75a1

Time (s): cpu = 00:02:18 ; elapsed = 00:01:24 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1948 ; free virtual = 13637

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1b8f15a85

Time (s): cpu = 00:02:20 ; elapsed = 00:01:25 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1932 ; free virtual = 13621

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 19ae488ba

Time (s): cpu = 00:02:21 ; elapsed = 00:01:26 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1847 ; free virtual = 13536

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 2154c2216

Time (s): cpu = 00:02:25 ; elapsed = 00:01:27 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1926 ; free virtual = 13615

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 232eca211

Time (s): cpu = 00:02:26 ; elapsed = 00:01:28 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2023 ; free virtual = 13713

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 232eca211

Time (s): cpu = 00:02:26 ; elapsed = 00:01:28 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2027 ; free virtual = 13717
Phase 3 Detail Placement | Checksum: 232eca211

Time (s): cpu = 00:02:26 ; elapsed = 00:01:28 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2027 ; free virtual = 13717

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b5077818

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b5077818

Time (s): cpu = 00:02:38 ; elapsed = 00:01:32 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2026 ; free virtual = 13717
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.813. For the most accurate timing information please run report_timing.

Phase 4.1.1.2 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.813. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Replication | Checksum: 1e062b508

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2025 ; free virtual = 13715
Phase 4.1.1 Post Placement Optimization | Checksum: 1e062b508

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2031 ; free virtual = 13721
Phase 4.1 Post Commit Optimization | Checksum: 1e062b508

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2031 ; free virtual = 13722

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e062b508

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2086 ; free virtual = 13776

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 29caed224

Time (s): cpu = 00:03:08 ; elapsed = 00:02:01 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1947 ; free virtual = 13643

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2ee01a7e8

Time (s): cpu = 00:03:08 ; elapsed = 00:02:01 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1947 ; free virtual = 13644
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2ee01a7e8

Time (s): cpu = 00:03:08 ; elapsed = 00:02:01 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 1947 ; free virtual = 13644
Ending Placer Task | Checksum: 271e6b3dc

Time (s): cpu = 00:03:08 ; elapsed = 00:02:01 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2203 ; free virtual = 13899
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 186 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:17 ; elapsed = 00:02:05 . Memory (MB): peak = 4745.680 ; gain = 123.242 ; free physical = 2203 ; free virtual = 13899
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2179 ; free virtual = 13894
INFO: [Common 17-1381] The checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2194 ; free virtual = 13897
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2122 ; free virtual = 13827
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2190 ; free virtual = 13894
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2190 ; free virtual = 13895
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-1223] The version limit for your license is '2019.07' and will expire in 17 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 186 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2167 ; free virtual = 13892
INFO: [Common 17-1381] The checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4745.680 ; gain = 0.000 ; free physical = 2181 ; free virtual = 13894
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-1223] The version limit for your license is '2019.07' and will expire in 17 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fe6a6db0 ConstDB: 0 ShapeSum: b7302910 RouteDB: bc4c1d1c

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: efbc7dec

Time (s): cpu = 00:04:15 ; elapsed = 00:03:15 . Memory (MB): peak = 5748.137 ; gain = 1002.457 ; free physical = 1449 ; free virtual = 13186
Post Restoration Checksum: NetGraph: 708c73b8 NumContArr: 18d0cc3e Constraints: 47aeb112 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d10bf108

Time (s): cpu = 00:04:18 ; elapsed = 00:03:18 . Memory (MB): peak = 5748.137 ; gain = 1002.457 ; free physical = 1448 ; free virtual = 13186

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d10bf108

Time (s): cpu = 00:04:18 ; elapsed = 00:03:18 . Memory (MB): peak = 5748.137 ; gain = 1002.457 ; free physical = 1315 ; free virtual = 13053

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d10bf108

Time (s): cpu = 00:04:18 ; elapsed = 00:03:18 . Memory (MB): peak = 5748.137 ; gain = 1002.457 ; free physical = 1315 ; free virtual = 13053

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 153ee37b1

Time (s): cpu = 00:04:34 ; elapsed = 00:03:34 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1124 ; free virtual = 12864

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2b20e306c

Time (s): cpu = 00:04:48 ; elapsed = 00:03:40 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1133 ; free virtual = 12875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.440  | TNS=0.000  | WHS=-1.298 | THS=-55.622|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 27d1384b8

Time (s): cpu = 00:05:01 ; elapsed = 00:03:43 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1144 ; free virtual = 12886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.440  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 27d1384b8

Time (s): cpu = 00:05:01 ; elapsed = 00:03:43 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1143 ; free virtual = 12885
Phase 2 Router Initialization | Checksum: 21c9832bf

Time (s): cpu = 00:05:01 ; elapsed = 00:03:43 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1143 ; free virtual = 12885

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21c9832bf

Time (s): cpu = 00:05:02 ; elapsed = 00:03:43 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1143 ; free virtual = 12885
Phase 3 Initial Routing | Checksum: 184723ee0

Time (s): cpu = 00:06:05 ; elapsed = 00:04:05 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1081 ; free virtual = 12828

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1881
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.443  | TNS=0.000  | WHS=-0.853 | THS=-3.853 |

Phase 4.1 Global Iteration 0 | Checksum: 29e26747e

Time (s): cpu = 00:06:54 ; elapsed = 00:04:29 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1099 ; free virtual = 12850

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.443  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a670fb40

Time (s): cpu = 00:06:58 ; elapsed = 00:04:31 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1104 ; free virtual = 12855

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.443  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a647e40d

Time (s): cpu = 00:06:59 ; elapsed = 00:04:32 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1103 ; free virtual = 12854
Phase 4 Rip-up And Reroute | Checksum: 1a647e40d

Time (s): cpu = 00:06:59 ; elapsed = 00:04:32 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1103 ; free virtual = 12854

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a647e40d

Time (s): cpu = 00:06:59 ; elapsed = 00:04:32 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1103 ; free virtual = 12854

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a647e40d

Time (s): cpu = 00:06:59 ; elapsed = 00:04:32 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1103 ; free virtual = 12854
Phase 5 Delay and Skew Optimization | Checksum: 1a647e40d

Time (s): cpu = 00:06:59 ; elapsed = 00:04:32 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1103 ; free virtual = 12854

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c72afa9a

Time (s): cpu = 00:07:05 ; elapsed = 00:04:34 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1105 ; free virtual = 12856
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.443  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1122e75e8

Time (s): cpu = 00:07:05 ; elapsed = 00:04:34 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1105 ; free virtual = 12856
Phase 6 Post Hold Fix | Checksum: 1122e75e8

Time (s): cpu = 00:07:05 ; elapsed = 00:04:34 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1105 ; free virtual = 12856

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.104436 %
  Global Horizontal Routing Utilization  = 0.133192 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1122e75e8

Time (s): cpu = 00:07:08 ; elapsed = 00:04:35 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1092 ; free virtual = 12844

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1122e75e8

Time (s): cpu = 00:07:08 ; elapsed = 00:04:35 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1092 ; free virtual = 12844

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin test_vcu128_gbe_pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_sgmii_gt_i/inst/gen_gtwizard_gtye4_top.gig_ethernet_pcs_pma_sgmii_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[0].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X0Y0/SOUTHREFCLK0
Phase 9 Depositing Routes | Checksum: 1122e75e8

Time (s): cpu = 00:07:09 ; elapsed = 00:04:36 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1092 ; free virtual = 12844

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.443  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1122e75e8

Time (s): cpu = 00:07:09 ; elapsed = 00:04:36 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1103 ; free virtual = 12855
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:09 ; elapsed = 00:04:36 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1302 ; free virtual = 13054

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 186 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:19 ; elapsed = 00:04:40 . Memory (MB): peak = 5843.938 ; gain = 1098.258 ; free physical = 1302 ; free virtual = 13054
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 5843.938 ; gain = 0.000 ; free physical = 1274 ; free virtual = 13051
INFO: [Common 17-1381] The checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5843.938 ; gain = 0.000 ; free physical = 1292 ; free virtual = 13052
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 5931.980 ; gain = 0.000 ; free physical = 1229 ; free virtual = 12994
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'test_vcu128_gbe/gbe_rx_inst/rx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
105 Infos, 268 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 5931.980 ; gain = 0.000 ; free physical = 1181 ; free virtual = 12977
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:48 ; elapsed = 00:01:48 . Memory (MB): peak = 5931.980 ; gain = 0.000 ; free physical = 1063 ; free virtual = 12967
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-1223] The version limit for your license is '2019.07' and will expire in 17 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 269 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 5931.980 ; gain = 0.000 ; free physical = 1032 ; free virtual = 12962
INFO: [Common 17-1381] The checkpoint '/home/hpw1/amit/mlib_devel/test_vcu128/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5931.980 ; gain = 0.000 ; free physical = 1048 ; free virtual = 12965
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jul 14 17:51:44 2019...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.2_AR71540 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1176.434 ; gain = 0.000 ; free physical = 4507 ; free virtual = 16447
INFO: [Netlist 29-17] Analyzing 475 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2_AR71540
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e-es1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 2755.059 ; gain = 8.000 ; free physical = 2940 ; free virtual = 14924
Restored from archive | CPU: 1.040000 secs | Memory: 13.734833 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:01 . Memory (MB): peak = 2756.059 ; gain = 9.000 ; free physical = 2938 ; free virtual = 14923
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 37 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2_AR71540 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 2756.059 ; gain = 1579.625 ; free physical = 2940 ; free virtual = 14925
INFO: [Memdata 28-208] The XPM instance: <cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <cont_microblaze_inst/axi_hwicap_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <cont_microblaze_inst/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <cont_microblaze_inst/axi_hwicap_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p-es1'
INFO: [Common 17-1223] The version limit for your license is '2019.07' and will expire in 17 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-69] Command failed: Your license for device 'xcvu37p-es1' is setup for evaluation or trial purposes only. Bitstream creation is disabled for this license. Please run the Vivado License Manager for assistance in determining which features and devices are licensed for your system.

INFO: [Common 17-206] Exiting Vivado at Sun Jul 14 17:53:01 2019...
[Sun Jul 14 17:53:01 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.94 ; elapsed = 00:01:01 . Memory (MB): peak = 3685.914 ; gain = 0.000 ; free physical = 4449 ; free virtual = 16434
# cd [get_property DIRECTORY [current_project]]
# if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Negative Slack: 1.443438 ns
# if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# }
No timing violations => Total Negative Slack: 0.000000 ns
# if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Hold Slack: 0.011279 ns
# if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# }
No timing violations => Total Hold Slack: 0.000000 ns
# exec cat /home/hpw1/amit/mlib_devel/jasper_library/hdl_sources/microblaze_wb/executable_us_plus.mem ../core_info.jam.tab.mem > ../executable_core_info.mem
# exec -ignorestderr updatemem -bit ./myproj.runs/impl_1/top.bit -meminfo ./myproj.runs/impl_1/top.mmi -data ../executable_core_info.mem  -proc cont_microblaze_inst/microblaze_0 -out ./myproj.runs/impl_1/top.bit -force
INFO: [Common 17-206] Exiting Vivado at Sun Jul 14 17:53:03 2019...
