{
    "code": "module TopModule (\n    input  wire [2:0] a, // 3-bit unsigned input\n    output wire [15:0] q // 16-bit unsigned output\n);\n\n    assign q = (a == 3'b000) ? 16'h1232 :\n               (a == 3'b001) ? 16'haee0 :\n               (a == 3'b010) ? 16'h27d4 :\n               (a == 3'b011) ? 16'h5a0e :\n               (a == 3'b100) ? 16'h2066 :\n               (a == 3'b101) ? 16'h64ce :\n               (a == 3'b110) ? 16'hc526 :\n               (a == 3'b111) ? 16'h2f19 : 16'h0000;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}