# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runCounter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:20 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# ** Error: (vlog-13069) ./counter.sv(13): near "end": syntax error, unexpected end.
# ** Error (suppressible): ./counter.sv(16): (vlog-2388) 'reset' already declared in this scope (counter).
# ** Error (suppressible): ./counter.sv(16): (vlog-2388) 'clk' already declared in this scope (counter).
# ** Error (suppressible): ./counter.sv(17): (vlog-2388) 'incr' already declared in this scope (counter).
# ** Error (suppressible): ./counter.sv(19): (vlog-2388) 'out' already declared in this scope (counter).
# End time: 20:02:20 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runCounter.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./counter.sv""
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:57 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 20:02:57 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 20:02:58 on Apr 19,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Error: Cannot open macro file: counter_wave.do
# Error in macro ./runCounter.do line 20
# Cannot open macro file: counter_wave.do
#     while executing
# "do counter_wave.do"
add wave -position end  sim:/counter_testbench/clk
add wave -position end  sim:/counter_testbench/reset
add wave -position end  sim:/counter_testbench/incr
add wave -position end  sim:/counter_testbench/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-3/counter_wave.do}
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:25 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 20:03:25 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:03:26 on Apr 19,2022, Elapsed time: 0:00:28
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 20:03:26 on Apr 19,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(41)
#    Time: 6750 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 41
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:21 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# ** Error: (vlog-13069) ./counter.sv(21): near "=": syntax error, unexpected '=', expecting ++ or --.
# End time: 20:04:21 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runCounter.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./counter.sv""
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:40 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# ** Error: (vlog-13069) ./counter.sv(21): near "=": syntax error, unexpected '=', expecting ++ or --.
# End time: 20:05:40 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runCounter.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./counter.sv""
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:30 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 20:07:31 on Apr 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:07:32 on Apr 19,2022, Elapsed time: 0:04:06
# Errors: 8, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 20:07:32 on Apr 19,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(41)
#    Time: 6750 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 41
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:36 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 20:57:36 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:57:38 on Apr 19,2022, Elapsed time: 0:50:06
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 20:57:38 on Apr 19,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(45)
#    Time: 6750 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 45
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-3/counter_wave.do}
DO RUNCounter.do
# invalid command name "DO"
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:51 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 20:59:51 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:59:54 on Apr 19,2022, Elapsed time: 0:02:16
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 20:59:54 on Apr 19,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(45)
#    Time: 6750 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 45
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:26 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 21:02:26 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:02:27 on Apr 19,2022, Elapsed time: 0:02:33
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 21:02:28 on Apr 19,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(45)
#    Time: 6750 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 45
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:17 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 21:03:17 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:03:19 on Apr 19,2022, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 21:03:19 on Apr 19,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(45)
#    Time: 6750 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 45
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:54 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 21:05:54 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:05:55 on Apr 19,2022, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 21:05:55 on Apr 19,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(45)
#    Time: 6750 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 45
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-3/counter_wave.do}
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:02 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# ** Error: ./counter.sv(12): (vlog-2730) Undefined variable: 'OUT'.
# ** Error: (vlog-13069) ./counter.sv(13): near "out": syntax error, unexpected IDENTIFIER.
# -- Compiling module counter_testbench
# End time: 21:08:02 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runCounter.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./counter.sv""
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:18 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# ** Error: (vlog-13069) ./counter.sv(13): near "out": syntax error, unexpected IDENTIFIER.
# -- Compiling module counter_testbench
# End time: 21:08:18 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runCounter.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./counter.sv""
do runCounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:08:36 on Apr 19,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 21:08:36 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:08:38 on Apr 19,2022, Elapsed time: 0:02:43
# Errors: 9, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 21:08:38 on Apr 19,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(45)
#    Time: 6750 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 45
# End time: 00:19:32 on Apr 20,2022, Elapsed time: 3:10:54
# Errors: 0, Warnings: 0
