\hypertarget{struct_m_t_b___mem_map}{}\section{M\+T\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_t_b___mem_map}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a2cd67baaacfdc2b6a991ed2099abd6cd}{P\+O\+S\+I\+T\+I\+O\+N}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_aa18cd97b47bac5b1af2e21151a28fce1}{M\+A\+S\+T\+E\+R}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a9c9250c96bf782415786243a9e7515a3}{F\+L\+O\+W}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_aaa2f8b529d9bf3e3bb5bab8c8b073ead}{B\+A\+S\+E}
\item 
\hypertarget{struct_m_t_b___mem_map_a6ec763bccac6d03f5d21615e8190a0cf}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}3824\mbox{]}\label{struct_m_t_b___mem_map_a6ec763bccac6d03f5d21615e8190a0cf}

\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a0ac5ad9012eeb1338d251d4fbf72dffb}{M\+O\+D\+E\+C\+T\+R\+L}
\item 
\hypertarget{struct_m_t_b___mem_map_a280910d9fdfd8acf24edab1d3950c732}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}156\mbox{]}\label{struct_m_t_b___mem_map_a280910d9fdfd8acf24edab1d3950c732}

\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a64be91040ad6f82ba46ef20d9f4f9dcf}{T\+A\+G\+S\+E\+T}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a770a2c3d064a4ccfac867429f7b677da}{T\+A\+G\+C\+L\+E\+A\+R}
\item 
\hypertarget{struct_m_t_b___mem_map_a186e433a83d42ecd6b4e218ea63d9674}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}8\mbox{]}\label{struct_m_t_b___mem_map_a186e433a83d42ecd6b4e218ea63d9674}

\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a85ddf0cc839ca195bad64336b6a86123}{L\+O\+C\+K\+A\+C\+C\+E\+S\+S}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_abae92c7b40f7130c62cdb81241fdd0e1}{L\+O\+C\+K\+S\+T\+A\+T}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a4140c1c606d0e7617563ac4c9fd8c450}{A\+U\+T\+H\+S\+T\+A\+T}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a457881b8a73ea9cece24db6cc5a2481b}{D\+E\+V\+I\+C\+E\+A\+R\+C\+H}
\item 
\hypertarget{struct_m_t_b___mem_map_a86684537b595133db57a7bcc73843d2a}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}\label{struct_m_t_b___mem_map_a86684537b595133db57a7bcc73843d2a}

\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_ad35a23bd184366d37228829c33d5bda6}{D\+E\+V\+I\+C\+E\+C\+F\+G}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_aa736d6fbfbc7e051f6a2caadd4f17b8f}{D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_ab6fdc70dd1345592145d79d210ee616d}{P\+E\+R\+I\+P\+H\+I\+D} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_m_t_b___mem_map_a51d2026476b6e1547beb909d07d4aa32}{C\+O\+M\+P\+I\+D} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+T\+B -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_m_t_b___mem_map_a4140c1c606d0e7617563ac4c9fd8c450}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!A\+U\+T\+H\+S\+T\+A\+T@{A\+U\+T\+H\+S\+T\+A\+T}}
\index{A\+U\+T\+H\+S\+T\+A\+T@{A\+U\+T\+H\+S\+T\+A\+T}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{A\+U\+T\+H\+S\+T\+A\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+U\+T\+H\+S\+T\+A\+T}\label{struct_m_t_b___mem_map_a4140c1c606d0e7617563ac4c9fd8c450}
Authentication Status Register, offset\+: 0x\+F\+B8 \hypertarget{struct_m_t_b___mem_map_aaa2f8b529d9bf3e3bb5bab8c8b073ead}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!B\+A\+S\+E@{B\+A\+S\+E}}
\index{B\+A\+S\+E@{B\+A\+S\+E}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{B\+A\+S\+E}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t B\+A\+S\+E}\label{struct_m_t_b___mem_map_aaa2f8b529d9bf3e3bb5bab8c8b073ead}
M\+T\+B Base Register, offset\+: 0x\+C \hypertarget{struct_m_t_b___mem_map_a51d2026476b6e1547beb909d07d4aa32}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!C\+O\+M\+P\+I\+D@{C\+O\+M\+P\+I\+D}}
\index{C\+O\+M\+P\+I\+D@{C\+O\+M\+P\+I\+D}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+O\+M\+P\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+O\+M\+P\+I\+D\mbox{[}4\mbox{]}}\label{struct_m_t_b___mem_map_a51d2026476b6e1547beb909d07d4aa32}
Component I\+D Register, array offset\+: 0x\+F\+F0, array step\+: 0x4 \hypertarget{struct_m_t_b___mem_map_a457881b8a73ea9cece24db6cc5a2481b}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+A\+R\+C\+H@{D\+E\+V\+I\+C\+E\+A\+R\+C\+H}}
\index{D\+E\+V\+I\+C\+E\+A\+R\+C\+H@{D\+E\+V\+I\+C\+E\+A\+R\+C\+H}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{D\+E\+V\+I\+C\+E\+A\+R\+C\+H}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+E\+V\+I\+C\+E\+A\+R\+C\+H}\label{struct_m_t_b___mem_map_a457881b8a73ea9cece24db6cc5a2481b}
Device Architecture Register, offset\+: 0x\+F\+B\+C \hypertarget{struct_m_t_b___mem_map_ad35a23bd184366d37228829c33d5bda6}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+C\+F\+G@{D\+E\+V\+I\+C\+E\+C\+F\+G}}
\index{D\+E\+V\+I\+C\+E\+C\+F\+G@{D\+E\+V\+I\+C\+E\+C\+F\+G}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{D\+E\+V\+I\+C\+E\+C\+F\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+E\+V\+I\+C\+E\+C\+F\+G}\label{struct_m_t_b___mem_map_ad35a23bd184366d37228829c33d5bda6}
Device Configuration Register, offset\+: 0x\+F\+C8 \hypertarget{struct_m_t_b___mem_map_aa736d6fbfbc7e051f6a2caadd4f17b8f}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D@{D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D}}
\index{D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D@{D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+E\+V\+I\+C\+E\+T\+Y\+P\+I\+D}\label{struct_m_t_b___mem_map_aa736d6fbfbc7e051f6a2caadd4f17b8f}
Device Type Identifier Register, offset\+: 0x\+F\+C\+C \hypertarget{struct_m_t_b___mem_map_a9c9250c96bf782415786243a9e7515a3}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!F\+L\+O\+W@{F\+L\+O\+W}}
\index{F\+L\+O\+W@{F\+L\+O\+W}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{F\+L\+O\+W}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+L\+O\+W}\label{struct_m_t_b___mem_map_a9c9250c96bf782415786243a9e7515a3}
M\+T\+B Flow Register, offset\+: 0x8 \hypertarget{struct_m_t_b___mem_map_a85ddf0cc839ca195bad64336b6a86123}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!L\+O\+C\+K\+A\+C\+C\+E\+S\+S@{L\+O\+C\+K\+A\+C\+C\+E\+S\+S}}
\index{L\+O\+C\+K\+A\+C\+C\+E\+S\+S@{L\+O\+C\+K\+A\+C\+C\+E\+S\+S}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{L\+O\+C\+K\+A\+C\+C\+E\+S\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+O\+C\+K\+A\+C\+C\+E\+S\+S}\label{struct_m_t_b___mem_map_a85ddf0cc839ca195bad64336b6a86123}
Lock Access Register, offset\+: 0x\+F\+B0 \hypertarget{struct_m_t_b___mem_map_abae92c7b40f7130c62cdb81241fdd0e1}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!L\+O\+C\+K\+S\+T\+A\+T@{L\+O\+C\+K\+S\+T\+A\+T}}
\index{L\+O\+C\+K\+S\+T\+A\+T@{L\+O\+C\+K\+S\+T\+A\+T}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{L\+O\+C\+K\+S\+T\+A\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+O\+C\+K\+S\+T\+A\+T}\label{struct_m_t_b___mem_map_abae92c7b40f7130c62cdb81241fdd0e1}
Lock Status Register, offset\+: 0x\+F\+B4 \hypertarget{struct_m_t_b___mem_map_aa18cd97b47bac5b1af2e21151a28fce1}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!M\+A\+S\+T\+E\+R@{M\+A\+S\+T\+E\+R}}
\index{M\+A\+S\+T\+E\+R@{M\+A\+S\+T\+E\+R}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{M\+A\+S\+T\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+A\+S\+T\+E\+R}\label{struct_m_t_b___mem_map_aa18cd97b47bac5b1af2e21151a28fce1}
M\+T\+B Master Register, offset\+: 0x4 \hypertarget{struct_m_t_b___mem_map_a0ac5ad9012eeb1338d251d4fbf72dffb}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!M\+O\+D\+E\+C\+T\+R\+L@{M\+O\+D\+E\+C\+T\+R\+L}}
\index{M\+O\+D\+E\+C\+T\+R\+L@{M\+O\+D\+E\+C\+T\+R\+L}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{M\+O\+D\+E\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+O\+D\+E\+C\+T\+R\+L}\label{struct_m_t_b___mem_map_a0ac5ad9012eeb1338d251d4fbf72dffb}
Integration Mode Control Register, offset\+: 0x\+F00 \hypertarget{struct_m_t_b___mem_map_ab6fdc70dd1345592145d79d210ee616d}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!P\+E\+R\+I\+P\+H\+I\+D@{P\+E\+R\+I\+P\+H\+I\+D}}
\index{P\+E\+R\+I\+P\+H\+I\+D@{P\+E\+R\+I\+P\+H\+I\+D}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+E\+R\+I\+P\+H\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+E\+R\+I\+P\+H\+I\+D\mbox{[}8\mbox{]}}\label{struct_m_t_b___mem_map_ab6fdc70dd1345592145d79d210ee616d}
Peripheral I\+D Register, array offset\+: 0x\+F\+D0, array step\+: 0x4 \hypertarget{struct_m_t_b___mem_map_a2cd67baaacfdc2b6a991ed2099abd6cd}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!P\+O\+S\+I\+T\+I\+O\+N@{P\+O\+S\+I\+T\+I\+O\+N}}
\index{P\+O\+S\+I\+T\+I\+O\+N@{P\+O\+S\+I\+T\+I\+O\+N}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{P\+O\+S\+I\+T\+I\+O\+N}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+O\+S\+I\+T\+I\+O\+N}\label{struct_m_t_b___mem_map_a2cd67baaacfdc2b6a991ed2099abd6cd}
M\+T\+B Position Register, offset\+: 0x0 \hypertarget{struct_m_t_b___mem_map_a770a2c3d064a4ccfac867429f7b677da}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!T\+A\+G\+C\+L\+E\+A\+R@{T\+A\+G\+C\+L\+E\+A\+R}}
\index{T\+A\+G\+C\+L\+E\+A\+R@{T\+A\+G\+C\+L\+E\+A\+R}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{T\+A\+G\+C\+L\+E\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+A\+G\+C\+L\+E\+A\+R}\label{struct_m_t_b___mem_map_a770a2c3d064a4ccfac867429f7b677da}
Claim T\+A\+G Clear Register, offset\+: 0x\+F\+A4 \hypertarget{struct_m_t_b___mem_map_a64be91040ad6f82ba46ef20d9f4f9dcf}{}\index{M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}!T\+A\+G\+S\+E\+T@{T\+A\+G\+S\+E\+T}}
\index{T\+A\+G\+S\+E\+T@{T\+A\+G\+S\+E\+T}!M\+T\+B\+\_\+\+Mem\+Map@{M\+T\+B\+\_\+\+Mem\+Map}}
\subsubsection[{T\+A\+G\+S\+E\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+A\+G\+S\+E\+T}\label{struct_m_t_b___mem_map_a64be91040ad6f82ba46ef20d9f4f9dcf}
Claim T\+A\+G Set Register, offset\+: 0x\+F\+A0 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecución/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
