+---------------------------------------------------------------------+
|  Log file: mau.resources.log                                        |
|  Compiler version: 9.7.0                                            |
|  Created on: Mon Mar  6 11:49:48 2023                               |
|  Run ID: 951e9c1727bad8a6                                           |
+---------------------------------------------------------------------+


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Stage Number | Exact Match Input xbar | Ternary Match Input xbar | Hash Bit | Hash Dist Unit | Gateway | SRAM | Map RAM | TCAM | VLIW Instr | Meter ALU | Stats ALU | Stash | Exact Match Search Bus | Exact Match Result Bus | Tind Result Bus | Action Data Bus Bytes | 8-bit Action Slots | 16-bit Action Slots | 32-bit Action Slots | Logical TableID |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      0       |           6            |            0             |    19    |       1        |    3    |  4   |    2    |  0   |     2      |     1     |     0     |   1   |           2            |           2            |        3        |           16          |         0          |          0          |          0          |        5        |
|      1       |           8            |            0             |    36    |       4        |    3    |  7   |    7    |  0   |     2      |     3     |     0     |   0   |           2            |           3            |        1        |           14          |         0          |          0          |          0          |        4        |
|      2       |           9            |            0             |    18    |       2        |    4    |  4   |    4    |  0   |     1      |     2     |     0     |   0   |           3            |           4            |        2        |           6           |         0          |          0          |          0          |        4        |
|      3       |           17           |            0             |    18    |       2        |    6    |  8   |    8    |  0   |     2      |     4     |     0     |   0   |           3            |           6            |        0        |           16          |         0          |          0          |          0          |        6        |
|      4       |           2            |            0             |    0     |       0        |    2    |  0   |    0    |  0   |     2      |     0     |     0     |   0   |           2            |           1            |        3        |           2           |         0          |          0          |          0          |        3        |
|      5       |           2            |            0             |    16    |       1        |    1    |  0   |    0    |  0   |     1      |     0     |     0     |   0   |           1            |           1            |        1        |           2           |         0          |          0          |          0          |        2        |
|      6       |           7            |            0             |    9     |       1        |    2    |  2   |    2    |  0   |     1      |     1     |     0     |   0   |           1            |           2            |        0        |           4           |         0          |          0          |          0          |        2        |
|      7       |           2            |            0             |    0     |       0        |    1    |  0   |    0    |  0   |     1      |     0     |     0     |   0   |           1            |           0            |        2        |           0           |         0          |          0          |          0          |        2        |
|      8       |           0            |            5             |    0     |       0        |    0    |  1   |    0    |  24  |     1      |     0     |     0     |   0   |           0            |           0            |        1        |           4           |         0          |          0          |          0          |        1        |
|      9       |           0            |            5             |    0     |       0        |    0    |  1   |    0    |  20  |     1      |     0     |     0     |   0   |           0            |           0            |        1        |           4           |         0          |          0          |          0          |        1        |
|      10      |           0            |            0             |    0     |       0        |    0    |  0   |    0    |  0   |     0      |     0     |     0     |   0   |           0            |           0            |        0        |           0           |         0          |          0          |          0          |        0        |
|      11      |           0            |            0             |    0     |       0        |    0    |  0   |    0    |  0   |     0      |     0     |     0     |   0   |           0            |           0            |        0        |           0           |         0          |          0          |          0          |        0        |
|              |                        |                          |          |                |         |      |         |      |            |           |           |       |                        |                        |                 |                       |                    |                     |                     |                 |
|    Totals    |           53           |            10            |   116    |       11       |    22   |  27  |    23   |  44  |     14     |     11    |     0     |   1   |           15           |           19           |        14       |           68          |         0          |          0          |          0          |        30       |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Stage Number | Exact Match Input xbar | Ternary Match Input xbar | Hash Bit | Hash Dist Unit | Gateway |  SRAM  | Map RAM |   TCAM  | VLIW Instr | Meter ALU | Stats ALU | Stash | Exact Match Search Bus | Exact Match Result Bus | Tind Result Bus | Action Data Bus Bytes | 8-bit Action Slots | 16-bit Action Slots | 32-bit Action Slots | Logical TableID |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      0       |         4.69%          |          0.00%           |  4.57%   |     16.67%     |  18.75% | 5.00%  |  4.17%  |  0.00%  |   6.25%    |   25.00%  |   0.00%   | 6.25% |         12.50%         |         12.50%         |      18.75%     |         12.50%        |       0.00%        |        0.00%        |        0.00%        |      31.25%     |
|      1       |         6.25%          |          0.00%           |  8.65%   |     66.67%     |  18.75% | 8.75%  |  14.58% |  0.00%  |   6.25%    |   75.00%  |   0.00%   | 0.00% |         12.50%         |         18.75%         |      6.25%      |         10.94%        |       0.00%        |        0.00%        |        0.00%        |      25.00%     |
|      2       |         7.03%          |          0.00%           |  4.33%   |     33.33%     |  25.00% | 5.00%  |  8.33%  |  0.00%  |   3.12%    |   50.00%  |   0.00%   | 0.00% |         18.75%         |         25.00%         |      12.50%     |         4.69%         |       0.00%        |        0.00%        |        0.00%        |      25.00%     |
|      3       |         13.28%         |          0.00%           |  4.33%   |     33.33%     |  37.50% | 10.00% |  16.67% |  0.00%  |   6.25%    |  100.00%  |   0.00%   | 0.00% |         18.75%         |         37.50%         |      0.00%      |         12.50%        |       0.00%        |        0.00%        |        0.00%        |      37.50%     |
|      4       |         1.56%          |          0.00%           |  0.00%   |     0.00%      |  12.50% | 0.00%  |  0.00%  |  0.00%  |   6.25%    |   0.00%   |   0.00%   | 0.00% |         12.50%         |         6.25%          |      18.75%     |         1.56%         |       0.00%        |        0.00%        |        0.00%        |      18.75%     |
|      5       |         1.56%          |          0.00%           |  3.85%   |     16.67%     |  6.25%  | 0.00%  |  0.00%  |  0.00%  |   3.12%    |   0.00%   |   0.00%   | 0.00% |         6.25%          |         6.25%          |      6.25%      |         1.56%         |       0.00%        |        0.00%        |        0.00%        |      12.50%     |
|      6       |         5.47%          |          0.00%           |  2.16%   |     16.67%     |  12.50% | 2.50%  |  4.17%  |  0.00%  |   3.12%    |   25.00%  |   0.00%   | 0.00% |         6.25%          |         12.50%         |      0.00%      |         3.12%         |       0.00%        |        0.00%        |        0.00%        |      12.50%     |
|      7       |         1.56%          |          0.00%           |  0.00%   |     0.00%      |  6.25%  | 0.00%  |  0.00%  |  0.00%  |   3.12%    |   0.00%   |   0.00%   | 0.00% |         6.25%          |         0.00%          |      12.50%     |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      12.50%     |
|      8       |         0.00%          |          7.58%           |  0.00%   |     0.00%      |  0.00%  | 1.25%  |  0.00%  | 100.00% |   3.12%    |   0.00%   |   0.00%   | 0.00% |         0.00%          |         0.00%          |      6.25%      |         3.12%         |       0.00%        |        0.00%        |        0.00%        |      6.25%      |
|      9       |         0.00%          |          7.58%           |  0.00%   |     0.00%      |  0.00%  | 1.25%  |  0.00%  |  83.33% |   3.12%    |   0.00%   |   0.00%   | 0.00% |         0.00%          |         0.00%          |      6.25%      |         3.12%         |       0.00%        |        0.00%        |        0.00%        |      6.25%      |
|      10      |         0.00%          |          0.00%           |  0.00%   |     0.00%      |  0.00%  | 0.00%  |  0.00%  |  0.00%  |   0.00%    |   0.00%   |   0.00%   | 0.00% |         0.00%          |         0.00%          |      0.00%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      0.00%      |
|      11      |         0.00%          |          0.00%           |  0.00%   |     0.00%      |  0.00%  | 0.00%  |  0.00%  |  0.00%  |   0.00%    |   0.00%   |   0.00%   | 0.00% |         0.00%          |         0.00%          |      0.00%      |         0.00%         |       0.00%        |        0.00%        |        0.00%        |      0.00%      |
|              |                        |                          |          |                |         |        |         |         |            |           |           |       |                        |                        |                 |                       |                    |                     |                     |                 |
|   Average    |         4.14%          |          1.52%           |  2.79%   |     18.33%     |  13.75% | 3.38%  |  4.79%  |  18.33% |   4.38%    |   27.50%  |   0.00%   | 0.62% |         9.38%          |         11.88%         |      8.75%      |         5.31%         |       0.00%        |        0.00%        |        0.00%        |      18.75%     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Allocated Resource Usage
-----------------------------------------------------------------------------------------------------------------------------------------------
|               Table                | Stage  | Crossbar | Hash | Gateways | RAMs | TCAMs | Map  | Action |  VLIW |  Exm   |  Exm   |  Tind  |
|                Name                | Number |  Bytes   | Bits |          |      |       | RAMs |  Data  | Slots | Search | Result | Result |
|                                    |        |          |      |          |      |       |      |  Bus   |       |  Bus   |  Bus   |  Bus   |
|                                    |        |          |      |          |      |       |      | Bytes  |       |        |        |        |
-----------------------------------------------------------------------------------------------------------------------------------------------
|    IngressParser.$PORT_METADATA    |   -1   |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|        Egress.mod_dst_mac_t        |   0    |    2     |  10  |    0     |  1   |   0   |  0   |   6    |   2   |   1    |   1    |   0    |
|    Egress.mod_dst_mac_t$action     |   0    |    0     |  0   |    0     |  1   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|        Egress.mod_header_t         |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|         Egress.reg_seq_eg          |   0    |    2     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|       Egress.update_seq_eg_t       |   0    |    2     |  9   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|       Ingress.drop_recirc_t        |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|        Ingress.multicast_t         |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   6    |   1   |   0    |   0    |   1    |
|               cond-8               |   0    |    2     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|               cond-9               |   0    |    2     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|         update_seq_eg_t_0          |   0    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|     update_seq_eg_t_0-gateway      |   0    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|          Egress.process_t          |   1    |    2     |  9   |    0     |  0   |   0   |  0   |   1    |   1   |   0    |   1    |   0    |
|         Egress.reg_process         |   1    |    2     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|         Ingress.aqm_meter          |   1    |    0     |  0   |    0     |  2   |   0   |  3   |   0    |   0   |   0    |   0    |   0    |
|         Ingress.reg_seq_ig         |   1    |    2     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|        Ingress.set_meter_t         |   1    |    4     |  18  |    0     |  0   |   0   |  0   |   1    |   1   |   0    |   1    |   0    |
|      Ingress.set_p4_header_t       |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   8    |   1   |   0    |   0    |   1    |
|   Ingress.set_p4_header_t$action   |   1    |    0     |  0   |    0     |  1   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|      Ingress.update_seq_ig_t       |   1    |    2     |  9   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|            process_t_0             |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|        process_t_0-gateway         |   1    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|           set_meter_t_0            |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|       set_meter_t_0-gateway        |   1    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|         update_seq_ig_t_0          |   1    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|     update_seq_ig_t_0-gateway      |   1    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|        Egress.get_writer_t         |   2    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|         Egress.reg_writer          |   2    |    1     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|        Egress.set_writer_t         |   2    |    2     |  9   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|      Ingress.get_drop_prob_t       |   2    |    0     |  0   |    0     |  0   |   0   |  0   |   2    |   1   |   0    |   1    |   0    |
|       Ingress.reg_drop_prob        |   2    |    2     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|      Ingress.set_drop_prob_t       |   2    |    2     |  9   |    0     |  0   |   0   |  0   |   2    |   1   |   0    |   1    |   0    |
|              cond-10               |   2    |    2     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   1    |
|              cond-13               |   2    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   1    |
|         get_drop_prob_t_0          |   2    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|     get_drop_prob_t_0-gateway      |   2    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|           get_writer_t_0           |   2    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|       get_writer_t_0-gateway       |   2    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|         set_drop_prob_t_0          |   2    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|           set_writer_t_0           |   2    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|    Egress.get_and_set_reader_t     |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|  Egress.get_and_set_sum_qdepth_t   |   3    |    2     |  9   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|         Egress.reg_reader          |   3    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|       Egress.reg_sum_qdepth        |   3    |    5     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|     Ingress.get_aver_qdepth_t      |   3    |    2     |  9   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|      Ingress.get_seq_recirc_t      |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|      Ingress.reg_aver_qdepth       |   3    |    4     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|       Ingress.reg_seq_recirc       |   3    |    0     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|     Ingress.set_aver_qdepth_t      |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|      Ingress.set_seq_recirc_t      |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|       get_and_set_reader_t_0       |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|   get_and_set_reader_t_0-gateway   |   3    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|     get_and_set_sum_qdepth_t_0     |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
| get_and_set_sum_qdepth_t_0-gateway |   3    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|        get_aver_qdepth_t_0         |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|    get_aver_qdepth_t_0-gateway     |   3    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|         get_seq_recirc_t_0         |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|     get_seq_recirc_t_0-gateway     |   3    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|        set_aver_qdepth_t_0         |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|    set_aver_qdepth_t_0-gateway     |   3    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|         set_seq_recirc_t_0         |   3    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|     set_seq_recirc_t_0-gateway     |   3    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|      Egress.get_aver_qdepth_t      |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|        Ingress.get_rndnum_t        |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   2    |   1   |   0    |   1    |   0    |
|              cond-11               |   4    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   1    |
|              cond-14               |   4    |    1     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|           tbl_asicred917           |   4    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|    Egress.get_weighted_qdepth_t    |   5    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|         Ingress.get_diff_t         |   5    |    2     |  16  |    0     |  0   |   0   |  0   |   2    |   1   |   0    |   1    |   0    |
|            get_diff_t_0            |   5    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|        get_diff_t_0-gateway        |   5    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|         Egress.get_ewma_t          |   6    |    0     |  0   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|       Egress.reg_aver_qdepth       |   6    |    5     |  0   |    0     |  2   |   0   |  2   |   0    |   0   |   0    |   0    |   0    |
|        Egress.set_qdepth_t         |   6    |    2     |  9   |    0     |  0   |   0   |  0   |   4    |   1   |   0    |   1    |   0    |
|            get_ewma_t_0            |   6    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|        get_ewma_t_0-gateway        |   6    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|           set_qdepth_t_0           |   6    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   0   |   0    |   0    |   0    |
|       set_qdepth_t_0-gateway       |   6    |    0     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|        Egress.get_qdepth_t         |   7    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|           Ingress.drop_t           |   7    |    0     |  0   |    0     |  0   |   0   |  0   |   0    |   1   |   0    |   0    |   1    |
|              cond-12               |   7    |    2     |  0   |    1     |  0   |   0   |  0   |   0    |   0   |   1    |   0    |   0    |
|    Egress.map_qdepth_to_prob_t     |   8    |    5     |  0   |    0     |  1   |   24  |  0   |   4    |   1   |   0    |   0    |   1    |
|    Egress.map_qdepth_to_prob_t     |   9    |    5     |  0   |    0     |  1   |   20  |  0   |   4    |   1   |   0    |   0    |   1    |
-----------------------------------------------------------------------------------------------------------------------------------------------

