# APB_verification_with_UVM
# This is a master test bench architecture in which the slave is the DUT and Master is the Test bench. 
# DUT is a memory whose depth can be changed accordingly.
# This TB includes all APB assertions , functional coverage etc etc.
# NOTE- This Infra has ran and simulated using EDA Playground Platform with Siemens Questa 2024.3 Tool.
