# Digit Lock for FPGA

* Capable with ISE Design Suite.
* File DigitLock.v is the main code wrtitten in Verilog.
* Report of the experiment is attached also, as DigitLock.pages.
* Folder DigitLocker holds the whole ISE project, but be aware that *.ucf might vary from the FPGA boards.