[14:12:32.743] <TB1>     INFO: *** Welcome to pxar ***
[14:12:32.743] <TB1>     INFO: *** Today: 2016/03/04
[14:12:32.749] <TB1>     INFO: *** Version: b2a7-dirty
[14:12:32.749] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C15.dat
[14:12:32.750] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:12:32.750] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//defaultMaskFile.dat
[14:12:32.750] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters_C15.dat
[14:12:32.825] <TB1>     INFO:         clk: 4
[14:12:32.825] <TB1>     INFO:         ctr: 4
[14:12:32.825] <TB1>     INFO:         sda: 19
[14:12:32.825] <TB1>     INFO:         tin: 9
[14:12:32.825] <TB1>     INFO:         level: 15
[14:12:32.826] <TB1>     INFO:         triggerdelay: 0
[14:12:32.826] <TB1>    QUIET: Instanciating API for pxar v1.9.0+785~g1267d37
[14:12:32.826] <TB1>     INFO: Log level: DEBUG
[14:12:32.834] <TB1>     INFO: Found DTB DTB_WRECOM
[14:12:32.843] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[14:12:32.846] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[14:12:32.849] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[14:12:34.403] <TB1>     INFO: DUT info: 
[14:12:34.403] <TB1>     INFO: The DUT currently contains the following objects:
[14:12:34.403] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:12:34.403] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[14:12:34.403] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[14:12:34.403] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:12:34.403] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:12:34.404] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:12:34.405] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:12:34.406] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:12:34.412] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32931840
[14:12:34.412] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x29fd420
[14:12:34.412] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x27d27e0
[14:12:34.412] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f3df5d94010
[14:12:34.412] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f3dfbfff510
[14:12:34.412] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32997376 fPxarMemory = 0x7f3df5d94010
[14:12:34.413] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369mA
[14:12:34.414] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.1mA
[14:12:34.414] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[14:12:34.414] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:12:34.814] <TB1>     INFO: enter 'restricted' command line mode
[14:12:34.814] <TB1>     INFO: enter test to run
[14:12:34.815] <TB1>     INFO:   test: FPIXTest no parameter change
[14:12:34.815] <TB1>     INFO:   running: fpixtest
[14:12:34.815] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:12:34.817] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:12:34.817] <TB1>     INFO: ######################################################################
[14:12:34.817] <TB1>     INFO: PixTestFPIXTest::doTest()
[14:12:34.817] <TB1>     INFO: ######################################################################
[14:12:34.821] <TB1>     INFO: ######################################################################
[14:12:34.821] <TB1>     INFO: PixTestPretest::doTest()
[14:12:34.821] <TB1>     INFO: ######################################################################
[14:12:34.823] <TB1>     INFO:    ----------------------------------------------------------------------
[14:12:34.823] <TB1>     INFO:    PixTestPretest::programROC() 
[14:12:34.823] <TB1>     INFO:    ----------------------------------------------------------------------
[14:12:52.841] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:12:52.841] <TB1>     INFO: IA differences per ROC:  17.7 16.9 17.7 21.7 16.9 16.1 20.1 20.9 17.7 17.7 20.1 17.7 19.3 19.3 19.3 19.3
[14:12:52.910] <TB1>     INFO:    ----------------------------------------------------------------------
[14:12:52.910] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:12:52.910] <TB1>     INFO:    ----------------------------------------------------------------------
[14:12:53.013] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[14:12:53.114] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.4188 mA
[14:12:53.215] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  94 Ia 25.4188 mA
[14:12:53.317] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 24.6187 mA
[14:12:53.417] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  84 Ia 23.8187 mA
[14:12:53.518] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  85 Ia 23.8187 mA
[14:12:53.619] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  86 Ia 24.6187 mA
[14:12:53.720] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  83 Ia 23.8187 mA
[14:12:53.821] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  84 Ia 23.8187 mA
[14:12:53.922] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  85 Ia 23.8187 mA
[14:12:54.022] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  86 Ia 23.8187 mA
[14:12:54.123] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  87 Ia 24.6187 mA
[14:12:54.224] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  84 Ia 23.8187 mA
[14:12:54.325] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.2188 mA
[14:12:54.426] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 24.6187 mA
[14:12:54.527] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  86 Ia 23.8187 mA
[14:12:54.628] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  87 Ia 24.6187 mA
[14:12:54.728] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  84 Ia 23.8187 mA
[14:12:54.829] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  85 Ia 23.8187 mA
[14:12:54.930] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  86 Ia 23.8187 mA
[14:12:55.031] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  87 Ia 24.6187 mA
[14:12:55.132] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  84 Ia 23.8187 mA
[14:12:55.233] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  85 Ia 23.8187 mA
[14:12:55.333] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  86 Ia 23.8187 mA
[14:12:55.434] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  87 Ia 24.6187 mA
[14:12:55.536] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.2188 mA
[14:12:55.636] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.6187 mA
[14:12:55.737] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  86 Ia 23.8187 mA
[14:12:55.838] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  87 Ia 23.8187 mA
[14:12:55.938] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  88 Ia 23.8187 mA
[14:12:56.039] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  89 Ia 24.6187 mA
[14:12:56.140] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  86 Ia 23.8187 mA
[14:12:56.241] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  87 Ia 24.6187 mA
[14:12:56.343] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  84 Ia 23.8187 mA
[14:12:56.443] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 24.6187 mA
[14:12:56.544] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  82 Ia 23.0188 mA
[14:12:56.645] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  88 Ia 24.6187 mA
[14:12:56.746] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 25.4188 mA
[14:12:56.847] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  71 Ia 23.8187 mA
[14:12:56.948] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  72 Ia 23.8187 mA
[14:12:57.048] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  73 Ia 23.8187 mA
[14:12:57.149] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  74 Ia 24.6187 mA
[14:12:57.250] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  71 Ia 23.8187 mA
[14:12:57.351] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  72 Ia 24.6187 mA
[14:12:57.452] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  69 Ia 23.8187 mA
[14:12:57.552] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  70 Ia 23.8187 mA
[14:12:57.653] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  71 Ia 23.8187 mA
[14:12:57.753] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  72 Ia 23.8187 mA
[14:12:57.855] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  73 Ia 24.6187 mA
[14:12:57.956] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.2188 mA
[14:12:58.056] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 23.8187 mA
[14:12:58.158] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  90 Ia 24.6187 mA
[14:12:58.258] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  87 Ia 24.6187 mA
[14:12:58.359] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  84 Ia 23.0188 mA
[14:12:58.460] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  90 Ia 24.6187 mA
[14:12:58.561] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  87 Ia 23.8187 mA
[14:12:58.662] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  88 Ia 23.8187 mA
[14:12:58.762] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  89 Ia 24.6187 mA
[14:12:58.863] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  86 Ia 23.8187 mA
[14:12:58.963] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  87 Ia 23.8187 mA
[14:12:59.064] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  88 Ia 23.8187 mA
[14:12:59.166] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 20.6188 mA
[14:12:59.266] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  98 Ia 25.4188 mA
[14:12:59.367] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  91 Ia 23.8187 mA
[14:12:59.468] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  92 Ia 23.8187 mA
[14:12:59.569] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  93 Ia 24.6187 mA
[14:12:59.669] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  90 Ia 23.8187 mA
[14:12:59.770] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  91 Ia 23.8187 mA
[14:12:59.870] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  92 Ia 23.8187 mA
[14:12:59.971] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  93 Ia 23.8187 mA
[14:13:00.072] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  94 Ia 24.6187 mA
[14:13:00.173] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  91 Ia 23.8187 mA
[14:13:00.273] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  92 Ia 23.8187 mA
[14:13:00.375] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.6187 mA
[14:13:00.476] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 23.8187 mA
[14:13:00.576] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  76 Ia 23.8187 mA
[14:13:00.677] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  77 Ia 23.8187 mA
[14:13:00.777] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 23.8187 mA
[14:13:00.878] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  79 Ia 24.6187 mA
[14:13:00.979] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  76 Ia 23.8187 mA
[14:13:01.080] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  77 Ia 23.8187 mA
[14:13:01.181] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  78 Ia 24.6187 mA
[14:13:01.282] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  75 Ia 23.8187 mA
[14:13:01.382] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  76 Ia 23.8187 mA
[14:13:01.483] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  77 Ia 23.8187 mA
[14:13:01.585] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 25.4188 mA
[14:13:01.685] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  71 Ia 23.8187 mA
[14:13:01.786] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  72 Ia 23.8187 mA
[14:13:01.887] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  73 Ia 23.8187 mA
[14:13:01.988] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  74 Ia 23.8187 mA
[14:13:02.088] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  75 Ia 24.6187 mA
[14:13:02.189] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  72 Ia 23.8187 mA
[14:13:02.290] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  73 Ia 23.8187 mA
[14:13:02.391] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  74 Ia 23.8187 mA
[14:13:02.491] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  75 Ia 23.8187 mA
[14:13:02.592] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  76 Ia 24.6187 mA
[14:13:02.693] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  73 Ia 23.8187 mA
[14:13:02.795] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.2188 mA
[14:13:02.895] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 24.6187 mA
[14:13:02.996] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  86 Ia 24.6187 mA
[14:13:03.097] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  83 Ia 23.8187 mA
[14:13:03.197] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  84 Ia 23.8187 mA
[14:13:03.298] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  85 Ia 23.8187 mA
[14:13:03.398] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  86 Ia 23.8187 mA
[14:13:03.499] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  87 Ia 24.6187 mA
[14:13:03.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  84 Ia 23.8187 mA
[14:13:03.700] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  85 Ia 23.8187 mA
[14:13:03.801] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  86 Ia 24.6187 mA
[14:13:03.902] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  83 Ia 23.8187 mA
[14:13:03.004] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.2188 mA
[14:13:04.104] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  89 Ia 24.6187 mA
[14:13:04.205] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  86 Ia 24.6187 mA
[14:13:04.305] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  83 Ia 23.8187 mA
[14:13:04.406] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  84 Ia 23.8187 mA
[14:13:04.507] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 24.6187 mA
[14:13:04.608] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  82 Ia 23.8187 mA
[14:13:04.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  83 Ia 23.8187 mA
[14:13:04.809] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  84 Ia 23.8187 mA
[14:13:04.909] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 24.6187 mA
[14:13:05.010] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  82 Ia 23.8187 mA
[14:13:05.110] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  83 Ia 24.6187 mA
[14:13:05.212] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.6187 mA
[14:13:05.313] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  75 Ia 23.8187 mA
[14:13:05.413] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  76 Ia 23.8187 mA
[14:13:05.514] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  77 Ia 23.8187 mA
[14:13:05.615] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  78 Ia 24.6187 mA
[14:13:05.715] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  75 Ia 23.8187 mA
[14:13:05.816] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  76 Ia 23.8187 mA
[14:13:05.917] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  77 Ia 23.8187 mA
[14:13:06.018] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  78 Ia 24.6187 mA
[14:13:06.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  75 Ia 23.8187 mA
[14:13:06.219] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  76 Ia 23.8187 mA
[14:13:06.320] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  77 Ia 23.8187 mA
[14:13:06.422] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.2188 mA
[14:13:06.522] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.6187 mA
[14:13:06.623] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  86 Ia 24.6187 mA
[14:13:06.724] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  83 Ia 23.8187 mA
[14:13:06.825] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  84 Ia 23.8187 mA
[14:13:06.926] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  85 Ia 24.6187 mA
[14:13:07.026] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  82 Ia 23.0188 mA
[14:13:07.127] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  88 Ia 24.6187 mA
[14:13:07.228] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  85 Ia 24.6187 mA
[14:13:07.329] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  82 Ia 23.8187 mA
[14:13:07.430] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  83 Ia 23.8187 mA
[14:13:07.530] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  84 Ia 23.8187 mA
[14:13:07.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[14:13:07.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[14:13:07.833] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 23.8187 mA
[14:13:07.934] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  81 Ia 24.6187 mA
[14:13:08.035] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 23.8187 mA
[14:13:08.136] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  79 Ia 23.8187 mA
[14:13:08.237] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  80 Ia 23.8187 mA
[14:13:08.338] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  81 Ia 24.6187 mA
[14:13:08.438] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  78 Ia 23.8187 mA
[14:13:08.539] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  79 Ia 23.8187 mA
[14:13:08.640] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  80 Ia 24.6187 mA
[14:13:08.740] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  77 Ia 23.8187 mA
[14:13:08.842] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[14:13:08.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 23.8187 mA
[14:13:09.044] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 24.6187 mA
[14:13:09.145] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[14:13:09.246] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[14:13:09.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  79 Ia 23.8187 mA
[14:13:09.448] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  80 Ia 24.6187 mA
[14:13:09.549] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  77 Ia 23.8187 mA
[14:13:09.649] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 23.8187 mA
[14:13:09.750] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  79 Ia 23.8187 mA
[14:13:09.851] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  80 Ia 24.6187 mA
[14:13:09.952] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 23.8187 mA
[14:13:10.054] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[14:13:10.155] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 24.6187 mA
[14:13:10.255] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[14:13:10.356] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  77 Ia 23.8187 mA
[14:13:10.457] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 23.8187 mA
[14:13:10.557] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  79 Ia 24.6187 mA
[14:13:10.658] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  76 Ia 23.8187 mA
[14:13:10.759] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  77 Ia 24.6187 mA
[14:13:10.860] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  74 Ia 23.0188 mA
[14:13:10.961] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  80 Ia 24.6187 mA
[14:13:11.061] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  77 Ia 23.8187 mA
[14:13:11.162] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  78 Ia 23.8187 mA
[14:13:11.263] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[14:13:11.364] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[14:13:11.464] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 24.6187 mA
[14:13:11.565] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  77 Ia 23.8187 mA
[14:13:11.665] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  78 Ia 23.8187 mA
[14:13:11.766] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  79 Ia 23.8187 mA
[14:13:11.867] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  80 Ia 24.6187 mA
[14:13:11.968] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  77 Ia 23.8187 mA
[14:13:12.069] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 23.8187 mA
[14:13:12.170] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  79 Ia 23.8187 mA
[14:13:12.271] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  80 Ia 24.6187 mA
[14:13:12.372] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 23.8187 mA
[14:13:12.402] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  84
[14:13:12.402] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  87
[14:13:12.402] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  88
[14:13:12.402] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  73
[14:13:12.402] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  88
[14:13:12.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  92
[14:13:12.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  77
[14:13:12.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  73
[14:13:12.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  83
[14:13:12.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  83
[14:13:12.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  77
[14:13:12.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  84
[14:13:12.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  77
[14:13:12.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[14:13:12.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[14:13:12.403] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[14:13:14.231] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[14:13:14.231] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  20.1  20.1  20.1  19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  18.5  19.3  19.3  18.5
[14:13:14.261] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:14.261] <TB1>     INFO:    PixTestPretest::findTiming() 
[14:13:14.261] <TB1>     INFO:    ----------------------------------------------------------------------
[14:13:14.261] <TB1>     INFO: PixTestCmd::init()
[14:13:14.261] <TB1>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[14:13:14.857] <TB1>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[14:14:50.452] <TB1>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[14:14:50.482] <TB1>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[14:14:50.482] <TB1>     INFO: (success/tries = 100/100), width = 5
[14:14:50.482] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[14:14:50.482] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[14:14:50.482] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[14:14:50.482] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[14:14:50.482] <TB1>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[14:14:50.486] <TB1>     INFO:    ----------------------------------------------------------------------
[14:14:50.486] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[14:14:50.486] <TB1>     INFO:    ----------------------------------------------------------------------
[14:14:50.624] <TB1>     INFO: Expecting 231680 events.
[14:14:55.234] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[14:14:55.237] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[14:14:57.972] <TB1>     INFO: 231680 events read in total (6633ms).
[14:14:57.978] <TB1>     INFO: Test took 7489ms.
[14:14:58.313] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 99 and Delta(CalDel) = 62
[14:14:58.318] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 58
[14:14:58.322] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 123 and Delta(CalDel) = 68
[14:14:58.326] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 113 and Delta(CalDel) = 61
[14:14:58.329] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 100 and Delta(CalDel) = 61
[14:14:58.333] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:14:58.337] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 110 and Delta(CalDel) = 64
[14:14:58.341] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 82 and Delta(CalDel) = 60
[14:14:58.344] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 84 and Delta(CalDel) = 58
[14:14:58.348] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 98 and Delta(CalDel) = 63
[14:14:58.351] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 104 and Delta(CalDel) = 58
[14:14:58.355] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 105 and Delta(CalDel) = 56
[14:14:58.359] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 77 and Delta(CalDel) = 60
[14:14:58.362] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 97 and Delta(CalDel) = 63
[14:14:58.366] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 104 and Delta(CalDel) = 61
[14:14:58.369] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 85 and Delta(CalDel) = 58
[14:14:58.410] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:14:58.449] <TB1>     INFO:    ----------------------------------------------------------------------
[14:14:58.449] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:14:58.449] <TB1>     INFO:    ----------------------------------------------------------------------
[14:14:58.586] <TB1>     INFO: Expecting 231680 events.
[14:15:06.823] <TB1>     INFO: 231680 events read in total (7522ms).
[14:15:06.829] <TB1>     INFO: Test took 8375ms.
[14:15:06.853] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[14:15:07.162] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 29.5
[14:15:07.166] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 167 +/- 34.5
[14:15:07.170] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[14:15:07.174] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[14:15:07.178] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[14:15:07.182] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 32
[14:15:07.187] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 29
[14:15:07.190] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29.5
[14:15:07.194] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[14:15:07.197] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 28.5
[14:15:07.202] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 111 +/- 30
[14:15:07.206] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[14:15:07.213] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31.5
[14:15:07.217] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[14:15:07.221] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29
[14:15:07.254] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:15:07.254] <TB1>     INFO: CalDel:      141   114   167   136   139   137   137   121   127   137   127   111   143   149   132   133
[14:15:07.254] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:15:07.259] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C0.dat
[14:15:07.259] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C1.dat
[14:15:07.259] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C2.dat
[14:15:07.259] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C3.dat
[14:15:07.259] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C4.dat
[14:15:07.259] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C5.dat
[14:15:07.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C6.dat
[14:15:07.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C7.dat
[14:15:07.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C8.dat
[14:15:07.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C9.dat
[14:15:07.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C10.dat
[14:15:07.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C11.dat
[14:15:07.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C12.dat
[14:15:07.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C13.dat
[14:15:07.260] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C14.dat
[14:15:07.261] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters_C15.dat
[14:15:07.261] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:15:07.261] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:15:07.261] <TB1>     INFO: PixTestPretest::doTest() done, duration: 152 seconds
[14:15:07.261] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:15:07.321] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:15:07.321] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:15:07.323] <TB1>     INFO: ######################################################################
[14:15:07.323] <TB1>     INFO: PixTestAlive::doTest()
[14:15:07.323] <TB1>     INFO: ######################################################################
[14:15:07.326] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:07.326] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:15:07.326] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:07.327] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:15:07.671] <TB1>     INFO: Expecting 41600 events.
[14:15:11.731] <TB1>     INFO: 41600 events read in total (3345ms).
[14:15:11.732] <TB1>     INFO: Test took 4405ms.
[14:15:11.740] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:11.740] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:15:11.740] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:15:12.116] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:15:12.117] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    2    0    0    0    0    0    0    0    0    0    0
[14:15:12.117] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    2    0    0    0    0    0    0    0    0    0    0
[14:15:12.120] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:12.120] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:15:12.120] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:12.122] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:15:12.468] <TB1>     INFO: Expecting 41600 events.
[14:15:15.434] <TB1>     INFO: 41600 events read in total (2252ms).
[14:15:15.434] <TB1>     INFO: Test took 3312ms.
[14:15:15.434] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:15.434] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:15:15.434] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:15:15.435] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:15:15.840] <TB1>     INFO: PixTestAlive::maskTest() done
[14:15:15.840] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:15:15.843] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:15.843] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:15:15.843] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:15.844] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:15:16.188] <TB1>     INFO: Expecting 41600 events.
[14:15:20.264] <TB1>     INFO: 41600 events read in total (3361ms).
[14:15:20.265] <TB1>     INFO: Test took 4421ms.
[14:15:20.272] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:20.272] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:15:20.272] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:15:20.645] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:15:20.645] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:15:20.645] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:15:20.645] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:15:20.653] <TB1>     INFO: ######################################################################
[14:15:20.653] <TB1>     INFO: PixTestTrim::doTest()
[14:15:20.653] <TB1>     INFO: ######################################################################
[14:15:20.656] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:20.656] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:15:20.656] <TB1>     INFO:    ----------------------------------------------------------------------
[14:15:20.734] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:15:20.734] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:15:20.746] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:20.746] <TB1>     INFO:     run 1 of 1
[14:15:20.747] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:21.089] <TB1>     INFO: Expecting 5025280 events.
[14:16:05.797] <TB1>     INFO: 1387536 events read in total (43993ms).
[14:16:49.625] <TB1>     INFO: 2758608 events read in total (87822ms).
[14:17:33.530] <TB1>     INFO: 4139160 events read in total (131727ms).
[14:18:01.729] <TB1>     INFO: 5025280 events read in total (159926ms).
[14:18:01.772] <TB1>     INFO: Test took 161025ms.
[14:18:01.832] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:01.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:03.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:04.733] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:06.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:07.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:08.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:10.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:11.665] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:13.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:14.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:16.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:17.654] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:19.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:20.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:22.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:23.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:25.264] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 204185600
[14:18:25.269] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.974 minThrLimit = 97.9554 minThrNLimit = 119.535 -> result = 97.974 -> 97
[14:18:25.270] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7143 minThrLimit = 97.7122 minThrNLimit = 122.189 -> result = 97.7143 -> 97
[14:18:25.271] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2407 minThrLimit = 94.1513 minThrNLimit = 121.081 -> result = 94.2407 -> 94
[14:18:25.271] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.575 minThrLimit = 101.573 minThrNLimit = 133.622 -> result = 101.575 -> 101
[14:18:25.272] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8019 minThrLimit = 88.7867 minThrNLimit = 116.979 -> result = 88.8019 -> 88
[14:18:25.273] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2137 minThrLimit = 87.1714 minThrNLimit = 110.208 -> result = 87.2137 -> 87
[14:18:25.274] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.685 minThrLimit = 104.668 minThrNLimit = 130.264 -> result = 104.685 -> 104
[14:18:25.275] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3523 minThrLimit = 93.3308 minThrNLimit = 119.162 -> result = 93.3523 -> 93
[14:18:25.276] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.893 minThrLimit = 85.89 minThrNLimit = 112.153 -> result = 85.893 -> 85
[14:18:25.277] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.604 minThrLimit = 100.568 minThrNLimit = 123.772 -> result = 100.604 -> 100
[14:18:25.278] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1415 minThrLimit = 99.1302 minThrNLimit = 124.451 -> result = 99.1415 -> 99
[14:18:25.279] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.78 minThrLimit = 108.739 minThrNLimit = 133.341 -> result = 108.78 -> 108
[14:18:25.279] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.885 minThrLimit = 86.8521 minThrNLimit = 110.951 -> result = 86.885 -> 86
[14:18:25.280] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0035 minThrLimit = 89.9616 minThrNLimit = 114.412 -> result = 90.0035 -> 90
[14:18:25.284] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.132 minThrLimit = 101.096 minThrNLimit = 126.704 -> result = 101.132 -> 101
[14:18:25.285] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.914 minThrLimit = 91.8855 minThrNLimit = 116.58 -> result = 91.914 -> 91
[14:18:25.285] <TB1>     INFO: ROC 0 VthrComp = 97
[14:18:25.286] <TB1>     INFO: ROC 1 VthrComp = 97
[14:18:25.286] <TB1>     INFO: ROC 2 VthrComp = 94
[14:18:25.287] <TB1>     INFO: ROC 3 VthrComp = 101
[14:18:25.287] <TB1>     INFO: ROC 4 VthrComp = 88
[14:18:25.288] <TB1>     INFO: ROC 5 VthrComp = 87
[14:18:25.288] <TB1>     INFO: ROC 6 VthrComp = 104
[14:18:25.288] <TB1>     INFO: ROC 7 VthrComp = 93
[14:18:25.289] <TB1>     INFO: ROC 8 VthrComp = 85
[14:18:25.289] <TB1>     INFO: ROC 9 VthrComp = 100
[14:18:25.290] <TB1>     INFO: ROC 10 VthrComp = 99
[14:18:25.290] <TB1>     INFO: ROC 11 VthrComp = 108
[14:18:25.290] <TB1>     INFO: ROC 12 VthrComp = 86
[14:18:25.291] <TB1>     INFO: ROC 13 VthrComp = 90
[14:18:25.291] <TB1>     INFO: ROC 14 VthrComp = 101
[14:18:25.291] <TB1>     INFO: ROC 15 VthrComp = 91
[14:18:25.292] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:18:25.292] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:18:25.305] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:25.305] <TB1>     INFO:     run 1 of 1
[14:18:25.305] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:25.653] <TB1>     INFO: Expecting 5025280 events.
[14:19:01.480] <TB1>     INFO: 885792 events read in total (35112ms).
[14:19:36.674] <TB1>     INFO: 1769440 events read in total (70306ms).
[14:20:11.925] <TB1>     INFO: 2652232 events read in total (105558ms).
[14:20:46.988] <TB1>     INFO: 3525936 events read in total (140620ms).
[14:21:21.973] <TB1>     INFO: 4395344 events read in total (175606ms).
[14:21:47.290] <TB1>     INFO: 5025280 events read in total (200922ms).
[14:21:47.363] <TB1>     INFO: Test took 202059ms.
[14:21:47.542] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:47.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:49.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:51.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:52.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:54.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:55.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:57.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:58.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:00.581] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:02.151] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:03.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:05.908] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:07.734] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:09.367] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:11.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:13.014] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:14.716] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251228160
[14:22:14.720] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.4118 for pixel 0/3 mean/min/max = 46.1231/32.6103/59.6359
[14:22:14.721] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.2806 for pixel 23/5 mean/min/max = 44.2659/32.2274/56.3045
[14:22:14.721] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 63.1252 for pixel 24/1 mean/min/max = 46.9005/30.6053/63.1956
[14:22:14.721] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.3282 for pixel 25/10 mean/min/max = 46.1076/32.7525/59.4628
[14:22:14.722] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.6884 for pixel 6/4 mean/min/max = 45.6437/33.5562/57.7313
[14:22:14.722] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.6107 for pixel 22/2 mean/min/max = 44.1763/32.2762/56.0765
[14:22:14.723] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.5478 for pixel 29/49 mean/min/max = 45.5454/34.5237/56.5671
[14:22:14.723] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.9027 for pixel 24/9 mean/min/max = 44.7561/33.3798/56.1325
[14:22:14.723] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.8157 for pixel 5/9 mean/min/max = 44.9176/32.8666/56.9686
[14:22:14.724] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.6181 for pixel 0/15 mean/min/max = 45.0512/32.3677/57.7347
[14:22:14.724] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.3233 for pixel 0/26 mean/min/max = 44.2203/31.1084/57.3322
[14:22:14.724] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.888 for pixel 8/3 mean/min/max = 47.2682/35.6244/58.9119
[14:22:14.725] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.4368 for pixel 16/79 mean/min/max = 44.1896/32.935/55.4443
[14:22:14.725] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.0955 for pixel 51/23 mean/min/max = 44.1621/33.0042/55.3199
[14:22:14.725] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.5581 for pixel 1/10 mean/min/max = 43.9952/31.2911/56.6992
[14:22:14.726] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.4655 for pixel 20/0 mean/min/max = 44.6559/33.8277/55.4841
[14:22:14.726] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:14.859] <TB1>     INFO: Expecting 411648 events.
[14:22:22.352] <TB1>     INFO: 411648 events read in total (6778ms).
[14:22:22.358] <TB1>     INFO: Expecting 411648 events.
[14:22:29.890] <TB1>     INFO: 411648 events read in total (6860ms).
[14:22:29.900] <TB1>     INFO: Expecting 411648 events.
[14:22:37.569] <TB1>     INFO: 411648 events read in total (7009ms).
[14:22:37.582] <TB1>     INFO: Expecting 411648 events.
[14:22:45.252] <TB1>     INFO: 411648 events read in total (7014ms).
[14:22:45.268] <TB1>     INFO: Expecting 411648 events.
[14:22:52.905] <TB1>     INFO: 411648 events read in total (6988ms).
[14:22:52.922] <TB1>     INFO: Expecting 411648 events.
[14:23:00.533] <TB1>     INFO: 411648 events read in total (6957ms).
[14:23:00.552] <TB1>     INFO: Expecting 411648 events.
[14:23:08.188] <TB1>     INFO: 411648 events read in total (6984ms).
[14:23:08.213] <TB1>     INFO: Expecting 411648 events.
[14:23:15.827] <TB1>     INFO: 411648 events read in total (6970ms).
[14:23:15.854] <TB1>     INFO: Expecting 411648 events.
[14:23:23.494] <TB1>     INFO: 411648 events read in total (6998ms).
[14:23:23.521] <TB1>     INFO: Expecting 411648 events.
[14:23:31.120] <TB1>     INFO: 411648 events read in total (6957ms).
[14:23:31.150] <TB1>     INFO: Expecting 411648 events.
[14:23:38.788] <TB1>     INFO: 411648 events read in total (6994ms).
[14:23:38.820] <TB1>     INFO: Expecting 411648 events.
[14:23:46.440] <TB1>     INFO: 411648 events read in total (6982ms).
[14:23:46.476] <TB1>     INFO: Expecting 411648 events.
[14:23:54.068] <TB1>     INFO: 411648 events read in total (6953ms).
[14:23:54.108] <TB1>     INFO: Expecting 411648 events.
[14:24:01.689] <TB1>     INFO: 411648 events read in total (6943ms).
[14:24:01.729] <TB1>     INFO: Expecting 411648 events.
[14:24:09.377] <TB1>     INFO: 411648 events read in total (7014ms).
[14:24:09.422] <TB1>     INFO: Expecting 411648 events.
[14:24:17.073] <TB1>     INFO: 411648 events read in total (7027ms).
[14:24:17.119] <TB1>     INFO: Test took 122393ms.
[14:24:17.612] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0298 < 35 for itrim = 111; old thr = 34.1095 ... break
[14:24:17.653] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0079 < 35 for itrim = 104; old thr = 34.6677 ... break
[14:24:17.694] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1092 < 35 for itrim = 120; old thr = 34.7408 ... break
[14:24:17.740] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1068 < 35 for itrim = 124; old thr = 34.0055 ... break
[14:24:17.780] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2296 < 35 for itrim = 104; old thr = 34.6506 ... break
[14:24:17.818] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4593 < 35 for itrim = 101; old thr = 33.9269 ... break
[14:24:17.859] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6917 < 35 for itrim+1 = 110; old thr = 34.9563 ... break
[14:24:17.906] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1531 < 35 for itrim = 100; old thr = 34.7297 ... break
[14:24:17.947] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6036 < 35 for itrim = 102; old thr = 34.2202 ... break
[14:24:17.978] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1464 < 35 for itrim = 108; old thr = 34.7355 ... break
[14:24:18.018] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0966 < 35 for itrim+1 = 108; old thr = 34.9191 ... break
[14:24:18.053] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2147 < 35 for itrim = 113; old thr = 34.2091 ... break
[14:24:18.089] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0169 < 35 for itrim = 91; old thr = 34.8446 ... break
[14:24:18.127] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2432 < 35 for itrim+1 = 98; old thr = 34.771 ... break
[14:24:18.165] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5208 < 35 for itrim+1 = 111; old thr = 34.5562 ... break
[14:24:18.208] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2057 < 35 for itrim = 106; old thr = 34.5462 ... break
[14:24:18.286] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:24:18.296] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:18.296] <TB1>     INFO:     run 1 of 1
[14:24:18.296] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:18.639] <TB1>     INFO: Expecting 5025280 events.
[14:24:54.201] <TB1>     INFO: 872272 events read in total (34847ms).
[14:25:29.013] <TB1>     INFO: 1742440 events read in total (69659ms).
[14:26:03.791] <TB1>     INFO: 2611272 events read in total (104437ms).
[14:26:38.413] <TB1>     INFO: 3470664 events read in total (139059ms).
[14:27:12.969] <TB1>     INFO: 4325776 events read in total (173615ms).
[14:27:41.334] <TB1>     INFO: 5025280 events read in total (201980ms).
[14:27:41.405] <TB1>     INFO: Test took 203109ms.
[14:27:41.578] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:41.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:43.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:45.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:46.611] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:48.140] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:49.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:51.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:52.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:54.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:55.829] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:57.377] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:59.024] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:00.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:02.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:04.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:05.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:07.382] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257056768
[14:28:07.383] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.384291 .. 48.907906
[14:28:07.462] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:28:07.473] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:07.473] <TB1>     INFO:     run 1 of 1
[14:28:07.473] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:07.821] <TB1>     INFO: Expecting 1930240 events.
[14:28:49.290] <TB1>     INFO: 1176936 events read in total (40754ms).
[14:29:15.614] <TB1>     INFO: 1930240 events read in total (67078ms).
[14:29:15.636] <TB1>     INFO: Test took 68164ms.
[14:29:15.677] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:15.759] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:16.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:17.719] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:18.695] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:19.680] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:20.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:21.638] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:22.617] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:23.598] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:24.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:25.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:26.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:27.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:28.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:29.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:30.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:31.450] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296034304
[14:29:31.532] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.984048 .. 44.568467
[14:29:31.610] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:29:31.620] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:29:31.620] <TB1>     INFO:     run 1 of 1
[14:29:31.621] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:31.969] <TB1>     INFO: Expecting 1564160 events.
[14:30:13.191] <TB1>     INFO: 1153808 events read in total (40507ms).
[14:30:27.874] <TB1>     INFO: 1564160 events read in total (55190ms).
[14:30:27.896] <TB1>     INFO: Test took 56276ms.
[14:30:27.936] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:28.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:28.998] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:29.988] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:30.975] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:31.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:32.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:33.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:34.919] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:35.897] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:36.873] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:37.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:38.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:39.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:40.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:41.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:42.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:43.733] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275386368
[14:30:43.817] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.334087 .. 41.621231
[14:30:43.899] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:30:43.909] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:30:43.909] <TB1>     INFO:     run 1 of 1
[14:30:43.909] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:44.252] <TB1>     INFO: Expecting 1331200 events.
[14:31:25.930] <TB1>     INFO: 1158720 events read in total (40963ms).
[14:31:32.349] <TB1>     INFO: 1331200 events read in total (47382ms).
[14:31:32.366] <TB1>     INFO: Test took 48458ms.
[14:31:32.399] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:32.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:33.418] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:34.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:35.335] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:36.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:37.270] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:38.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:39.200] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:40.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:41.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:42.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:43.096] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:44.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:45.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:46.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:46.994] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:47.963] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 266158080
[14:31:48.046] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.627273 .. 40.527731
[14:31:48.122] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:31:48.132] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:48.132] <TB1>     INFO:     run 1 of 1
[14:31:48.133] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:48.475] <TB1>     INFO: Expecting 1231360 events.
[14:32:30.199] <TB1>     INFO: 1155208 events read in total (41009ms).
[14:32:33.279] <TB1>     INFO: 1231360 events read in total (44089ms).
[14:32:33.294] <TB1>     INFO: Test took 45162ms.
[14:32:33.325] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:33.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:34.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:35.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:36.239] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:37.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:38.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:39.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:40.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:40.000] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:41.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:42.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:43.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:44.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:45.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:47.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:48.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:49.328] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310202368
[14:32:49.415] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:32:49.415] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:32:49.426] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:32:49.426] <TB1>     INFO:     run 1 of 1
[14:32:49.426] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:49.797] <TB1>     INFO: Expecting 1364480 events.
[14:33:29.946] <TB1>     INFO: 1075352 events read in total (39434ms).
[14:33:40.676] <TB1>     INFO: 1364480 events read in total (50164ms).
[14:33:40.693] <TB1>     INFO: Test took 51267ms.
[14:33:40.728] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:40.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:41.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:42.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:43.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:44.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:45.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:46.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:47.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:48.559] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:49.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:50.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:51.454] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:52.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:53.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:55.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:56.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:57.517] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359972864
[14:33:57.570] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C0.dat
[14:33:57.571] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C1.dat
[14:33:57.573] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C2.dat
[14:33:57.573] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C3.dat
[14:33:57.574] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C4.dat
[14:33:57.575] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C5.dat
[14:33:57.575] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C6.dat
[14:33:57.576] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C7.dat
[14:33:57.576] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C8.dat
[14:33:57.577] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C9.dat
[14:33:57.577] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C10.dat
[14:33:57.578] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C11.dat
[14:33:57.578] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C12.dat
[14:33:57.579] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C13.dat
[14:33:57.580] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C14.dat
[14:33:57.581] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C15.dat
[14:33:57.583] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C0.dat
[14:33:57.591] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C1.dat
[14:33:57.601] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C2.dat
[14:33:57.609] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C3.dat
[14:33:57.619] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C4.dat
[14:33:57.627] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C5.dat
[14:33:57.637] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C6.dat
[14:33:57.644] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C7.dat
[14:33:57.655] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C8.dat
[14:33:57.663] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C9.dat
[14:33:57.672] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C10.dat
[14:33:57.680] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C11.dat
[14:33:57.690] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C12.dat
[14:33:57.706] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C13.dat
[14:33:57.714] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C14.dat
[14:33:57.722] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//trimParameters35_C15.dat
[14:33:57.731] <TB1>     INFO: PixTestTrim::trimTest() done
[14:33:57.732] <TB1>     INFO: vtrim:     111 104 120 124 104 101 110 100 102 108 108 113  91  98 111 106 
[14:33:57.733] <TB1>     INFO: vthrcomp:   97  97  94 101  88  87 104  93  85 100  99 108  86  90 101  91 
[14:33:57.733] <TB1>     INFO: vcal mean:  35.01  34.91  35.00  34.97  35.00  34.97  34.96  34.96  34.98  34.97  34.98  35.01  35.02  35.02  34.96  34.99 
[14:33:57.733] <TB1>     INFO: vcal RMS:    0.87   0.81   0.86   0.82   0.76   1.15   0.80   0.78   0.78   0.88   0.81   0.87   0.78   0.78   0.87   0.82 
[14:33:57.734] <TB1>     INFO: bits mean:   9.18   9.85   9.30   9.52   8.98   9.99   9.32   9.54   9.50   9.41   9.88   8.63   9.79   9.58  10.14   9.62 
[14:33:57.734] <TB1>     INFO: bits RMS:    2.76   2.61   2.83   2.56   2.73   2.61   2.44   2.58   2.70   2.78   2.82   2.48   2.56   2.59   2.56   2.46 
[14:33:57.745] <TB1>     INFO:    ----------------------------------------------------------------------
[14:33:57.745] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:33:57.745] <TB1>     INFO:    ----------------------------------------------------------------------
[14:33:57.750] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:33:57.750] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:33:57.761] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:57.761] <TB1>     INFO:     run 1 of 1
[14:33:57.762] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:58.106] <TB1>     INFO: Expecting 4160000 events.
[14:34:44.824] <TB1>     INFO: 1143180 events read in total (46003ms).
[14:35:30.630] <TB1>     INFO: 2273635 events read in total (91810ms).
[14:36:16.362] <TB1>     INFO: 3391750 events read in total (137542ms).
[14:36:47.841] <TB1>     INFO: 4160000 events read in total (169020ms).
[14:36:47.906] <TB1>     INFO: Test took 170145ms.
[14:36:48.045] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:48.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:50.262] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:52.211] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:54.158] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:56.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:58.052] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:00.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:02.298] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:04.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:06.476] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:08.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:10.662] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:13.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:15.458] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:17.812] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:20.129] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:22.324] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337022976
[14:37:22.325] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:37:22.412] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:37:22.412] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:37:22.428] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:22.428] <TB1>     INFO:     run 1 of 1
[14:37:22.428] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:22.773] <TB1>     INFO: Expecting 3577600 events.
[14:38:10.480] <TB1>     INFO: 1184435 events read in total (46992ms).
[14:38:57.262] <TB1>     INFO: 2351995 events read in total (93774ms).
[14:39:43.793] <TB1>     INFO: 3508505 events read in total (140305ms).
[14:39:46.863] <TB1>     INFO: 3577600 events read in total (143375ms).
[14:39:46.903] <TB1>     INFO: Test took 144476ms.
[14:39:46.999] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:47.195] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:48.951] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:51.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:53.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:55.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:57.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:59.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:01.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:03.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:05.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:07.549] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:09.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:11.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:13.611] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:15.642] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:17.390] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:19.180] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372879360
[14:40:19.181] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:40:19.253] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:40:19.253] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:40:19.263] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:40:19.263] <TB1>     INFO:     run 1 of 1
[14:40:19.264] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:19.607] <TB1>     INFO: Expecting 3286400 events.
[14:41:08.775] <TB1>     INFO: 1246400 events read in total (48454ms).
[14:41:56.640] <TB1>     INFO: 2466555 events read in total (96319ms).
[14:42:28.434] <TB1>     INFO: 3286400 events read in total (128113ms).
[14:42:28.471] <TB1>     INFO: Test took 129207ms.
[14:42:28.552] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:28.710] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:30.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:32.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:33.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:35.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:37.197] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:39.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:40.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:42.839] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:44.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:46.150] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:47.754] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:49.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:51.023] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:52.697] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:54.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:55.982] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378281984
[14:42:55.983] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:42:56.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:42:56.057] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:42:56.067] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:56.067] <TB1>     INFO:     run 1 of 1
[14:42:56.067] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:56.413] <TB1>     INFO: Expecting 3286400 events.
[14:43:45.418] <TB1>     INFO: 1245685 events read in total (48290ms).
[14:44:33.211] <TB1>     INFO: 2465400 events read in total (96083ms).
[14:45:04.630] <TB1>     INFO: 3286400 events read in total (127502ms).
[14:45:04.669] <TB1>     INFO: Test took 128603ms.
[14:45:04.749] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:04.913] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:06.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:08.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:09.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:11.658] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:13.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:15.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:16.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:18.422] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:20.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:21.752] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:23.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:24.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:26.647] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:28.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:29.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:31.559] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378466304
[14:45:31.560] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:45:31.635] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:45:31.635] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:45:31.645] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:31.645] <TB1>     INFO:     run 1 of 1
[14:45:31.645] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:31.991] <TB1>     INFO: Expecting 3328000 events.
[14:46:20.830] <TB1>     INFO: 1234965 events read in total (48124ms).
[14:47:08.455] <TB1>     INFO: 2445645 events read in total (95749ms).
[14:47:42.338] <TB1>     INFO: 3328000 events read in total (129632ms).
[14:47:42.378] <TB1>     INFO: Test took 130733ms.
[14:47:42.460] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:42.621] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:44.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:45.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:47.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:49.337] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:51.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:52.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:54.425] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:56.108] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:57.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:59.431] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:01.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:02.682] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:04.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:06.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:07.692] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:09.488] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380391424
[14:48:09.489] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.62731, thr difference RMS: 1.65408
[14:48:09.489] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.97295, thr difference RMS: 1.56267
[14:48:09.490] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.69352, thr difference RMS: 1.53677
[14:48:09.490] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.43472, thr difference RMS: 1.65562
[14:48:09.490] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.96896, thr difference RMS: 1.4478
[14:48:09.490] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.0443, thr difference RMS: 1.46293
[14:48:09.491] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.57398, thr difference RMS: 1.60445
[14:48:09.491] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.47504, thr difference RMS: 1.64997
[14:48:09.491] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.52851, thr difference RMS: 1.26254
[14:48:09.491] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.73681, thr difference RMS: 1.84236
[14:48:09.492] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.2692, thr difference RMS: 1.63404
[14:48:09.492] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.95262, thr difference RMS: 1.29009
[14:48:09.492] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.5514, thr difference RMS: 1.32361
[14:48:09.492] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.79142, thr difference RMS: 1.26918
[14:48:09.492] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.76547, thr difference RMS: 1.56472
[14:48:09.493] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.9731, thr difference RMS: 1.3919
[14:48:09.493] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.54128, thr difference RMS: 1.62684
[14:48:09.493] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.90409, thr difference RMS: 1.56194
[14:48:09.493] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.65894, thr difference RMS: 1.5152
[14:48:09.494] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.40918, thr difference RMS: 1.63958
[14:48:09.494] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.97864, thr difference RMS: 1.46692
[14:48:09.494] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.86156, thr difference RMS: 1.45591
[14:48:09.494] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.5532, thr difference RMS: 1.59191
[14:48:09.495] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.53182, thr difference RMS: 1.66758
[14:48:09.495] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.57227, thr difference RMS: 1.23279
[14:48:09.495] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.6439, thr difference RMS: 1.80607
[14:48:09.495] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.23317, thr difference RMS: 1.59774
[14:48:09.495] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.94622, thr difference RMS: 1.2602
[14:48:09.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.49966, thr difference RMS: 1.30575
[14:48:09.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.71655, thr difference RMS: 1.26642
[14:48:09.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.67435, thr difference RMS: 1.56679
[14:48:09.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.86807, thr difference RMS: 1.39155
[14:48:09.496] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.4419, thr difference RMS: 1.63473
[14:48:09.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.93099, thr difference RMS: 1.57305
[14:48:09.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.7771, thr difference RMS: 1.50374
[14:48:09.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.54806, thr difference RMS: 1.6492
[14:48:09.497] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.13049, thr difference RMS: 1.44712
[14:48:09.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.83119, thr difference RMS: 1.44888
[14:48:09.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.58694, thr difference RMS: 1.60381
[14:48:09.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.65219, thr difference RMS: 1.65188
[14:48:09.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.65972, thr difference RMS: 1.22226
[14:48:09.498] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.60655, thr difference RMS: 1.80751
[14:48:09.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.2549, thr difference RMS: 1.60254
[14:48:09.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.0213, thr difference RMS: 1.25764
[14:48:09.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.62613, thr difference RMS: 1.28505
[14:48:09.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.77331, thr difference RMS: 1.25928
[14:48:09.499] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.73708, thr difference RMS: 1.57896
[14:48:09.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.90412, thr difference RMS: 1.36977
[14:48:09.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.41571, thr difference RMS: 1.67562
[14:48:09.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.80548, thr difference RMS: 1.55371
[14:48:09.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.8123, thr difference RMS: 1.52142
[14:48:09.500] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.57017, thr difference RMS: 1.63903
[14:48:09.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.24547, thr difference RMS: 1.4104
[14:48:09.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.86475, thr difference RMS: 1.4364
[14:48:09.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.68959, thr difference RMS: 1.60629
[14:48:09.501] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.68956, thr difference RMS: 1.65374
[14:48:09.502] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.7682, thr difference RMS: 1.23009
[14:48:09.502] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.65469, thr difference RMS: 1.83768
[14:48:09.503] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.31289, thr difference RMS: 1.61081
[14:48:09.503] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.0518, thr difference RMS: 1.24129
[14:48:09.503] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.82155, thr difference RMS: 1.28119
[14:48:09.503] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.85891, thr difference RMS: 1.25501
[14:48:09.503] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.77978, thr difference RMS: 1.61634
[14:48:09.504] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.97454, thr difference RMS: 1.3625
[14:48:09.606] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:48:09.610] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1968 seconds
[14:48:09.610] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:48:10.313] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:48:10.313] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:48:10.316] <TB1>     INFO: ######################################################################
[14:48:10.316] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:48:10.316] <TB1>     INFO: ######################################################################
[14:48:10.316] <TB1>     INFO:    ----------------------------------------------------------------------
[14:48:10.316] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:48:10.316] <TB1>     INFO:    ----------------------------------------------------------------------
[14:48:10.316] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:48:10.327] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:48:10.327] <TB1>     INFO:     run 1 of 1
[14:48:10.327] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:10.673] <TB1>     INFO: Expecting 59072000 events.
[14:48:39.403] <TB1>     INFO: 1072600 events read in total (28015ms).
[14:49:07.435] <TB1>     INFO: 2139800 events read in total (56047ms).
[14:49:35.535] <TB1>     INFO: 3207600 events read in total (84147ms).
[14:50:03.537] <TB1>     INFO: 4278200 events read in total (112149ms).
[14:50:31.582] <TB1>     INFO: 5348400 events read in total (140194ms).
[14:50:59.688] <TB1>     INFO: 6416200 events read in total (168300ms).
[14:51:27.766] <TB1>     INFO: 7485600 events read in total (196378ms).
[14:51:55.942] <TB1>     INFO: 8556600 events read in total (224554ms).
[14:52:24.021] <TB1>     INFO: 9625400 events read in total (252633ms).
[14:52:52.134] <TB1>     INFO: 10695200 events read in total (280746ms).
[14:53:20.204] <TB1>     INFO: 11766200 events read in total (308816ms).
[14:53:48.340] <TB1>     INFO: 12834200 events read in total (336952ms).
[14:54:16.390] <TB1>     INFO: 13902800 events read in total (365002ms).
[14:54:44.541] <TB1>     INFO: 14975400 events read in total (393153ms).
[14:55:12.622] <TB1>     INFO: 16044000 events read in total (421234ms).
[14:55:40.735] <TB1>     INFO: 17113000 events read in total (449347ms).
[14:56:08.776] <TB1>     INFO: 18183400 events read in total (477388ms).
[14:56:36.853] <TB1>     INFO: 19251400 events read in total (505465ms).
[14:57:04.906] <TB1>     INFO: 20320000 events read in total (533518ms).
[14:57:32.993] <TB1>     INFO: 21392200 events read in total (561605ms).
[14:58:01.052] <TB1>     INFO: 22460600 events read in total (589664ms).
[14:58:29.178] <TB1>     INFO: 23528000 events read in total (617790ms).
[14:58:57.211] <TB1>     INFO: 24598200 events read in total (645823ms).
[14:59:25.317] <TB1>     INFO: 25668600 events read in total (673929ms).
[14:59:53.459] <TB1>     INFO: 26737200 events read in total (702071ms).
[15:00:21.561] <TB1>     INFO: 27806800 events read in total (730173ms).
[15:00:49.623] <TB1>     INFO: 28876800 events read in total (758235ms).
[15:01:17.669] <TB1>     INFO: 29944800 events read in total (786281ms).
[15:01:45.660] <TB1>     INFO: 31013200 events read in total (814272ms).
[15:02:13.764] <TB1>     INFO: 32085200 events read in total (842376ms).
[15:02:41.816] <TB1>     INFO: 33153200 events read in total (870428ms).
[15:03:09.942] <TB1>     INFO: 34220600 events read in total (898554ms).
[15:03:38.022] <TB1>     INFO: 35291000 events read in total (926634ms).
[15:04:06.205] <TB1>     INFO: 36360600 events read in total (954817ms).
[15:04:34.364] <TB1>     INFO: 37429200 events read in total (982977ms).
[15:05:02.469] <TB1>     INFO: 38498400 events read in total (1011081ms).
[15:05:30.607] <TB1>     INFO: 39568600 events read in total (1039219ms).
[15:05:58.712] <TB1>     INFO: 40637000 events read in total (1067324ms).
[15:06:26.789] <TB1>     INFO: 41706800 events read in total (1095401ms).
[15:06:54.945] <TB1>     INFO: 42777800 events read in total (1123557ms).
[15:07:23.095] <TB1>     INFO: 43845600 events read in total (1151707ms).
[15:07:51.159] <TB1>     INFO: 44913000 events read in total (1179771ms).
[15:08:19.316] <TB1>     INFO: 45982400 events read in total (1207928ms).
[15:08:47.485] <TB1>     INFO: 47053600 events read in total (1236097ms).
[15:09:15.578] <TB1>     INFO: 48121200 events read in total (1264190ms).
[15:09:43.693] <TB1>     INFO: 49188600 events read in total (1292305ms).
[15:10:11.735] <TB1>     INFO: 50259000 events read in total (1320347ms).
[15:10:39.846] <TB1>     INFO: 51328000 events read in total (1348458ms).
[15:11:08.038] <TB1>     INFO: 52396400 events read in total (1376650ms).
[15:11:36.109] <TB1>     INFO: 53466400 events read in total (1404721ms).
[15:12:04.129] <TB1>     INFO: 54535600 events read in total (1432741ms).
[15:12:32.301] <TB1>     INFO: 55602400 events read in total (1460913ms).
[15:13:00.367] <TB1>     INFO: 56670200 events read in total (1488980ms).
[15:13:28.512] <TB1>     INFO: 57739400 events read in total (1517124ms).
[15:13:55.419] <TB1>     INFO: 58810800 events read in total (1544031ms).
[15:14:02.577] <TB1>     INFO: 59072000 events read in total (1551189ms).
[15:14:02.594] <TB1>     INFO: Test took 1552267ms.
[15:14:02.650] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:02.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:02.773] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:03.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:03.937] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:05.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:05.094] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:06.272] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:06.272] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:07.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:07.438] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:08.596] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:14:08.596] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:09.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:14:09.758] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:10.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:14:10.926] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:12.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:14:12.062] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:13.212] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:14:13.212] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:14.374] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:14:14.374] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:15.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:14:15.531] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:16.702] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:14:16.702] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:17.851] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:14:17.851] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:18.001] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:14:18.001] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:20.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:14:20.166] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:14:21.314] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 505724928
[15:14:21.342] <TB1>     INFO: PixTestScurves::scurves() done 
[15:14:21.342] <TB1>     INFO: Vcal mean:  35.13  35.16  35.10  35.06  35.13  35.27  35.08  35.13  35.07  35.01  35.06  34.98  35.08  35.06  34.92  35.10 
[15:14:21.342] <TB1>     INFO: Vcal RMS:    0.75   0.68   0.74   0.69   0.63   1.06   0.67   0.65   0.66   0.75   0.70   0.74   0.64   0.64   0.73   0.67 
[15:14:21.343] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:14:21.415] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:14:21.415] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:14:21.415] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:14:21.415] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:14:21.415] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:14:21.415] <TB1>     INFO: ######################################################################
[15:14:21.415] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:14:21.415] <TB1>     INFO: ######################################################################
[15:14:21.419] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:14:21.760] <TB1>     INFO: Expecting 41600 events.
[15:14:25.726] <TB1>     INFO: 41600 events read in total (3242ms).
[15:14:25.726] <TB1>     INFO: Test took 4307ms.
[15:14:25.734] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:25.734] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[15:14:25.734] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:14:25.739] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 58] has eff 0/10
[15:14:25.739] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 58]
[15:14:25.739] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 0, 59] has eff 0/10
[15:14:25.739] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 0, 59]
[15:14:25.743] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[15:14:25.743] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:14:25.743] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:14:25.743] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:14:26.085] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:14:26.428] <TB1>     INFO: Expecting 41600 events.
[15:14:30.445] <TB1>     INFO: 41600 events read in total (3302ms).
[15:14:30.446] <TB1>     INFO: Test took 4361ms.
[15:14:30.454] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:30.454] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:14:30.454] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:14:30.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.795
[15:14:30.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[15:14:30.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.314
[15:14:30.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[15:14:30.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.738
[15:14:30.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[15:14:30.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.728
[15:14:30.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 168
[15:14:30.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.229
[15:14:30.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 173
[15:14:30.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.26
[15:14:30.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 171
[15:14:30.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 200.998
[15:14:30.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 201
[15:14:30.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.603
[15:14:30.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[15:14:30.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.322
[15:14:30.459] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[15:14:30.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.092
[15:14:30.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 168
[15:14:30.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.34
[15:14:30.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:14:30.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.292
[15:14:30.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:14:30.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.826
[15:14:30.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[15:14:30.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.151
[15:14:30.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 172
[15:14:30.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.497
[15:14:30.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 171
[15:14:30.460] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.984
[15:14:30.461] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 174
[15:14:30.461] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:14:30.461] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:14:30.461] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:14:30.553] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:14:30.897] <TB1>     INFO: Expecting 41600 events.
[15:14:34.915] <TB1>     INFO: 41600 events read in total (3303ms).
[15:14:34.915] <TB1>     INFO: Test took 4362ms.
[15:14:34.923] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:34.923] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:14:34.923] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:14:34.927] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:14:34.928] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 2
[15:14:34.928] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.5499
[15:14:34.928] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,11] phvalue 62
[15:14:34.928] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7173
[15:14:34.928] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,61] phvalue 84
[15:14:34.928] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.0664
[15:14:34.928] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 54
[15:14:34.928] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2353
[15:14:34.928] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 67
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.0772
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 63
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0374
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.0149
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,32] phvalue 90
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3265
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,9] phvalue 77
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7918
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,68] phvalue 78
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.2178
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 60
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.8486
[15:14:34.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 64
[15:14:34.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0394
[15:14:34.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 62
[15:14:34.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8211
[15:14:34.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 74
[15:14:34.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.7764
[15:14:34.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 60
[15:14:34.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.6183
[15:14:34.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 61
[15:14:34.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8821
[15:14:34.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 71
[15:14:34.932] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 11, 0 0
[15:14:35.344] <TB1>     INFO: Expecting 2560 events.
[15:14:36.303] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:36.304] <TB1>     INFO: Test took 1372ms.
[15:14:36.304] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:36.305] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 61, 1 1
[15:14:36.811] <TB1>     INFO: Expecting 2560 events.
[15:14:37.770] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:37.770] <TB1>     INFO: Test took 1465ms.
[15:14:37.771] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:37.771] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 2 2
[15:14:38.278] <TB1>     INFO: Expecting 2560 events.
[15:14:39.235] <TB1>     INFO: 2560 events read in total (242ms).
[15:14:39.235] <TB1>     INFO: Test took 1464ms.
[15:14:39.235] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:39.235] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[15:14:39.746] <TB1>     INFO: Expecting 2560 events.
[15:14:40.706] <TB1>     INFO: 2560 events read in total (245ms).
[15:14:40.706] <TB1>     INFO: Test took 1470ms.
[15:14:40.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:40.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 4 4
[15:14:41.214] <TB1>     INFO: Expecting 2560 events.
[15:14:42.173] <TB1>     INFO: 2560 events read in total (244ms).
[15:14:42.173] <TB1>     INFO: Test took 1466ms.
[15:14:42.174] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:42.174] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[15:14:42.681] <TB1>     INFO: Expecting 2560 events.
[15:14:43.639] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:43.639] <TB1>     INFO: Test took 1465ms.
[15:14:43.640] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:43.640] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 32, 6 6
[15:14:44.147] <TB1>     INFO: Expecting 2560 events.
[15:14:45.104] <TB1>     INFO: 2560 events read in total (242ms).
[15:14:45.104] <TB1>     INFO: Test took 1464ms.
[15:14:45.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:45.105] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 9, 7 7
[15:14:45.612] <TB1>     INFO: Expecting 2560 events.
[15:14:46.570] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:46.571] <TB1>     INFO: Test took 1466ms.
[15:14:46.571] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:46.571] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 68, 8 8
[15:14:47.079] <TB1>     INFO: Expecting 2560 events.
[15:14:48.036] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:48.036] <TB1>     INFO: Test took 1465ms.
[15:14:48.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:48.037] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 9 9
[15:14:48.544] <TB1>     INFO: Expecting 2560 events.
[15:14:49.502] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:49.503] <TB1>     INFO: Test took 1466ms.
[15:14:49.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:49.503] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 10 10
[15:14:50.010] <TB1>     INFO: Expecting 2560 events.
[15:14:50.969] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:50.970] <TB1>     INFO: Test took 1467ms.
[15:14:50.970] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:50.970] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[15:14:51.477] <TB1>     INFO: Expecting 2560 events.
[15:14:52.435] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:52.435] <TB1>     INFO: Test took 1465ms.
[15:14:52.435] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:52.436] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 12 12
[15:14:52.943] <TB1>     INFO: Expecting 2560 events.
[15:14:53.903] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:53.903] <TB1>     INFO: Test took 1467ms.
[15:14:53.903] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:53.903] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 13 13
[15:14:54.412] <TB1>     INFO: Expecting 2560 events.
[15:14:55.370] <TB1>     INFO: 2560 events read in total (243ms).
[15:14:55.370] <TB1>     INFO: Test took 1467ms.
[15:14:55.370] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:55.371] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 14 14
[15:14:55.878] <TB1>     INFO: Expecting 2560 events.
[15:14:56.839] <TB1>     INFO: 2560 events read in total (245ms).
[15:14:56.839] <TB1>     INFO: Test took 1468ms.
[15:14:56.839] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:56.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[15:14:57.347] <TB1>     INFO: Expecting 2560 events.
[15:14:58.307] <TB1>     INFO: 2560 events read in total (245ms).
[15:14:58.307] <TB1>     INFO: Test took 1467ms.
[15:14:58.307] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:14:58.307] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:14:58.307] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[15:14:58.308] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:14:58.312] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:58.817] <TB1>     INFO: Expecting 655360 events.
[15:15:10.780] <TB1>     INFO: 655360 events read in total (11248ms).
[15:15:10.791] <TB1>     INFO: Expecting 655360 events.
[15:15:22.456] <TB1>     INFO: 655360 events read in total (11097ms).
[15:15:22.471] <TB1>     INFO: Expecting 655360 events.
[15:15:34.125] <TB1>     INFO: 655360 events read in total (11090ms).
[15:15:34.145] <TB1>     INFO: Expecting 655360 events.
[15:15:45.790] <TB1>     INFO: 655360 events read in total (11087ms).
[15:15:45.814] <TB1>     INFO: Expecting 655360 events.
[15:15:57.471] <TB1>     INFO: 655360 events read in total (11098ms).
[15:15:57.498] <TB1>     INFO: Expecting 655360 events.
[15:16:09.150] <TB1>     INFO: 655360 events read in total (11095ms).
[15:16:09.182] <TB1>     INFO: Expecting 655360 events.
[15:16:20.802] <TB1>     INFO: 655360 events read in total (11068ms).
[15:16:20.838] <TB1>     INFO: Expecting 655360 events.
[15:16:32.467] <TB1>     INFO: 655360 events read in total (11084ms).
[15:16:32.508] <TB1>     INFO: Expecting 655360 events.
[15:16:44.152] <TB1>     INFO: 655360 events read in total (11103ms).
[15:16:44.202] <TB1>     INFO: Expecting 655360 events.
[15:16:55.899] <TB1>     INFO: 655360 events read in total (11170ms).
[15:16:55.949] <TB1>     INFO: Expecting 655360 events.
[15:17:07.588] <TB1>     INFO: 655360 events read in total (11113ms).
[15:17:07.646] <TB1>     INFO: Expecting 655360 events.
[15:17:19.314] <TB1>     INFO: 655360 events read in total (11141ms).
[15:17:19.374] <TB1>     INFO: Expecting 655360 events.
[15:17:31.045] <TB1>     INFO: 655360 events read in total (11145ms).
[15:17:31.107] <TB1>     INFO: Expecting 655360 events.
[15:17:42.738] <TB1>     INFO: 655360 events read in total (11105ms).
[15:17:42.803] <TB1>     INFO: Expecting 655360 events.
[15:17:54.414] <TB1>     INFO: 655360 events read in total (11084ms).
[15:17:54.484] <TB1>     INFO: Expecting 655360 events.
[15:18:06.092] <TB1>     INFO: 655360 events read in total (11080ms).
[15:18:06.166] <TB1>     INFO: Test took 187854ms.
[15:18:06.258] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:06.566] <TB1>     INFO: Expecting 655360 events.
[15:18:18.310] <TB1>     INFO: 655360 events read in total (11029ms).
[15:18:18.321] <TB1>     INFO: Expecting 655360 events.
[15:18:29.968] <TB1>     INFO: 655360 events read in total (11077ms).
[15:18:29.983] <TB1>     INFO: Expecting 655360 events.
[15:18:41.598] <TB1>     INFO: 655360 events read in total (11050ms).
[15:18:41.618] <TB1>     INFO: Expecting 655360 events.
[15:18:53.221] <TB1>     INFO: 655360 events read in total (11044ms).
[15:18:53.244] <TB1>     INFO: Expecting 655360 events.
[15:19:04.861] <TB1>     INFO: 655360 events read in total (11053ms).
[15:19:04.888] <TB1>     INFO: Expecting 655360 events.
[15:19:16.507] <TB1>     INFO: 655360 events read in total (11064ms).
[15:19:16.541] <TB1>     INFO: Expecting 655360 events.
[15:19:28.096] <TB1>     INFO: 655360 events read in total (11012ms).
[15:19:28.132] <TB1>     INFO: Expecting 655360 events.
[15:19:39.727] <TB1>     INFO: 655360 events read in total (11050ms).
[15:19:39.771] <TB1>     INFO: Expecting 655360 events.
[15:19:51.423] <TB1>     INFO: 655360 events read in total (11115ms).
[15:19:51.467] <TB1>     INFO: Expecting 655360 events.
[15:20:03.103] <TB1>     INFO: 655360 events read in total (11099ms).
[15:20:03.159] <TB1>     INFO: Expecting 655360 events.
[15:20:14.815] <TB1>     INFO: 655360 events read in total (11130ms).
[15:20:14.869] <TB1>     INFO: Expecting 655360 events.
[15:20:26.518] <TB1>     INFO: 655360 events read in total (11122ms).
[15:20:26.575] <TB1>     INFO: Expecting 655360 events.
[15:20:38.206] <TB1>     INFO: 655360 events read in total (11105ms).
[15:20:38.268] <TB1>     INFO: Expecting 655360 events.
[15:20:49.901] <TB1>     INFO: 655360 events read in total (11106ms).
[15:20:49.967] <TB1>     INFO: Expecting 655360 events.
[15:21:01.624] <TB1>     INFO: 655360 events read in total (11130ms).
[15:21:01.694] <TB1>     INFO: Expecting 655360 events.
[15:21:13.418] <TB1>     INFO: 655360 events read in total (11197ms).
[15:21:13.492] <TB1>     INFO: Test took 187234ms.
[15:21:13.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.671] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:21:13.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:21:13.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:21:13.672] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:21:13.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:21:13.673] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.674] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:21:13.674] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.674] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:21:13.674] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.674] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:21:13.674] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.675] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:21:13.675] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.675] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:21:13.675] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.675] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:21:13.675] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.676] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:21:13.676] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.676] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:21:13.676] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.677] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:21:13.677] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.677] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:21:13.677] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:21:13.677] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:21:13.677] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.684] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.691] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.698] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.705] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.712] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.718] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.725] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.732] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.739] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.746] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.752] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.759] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.766] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.773] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.779] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:21:13.786] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:21:13.793] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:21:13.823] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C0.dat
[15:21:13.823] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C1.dat
[15:21:13.824] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C2.dat
[15:21:13.824] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C3.dat
[15:21:13.824] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C4.dat
[15:21:13.824] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C5.dat
[15:21:13.824] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C6.dat
[15:21:13.824] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C7.dat
[15:21:13.824] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C8.dat
[15:21:13.824] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C9.dat
[15:21:13.824] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C10.dat
[15:21:13.825] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C11.dat
[15:21:13.825] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C12.dat
[15:21:13.825] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C13.dat
[15:21:13.825] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C14.dat
[15:21:13.825] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//dacParameters35_C15.dat
[15:21:14.173] <TB1>     INFO: Expecting 41600 events.
[15:21:18.037] <TB1>     INFO: 41600 events read in total (3149ms).
[15:21:18.039] <TB1>     INFO: Test took 4211ms.
[15:21:18.694] <TB1>     INFO: Expecting 41600 events.
[15:21:22.537] <TB1>     INFO: 41600 events read in total (3128ms).
[15:21:22.538] <TB1>     INFO: Test took 4190ms.
[15:21:23.188] <TB1>     INFO: Expecting 41600 events.
[15:21:27.014] <TB1>     INFO: 41600 events read in total (3111ms).
[15:21:27.015] <TB1>     INFO: Test took 4172ms.
[15:21:27.323] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:27.456] <TB1>     INFO: Expecting 2560 events.
[15:21:28.413] <TB1>     INFO: 2560 events read in total (242ms).
[15:21:28.414] <TB1>     INFO: Test took 1091ms.
[15:21:28.416] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:28.923] <TB1>     INFO: Expecting 2560 events.
[15:21:29.882] <TB1>     INFO: 2560 events read in total (244ms).
[15:21:29.882] <TB1>     INFO: Test took 1467ms.
[15:21:29.885] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:30.391] <TB1>     INFO: Expecting 2560 events.
[15:21:31.351] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:31.352] <TB1>     INFO: Test took 1467ms.
[15:21:31.355] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:31.861] <TB1>     INFO: Expecting 2560 events.
[15:21:32.820] <TB1>     INFO: 2560 events read in total (244ms).
[15:21:32.821] <TB1>     INFO: Test took 1466ms.
[15:21:32.823] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:33.329] <TB1>     INFO: Expecting 2560 events.
[15:21:34.289] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:34.289] <TB1>     INFO: Test took 1466ms.
[15:21:34.291] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:34.798] <TB1>     INFO: Expecting 2560 events.
[15:21:35.758] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:35.758] <TB1>     INFO: Test took 1467ms.
[15:21:35.761] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:36.267] <TB1>     INFO: Expecting 2560 events.
[15:21:37.225] <TB1>     INFO: 2560 events read in total (243ms).
[15:21:37.225] <TB1>     INFO: Test took 1464ms.
[15:21:37.227] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:37.734] <TB1>     INFO: Expecting 2560 events.
[15:21:38.693] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:38.693] <TB1>     INFO: Test took 1466ms.
[15:21:38.696] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:39.202] <TB1>     INFO: Expecting 2560 events.
[15:21:40.163] <TB1>     INFO: 2560 events read in total (246ms).
[15:21:40.163] <TB1>     INFO: Test took 1467ms.
[15:21:40.165] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:40.672] <TB1>     INFO: Expecting 2560 events.
[15:21:41.629] <TB1>     INFO: 2560 events read in total (242ms).
[15:21:41.629] <TB1>     INFO: Test took 1464ms.
[15:21:41.631] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:42.138] <TB1>     INFO: Expecting 2560 events.
[15:21:43.097] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:43.097] <TB1>     INFO: Test took 1466ms.
[15:21:43.099] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:43.606] <TB1>     INFO: Expecting 2560 events.
[15:21:44.566] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:44.567] <TB1>     INFO: Test took 1468ms.
[15:21:44.570] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:45.075] <TB1>     INFO: Expecting 2560 events.
[15:21:46.035] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:46.035] <TB1>     INFO: Test took 1465ms.
[15:21:46.037] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:46.544] <TB1>     INFO: Expecting 2560 events.
[15:21:47.503] <TB1>     INFO: 2560 events read in total (244ms).
[15:21:47.503] <TB1>     INFO: Test took 1466ms.
[15:21:47.505] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:48.012] <TB1>     INFO: Expecting 2560 events.
[15:21:48.969] <TB1>     INFO: 2560 events read in total (242ms).
[15:21:48.970] <TB1>     INFO: Test took 1465ms.
[15:21:48.972] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:49.478] <TB1>     INFO: Expecting 2560 events.
[15:21:50.436] <TB1>     INFO: 2560 events read in total (244ms).
[15:21:50.436] <TB1>     INFO: Test took 1464ms.
[15:21:50.440] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:50.946] <TB1>     INFO: Expecting 2560 events.
[15:21:51.908] <TB1>     INFO: 2560 events read in total (247ms).
[15:21:51.908] <TB1>     INFO: Test took 1469ms.
[15:21:51.911] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:52.417] <TB1>     INFO: Expecting 2560 events.
[15:21:53.377] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:53.378] <TB1>     INFO: Test took 1467ms.
[15:21:53.380] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:53.887] <TB1>     INFO: Expecting 2560 events.
[15:21:54.844] <TB1>     INFO: 2560 events read in total (242ms).
[15:21:54.845] <TB1>     INFO: Test took 1465ms.
[15:21:54.847] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:55.353] <TB1>     INFO: Expecting 2560 events.
[15:21:56.313] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:56.314] <TB1>     INFO: Test took 1467ms.
[15:21:56.317] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:56.822] <TB1>     INFO: Expecting 2560 events.
[15:21:57.782] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:57.783] <TB1>     INFO: Test took 1466ms.
[15:21:57.785] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:58.291] <TB1>     INFO: Expecting 2560 events.
[15:21:59.251] <TB1>     INFO: 2560 events read in total (245ms).
[15:21:59.254] <TB1>     INFO: Test took 1469ms.
[15:21:59.256] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:59.760] <TB1>     INFO: Expecting 2560 events.
[15:22:00.720] <TB1>     INFO: 2560 events read in total (245ms).
[15:22:00.721] <TB1>     INFO: Test took 1465ms.
[15:22:00.723] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:01.229] <TB1>     INFO: Expecting 2560 events.
[15:22:02.187] <TB1>     INFO: 2560 events read in total (243ms).
[15:22:02.187] <TB1>     INFO: Test took 1464ms.
[15:22:02.190] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:02.695] <TB1>     INFO: Expecting 2560 events.
[15:22:03.655] <TB1>     INFO: 2560 events read in total (245ms).
[15:22:03.655] <TB1>     INFO: Test took 1465ms.
[15:22:03.658] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:04.164] <TB1>     INFO: Expecting 2560 events.
[15:22:05.124] <TB1>     INFO: 2560 events read in total (246ms).
[15:22:05.124] <TB1>     INFO: Test took 1467ms.
[15:22:05.126] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:05.633] <TB1>     INFO: Expecting 2560 events.
[15:22:06.593] <TB1>     INFO: 2560 events read in total (245ms).
[15:22:06.593] <TB1>     INFO: Test took 1467ms.
[15:22:06.595] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:07.103] <TB1>     INFO: Expecting 2560 events.
[15:22:08.063] <TB1>     INFO: 2560 events read in total (245ms).
[15:22:08.064] <TB1>     INFO: Test took 1469ms.
[15:22:08.066] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:08.572] <TB1>     INFO: Expecting 2560 events.
[15:22:09.531] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:09.532] <TB1>     INFO: Test took 1466ms.
[15:22:09.535] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:10.040] <TB1>     INFO: Expecting 2560 events.
[15:22:10.997] <TB1>     INFO: 2560 events read in total (242ms).
[15:22:10.998] <TB1>     INFO: Test took 1463ms.
[15:22:10.000] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:11.506] <TB1>     INFO: Expecting 2560 events.
[15:22:12.465] <TB1>     INFO: 2560 events read in total (244ms).
[15:22:12.466] <TB1>     INFO: Test took 1466ms.
[15:22:12.468] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:12.974] <TB1>     INFO: Expecting 2560 events.
[15:22:13.935] <TB1>     INFO: 2560 events read in total (246ms).
[15:22:13.935] <TB1>     INFO: Test took 1467ms.
[15:22:14.963] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:22:14.963] <TB1>     INFO: PH scale (per ROC):    71  79  75  77  81  82  93  78  81  75  78  78  85  91  80  84
[15:22:14.963] <TB1>     INFO: PH offset (per ROC):  188 166 192 179 179 177 156 173 171 187 182 184 171 177 185 173
[15:22:15.134] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:22:15.137] <TB1>     INFO: ######################################################################
[15:22:15.137] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:22:15.137] <TB1>     INFO: ######################################################################
[15:22:15.137] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:22:15.148] <TB1>     INFO: scanning low vcal = 10
[15:22:15.489] <TB1>     INFO: Expecting 41600 events.
[15:22:19.223] <TB1>     INFO: 41600 events read in total (3019ms).
[15:22:19.224] <TB1>     INFO: Test took 4076ms.
[15:22:19.225] <TB1>     INFO: scanning low vcal = 20
[15:22:19.733] <TB1>     INFO: Expecting 41600 events.
[15:22:23.456] <TB1>     INFO: 41600 events read in total (3008ms).
[15:22:23.457] <TB1>     INFO: Test took 4232ms.
[15:22:23.458] <TB1>     INFO: scanning low vcal = 30
[15:22:23.965] <TB1>     INFO: Expecting 41600 events.
[15:22:27.707] <TB1>     INFO: 41600 events read in total (3027ms).
[15:22:27.707] <TB1>     INFO: Test took 4249ms.
[15:22:27.709] <TB1>     INFO: scanning low vcal = 40
[15:22:28.211] <TB1>     INFO: Expecting 41600 events.
[15:22:32.482] <TB1>     INFO: 41600 events read in total (3556ms).
[15:22:32.483] <TB1>     INFO: Test took 4774ms.
[15:22:32.486] <TB1>     INFO: scanning low vcal = 50
[15:22:32.908] <TB1>     INFO: Expecting 41600 events.
[15:22:37.194] <TB1>     INFO: 41600 events read in total (3571ms).
[15:22:37.195] <TB1>     INFO: Test took 4709ms.
[15:22:37.198] <TB1>     INFO: scanning low vcal = 60
[15:22:37.619] <TB1>     INFO: Expecting 41600 events.
[15:22:41.889] <TB1>     INFO: 41600 events read in total (3555ms).
[15:22:41.890] <TB1>     INFO: Test took 4692ms.
[15:22:41.893] <TB1>     INFO: scanning low vcal = 70
[15:22:42.319] <TB1>     INFO: Expecting 41600 events.
[15:22:46.606] <TB1>     INFO: 41600 events read in total (3572ms).
[15:22:46.606] <TB1>     INFO: Test took 4713ms.
[15:22:46.609] <TB1>     INFO: scanning low vcal = 80
[15:22:47.031] <TB1>     INFO: Expecting 41600 events.
[15:22:51.325] <TB1>     INFO: 41600 events read in total (3578ms).
[15:22:51.325] <TB1>     INFO: Test took 4716ms.
[15:22:51.328] <TB1>     INFO: scanning low vcal = 90
[15:22:51.751] <TB1>     INFO: Expecting 41600 events.
[15:22:56.033] <TB1>     INFO: 41600 events read in total (3567ms).
[15:22:56.034] <TB1>     INFO: Test took 4706ms.
[15:22:56.037] <TB1>     INFO: scanning low vcal = 100
[15:22:56.461] <TB1>     INFO: Expecting 41600 events.
[15:23:00.865] <TB1>     INFO: 41600 events read in total (3689ms).
[15:23:00.865] <TB1>     INFO: Test took 4828ms.
[15:23:00.868] <TB1>     INFO: scanning low vcal = 110
[15:23:01.289] <TB1>     INFO: Expecting 41600 events.
[15:23:05.561] <TB1>     INFO: 41600 events read in total (3557ms).
[15:23:05.562] <TB1>     INFO: Test took 4694ms.
[15:23:05.565] <TB1>     INFO: scanning low vcal = 120
[15:23:05.986] <TB1>     INFO: Expecting 41600 events.
[15:23:10.258] <TB1>     INFO: 41600 events read in total (3557ms).
[15:23:10.259] <TB1>     INFO: Test took 4694ms.
[15:23:10.262] <TB1>     INFO: scanning low vcal = 130
[15:23:10.685] <TB1>     INFO: Expecting 41600 events.
[15:23:14.962] <TB1>     INFO: 41600 events read in total (3562ms).
[15:23:14.962] <TB1>     INFO: Test took 4700ms.
[15:23:14.965] <TB1>     INFO: scanning low vcal = 140
[15:23:15.385] <TB1>     INFO: Expecting 41600 events.
[15:23:19.661] <TB1>     INFO: 41600 events read in total (3561ms).
[15:23:19.662] <TB1>     INFO: Test took 4697ms.
[15:23:19.664] <TB1>     INFO: scanning low vcal = 150
[15:23:20.087] <TB1>     INFO: Expecting 41600 events.
[15:23:24.358] <TB1>     INFO: 41600 events read in total (3556ms).
[15:23:24.359] <TB1>     INFO: Test took 4695ms.
[15:23:24.362] <TB1>     INFO: scanning low vcal = 160
[15:23:24.784] <TB1>     INFO: Expecting 41600 events.
[15:23:29.054] <TB1>     INFO: 41600 events read in total (3555ms).
[15:23:29.055] <TB1>     INFO: Test took 4693ms.
[15:23:29.058] <TB1>     INFO: scanning low vcal = 170
[15:23:29.481] <TB1>     INFO: Expecting 41600 events.
[15:23:33.749] <TB1>     INFO: 41600 events read in total (3553ms).
[15:23:33.749] <TB1>     INFO: Test took 4691ms.
[15:23:33.754] <TB1>     INFO: scanning low vcal = 180
[15:23:34.178] <TB1>     INFO: Expecting 41600 events.
[15:23:38.460] <TB1>     INFO: 41600 events read in total (3567ms).
[15:23:38.460] <TB1>     INFO: Test took 4706ms.
[15:23:38.463] <TB1>     INFO: scanning low vcal = 190
[15:23:38.885] <TB1>     INFO: Expecting 41600 events.
[15:23:43.165] <TB1>     INFO: 41600 events read in total (3565ms).
[15:23:43.166] <TB1>     INFO: Test took 4703ms.
[15:23:43.169] <TB1>     INFO: scanning low vcal = 200
[15:23:43.590] <TB1>     INFO: Expecting 41600 events.
[15:23:47.864] <TB1>     INFO: 41600 events read in total (3559ms).
[15:23:47.864] <TB1>     INFO: Test took 4695ms.
[15:23:47.867] <TB1>     INFO: scanning low vcal = 210
[15:23:48.289] <TB1>     INFO: Expecting 41600 events.
[15:23:52.570] <TB1>     INFO: 41600 events read in total (3566ms).
[15:23:52.571] <TB1>     INFO: Test took 4704ms.
[15:23:52.573] <TB1>     INFO: scanning low vcal = 220
[15:23:52.995] <TB1>     INFO: Expecting 41600 events.
[15:23:57.262] <TB1>     INFO: 41600 events read in total (3552ms).
[15:23:57.263] <TB1>     INFO: Test took 4690ms.
[15:23:57.266] <TB1>     INFO: scanning low vcal = 230
[15:23:57.686] <TB1>     INFO: Expecting 41600 events.
[15:24:01.961] <TB1>     INFO: 41600 events read in total (3560ms).
[15:24:01.962] <TB1>     INFO: Test took 4696ms.
[15:24:01.966] <TB1>     INFO: scanning low vcal = 240
[15:24:02.391] <TB1>     INFO: Expecting 41600 events.
[15:24:06.656] <TB1>     INFO: 41600 events read in total (3550ms).
[15:24:06.657] <TB1>     INFO: Test took 4691ms.
[15:24:06.660] <TB1>     INFO: scanning low vcal = 250
[15:24:07.081] <TB1>     INFO: Expecting 41600 events.
[15:24:11.305] <TB1>     INFO: 41600 events read in total (3509ms).
[15:24:11.306] <TB1>     INFO: Test took 4646ms.
[15:24:11.310] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:24:11.734] <TB1>     INFO: Expecting 41600 events.
[15:24:15.945] <TB1>     INFO: 41600 events read in total (3496ms).
[15:24:15.946] <TB1>     INFO: Test took 4636ms.
[15:24:15.949] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:24:16.374] <TB1>     INFO: Expecting 41600 events.
[15:24:20.589] <TB1>     INFO: 41600 events read in total (3499ms).
[15:24:20.590] <TB1>     INFO: Test took 4640ms.
[15:24:20.593] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:24:21.019] <TB1>     INFO: Expecting 41600 events.
[15:24:25.237] <TB1>     INFO: 41600 events read in total (3503ms).
[15:24:25.237] <TB1>     INFO: Test took 4644ms.
[15:24:25.241] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:24:25.667] <TB1>     INFO: Expecting 41600 events.
[15:24:29.881] <TB1>     INFO: 41600 events read in total (3499ms).
[15:24:29.882] <TB1>     INFO: Test took 4641ms.
[15:24:29.886] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:24:30.308] <TB1>     INFO: Expecting 41600 events.
[15:24:34.523] <TB1>     INFO: 41600 events read in total (3500ms).
[15:24:34.524] <TB1>     INFO: Test took 4638ms.
[15:24:35.058] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:24:35.062] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:24:35.062] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:24:35.062] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:24:35.063] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:24:35.063] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:24:35.063] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:24:35.063] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:24:35.063] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:24:35.064] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:24:35.064] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:24:35.064] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:24:35.064] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:24:35.064] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:24:35.065] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:24:35.065] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:24:35.065] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:25:14.955] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:25:14.955] <TB1>     INFO: non-linearity mean:  0.968 0.970 0.952 0.955 0.955 0.962 0.965 0.958 0.960 0.965 0.961 0.965 0.954 0.967 0.967 0.966
[15:25:14.955] <TB1>     INFO: non-linearity RMS:   0.005 0.005 0.006 0.007 0.006 0.005 0.004 0.006 0.005 0.005 0.006 0.006 0.006 0.005 0.004 0.004
[15:25:14.955] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:25:14.977] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:25:14.000] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:25:15.023] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:25:15.045] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:25:15.068] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:25:15.090] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:25:15.113] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:25:15.135] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:25:15.157] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:25:15.180] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:25:15.202] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:25:15.225] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:25:15.247] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:25:15.269] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:25:15.292] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-H-2-47_FPIXTest-17C-Nebraska-160304-1409_2016-03-04_14h09m_1457122155//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:25:15.314] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[15:25:15.314] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:25:15.321] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:25:15.321] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:25:15.325] <TB1>     INFO: ######################################################################
[15:25:15.325] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:25:15.325] <TB1>     INFO: ######################################################################
[15:25:15.327] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:25:15.337] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:25:15.337] <TB1>     INFO:     run 1 of 1
[15:25:15.337] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:25:15.682] <TB1>     INFO: Expecting 3120000 events.
[15:26:06.086] <TB1>     INFO: 1261570 events read in total (49689ms).
[15:26:54.884] <TB1>     INFO: 2516930 events read in total (98487ms).
[15:27:17.998] <TB1>     INFO: 3120000 events read in total (121602ms).
[15:27:18.045] <TB1>     INFO: Test took 122708ms.
[15:27:18.126] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:27:18.271] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:27:19.746] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:27:21.262] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:27:22.745] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:27:24.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:27:25.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:27:27.155] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:27:28.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:27:30.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:27:31.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:27:33.077] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:27:34.606] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:27:36.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:27:37.553] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:27:38.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:27:40.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:27:41.960] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 410398720
[15:27:41.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:27:41.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 80.284, RMS = 1.11212
[15:27:41.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:27:41.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:27:41.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.6762, RMS = 1.20659
[15:27:41.991] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:27:41.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:27:41.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.0216, RMS = 1.52926
[15:27:41.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 90
[15:27:41.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:27:41.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 83.0167, RMS = 1.50129
[15:27:41.992] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 91
[15:27:41.993] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:27:41.994] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.2281, RMS = 1.33379
[15:27:41.994] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:27:41.994] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:27:41.994] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.9077, RMS = 1.7794
[15:27:41.994] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:27:41.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:27:41.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 87.9009, RMS = 2.27098
[15:27:41.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 100
[15:27:41.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:27:41.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 85.3407, RMS = 2.21171
[15:27:41.995] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 97
[15:27:41.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:27:41.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.6433, RMS = 1.44523
[15:27:41.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:27:41.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:27:41.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.671, RMS = 1.84974
[15:27:41.996] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:27:41.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:27:41.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 71.4635, RMS = 2.3454
[15:27:41.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:27:41.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:27:41.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 71.0097, RMS = 2.51111
[15:27:41.997] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:27:41.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:27:41.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.6355, RMS = 1.32253
[15:27:41.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:27:41.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:27:41.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 83.1425, RMS = 1.55139
[15:27:41.998] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 91
[15:27:41.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:27:41.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.2804, RMS = 1.0326
[15:27:41.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:27:41.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:27:41.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.0467, RMS = 0.946436
[15:27:41.999] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:27:41.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:27:41.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.8748, RMS = 1.34509
[15:27:41.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 82
[15:27:41.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:27:41.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.7302, RMS = 1.30208
[15:27:41.000] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:27:41.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:27:41.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.9325, RMS = 1.39696
[15:27:41.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:27:41.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:27:41.001] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 83.2634, RMS = 1.62219
[15:27:41.002] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 92
[15:27:41.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:27:41.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.7211, RMS = 1.40497
[15:27:41.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:27:41.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:27:41.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 83.7258, RMS = 1.59035
[15:27:41.003] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 92
[15:27:41.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:27:41.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 84.1674, RMS = 2.03421
[15:27:41.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 95
[15:27:41.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:27:41.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 86.3752, RMS = 2.05767
[15:27:41.004] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 97
[15:27:41.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:27:41.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.365, RMS = 1.81912
[15:27:41.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:27:41.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:27:41.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.8974, RMS = 2.08681
[15:27:41.005] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:27:41.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:27:41.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.8868, RMS = 1.72101
[15:27:41.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:27:41.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:27:41.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.1655, RMS = 1.76644
[15:27:41.006] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:27:42.007] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:27:42.007] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.2143, RMS = 1.90799
[15:27:42.007] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 92
[15:27:42.007] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:27:42.007] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.6152, RMS = 1.6881
[15:27:42.007] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 91
[15:27:42.008] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:27:42.008] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.3767, RMS = 1.42794
[15:27:42.008] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:27:42.008] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:27:42.008] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.4829, RMS = 1.49401
[15:27:42.008] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:27:42.011] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:27:42.011] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    3    0   13   17    3    0    0   12    0    0    1    0
[15:27:42.011] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:27:42.104] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:27:42.104] <TB1>     INFO: enter test to run
[15:27:42.104] <TB1>     INFO:   test:  no parameter change
[15:27:42.105] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[15:27:42.106] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 475.1mA
[15:27:42.106] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:27:42.107] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:27:42.632] <TB1>    QUIET: Connection to board 26 closed.
[15:27:42.634] <TB1>     INFO: pXar: this is the end, my friend
[15:27:42.634] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
