  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir 
INFO: [HLS 200-2006] Changing directory to /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/IDCT2.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/IDCT2.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/transform_coeffs.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=IDCT2' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(21)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(16)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-s' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(1)
INFO: [HLS 200-1465] Applying ini 'freqhz=300MHz' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(14)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(17)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Dec 22 13:40:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/hls_data.json outdir=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/impl/ip srcdir=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/impl/ip/misc
INFO: Copied 18 verilog file(s) to /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/impl/ip/hdl/verilog
INFO: Copied 18 vhdl file(s) to /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/impl/ip/hdl/vhdl/IDCT2.vhd (IDCT2)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem0
INFO: Add axi4full interface m_axi_gmem1
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/impl/ip/component.xml
Generating XO file: IDCT2.xo in directory /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/..
Running: package_xo -xo_path /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/../IDCT2.xo -kernel_xml /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/kernel.xml -kernel_name IDCT2 -ip_directory /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/impl/ip -kernel_files {/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/../../src/IDCT2.cpp /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/../../src/transform_coeffs.h} -hls_directory /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/impl/misc/hls_files -kernel_json /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/hls_data.json
INFO: Created IP archive /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/impl/ip/xilinx_com_hls_IDCT2_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Dec 22 13:40:23 2025...
INFO: [HLS 200-802] Generated output file dct2_dir/IDCT2.xo
INFO: [HLS 200-112] Total CPU user time: 15.09 seconds. Total CPU system time: 0.6 seconds. Total elapsed time: 24.94 seconds; peak allocated memory: 978.398 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 28s
