[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  23581       tick       4343913       1886471       1831295       4343913 
      2  23581       tick       5835957       2640482       2616297       5835957 
      3  23581       tick       5842497       2640488       2618204       5842497 
      4  23581       tick       5850646       2646144       2630042       5850646 
      5  23581       tick       5830289       2638624       2613148       5830289 
      6  23581       tick       5839581       2643229       2625049       5839581 
      7  23581       tick       5842818       2644578       2623158       5842818 
      8  23581       tick       5836457       2642365       2619418       5836457 
      9  23581       tick       5855760       2647191       2628953       5855760 
     10  23581       tick       5851752       2646077       2625741       5851752 
     11  23581       tick       5830019       2639471       2617524       5830019 
     12  23581       tick       5849868       2647790       2628913       5849868 
     13  23581       tick       5839334       2640438       2616627       5839334 
     14  23581       tick       5836710       2643551       2624848       5836710 
     15  23581       tick       5848302       2645607       2624157       5848302 
     16  23581       tick       5836482       2641559       2613796       5836482 
     17  23581       tick       5838962       2642271       2622493       5838962 
     18  23581       tick       5849049       2646217       2626895       5849049 
     19  23581       tick       5846231       2644701       2622960       5846231 
     20  23581       exit       4572920       2067691       2053848       4572920 
