;redcode
;assert 1
	SPL 0, <-622
	CMP -279, <-127
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 60
	ADD 210, 60
	JMN @12, #200
	SUB 12, @10
	MOV 701, -20
	SLT 23, 12
	SLT 121, 0
	SLT 121, 0
	JMP 0
	SUB @121, 106
	SUB @0, @2
	SUB @121, 106
	SUB 100, 230
	SUB <-1, <-1
	SUB #332, @200
	SUB @121, 106
	SUB 11, @-10
	JMP -1, @-1
	SUB @127, 106
	SLT 23, 12
	SUB <0, -0
	SUB <-1, <-1
	JMP 13, #200
	SUB 100, 230
	SUB 20, 23
	SLT 23, 12
	SUB @0, @2
	SUB <-1, <-1
	ADD #233, <1
	SUB 20, 23
	ADD #102, 200
	MOV 701, -20
	SUB @20, @509
	SLT 23, 312
	SLT 121, 130
	DJN -1, @-20
	MOV 701, -20
	MOV 701, -20
	SUB @20, @509
	ADD @0, <0
	SLT 23, 12
	MOV 701, -20
	ADD @124, 106
	DJN -1, @-20
	DJN -1, @-20
	CMP 2, -50
	JMN @12, #200
