
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 119787 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2140.875 ; gain = 202.688 ; free physical = 17074 ; free virtual = 24427
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:8541]
INFO: [Synth 8-6157] synthesizing module 'jay' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:8161]
INFO: [Synth 8-6157] synthesizing module 'central_processing_unit' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:40]
	Parameter STATE__RESET bound to: 8'b00000000 
	Parameter STATE__FETCH__0 bound to: 8'b00000001 
	Parameter STATE__FETCH__1 bound to: 8'b00000010 
	Parameter STATE__DECODE bound to: 8'b00000011 
	Parameter STATE__LB__0 bound to: 8'b00000100 
	Parameter STATE__LB__1 bound to: 8'b00000101 
	Parameter STATE__LB__2 bound to: 8'b00000110 
	Parameter STATE__LB__3 bound to: 8'b00000111 
	Parameter STATE__LH__0 bound to: 8'b00001000 
	Parameter STATE__LH__1 bound to: 8'b00001001 
	Parameter STATE__LH__2 bound to: 8'b00001010 
	Parameter STATE__LH__3 bound to: 8'b00001011 
	Parameter STATE__LW__0 bound to: 8'b00001100 
	Parameter STATE__LW__1 bound to: 8'b00001101 
	Parameter STATE__LW__2 bound to: 8'b00001110 
	Parameter STATE__LW__3 bound to: 8'b00001111 
	Parameter STATE__LD__0 bound to: 8'b00010000 
	Parameter STATE__LD__1 bound to: 8'b00010001 
	Parameter STATE__LD__2 bound to: 8'b00010010 
	Parameter STATE__LD__3 bound to: 8'b00010011 
	Parameter STATE__LBU__0 bound to: 8'b00010100 
	Parameter STATE__LBU__1 bound to: 8'b00010101 
	Parameter STATE__LBU__2 bound to: 8'b00010110 
	Parameter STATE__LBU__3 bound to: 8'b00010111 
	Parameter STATE__LHU__0 bound to: 8'b00011000 
	Parameter STATE__LHU__1 bound to: 8'b00011001 
	Parameter STATE__LHU__2 bound to: 8'b00011010 
	Parameter STATE__LHU__3 bound to: 8'b00011011 
	Parameter STATE__LWU__0 bound to: 8'b00011100 
	Parameter STATE__LWU__1 bound to: 8'b00011101 
	Parameter STATE__LWU__2 bound to: 8'b00011110 
	Parameter STATE__LWU__3 bound to: 8'b00011111 
	Parameter STATE__SB__0 bound to: 8'b00100000 
	Parameter STATE__SB__1 bound to: 8'b00100001 
	Parameter STATE__SB__2 bound to: 8'b00100010 
	Parameter STATE__SB__3 bound to: 8'b00100011 
	Parameter STATE__SH__0 bound to: 8'b00100100 
	Parameter STATE__SH__1 bound to: 8'b00100101 
	Parameter STATE__SH__2 bound to: 8'b00100110 
	Parameter STATE__SH__3 bound to: 8'b00100111 
	Parameter STATE__SW__0 bound to: 8'b00101000 
	Parameter STATE__SW__1 bound to: 8'b00101001 
	Parameter STATE__SW__2 bound to: 8'b00101010 
	Parameter STATE__SW__3 bound to: 8'b00101011 
	Parameter STATE__SD__0 bound to: 8'b00101100 
	Parameter STATE__SD__1 bound to: 8'b00101101 
	Parameter STATE__SD__2 bound to: 8'b00101110 
	Parameter STATE__SD__3 bound to: 8'b00101111 
	Parameter STATE__ADD__0 bound to: 8'b00110000 
	Parameter STATE__ADD__1 bound to: 8'b00110001 
	Parameter STATE__ADD__2 bound to: 8'b00110010 
	Parameter STATE__SUB__0 bound to: 8'b00110011 
	Parameter STATE__SUB__1 bound to: 8'b00110100 
	Parameter STATE__SUB__2 bound to: 8'b00110101 
	Parameter STATE__SLL__0 bound to: 8'b00110110 
	Parameter STATE__SLL__1 bound to: 8'b00110111 
	Parameter STATE__SLL__2 bound to: 8'b00111000 
	Parameter STATE__SLT__0 bound to: 8'b00111001 
	Parameter STATE__SLT__1 bound to: 8'b00111010 
	Parameter STATE__SLT__2 bound to: 8'b00111011 
	Parameter STATE__SLTU__0 bound to: 8'b00111100 
	Parameter STATE__SLTU__1 bound to: 8'b00111101 
	Parameter STATE__SLTU__2 bound to: 8'b00111110 
	Parameter STATE__XOR__0 bound to: 8'b00111111 
	Parameter STATE__XOR__1 bound to: 8'b01000000 
	Parameter STATE__XOR__2 bound to: 8'b01000001 
	Parameter STATE__SRL__0 bound to: 8'b01000010 
	Parameter STATE__SRL__1 bound to: 8'b01000011 
	Parameter STATE__SRL__2 bound to: 8'b01000100 
	Parameter STATE__SRA__0 bound to: 8'b01000101 
	Parameter STATE__SRA__1 bound to: 8'b01000110 
	Parameter STATE__SRA__2 bound to: 8'b01000111 
	Parameter STATE__OR__0 bound to: 8'b01001000 
	Parameter STATE__OR__1 bound to: 8'b01001001 
	Parameter STATE__OR__2 bound to: 8'b01001010 
	Parameter STATE__AND__0 bound to: 8'b01001011 
	Parameter STATE__AND__1 bound to: 8'b01001100 
	Parameter STATE__AND__2 bound to: 8'b01001101 
	Parameter STATE__LUI bound to: 8'b01001110 
	Parameter STATE__ADDW__0 bound to: 8'b01001111 
	Parameter STATE__ADDW__1 bound to: 8'b01010000 
	Parameter STATE__ADDW__2 bound to: 8'b01010001 
	Parameter STATE__SUBW__0 bound to: 8'b01010010 
	Parameter STATE__SUBW__1 bound to: 8'b01010011 
	Parameter STATE__SUBW__2 bound to: 8'b01010100 
	Parameter STATE__SLLW__0 bound to: 8'b01010101 
	Parameter STATE__SLLW__1 bound to: 8'b01010110 
	Parameter STATE__SLLW__2 bound to: 8'b01010111 
	Parameter STATE__SRLW__0 bound to: 8'b01011000 
	Parameter STATE__SRLW__1 bound to: 8'b01011001 
	Parameter STATE__SRLW__2 bound to: 8'b01011010 
	Parameter STATE__SRAW__0 bound to: 8'b01011011 
	Parameter STATE__SRAW__1 bound to: 8'b01011100 
	Parameter STATE__SRAW__2 bound to: 8'b01011101 
	Parameter STATE__ADDI__0 bound to: 8'b01011110 
	Parameter STATE__ADDI__1 bound to: 8'b01011111 
	Parameter STATE__SLLI__0 bound to: 8'b01100000 
	Parameter STATE__SLLI__1 bound to: 8'b01100001 
	Parameter STATE__SLTI__0 bound to: 8'b01100010 
	Parameter STATE__SLTI__1 bound to: 8'b01100011 
	Parameter STATE__SLTIU__0 bound to: 8'b01100100 
	Parameter STATE__SLTIU__1 bound to: 8'b01100101 
	Parameter STATE__XORI__0 bound to: 8'b01100110 
	Parameter STATE__XORI__1 bound to: 8'b01100111 
	Parameter STATE__SRLI__0 bound to: 8'b01101000 
	Parameter STATE__SRLI__1 bound to: 8'b01101001 
	Parameter STATE__SRAI__0 bound to: 8'b01101010 
	Parameter STATE__SRAI__1 bound to: 8'b01101011 
	Parameter STATE__ORI__0 bound to: 8'b01101100 
	Parameter STATE__ORI__1 bound to: 8'b01101101 
	Parameter STATE__ANDI__0 bound to: 8'b01101110 
	Parameter STATE__ANDI__1 bound to: 8'b01101111 
	Parameter STATE__ADDIW__0 bound to: 8'b01110000 
	Parameter STATE__ADDIW__1 bound to: 8'b01110001 
	Parameter STATE__SLLIW__0 bound to: 8'b01110010 
	Parameter STATE__SLLIW__1 bound to: 8'b01110011 
	Parameter STATE__SRLIW__0 bound to: 8'b01110100 
	Parameter STATE__SRLIW__1 bound to: 8'b01110101 
	Parameter STATE__SRAIW__0 bound to: 8'b01110110 
	Parameter STATE__SRAIW__1 bound to: 8'b01110111 
	Parameter STATE__AUIPC__0 bound to: 8'b01111000 
	Parameter STATE__AUIPC__1 bound to: 8'b01111001 
	Parameter STATE__JALR__0 bound to: 8'b01111010 
	Parameter STATE__JALR__1 bound to: 8'b01111011 
	Parameter STATE__JAL__0 bound to: 8'b01111100 
	Parameter STATE__JAL__1 bound to: 8'b01111101 
	Parameter STATE__BEQ__0 bound to: 8'b01111110 
	Parameter STATE__BEQ__1 bound to: 8'b01111111 
	Parameter STATE__BEQ__2 bound to: 8'b10000000 
	Parameter STATE__BEQ__3 bound to: 8'b10000001 
	Parameter STATE__BEQ__4 bound to: 8'b10000010 
	Parameter STATE__BEQ__5 bound to: 8'b10000011 
	Parameter STATE__BNE__0 bound to: 8'b10000100 
	Parameter STATE__BNE__1 bound to: 8'b10000101 
	Parameter STATE__BNE__2 bound to: 8'b10000110 
	Parameter STATE__BNE__3 bound to: 8'b10000111 
	Parameter STATE__BNE__4 bound to: 8'b10001000 
	Parameter STATE__BNE__5 bound to: 8'b10001001 
	Parameter STATE__BLT__0 bound to: 8'b10001010 
	Parameter STATE__BLT__1 bound to: 8'b10001011 
	Parameter STATE__BLT__2 bound to: 8'b10001100 
	Parameter STATE__BLT__3 bound to: 8'b10001101 
	Parameter STATE__BLT__4 bound to: 8'b10001110 
	Parameter STATE__BLT__5 bound to: 8'b10001111 
	Parameter STATE__BGE__0 bound to: 8'b10010000 
	Parameter STATE__BGE__1 bound to: 8'b10010001 
	Parameter STATE__BGE__2 bound to: 8'b10010010 
	Parameter STATE__BGE__3 bound to: 8'b10010011 
	Parameter STATE__BGE__4 bound to: 8'b10010100 
	Parameter STATE__BGE__5 bound to: 8'b10010101 
	Parameter STATE__BLTU__0 bound to: 8'b10010110 
	Parameter STATE__BLTU__1 bound to: 8'b10010111 
	Parameter STATE__BLTU__2 bound to: 8'b10011000 
	Parameter STATE__BLTU__3 bound to: 8'b10011001 
	Parameter STATE__BLTU__4 bound to: 8'b10011010 
	Parameter STATE__BLTU__5 bound to: 8'b10011011 
	Parameter STATE__BGEU__0 bound to: 8'b10011100 
	Parameter STATE__BGEU__1 bound to: 8'b10011101 
	Parameter STATE__BGEU__2 bound to: 8'b10011110 
	Parameter STATE__BGEU__3 bound to: 8'b10011111 
	Parameter STATE__BGEU__4 bound to: 8'b10100000 
	Parameter STATE__BGEU__5 bound to: 8'b10100001 
	Parameter STATE__ECALL bound to: 8'b10100010 
	Parameter STATE__EBREAK bound to: 8'b10100011 
	Parameter STATE__WFI bound to: 8'b10100100 
	Parameter STATE__FENCE bound to: 8'b10100101 
	Parameter STATE__FENCE_I bound to: 8'b10100110 
	Parameter STATE__CSRRW__0 bound to: 8'b10100111 
	Parameter STATE__CSRRW__1 bound to: 8'b10101000 
	Parameter STATE__CSRRW__2 bound to: 8'b10101001 
	Parameter STATE__CSRRS__0 bound to: 8'b10101010 
	Parameter STATE__CSRRS__1 bound to: 8'b10101011 
	Parameter STATE__CSRRS__2 bound to: 8'b10101100 
	Parameter STATE__CSRRC__0 bound to: 8'b10101101 
	Parameter STATE__CSRRC__1 bound to: 8'b10101110 
	Parameter STATE__CSRRC__2 bound to: 8'b10101111 
	Parameter STATE__CSRRWI__0 bound to: 8'b10110000 
	Parameter STATE__CSRRWI__1 bound to: 8'b10110001 
	Parameter STATE__CSRRWI__2 bound to: 8'b10110010 
	Parameter STATE__CSRRSI__0 bound to: 8'b10110011 
	Parameter STATE__CSRRSI__1 bound to: 8'b10110100 
	Parameter STATE__CSRRSI__2 bound to: 8'b10110101 
	Parameter STATE__CSRRCI__0 bound to: 8'b10110110 
	Parameter STATE__CSRRCI__1 bound to: 8'b10110111 
	Parameter STATE__CSRRCI__2 bound to: 8'b10111000 
	Parameter STATE__MRET__0 bound to: 8'b10111001 
	Parameter STATE__MRET__1 bound to: 8'b10111010 
	Parameter STATE__TRAP__0 bound to: 8'b10111011 
	Parameter STATE__TRAP__1 bound to: 8'b10111100 
	Parameter STATE__TRAP__2 bound to: 8'b10111101 
	Parameter STATE__EXCEPTION__INSTRUCTION_ADDRESS_MISALIGNED__0 bound to: 8'b10111110 
	Parameter STATE__EXCEPTION__INSTRUCTION_ADDRESS_MISALIGNED__0__JALR bound to: 8'b10111111 
	Parameter STATE__EXCEPTION__INSTRUCTION_ADDRESS_MISALIGNED__1 bound to: 8'b11000000 
	Parameter STATE__EXCEPTION__INSTRUCTION_ACCESS_FAULT__0 bound to: 8'b11000001 
	Parameter STATE__EXCEPTION__INSTRUCTION_ACCESS_FAULT__1 bound to: 8'b11000010 
	Parameter STATE__EXCEPTION__ILLEGAL_INSTRUCTION bound to: 8'b11000011 
	Parameter STATE__EXCEPTION__LOAD_ADDRESS_MISALIGNED__0 bound to: 8'b11000100 
	Parameter STATE__EXCEPTION__LOAD_ADDRESS_MISALIGNED__1 bound to: 8'b11000101 
	Parameter STATE__EXCEPTION__LOAD_ACCESS_FAULT__0 bound to: 8'b11000110 
	Parameter STATE__EXCEPTION__LOAD_ACCESS_FAULT__1 bound to: 8'b11000111 
	Parameter STATE__EXCEPTION__STORE_ADDRESS_MISALIGNED__0 bound to: 8'b11001000 
	Parameter STATE__EXCEPTION__STORE_ADDRESS_MISALIGNED__1 bound to: 8'b11001001 
	Parameter STATE__EXCEPTION__STORE_ACCESS_FAULT__0 bound to: 8'b11001010 
	Parameter STATE__EXCEPTION__STORE_ACCESS_FAULT__1 bound to: 8'b11001011 
	Parameter STATE__INTERRUPT__SOFTWARE bound to: 8'b11001100 
	Parameter STATE__INTERRUPT__TIMER bound to: 8'b11001101 
	Parameter STATE__INTERRUPT__EXTERNAL bound to: 8'b11001110 
	Parameter STATE__FATAL bound to: 8'b11001111 
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4223]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4255]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4270]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4303]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4323]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4348]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4390]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4399]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4383]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4414]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4438]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4451]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4460]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4469]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4478]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4487]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4500]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4509]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4527]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4540]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4549]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4524]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4564]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4593]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4609]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4606]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4267]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4661]
WARNING: [Synth 8-87] always_comb on 'imm_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4256]
WARNING: [Synth 8-87] always_comb on 'op_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4273]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (1#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4223]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:3444]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop' (2#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:3444]
INFO: [Synth 8-6157] synthesizing module 'arithmetic_logic_unit' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:3216]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:3314]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:3230]
WARNING: [Synth 8-87] always_comb on 'c_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:3233]
INFO: [Synth 8-6155] done synthesizing module 'arithmetic_logic_unit' (4#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:3216]
INFO: [Synth 8-6157] synthesizing module 'comparator' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4197]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (5#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4197]
INFO: [Synth 8-6157] synthesizing module 'control_and_status_registers' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4903]
	Parameter STATE__MINSTRET__NORMAL bound to: 1'b0 
	Parameter STATE__MINSTRET__WRITE_OCCURED bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:5143]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized0' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter RESET_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized0' (5#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized1' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 62 - type: integer 
	Parameter RESET_VALUE bound to: 62'b00000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized1' (5#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized2' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized2' (5#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized3' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized3' (5#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized4' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 63 - type: integer 
	Parameter RESET_VALUE bound to: 63'b000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized4' (5#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
WARNING: [Synth 8-87] always_comb on 'rd_data_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:5146]
WARNING: [Synth 8-3848] Net mstatus__mpie in module/entity control_and_status_registers does not have driver. [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4998]
WARNING: [Synth 8-3848] Net mstatus__spie in module/entity control_and_status_registers does not have driver. [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4996]
WARNING: [Synth 8-3848] Net en__mscratch in module/entity control_and_status_registers does not have driver. [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:5100]
INFO: [Synth 8-6155] done synthesizing module 'control_and_status_registers' (6#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4903]
WARNING: [Synth 8-6090] variable 'csr__wr_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:2848]
WARNING: [Synth 8-6090] variable 'csr__wr_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:2849]
WARNING: [Synth 8-6090] variable 'csr__wr_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:3110]
WARNING: [Synth 8-6090] variable 'csr__wr_data' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:3111]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:466]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized5' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized5' (6#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized6' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter RESET_VALUE bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized6' (6#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized7' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized7' (6#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
WARNING: [Synth 8-87] always_comb on 'addr_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:489]
INFO: [Synth 8-6155] done synthesizing module 'central_processing_unit' (7#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:40]
INFO: [Synth 8-6157] synthesizing module 'memory_management_unit' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7080]
	Parameter STATE__RESET bound to: 4'b0000 
	Parameter STATE__READY bound to: 4'b0001 
	Parameter STATE__PMA_CHECK bound to: 4'b0010 
	Parameter STATE__REQ bound to: 4'b0011 
	Parameter STATE__RESP bound to: 4'b0100 
	Parameter STATE__ACCESS_FAULT bound to: 4'b0101 
	Parameter STATE__MISALIGNED_ADDRESS bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'physical_memory_attribute_checker' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6587]
INFO: [Synth 8-6155] done synthesizing module 'physical_memory_attribute_checker' (8#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6587]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7261]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized8' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 40 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized8' (8#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized9' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized9' (8#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized10' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized10' (8#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
WARNING: [Synth 8-87] always_comb on 'pmar_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7194]
WARNING: [Synth 8-87] always_comb on 'cpu_to_mmu__ready_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7267]
WARNING: [Synth 8-87] always_comb on 'cpu_to_mmu__resp_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7268]
WARNING: [Synth 8-87] always_comb on 'cpu_to_mmu__rd_data_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7269]
WARNING: [Synth 8-87] always_comb on 'mmu_to_bus__cs_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7270]
WARNING: [Synth 8-87] always_comb on 'en__a_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7271]
WARNING: [Synth 8-87] always_comb on 'en__b_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7272]
WARNING: [Synth 8-87] always_comb on 'state__n_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7273]
INFO: [Synth 8-6155] done synthesizing module 'memory_management_unit' (9#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7080]
INFO: [Synth 8-6157] synthesizing module 'memory_controller' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6941]
	Parameter STATE__IDLE bound to: 3'b000 
	Parameter STATE__WRITE bound to: 3'b001 
	Parameter STATE__READ__0 bound to: 3'b010 
	Parameter STATE__READ__1 bound to: 3'b011 
	Parameter STATE__READ__2 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7013]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized11' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter RESET_VALUE bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized11' (9#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
WARNING: [Synth 8-87] always_comb on 'state__n_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7019]
INFO: [Synth 8-6155] done synthesizing module 'memory_controller' (10#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6941]
INFO: [Synth 8-6157] synthesizing module 'platform_level_interrupt_controller' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:5868]
INFO: [Synth 8-6157] synthesizing module 'platform_level_interrupt_controller__core' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:5947]
INFO: [Synth 8-6157] synthesizing module 'sr_flip_flop' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sr_flip_flop' (11#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'platform_level_interrupt_controller__priority_mux' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6330]
INFO: [Synth 8-6155] done synthesizing module 'platform_level_interrupt_controller__priority_mux' (12#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6330]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6098]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized12' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized12' (12#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6218]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6235]
INFO: [Synth 8-6155] done synthesizing module 'platform_level_interrupt_controller__core' (13#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:5947]
INFO: [Synth 8-6157] synthesizing module 'platform_level_interrupt_controller__gateway' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6252]
	Parameter STATE__READY bound to: 2'b00 
	Parameter STATE__REQUEST_INTERRUPT bound to: 2'b01 
	Parameter STATE__WAIT bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6285]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized13' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized13' (13#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'platform_level_interrupt_controller__gateway' (14#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6252]
WARNING: [Synth 8-3848] Net request__0 in module/entity platform_level_interrupt_controller does not have driver. [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:5904]
INFO: [Synth 8-6155] done synthesizing module 'platform_level_interrupt_controller' (15#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:5868]
INFO: [Synth 8-6157] synthesizing module 'machine_timer_registers' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:5743]
INFO: [Synth 8-6155] done synthesizing module 'machine_timer_registers' (16#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:5743]
INFO: [Synth 8-6157] synthesizing module 'physical_memory_attribute_registers' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6401]
WARNING: [Synth 8-151] case item 3'b000 is unreachable [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6457]
WARNING: [Synth 8-151] case item 3'b001 is unreachable [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6457]
WARNING: [Synth 8-151] case item 3'b010 is unreachable [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6457]
WARNING: [Synth 8-151] case item 3'b011 is unreachable [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6457]
WARNING: [Synth 8-87] always_comb on 'rd_data_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6460]
INFO: [Synth 8-6155] done synthesizing module 'physical_memory_attribute_registers' (17#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6401]
INFO: [Synth 8-6157] synthesizing module 'general_purpose_input_output' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6638]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6757]
INFO: [Synth 8-6157] synthesizing module 'd_flip_flop__parameterized14' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'd_flip_flop__parameterized14' (17#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'general_purpose_input_output' (18#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6638]
INFO: [Synth 8-6157] synthesizing module 'bus' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7533]
INFO: [Synth 8-6157] synthesizing module 'bus__decoder' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7882]
INFO: [Synth 8-155] case statement is not full and has no default [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7903]
WARNING: [Synth 8-87] always_comb on 'sel_reg' did not result in combinational logic [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7906]
INFO: [Synth 8-6155] done synthesizing module 'bus__decoder' (19#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7882]
INFO: [Synth 8-6157] synthesizing module 'bus__multiplexor' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7943]
INFO: [Synth 8-6155] done synthesizing module 'bus__multiplexor' (20#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7943]
INFO: [Synth 8-6155] done synthesizing module 'bus' (21#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7533]
WARNING: [Synth 8-3848] Net rd_data__5 in module/entity jay does not have driver. [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:8290]
WARNING: [Synth 8-3848] Net rd_data__6 in module/entity jay does not have driver. [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:8299]
WARNING: [Synth 8-3848] Net rd_data__7 in module/entity jay does not have driver. [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:8308]
WARNING: [Synth 8-3848] Net irq__0 in module/entity jay does not have driver. [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:8214]
WARNING: [Synth 8-3848] Net irq__1 in module/entity jay does not have driver. [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:8215]
INFO: [Synth 8-6155] done synthesizing module 'jay' (22#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:8161]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/home/seankent/bluejay/vivado/bluejay/bluejay.runs/synth_1/.Xil/Vivado-119760-seankent/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (23#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.runs/synth_1/.Xil/Vivado-119760-seankent/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (24#1) [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:8541]
WARNING: [Synth 8-3917] design top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port led16_g driven by constant 0
WARNING: [Synth 8-3917] design top has port led16_r driven by constant 0
WARNING: [Synth 8-3917] design top has port led17_b driven by constant 0
WARNING: [Synth 8-3917] design top has port led17_g driven by constant 0
WARNING: [Synth 8-3917] design top has port led17_r driven by constant 0
WARNING: [Synth 8-3917] design top has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design top has port ca driven by constant 0
WARNING: [Synth 8-3917] design top has port cb driven by constant 0
WARNING: [Synth 8-3917] design top has port cc driven by constant 0
WARNING: [Synth 8-3917] design top has port cd driven by constant 0
WARNING: [Synth 8-3917] design top has port ce driven by constant 0
WARNING: [Synth 8-3917] design top has port cf driven by constant 0
WARNING: [Synth 8-3917] design top has port cg driven by constant 0
WARNING: [Synth 8-3331] design bus__multiplexor has unconnected port clk
WARNING: [Synth 8-3331] design bus__multiplexor has unconnected port rst
WARNING: [Synth 8-3331] design bus__decoder has unconnected port clk
WARNING: [Synth 8-3331] design bus__decoder has unconnected port rst
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port pmar__4[7]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port pmar__4[6]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port pmar__5[7]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port pmar__5[6]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port pmar__6[7]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port pmar__6[6]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port pmar__7[7]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port pmar__7[6]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port clk
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port rst
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port cs
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port we
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port wr_data[7]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port wr_data[6]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port wr_data[5]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port wr_data[4]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port wr_data[3]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port wr_data[2]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port wr_data[1]
WARNING: [Synth 8-3331] design physical_memory_attribute_registers has unconnected port wr_data[0]
WARNING: [Synth 8-3331] design platform_level_interrupt_controller__priority_mux has unconnected port clk
WARNING: [Synth 8-3331] design platform_level_interrupt_controller__priority_mux has unconnected port rst
WARNING: [Synth 8-3331] design platform_level_interrupt_controller__core has unconnected port request__0
WARNING: [Synth 8-3331] design platform_level_interrupt_controller has unconnected port irq__0
WARNING: [Synth 8-3331] design physical_memory_attribute_checker has unconnected port clk
WARNING: [Synth 8-3331] design physical_memory_attribute_checker has unconnected port rst
WARNING: [Synth 8-3331] design physical_memory_attribute_checker has unconnected port pmar[7]
WARNING: [Synth 8-3331] design physical_memory_attribute_checker has unconnected port pmar[6]
WARNING: [Synth 8-3331] design physical_memory_attribute_checker has unconnected port pmar[0]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[63]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[62]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[61]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[60]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[59]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[58]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[57]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[56]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[55]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[54]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[53]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[52]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[51]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[50]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[49]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[48]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[47]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[46]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[45]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[44]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[43]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[42]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[41]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[40]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port mmu_to_bus__resp
WARNING: [Synth 8-3331] design control_and_status_registers has unconnected port eip
WARNING: [Synth 8-3331] design control_and_status_registers has unconnected port tip
WARNING: [Synth 8-3331] design comparator has unconnected port clk
WARNING: [Synth 8-3331] design comparator has unconnected port rst
WARNING: [Synth 8-3331] design arithmetic_logic_unit has unconnected port clk
WARNING: [Synth 8-3331] design arithmetic_logic_unit has unconnected port rst
WARNING: [Synth 8-3331] design register_file has unconnected port rst
WARNING: [Synth 8-3331] design decoder has unconnected port clk
WARNING: [Synth 8-3331] design decoder has unconnected port rst
WARNING: [Synth 8-3331] design top has unconnected port sw[15]
WARNING: [Synth 8-3331] design top has unconnected port sw[14]
WARNING: [Synth 8-3331] design top has unconnected port sw[13]
WARNING: [Synth 8-3331] design top has unconnected port sw[12]
WARNING: [Synth 8-3331] design top has unconnected port sw[11]
WARNING: [Synth 8-3331] design top has unconnected port sw[10]
WARNING: [Synth 8-3331] design top has unconnected port sw[9]
WARNING: [Synth 8-3331] design top has unconnected port sw[8]
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
WARNING: [Synth 8-3331] design top has unconnected port sw[3]
WARNING: [Synth 8-3331] design top has unconnected port sw[2]
WARNING: [Synth 8-3331] design top has unconnected port sw[1]
WARNING: [Synth 8-3331] design top has unconnected port sw[0]
WARNING: [Synth 8-3331] design top has unconnected port btnu
WARNING: [Synth 8-3331] design top has unconnected port btnl
WARNING: [Synth 8-3331] design top has unconnected port btnr
WARNING: [Synth 8-3331] design top has unconnected port btnd
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2220.594 ; gain = 282.406 ; free physical = 17077 ; free virtual = 24432
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2232.469 ; gain = 294.281 ; free physical = 17081 ; free virtual = 24436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2232.469 ; gain = 294.281 ; free physical = 17081 ; free virtual = 24436
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2232.469 ; gain = 0.000 ; free physical = 17066 ; free virtual = 24421
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0__0'
Finished Parsing XDC File [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0__0'
Parsing XDC File [/home/seankent/bluejay/templates/nexys4_ddr.xdc]
Finished Parsing XDC File [/home/seankent/bluejay/templates/nexys4_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/seankent/bluejay/templates/nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2431.969 ; gain = 0.000 ; free physical = 16919 ; free virtual = 24273
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2431.969 ; gain = 0.000 ; free physical = 16919 ; free virtual = 24273
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'blk_mem_gen_0__0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2437.906 ; gain = 499.719 ; free physical = 17058 ; free virtual = 24413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2437.906 ; gain = 499.719 ; free physical = 17058 ; free virtual = 24413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for blk_mem_gen_0__0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2437.906 ; gain = 499.719 ; free physical = 17058 ; free virtual = 24413
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:3230]
INFO: [Synth 8-5546] ROM "rd_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'op_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4273]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:4256]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:3233]
WARNING: [Synth 8-327] inferring latch for variable 'rd_data_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:5146]
WARNING: [Synth 8-327] inferring latch for variable 'addr_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:489]
WARNING: [Synth 8-327] inferring latch for variable 'cpu_to_mmu__ready_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7267]
WARNING: [Synth 8-327] inferring latch for variable 'cpu_to_mmu__resp_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7268]
WARNING: [Synth 8-327] inferring latch for variable 'cpu_to_mmu__rd_data_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7269]
WARNING: [Synth 8-327] inferring latch for variable 'mmu_to_bus__cs_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7270]
WARNING: [Synth 8-327] inferring latch for variable 'en__a_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7271]
WARNING: [Synth 8-327] inferring latch for variable 'state__n_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7273]
WARNING: [Synth 8-327] inferring latch for variable 'en__b_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7272]
WARNING: [Synth 8-327] inferring latch for variable 'pmar_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7194]
WARNING: [Synth 8-327] inferring latch for variable 'state__n_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7019]
WARNING: [Synth 8-327] inferring latch for variable 'rd_data_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:6460]
WARNING: [Synth 8-327] inferring latch for variable 'sel_reg' [/home/seankent/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:7906]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2495.906 ; gain = 557.719 ; free physical = 17026 ; free virtual = 24382
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 43    
	               63 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	 198 Input     64 Bit        Muxes := 2     
	  17 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 15    
	   3 Input      8 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 16    
	 198 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 2     
	  10 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	 198 Input      5 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	  60 Input      3 Bit        Muxes := 1     
	 198 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	 198 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 33    
	  12 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 31    
	  19 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 2     
	 198 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 2     
	  10 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	  60 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	  12 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 1     
Module d_flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input      1 Bit        Muxes := 31    
Module arithmetic_logic_unit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
Module comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module d_flip_flop__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module d_flip_flop__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
Module d_flip_flop__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module d_flip_flop__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module d_flip_flop__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
Module control_and_status_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module d_flip_flop__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module d_flip_flop__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module d_flip_flop__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module central_processing_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	 198 Input     64 Bit        Muxes := 2     
	  17 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 14    
	 198 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	 198 Input      5 Bit        Muxes := 2     
	 198 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	 198 Input      2 Bit        Muxes := 4     
	 198 Input      1 Bit        Muxes := 5     
Module physical_memory_attribute_checker 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module d_flip_flop__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module d_flip_flop__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module d_flip_flop__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module memory_management_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 5     
Module d_flip_flop__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module memory_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module sr_flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module platform_level_interrupt_controller__priority_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module d_flip_flop__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module platform_level_interrupt_controller__core 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module d_flip_flop__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module platform_level_interrupt_controller__gateway 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module machine_timer_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module physical_memory_attribute_registers 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
Module d_flip_flop__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module general_purpose_input_output 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      1 Bit        Muxes := 8     
Module bus__decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module bus__multiplexor 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rd_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top has port led16_g driven by constant 0
WARNING: [Synth 8-3917] design top has port led16_r driven by constant 0
WARNING: [Synth 8-3917] design top has port led17_b driven by constant 0
WARNING: [Synth 8-3917] design top has port led17_g driven by constant 0
WARNING: [Synth 8-3917] design top has port led17_r driven by constant 0
WARNING: [Synth 8-3917] design top has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design top has port ca driven by constant 0
WARNING: [Synth 8-3917] design top has port cb driven by constant 0
WARNING: [Synth 8-3917] design top has port cc driven by constant 0
WARNING: [Synth 8-3917] design top has port cd driven by constant 0
WARNING: [Synth 8-3917] design top has port ce driven by constant 0
WARNING: [Synth 8-3917] design top has port cf driven by constant 0
WARNING: [Synth 8-3917] design top has port cg driven by constant 0
WARNING: [Synth 8-3331] design bus has unconnected port clk
WARNING: [Synth 8-3331] design bus has unconnected port rst
WARNING: [Synth 8-3331] design platform_level_interrupt_controller has unconnected port irq__0
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[63]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[62]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[61]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[60]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[59]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[58]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[57]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[56]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[55]
WARNING: [Synth 8-3331] design memory_management_unit has unconnected port cpu_to_mmu__addr[54]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[63] )
INFO: [Synth 8-3886] merging instance 'jay__0/physical_memory_attribute_registers__0/rd_data_reg[6]' (LD) to 'jay__0/physical_memory_attribute_registers__0/rd_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/\physical_memory_attribute_registers__0/rd_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/central_processing_unit__0/\control_and_status_registers__0/d_flip_flop__mscratch__mscratch/q_reg[7] )
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[31]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[32]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[32]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[33]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[33]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[34]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[34]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[35]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[35]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[36]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[36]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[37]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[37]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[38]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[38]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[39]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[39]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[40]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[40]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[41]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[41]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[42]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[42]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[43]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[43]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[44]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[44]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[45]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[45]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[46]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[46]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[47]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[47]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[48]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[48]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[49]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[49]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[50]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[50]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[51]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[51]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[52]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[52]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[53]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[53]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[54]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[54]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[55]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[55]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[56]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[56]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[57]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[57]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[58]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[58]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[59]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[59]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[60]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[60]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[61]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[61]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[62]'
INFO: [Synth 8-3886] merging instance 'jay__0/central_processing_unit__0/decoder__0/imm_reg[62]' (LD) to 'jay__0/central_processing_unit__0/decoder__0/imm_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (jay__0/memory_management_unit__0/\state__n_reg[3] )
WARNING: [Synth 8-3332] Sequential element (addr_reg[63]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[62]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[61]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[60]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[59]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[58]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[57]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[56]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[55]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[54]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[53]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[52]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[51]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[50]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[49]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[48]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[47]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[46]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[45]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[44]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[43]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[42]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[41]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[40]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[27]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (addr_reg[26]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (state__n_reg[3]) is unused and will be removed from module memory_management_unit.
WARNING: [Synth 8-3332] Sequential element (pmar_reg[7]) is unused and will be removed from module memory_management_unit.
WARNING: [Synth 8-3332] Sequential element (pmar_reg[6]) is unused and will be removed from module memory_management_unit.
WARNING: [Synth 8-3332] Sequential element (physical_memory_attribute_registers__0/rd_data_reg[7]) is unused and will be removed from module jay.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[63]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[30]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[29]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[28]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[27]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[26]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[25]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[24]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[23]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[22]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[21]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[20]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[19]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[18]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[17]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[16]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[15]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[14]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[13]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[12]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[11]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[10]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[9]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[8]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[7]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[6]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[5]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[4]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[3]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[2]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[1]) is unused and will be removed from module central_processing_unit.
WARNING: [Synth 8-3332] Sequential element (decoder__0/imm_reg[0]) is unused and will be removed from module central_processing_unit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2527.938 ; gain = 589.750 ; free physical = 16981 ; free virtual = 24347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------+------------+---------------+----------------+
|Module Name             | RTL Object | Depth x Width | Implemented As | 
+------------------------+------------+---------------+----------------+
|central_processing_unit | state__n   | 64x8          | LUT            | 
|central_processing_unit | rf__cs     | 256x1         | LUT            | 
|central_processing_unit | instret    | 256x1         | LUT            | 
|central_processing_unit | state__n   | 64x8          | LUT            | 
|central_processing_unit | rf__cs     | 256x1         | LUT            | 
|central_processing_unit | instret    | 256x1         | LUT            | 
+------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2527.938 ; gain = 589.750 ; free physical = 16874 ; free virtual = 24240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 2527.938 ; gain = 589.750 ; free physical = 16804 ; free virtual = 24170
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2527.938 ; gain = 589.750 ; free physical = 16806 ; free virtual = 24172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2527.938 ; gain = 589.750 ; free physical = 16807 ; free virtual = 24173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2527.938 ; gain = 589.750 ; free physical = 16807 ; free virtual = 24173
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2527.938 ; gain = 589.750 ; free physical = 16807 ; free virtual = 24173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2527.938 ; gain = 589.750 ; free physical = 16807 ; free virtual = 24173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2527.938 ; gain = 589.750 ; free physical = 16807 ; free virtual = 24173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2527.938 ; gain = 589.750 ; free physical = 16807 ; free virtual = 24173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     5|
|3     |CARRY4        |   130|
|4     |LUT1          |     8|
|5     |LUT2          |   192|
|6     |LUT3          |   519|
|7     |LUT4          |   508|
|8     |LUT5          |  1037|
|9     |LUT6          |  2075|
|10    |MUXF7         |   304|
|11    |FDRE          |  3029|
|12    |FDSE          |     2|
|13    |LD            |   250|
|14    |IBUF          |     2|
|15    |IOBUF         |     1|
|16    |OBUF          |    36|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+------------------------------------------+------+
|      |Instance                                             |Module                                    |Cells |
+------+-----------------------------------------------------+------------------------------------------+------+
|1     |top                                                  |                                          |  8162|
|2     |  jay__0                                             |jay                                       |  8054|
|3     |    bus__0                                           |bus                                       |    75|
|4     |      decoder                                        |bus__decoder                              |    75|
|5     |    central_processing_unit__0                       |central_processing_unit                   |  6954|
|6     |      arithmetic_logic_unit__0                       |arithmetic_logic_unit                     |   102|
|7     |      comparator__0                                  |comparator                                |    14|
|8     |      control_and_status_registers__0                |control_and_status_registers              |   518|
|9     |        d_flip_flop__mcause__exception_code          |d_flip_flop__parameterized4               |    89|
|10    |        d_flip_flop__mcause__interrupt               |d_flip_flop__parameterized0_42            |     1|
|11    |        d_flip_flop__mcycle__mcycle                  |d_flip_flop__parameterized3_43            |    64|
|12    |        d_flip_flop__mepc__mepc                      |d_flip_flop__parameterized3_44            |    80|
|13    |        d_flip_flop__mie__meie                       |d_flip_flop__parameterized0_45            |     1|
|14    |        d_flip_flop__mie__msie                       |d_flip_flop__parameterized0_46            |     1|
|15    |        d_flip_flop__mie__mtie                       |d_flip_flop__parameterized0_47            |     1|
|16    |        d_flip_flop__minstret__minstret              |d_flip_flop__parameterized3_48            |    65|
|17    |        d_flip_flop__mip__meip                       |d_flip_flop__parameterized2_49            |     1|
|18    |        d_flip_flop__mip__msip                       |d_flip_flop__parameterized0_50            |     1|
|19    |        d_flip_flop__mip__mtip                       |d_flip_flop__parameterized2_51            |     2|
|20    |        d_flip_flop__mstatus__mie                    |d_flip_flop__parameterized0_52            |     5|
|21    |        d_flip_flop__mtval__mtval                    |d_flip_flop__parameterized3_53            |    80|
|22    |        d_flip_flop__mtvec__trap_vector_base_address |d_flip_flop__parameterized1               |    62|
|23    |        d_flip_flop__state__minstret                 |d_flip_flop__parameterized0_54            |     1|
|24    |      d_flip_flop__a                                 |d_flip_flop_8                             |   866|
|25    |      d_flip_flop__b                                 |d_flip_flop_9                             |   553|
|26    |      d_flip_flop__ir                                |d_flip_flop__parameterized7               |   170|
|27    |      d_flip_flop__pc                                |d_flip_flop__parameterized6               |    82|
|28    |      d_flip_flop__state                             |d_flip_flop__parameterized5_10            |  1766|
|29    |      decoder__0                                     |decoder                                   |    51|
|30    |      register_file__0                               |register_file                             |  2792|
|31    |        d_flip_flop__x__1                            |d_flip_flop_11                            |   128|
|32    |        d_flip_flop__x__10                           |d_flip_flop_12                            |    64|
|33    |        d_flip_flop__x__11                           |d_flip_flop_13                            |    64|
|34    |        d_flip_flop__x__12                           |d_flip_flop_14                            |   193|
|35    |        d_flip_flop__x__13                           |d_flip_flop_15                            |    64|
|36    |        d_flip_flop__x__14                           |d_flip_flop_16                            |    64|
|37    |        d_flip_flop__x__15                           |d_flip_flop_17                            |    64|
|38    |        d_flip_flop__x__16                           |d_flip_flop_18                            |   128|
|39    |        d_flip_flop__x__17                           |d_flip_flop_19                            |    64|
|40    |        d_flip_flop__x__18                           |d_flip_flop_20                            |    64|
|41    |        d_flip_flop__x__19                           |d_flip_flop_21                            |    64|
|42    |        d_flip_flop__x__2                            |d_flip_flop_22                            |    64|
|43    |        d_flip_flop__x__20                           |d_flip_flop_23                            |   180|
|44    |        d_flip_flop__x__21                           |d_flip_flop_24                            |    64|
|45    |        d_flip_flop__x__22                           |d_flip_flop_25                            |    64|
|46    |        d_flip_flop__x__23                           |d_flip_flop_26                            |    64|
|47    |        d_flip_flop__x__24                           |d_flip_flop_27                            |   128|
|48    |        d_flip_flop__x__25                           |d_flip_flop_28                            |    64|
|49    |        d_flip_flop__x__26                           |d_flip_flop_29                            |    64|
|50    |        d_flip_flop__x__27                           |d_flip_flop_30                            |    64|
|51    |        d_flip_flop__x__28                           |d_flip_flop_31                            |   179|
|52    |        d_flip_flop__x__29                           |d_flip_flop_32                            |    64|
|53    |        d_flip_flop__x__3                            |d_flip_flop_33                            |    64|
|54    |        d_flip_flop__x__30                           |d_flip_flop_34                            |    64|
|55    |        d_flip_flop__x__31                           |d_flip_flop_35                            |    64|
|56    |        d_flip_flop__x__4                            |d_flip_flop_36                            |   256|
|57    |        d_flip_flop__x__5                            |d_flip_flop_37                            |    64|
|58    |        d_flip_flop__x__6                            |d_flip_flop_38                            |    64|
|59    |        d_flip_flop__x__7                            |d_flip_flop_39                            |    64|
|60    |        d_flip_flop__x__8                            |d_flip_flop_40                            |   128|
|61    |        d_flip_flop__x__9                            |d_flip_flop_41                            |    64|
|62    |    general_purpose_input_output__0                  |general_purpose_input_output              |   127|
|63    |      d_flip_flop__data__0                           |d_flip_flop__parameterized14              |    30|
|64    |      d_flip_flop__data__1                           |d_flip_flop__parameterized14_2            |    16|
|65    |      d_flip_flop__data__2                           |d_flip_flop__parameterized14_3            |    24|
|66    |      d_flip_flop__data__3                           |d_flip_flop__parameterized14_4            |    24|
|67    |      d_flip_flop__oe__0                             |d_flip_flop__parameterized5               |     9|
|68    |      d_flip_flop__oe__1                             |d_flip_flop__parameterized5_5             |     8|
|69    |      d_flip_flop__oe__2                             |d_flip_flop__parameterized5_6             |     8|
|70    |      d_flip_flop__oe__3                             |d_flip_flop__parameterized5_7             |     8|
|71    |    machine_timer_registers__0                       |machine_timer_registers                   |   187|
|72    |      d_flip_flop__mtime__mtime                      |d_flip_flop__parameterized3               |   123|
|73    |      d_flip_flop__mtimecmp__mtimecmp                |d_flip_flop__parameterized3_1             |    64|
|74    |    memory_controller__0                             |memory_controller                         |    50|
|75    |      d_flip_flop__state                             |d_flip_flop__parameterized11              |    47|
|76    |    memory_management_unit__0                        |memory_management_unit                    |   628|
|77    |      d_flip_flop__addr                              |d_flip_flop__parameterized8               |   201|
|78    |      d_flip_flop__rd_data                           |d_flip_flop                               |    64|
|79    |      d_flip_flop__size                              |d_flip_flop__parameterized9               |     4|
|80    |      d_flip_flop__state                             |d_flip_flop__parameterized10              |    83|
|81    |      d_flip_flop__we                                |d_flip_flop__parameterized2               |     2|
|82    |      d_flip_flop__wr_data                           |d_flip_flop_0                             |   146|
|83    |    platform_level_interrupt_controller__0           |platform_level_interrupt_controller       |    33|
|84    |      core                                           |platform_level_interrupt_controller__core |    33|
|85    |        d_flip_flop__context__0__ie__1               |d_flip_flop__parameterized0               |     1|
|86    |        d_flip_flop__context__0__threshold           |d_flip_flop__parameterized12              |    32|
+------+-----------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2527.938 ; gain = 589.750 ; free physical = 16807 ; free virtual = 24173
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 171 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 2527.938 ; gain = 384.312 ; free physical = 16862 ; free virtual = 24228
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2527.945 ; gain = 589.750 ; free physical = 16862 ; free virtual = 24228
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2527.945 ; gain = 0.000 ; free physical = 16936 ; free virtual = 24302
INFO: [Netlist 29-17] Analyzing 685 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 16888 ; free virtual = 24254
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 251 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 250 instances

INFO: [Common 17-83] Releasing license: Synthesis
232 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 2559.953 ; gain = 862.805 ; free physical = 17064 ; free virtual = 24430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2559.953 ; gain = 0.000 ; free physical = 17064 ; free virtual = 24430
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/seankent/bluejay/vivado/bluejay/bluejay.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar  7 02:56:55 2023...
