

================================================================
== Vitis HLS Report for 'merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_161_5'
================================================================
* Date:           Tue Mar  4 14:24:07 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.754 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_161_5  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      458|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       43|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|      323|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      323|      609|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_32_1_1_U739  |sparsemux_17_3_32_1_1  |        0|   0|  0|  43|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  43|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |j_7_fu_397_p2           |         +|   0|  0|  39|          32|           1|
    |k_4_out                 |         +|   0|  0|  39|          32|           1|
    |icmp_ln161_fu_602_p2    |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln163_1_fu_448_p2  |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln163_2_fu_454_p2  |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln163_3_fu_460_p2  |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln163_4_fu_466_p2  |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln163_5_fu_472_p2  |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln163_6_fu_478_p2  |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln163_fu_442_p2    |      icmp|   0|  0|  10|           3|           1|
    |or_ln163_1_fu_490_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln163_2_fu_496_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln163_3_fu_502_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln163_4_fu_508_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln163_5_fu_514_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln163_fu_484_p2      |        or|   0|  0|   2|           1|           1|
    |temp_111_out            |    select|   0|  0|  32|           1|          32|
    |temp_128_out            |    select|   0|  0|  32|           1|          32|
    |temp_129_out            |    select|   0|  0|  32|           1|          32|
    |temp_42_out             |    select|   0|  0|  32|           1|          32|
    |temp_43_out             |    select|   0|  0|  32|           1|          32|
    |temp_59_fu_538_p3       |    select|   0|  0|  32|           1|          32|
    |temp_60_fu_547_p3       |    select|   0|  0|  32|           1|          32|
    |temp_61_fu_556_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 458|         131|         283|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |j_3_fu_98                |   9|          2|   32|         64|
    |k_3_fu_102               |   9|          2|   32|         64|
    |temp_27_fu_106           |   9|          2|   32|         64|
    |temp_28_fu_110           |   9|          2|   32|         64|
    |temp_29_fu_114           |   9|          2|   32|         64|
    |temp_30_fu_118           |   9|          2|   32|         64|
    |temp_31_fu_122           |   9|          2|   32|         64|
    |temp_32_fu_126           |   9|          2|   32|         64|
    |temp_33_fu_130           |   9|          2|   32|         64|
    |temp_34_fu_134           |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24|  322|        644|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_3_fu_98                |  32|   0|   32|          0|
    |k_3_fu_102               |  32|   0|   32|          0|
    |temp_27_fu_106           |  32|   0|   32|          0|
    |temp_28_fu_110           |  32|   0|   32|          0|
    |temp_29_fu_114           |  32|   0|   32|          0|
    |temp_30_fu_118           |  32|   0|   32|          0|
    |temp_31_fu_122           |  32|   0|   32|          0|
    |temp_32_fu_126           |  32|   0|   32|          0|
    |temp_33_fu_130           |  32|   0|   32|          0|
    |temp_34_fu_134           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 323|   0|  323|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  merge_sort<ap_fixed<16, 6, 5, 3, 0>, config5>_Pipeline_VITIS_LOOP_161_5|  return value|
|temp_25              |   in|   32|     ap_none|                                                                  temp_25|        scalar|
|temp_26              |   in|   32|     ap_none|                                                                  temp_26|        scalar|
|temp_35              |   in|   32|     ap_none|                                                                  temp_35|        scalar|
|temp_36              |   in|   32|     ap_none|                                                                  temp_36|        scalar|
|temp_37              |   in|   32|     ap_none|                                                                  temp_37|        scalar|
|temp_38              |   in|   32|     ap_none|                                                                  temp_38|        scalar|
|temp_39              |   in|   32|     ap_none|                                                                  temp_39|        scalar|
|temp_40              |   in|   32|     ap_none|                                                                  temp_40|        scalar|
|k_2                  |   in|   32|     ap_none|                                                                      k_2|        scalar|
|j_1_reload           |   in|   32|     ap_none|                                                               j_1_reload|        scalar|
|temp_18              |   in|   32|     ap_none|                                                                  temp_18|        scalar|
|indices_1_load       |   in|   32|     ap_none|                                                           indices_1_load|        scalar|
|indices_2_load       |   in|   32|     ap_none|                                                           indices_2_load|        scalar|
|indices_3_load       |   in|   32|     ap_none|                                                           indices_3_load|        scalar|
|indices_4_load       |   in|   32|     ap_none|                                                           indices_4_load|        scalar|
|indices_5_load       |   in|   32|     ap_none|                                                           indices_5_load|        scalar|
|indices_6_load       |   in|   32|     ap_none|                                                           indices_6_load|        scalar|
|indices_7_load       |   in|   32|     ap_none|                                                           indices_7_load|        scalar|
|k_4_out              |  out|   32|      ap_vld|                                                                  k_4_out|       pointer|
|k_4_out_ap_vld       |  out|    1|      ap_vld|                                                                  k_4_out|       pointer|
|temp_42_out          |  out|   32|      ap_vld|                                                              temp_42_out|       pointer|
|temp_42_out_ap_vld   |  out|    1|      ap_vld|                                                              temp_42_out|       pointer|
|temp_43_out          |  out|   32|      ap_vld|                                                              temp_43_out|       pointer|
|temp_43_out_ap_vld   |  out|    1|      ap_vld|                                                              temp_43_out|       pointer|
|temp_60_out          |  out|   32|      ap_vld|                                                              temp_60_out|       pointer|
|temp_60_out_ap_vld   |  out|    1|      ap_vld|                                                              temp_60_out|       pointer|
|temp_61_out          |  out|   32|      ap_vld|                                                              temp_61_out|       pointer|
|temp_61_out_ap_vld   |  out|    1|      ap_vld|                                                              temp_61_out|       pointer|
|temp_86_out          |  out|   32|      ap_vld|                                                              temp_86_out|       pointer|
|temp_86_out_ap_vld   |  out|    1|      ap_vld|                                                              temp_86_out|       pointer|
|temp_111_out         |  out|   32|      ap_vld|                                                             temp_111_out|       pointer|
|temp_111_out_ap_vld  |  out|    1|      ap_vld|                                                             temp_111_out|       pointer|
|temp_128_out         |  out|   32|      ap_vld|                                                             temp_128_out|       pointer|
|temp_128_out_ap_vld  |  out|    1|      ap_vld|                                                             temp_128_out|       pointer|
|temp_129_out         |  out|   32|      ap_vld|                                                             temp_129_out|       pointer|
|temp_129_out_ap_vld  |  out|    1|      ap_vld|                                                             temp_129_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

