Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home_local/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_fpga_tb_behav xil_defaultlib.top_fpga_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'zpos' is not connected on this instance [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv:81]
WARNING: [VRFC 10-5021] port 'enable_mouse_display_out' is not connected on this instance [/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/draw_mouse.sv:38]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/delay.sv" Line 1. Module $unit_delay_sv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/delay.sv" Line 1. Module $unit_delay_sv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sim_1/imports/sim/top_fpga/top_fpga_tb.sv" Line 25. Module top_fpga_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/fpga/rtl/top_vga_basys3.sv" Line 17. Module top_vga_basys3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" Line 69. Module clk_wiz_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" Line 69. Module clk_wiz_0_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=10.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=10.0,CLKOUT1_DIVIDE=25) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFGCE.v" Line 26. Module BUFGCE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFH.v" Line 27. Module BUFH has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFGCE.v" Line 26. Module BUFGCE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFH.v" Line 27. Module BUFH has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/ODDR.v" Line 34. Module ODDR has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/ODDR.v" Line 34. Module ODDR has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv" Line 17. Module top_vga has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv" Line 1. Module vga_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv" Line 1. Module vga_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv" Line 1. Module vga_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv" Line 1. Module vga_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/vga_timing.sv" Line 12. Module vga_timing has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/draw_bg.sv" Line 13. Module draw_bg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/draw_rect.sv" Line 1. Module draw_rect has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/draw_mouse.sv" Line 1. Module draw_mouse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Downloads/image_rom.sv" Line 16. Module image_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/new/draw_rect_ctr.sv" Line 3. Module draw_rect_ctl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sim_1/imports/sim/common/tiff_writer.sv" Line 19. Module tiff_writer has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sim_1/imports/sim/top_fpga/top_fpga_tb.sv" Line 25. Module top_fpga_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/fpga/rtl/top_vga_basys3.sv" Line 17. Module top_vga_basys3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" Line 69. Module clk_wiz_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" Line 69. Module clk_wiz_0_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=10.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=10.0,CLKOUT1_DIVIDE=25) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFGCE.v" Line 26. Module BUFGCE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFH.v" Line 27. Module BUFH has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFGCE.v" Line 26. Module BUFGCE has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/BUFH.v" Line 27. Module BUFH has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/ODDR.v" Line 34. Module ODDR has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/ODDR.v" Line 34. Module ODDR has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/top_vga.sv" Line 17. Module top_vga has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv" Line 1. Module vga_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv" Line 1. Module vga_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv" Line 1. Module vga_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/vga_if.sv" Line 1. Module vga_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/vga_timing.sv" Line 12. Module vga_timing has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/MyProjecthahahhha/rtl/draw_bg.sv" Line 13. Module draw_bg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/draw_rect.sv" Line 1. Module draw_rect has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Desktop/Cyfr_proj/MyProject/MyProject.srcs/sources_1/imports/rtl/draw_mouse.sv" Line 1. Module draw_mouse has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student/zschab/Downloads/image_rom.sv" Line 16. Module image_rom has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.vga_pkg
Compiling package xil_defaultlib.$unit_delay_sv
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.vga_if
Compiling module xil_defaultlib.vga_timing
Compiling module xil_defaultlib.draw_bg
Compiling module xil_defaultlib.draw_rect
Compiling architecture behavioral of entity xil_defaultlib.Ps2Interface [ps2interface_default]
Compiling architecture behavioral of entity xil_defaultlib.MouseCtl [mousectl_default]
Compiling module xil_defaultlib.delay(W=4)
Compiling module xil_defaultlib.delay(W=11)
Compiling architecture behavioral of entity xil_defaultlib.MouseDisplay [mousedisplay_default]
Compiling module xil_defaultlib.draw_mouse
Compiling module xil_defaultlib.image_rom
Compiling module xil_defaultlib.draw_rect_ctl
Compiling module xil_defaultlib.top_vga
Compiling module xil_defaultlib.top_vga_basys3
Compiling module xil_defaultlib.tiff_writer
Compiling module xil_defaultlib.top_fpga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_fpga_tb_behav
