###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co1313-03.ece.iastate.edu)
#  Generated on:      Wed Dec 17 19:33:10 2014
#  Design:            GCC
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST2/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST2/RC_CGIC_INST/E (v) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (v) triggered by  leading edge of 
'CLK'
Path Groups:  {cg_enable_group_CLK} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.000
- Clock Gating Setup            0.153
+ Phase Shift                   3.200
= Required Time                 3.047
- Arrival Time                  1.220
= Slack Time                    1.827
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] v       |             |       |   0.001 |    1.828 | 
     | g728088                       | A4 v -> ZN ^ | NR4D0       | 0.364 |   0.365 |    2.192 | 
     | g726793                       | A1 ^ -> ZN ^ | IND2D1      | 0.186 |   0.550 |    2.377 | 
     | g76842                        | B2 ^ -> ZN v | INR3D0      | 0.099 |   0.650 |    2.476 | 
     | g76840                        | A1 v -> ZN ^ | CKND2D1     | 0.113 |   0.762 |    2.589 | 
     | g76834                        | A1 ^ -> ZN v | OAI221D0    | 0.454 |   1.216 |    3.043 | 
     | RC_CG_HIER_INST2              | enable v     | RC_CG_MOD_2 |       |   1.220 |    3.047 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | E v          | CKLNQD1     | 0.004 |   1.220 |    3.047 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                               |       |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------+-------+---------+----------| 
     |                               | CLK ^ |         |       |   0.000 |   -1.827 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.000 |   -1.827 | 
     +------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST4/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST4/RC_CGIC_INST/E (v) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (v) triggered by  leading edge of 
'CLK'
Path Groups:  {cg_enable_group_CLK} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.000
- Clock Gating Setup            0.108
+ Phase Shift                   3.200
= Required Time                 3.092
- Arrival Time                  1.041
= Slack Time                    2.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] v       |             |       |   0.001 |    2.052 | 
     | g728088                       | A4 v -> ZN ^ | NR4D0       | 0.364 |   0.365 |    2.416 | 
     | g726793                       | A1 ^ -> ZN ^ | IND2D1      | 0.186 |   0.550 |    2.601 | 
     | g76842                        | B2 ^ -> ZN v | INR3D0      | 0.099 |   0.649 |    2.701 | 
     | g76840                        | A1 v -> ZN ^ | CKND2D1     | 0.113 |   0.762 |    2.814 | 
     | g76833                        | A1 ^ -> ZN v | OAI221D0    | 0.277 |   1.040 |    3.091 | 
     | RC_CG_HIER_INST4              | enable v     | RC_CG_MOD_4 |       |   1.041 |    3.092 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | E v          | CKLNQD1     | 0.001 |   1.041 |    3.092 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                               |       |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------+-------+---------+----------| 
     |                               | CLK ^ |         |       |   0.000 |   -2.051 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.000 |   -2.051 | 
     +------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST1/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST1/RC_CGIC_INST/E (v) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (v) triggered by  leading edge of 
'CLK'
Path Groups:  {cg_enable_group_CLK} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.000
- Clock Gating Setup            0.102
+ Phase Shift                   3.200
= Required Time                 3.098
- Arrival Time                  0.931
= Slack Time                    2.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] v       |             |       |   0.001 |    2.168 | 
     | g728088                       | A4 v -> ZN ^ | NR4D0       | 0.364 |   0.365 |    2.532 | 
     | g726793                       | A1 ^ -> ZN ^ | IND2D1      | 0.186 |   0.550 |    2.718 | 
     | g76842                        | B2 ^ -> ZN v | INR3D0      | 0.099 |   0.650 |    2.817 | 
     | g76839                        | B1 v -> ZN ^ | IND2D1      | 0.053 |   0.703 |    2.870 | 
     | g739901                       | A1 ^ -> ZN v | OAI221D0    | 0.227 |   0.930 |    3.097 | 
     | RC_CG_HIER_INST1              | enable v     | RC_CG_MOD_1 |       |   0.931 |    3.098 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | E v          | CKLNQD1     | 0.001 |   0.931 |    3.098 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                               |       |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------+-------+---------+----------| 
     |                               | CLK ^ |         |       |   0.000 |   -2.167 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.000 |   -2.167 | 
     +------------------------------------------------------------------------------+ 
Path 4: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST0/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST0/RC_CGIC_INST/E (v) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (v) triggered by  leading edge of 
'CLK'
Path Groups:  {cg_enable_group_CLK} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.000
- Clock Gating Setup            0.084
+ Phase Shift                   3.200
= Required Time                 3.116
- Arrival Time                  0.857
= Slack Time                    2.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     |                               | W[0] v       |           |       |   0.001 |    2.260 | 
     | g728088                       | A4 v -> ZN ^ | NR4D0     | 0.364 |   0.365 |    2.623 | 
     | g726793                       | A1 ^ -> ZN ^ | IND2D1    | 0.186 |   0.550 |    2.809 | 
     | g76842                        | B2 ^ -> ZN v | INR3D0    | 0.099 |   0.650 |    2.908 | 
     | g76839                        | B1 v -> ZN ^ | IND2D1    | 0.053 |   0.703 |    2.961 | 
     | g739900                       | A1 ^ -> ZN v | OAI221D0  | 0.155 |   0.857 |    3.116 | 
     | RC_CG_HIER_INST0              | enable v     | RC_CG_MOD |       |   0.857 |    3.116 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | E v          | CKLNQD1   | 0.000 |   0.857 |    3.116 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                               |       |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------+-------+---------+----------| 
     |                               | CLK ^ |         |       |   0.000 |   -2.259 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.000 |   -2.259 | 
     +------------------------------------------------------------------------------+ 
Path 5: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST3/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST3/RC_CGIC_INST/E (v) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (v) triggered by  leading edge of 
'CLK'
Path Groups:  {cg_enable_group_CLK} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.000
- Clock Gating Setup            0.085
+ Phase Shift                   3.200
= Required Time                 3.115
- Arrival Time                  0.853
= Slack Time                    2.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] v       |             |       |   0.001 |    2.264 | 
     | g728088                       | A4 v -> ZN ^ | NR4D0       | 0.364 |   0.365 |    2.627 | 
     | g726793                       | A1 ^ -> ZN ^ | IND2D1      | 0.186 |   0.550 |    2.813 | 
     | g76841                        | A1 ^ -> ZN ^ | IIND4D1     | 0.125 |   0.676 |    2.938 | 
     | g76836                        | A2 ^ -> ZN v | OAI211D1    | 0.176 |   0.851 |    3.114 | 
     | RC_CG_HIER_INST3              | enable v     | RC_CG_MOD_3 |       |   0.853 |    3.115 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | E v          | CKLNQD1     | 0.001 |   0.853 |    3.115 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                               |       |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------+-------+---------+----------| 
     |                               | CLK ^ |         |       |   0.000 |   -2.263 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.000 |   -2.263 | 
     +------------------------------------------------------------------------------+ 
Path 6: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST5/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST5/RC_CGIC_INST/E (v) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (v) triggered by  leading edge of 
'CLK'
Path Groups:  {cg_enable_group_CLK} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.000
- Clock Gating Setup            0.080
+ Phase Shift                   3.200
= Required Time                 3.120
- Arrival Time                  0.836
= Slack Time                    2.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] v       |             |       |   0.001 |    2.285 | 
     | g728088                       | A4 v -> ZN ^ | NR4D0       | 0.364 |   0.365 |    2.648 | 
     | g726793                       | A1 ^ -> ZN ^ | IND2D1      | 0.186 |   0.550 |    2.834 | 
     | g76841                        | A1 ^ -> ZN ^ | IIND4D1     | 0.125 |   0.676 |    2.959 | 
     | g76835                        | A2 ^ -> ZN v | OAI211D1    | 0.159 |   0.835 |    3.119 | 
     | RC_CG_HIER_INST5              | enable v     | RC_CG_MOD_5 |       |   0.836 |    3.120 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | E v          | CKLNQD1     | 0.001 |   0.836 |    3.120 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                               |       |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------+-------+---------+----------| 
     |                               | CLK ^ |         |       |   0.000 |   -2.284 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.000 |   -2.284 | 
     +------------------------------------------------------------------------------+ 
Path 7: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST6/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST6/RC_CGIC_INST/E (v) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (v) triggered by  leading edge of 
'CLK'
Path Groups:  {cg_enable_group_CLK} {I2C} {clkgate} {in2reg}
Other End Arrival Time          0.000
- Clock Gating Setup            0.050
+ Phase Shift                   3.200
= Required Time                 3.150
- Arrival Time                  0.497
= Slack Time                    2.653
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] v       |             |       |   0.001 |    2.654 | 
     | g728088                       | A4 v -> ZN ^ | NR4D0       | 0.364 |   0.365 |    3.017 | 
     | g727230                       | B ^ -> Z ^   | AO21D1      | 0.102 |   0.467 |    3.120 | 
     | g726578                       | A1 ^ -> ZN v | CKND2D1     | 0.031 |   0.497 |    3.150 | 
     | RC_CG_HIER_INST6              | enable v     | RC_CG_MOD_6 |       |   0.497 |    3.150 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.497 |    3.150 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |           Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                               |       |         |       |  Time   |   Time   | 
     |-------------------------------+-------+---------+-------+---------+----------| 
     |                               | CLK ^ |         |       |   0.000 |   -2.653 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^  | CKLNQD1 | 0.000 |   0.000 |   -2.653 | 
     +------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin w_reg[5][1]/CP 
Endpoint:   w_reg[5][1]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.200
= Required Time                 3.094
- Arrival Time                  0.381
= Slack Time                    2.714
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.714 | 
     | g729357     | A2 ^ -> Z ^ | AN2XD1 | 0.346 |   0.346 |    3.060 | 
     | w_reg[5][1] | D ^         | DFQD4  | 0.034 |   0.381 |    3.094 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.714 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.714 | 
     | w_reg[5][1]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.714 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin w_reg[3][1]/CP 
Endpoint:   w_reg[3][1]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.200
= Required Time                 3.094
- Arrival Time                  0.378
= Slack Time                    2.716
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.716 | 
     | g729357     | A2 ^ -> Z ^ | AN2XD1 | 0.346 |   0.346 |    3.062 | 
     | w_reg[3][1] | D ^         | DFQD4  | 0.032 |   0.378 |    3.094 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.716 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.716 | 
     | w_reg[3][1]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.716 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin w_reg[0][1]/CP 
Endpoint:   w_reg[0][1]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.200
= Required Time                 3.094
- Arrival Time                  0.375
= Slack Time                    2.720
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.720 | 
     | g729357     | A2 ^ -> Z ^ | AN2XD1 | 0.346 |   0.346 |    3.066 | 
     | w_reg[0][1] | D ^         | DFQD4  | 0.028 |   0.375 |    3.094 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.720 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.720 | 
     | w_reg[0][1]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.720 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin w_reg[1][1]/CP 
Endpoint:   w_reg[1][1]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.200
= Required Time                 3.094
- Arrival Time                  0.369
= Slack Time                    2.726
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.726 | 
     | g729357     | A2 ^ -> Z ^ | AN2XD1 | 0.346 |   0.346 |    3.072 | 
     | w_reg[1][1] | D ^         | DFQD4  | 0.022 |   0.369 |    3.094 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.726 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.726 | 
     | w_reg[1][1]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.726 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin w_reg[4][1]/CP 
Endpoint:   w_reg[4][1]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.200
= Required Time                 3.094
- Arrival Time                  0.363
= Slack Time                    2.731
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.731 | 
     | g729357     | A2 ^ -> Z ^ | AN2XD1 | 0.346 |   0.346 |    3.078 | 
     | w_reg[4][1] | D ^         | DFQD4  | 0.017 |   0.363 |    3.094 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.731 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.731 | 
     | w_reg[4][1]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.731 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin w_reg[2][1]/CP 
Endpoint:   w_reg[2][1]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.200
= Required Time                 3.094
- Arrival Time                  0.354
= Slack Time                    2.741
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.741 | 
     | g729357     | A2 ^ -> Z ^ | AN2XD1 | 0.346 |   0.346 |    3.087 | 
     | w_reg[2][1] | D ^         | DFQD4  | 0.007 |   0.354 |    3.094 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.741 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.741 | 
     | w_reg[2][1]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.741 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin x_reg[2][6]/CP 
Endpoint:   x_reg[2][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   3.200
= Required Time                 3.101
- Arrival Time                  0.348
= Slack Time                    2.753
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.753 | 
     | g729359     | A2 ^ -> Z ^ | AN2XD1 | 0.324 |   0.324 |    3.077 | 
     | x_reg[2][6] | D ^         | DFQD4  | 0.024 |   0.348 |    3.101 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.753 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.753 | 
     | x_reg[2][6]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.753 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin x_reg[1][6]/CP 
Endpoint:   x_reg[1][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   3.200
= Required Time                 3.101
- Arrival Time                  0.347
= Slack Time                    2.754
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.754 | 
     | g729359     | A2 ^ -> Z ^ | AN2XD1 | 0.324 |   0.324 |    3.078 | 
     | x_reg[1][6] | D ^         | DFQD4  | 0.023 |   0.347 |    3.101 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.754 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.754 | 
     | x_reg[1][6]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.754 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin x_reg[5][6]/CP 
Endpoint:   x_reg[5][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.200
= Required Time                 3.106
- Arrival Time                  0.348
= Slack Time                    2.758
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.758 | 
     | g729359     | A2 ^ -> Z ^ | AN2XD1 | 0.324 |   0.324 |    3.082 | 
     | x_reg[5][6] | D ^         | DFD4   | 0.024 |   0.348 |    3.106 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.758 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.758 | 
     | x_reg[5][6]                   | CP ^        | DFD4    | 0.000 |   0.000 |   -2.758 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin x_reg[0][6]/CP 
Endpoint:   x_reg[0][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.200
= Required Time                 3.106
- Arrival Time                  0.347
= Slack Time                    2.759
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.759 | 
     | g729359     | A2 ^ -> Z ^ | AN2XD1 | 0.324 |   0.324 |    3.083 | 
     | x_reg[0][6] | D ^         | DFD4   | 0.023 |   0.347 |    3.106 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.759 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.759 | 
     | x_reg[0][6]                   | CP ^        | DFD4    | 0.000 |   0.000 |   -2.759 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin x_reg[4][6]/CP 
Endpoint:   x_reg[4][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.200
= Required Time                 3.106
- Arrival Time                  0.345
= Slack Time                    2.762
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.762 | 
     | g729359     | A2 ^ -> Z ^ | AN2XD1 | 0.324 |   0.324 |    3.086 | 
     | x_reg[4][6] | D ^         | DFD4   | 0.021 |   0.345 |    3.106 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.762 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.762 | 
     | x_reg[4][6]                   | CP ^        | DFD4    | 0.000 |   0.000 |   -2.762 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin x_reg[3][6]/CP 
Endpoint:   x_reg[3][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   3.200
= Required Time                 3.107
- Arrival Time                  0.332
= Slack Time                    2.774
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.774 | 
     | g729359     | A2 ^ -> Z ^ | AN2XD1 | 0.324 |   0.324 |    3.098 | 
     | x_reg[3][6] | D ^         | DFD4   | 0.008 |   0.332 |    3.107 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.774 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.774 | 
     | x_reg[3][6]                   | CP ^        | DFD4    | 0.000 |   0.000 |   -2.774 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin w_reg[0][0]/CP 
Endpoint:   w_reg[0][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.200
= Required Time                 3.106
- Arrival Time                  0.317
= Slack Time                    2.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.790 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.293 |   0.293 |    3.083 | 
     | w_reg[0][0] | D ^         | DFQD4  | 0.023 |   0.317 |    3.106 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.790 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.790 | 
     | w_reg[0][0]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.790 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin w_reg[3][0]/CP 
Endpoint:   w_reg[3][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.200
= Required Time                 3.106
- Arrival Time                  0.314
= Slack Time                    2.792
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.792 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.293 |   0.293 |    3.085 | 
     | w_reg[3][0] | D ^         | DFQD4  | 0.021 |   0.314 |    3.106 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.792 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.792 | 
     | w_reg[3][0]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.792 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin w_reg[4][0]/CP 
Endpoint:   w_reg[4][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.200
= Required Time                 3.106
- Arrival Time                  0.312
= Slack Time                    2.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.795 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.293 |   0.293 |    3.088 | 
     | w_reg[4][0] | D ^         | DFQD4  | 0.018 |   0.312 |    3.106 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.795 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.795 | 
     | w_reg[4][0]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.795 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin w_reg[5][3]/CP 
Endpoint:   w_reg[5][3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   3.200
= Required Time                 3.107
- Arrival Time                  0.312
= Slack Time                    2.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.795 | 
     | g729373     | A2 ^ -> Z ^ | AN2XD1 | 0.289 |   0.289 |    3.084 | 
     | w_reg[5][3] | D ^         | DFQD4  | 0.024 |   0.312 |    3.107 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.795 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.795 | 
     | w_reg[5][3]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.795 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin w_reg[1][3]/CP 
Endpoint:   w_reg[1][3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   3.200
= Required Time                 3.107
- Arrival Time                  0.312
= Slack Time                    2.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.795 | 
     | g729373     | A2 ^ -> Z ^ | AN2XD1 | 0.289 |   0.289 |    3.084 | 
     | w_reg[1][3] | D ^         | DFQD4  | 0.023 |   0.312 |    3.107 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.795 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.795 | 
     | w_reg[1][3]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.795 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin w_reg[3][3]/CP 
Endpoint:   w_reg[3][3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   3.200
= Required Time                 3.107
- Arrival Time                  0.312
= Slack Time                    2.796
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.796 | 
     | g729373     | A2 ^ -> Z ^ | AN2XD1 | 0.289 |   0.289 |    3.084 | 
     | w_reg[3][3] | D ^         | DFQD4  | 0.023 |   0.312 |    3.107 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.796 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.796 | 
     | w_reg[3][3]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.796 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin w_reg[1][0]/CP 
Endpoint:   w_reg[1][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.200
= Required Time                 3.106
- Arrival Time                  0.311
= Slack Time                    2.796
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.796 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.293 |   0.293 |    3.089 | 
     | w_reg[1][0] | D ^         | DFQD4  | 0.017 |   0.311 |    3.106 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.796 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.796 | 
     | w_reg[1][0]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.796 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin w_reg[0][3]/CP 
Endpoint:   w_reg[0][3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   3.200
= Required Time                 3.107
- Arrival Time                  0.309
= Slack Time                    2.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.798 | 
     | g729373     | A2 ^ -> Z ^ | AN2XD1 | 0.289 |   0.289 |    3.087 | 
     | w_reg[0][3] | D ^         | DFQD4  | 0.020 |   0.309 |    3.107 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.798 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.798 | 
     | w_reg[0][3]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.798 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin x_reg[2][5]/CP 
Endpoint:   x_reg[2][5]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   3.200
= Required Time                 3.108
- Arrival Time                  0.308
= Slack Time                    2.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.800 | 
     | g729356     | A2 ^ -> Z ^ | AN2XD1 | 0.289 |   0.289 |    3.088 | 
     | x_reg[2][5] | D ^         | DFQD4  | 0.019 |   0.308 |    3.108 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.800 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.800 | 
     | x_reg[2][5]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.800 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin w_reg[4][3]/CP 
Endpoint:   w_reg[4][3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   3.200
= Required Time                 3.107
- Arrival Time                  0.308
= Slack Time                    2.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.800 | 
     | g729373     | A2 ^ -> Z ^ | AN2XD1 | 0.289 |   0.289 |    3.089 | 
     | w_reg[4][3] | D ^         | DFQD4  | 0.019 |   0.308 |    3.107 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.800 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.800 | 
     | w_reg[4][3]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.800 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin w_reg[2][0]/CP 
Endpoint:   w_reg[2][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.200
= Required Time                 3.106
- Arrival Time                  0.306
= Slack Time                    2.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.800 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.293 |   0.293 |    3.094 | 
     | w_reg[2][0] | D ^         | DFQD4  | 0.013 |   0.306 |    3.106 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.800 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.800 | 
     | w_reg[2][0]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.800 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin x_reg[0][5]/CP 
Endpoint:   x_reg[0][5]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   3.200
= Required Time                 3.108
- Arrival Time                  0.307
= Slack Time                    2.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.801 | 
     | g729356     | A2 ^ -> Z ^ | AN2XD1 | 0.289 |   0.289 |    3.089 | 
     | x_reg[0][5] | D ^         | DFQD4  | 0.018 |   0.307 |    3.108 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.801 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.801 | 
     | x_reg[0][5]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.801 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin x_reg[4][5]/CP 
Endpoint:   x_reg[4][5]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   3.200
= Required Time                 3.108
- Arrival Time                  0.306
= Slack Time                    2.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.801 | 
     | g729356     | A2 ^ -> Z ^ | AN2XD1 | 0.289 |   0.289 |    3.090 | 
     | x_reg[4][5] | D ^         | DFQD4  | 0.018 |   0.306 |    3.108 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.801 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.801 | 
     | x_reg[4][5]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.801 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin w_reg[2][3]/CP 
Endpoint:   w_reg[2][3]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   3.200
= Required Time                 3.107
- Arrival Time                  0.304
= Slack Time                    2.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.803 | 
     | g729373     | A2 ^ -> Z ^ | AN2XD1 | 0.289 |   0.289 |    3.092 | 
     | w_reg[2][3] | D ^         | DFQD4  | 0.015 |   0.304 |    3.107 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.803 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.803 | 
     | w_reg[2][3]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.803 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin x_reg[3][5]/CP 
Endpoint:   x_reg[3][5]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.087
+ Phase Shift                   3.200
= Required Time                 3.113
- Arrival Time                  0.309
= Slack Time                    2.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.803 | 
     | g729356     | A2 ^ -> Z ^ | AN2XD1 | 0.289 |   0.289 |    3.092 | 
     | x_reg[3][5] | D ^         | DFD4   | 0.021 |   0.309 |    3.113 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.803 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.803 | 
     | x_reg[3][5]                   | CP ^        | DFD4    | 0.000 |   0.000 |   -2.803 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin x_reg[1][5]/CP 
Endpoint:   x_reg[1][5]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.087
+ Phase Shift                   3.200
= Required Time                 3.113
- Arrival Time                  0.308
= Slack Time                    2.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.805 | 
     | g729356     | A2 ^ -> Z ^ | AN2XD1 | 0.289 |   0.289 |    3.094 | 
     | x_reg[1][5] | D ^         | DFD4   | 0.019 |   0.308 |    3.113 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.805 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.805 | 
     | x_reg[1][5]                   | CP ^        | DFD4    | 0.000 |   0.000 |   -2.805 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin x_reg[1][4]/CP 
Endpoint:   x_reg[1][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   3.200
= Required Time                 3.109
- Arrival Time                  0.303
= Slack Time                    2.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.806 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.285 |   0.285 |    3.091 | 
     | x_reg[1][4] | D ^         | DFQD4  | 0.019 |   0.303 |    3.109 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.806 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.806 | 
     | x_reg[1][4]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.806 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin x_reg[5][4]/CP 
Endpoint:   x_reg[5][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   3.200
= Required Time                 3.109
- Arrival Time                  0.303
= Slack Time                    2.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.806 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.285 |   0.285 |    3.091 | 
     | x_reg[5][4] | D ^         | DFQD4  | 0.019 |   0.303 |    3.109 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.806 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.806 | 
     | x_reg[5][4]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.806 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin x_reg[2][4]/CP 
Endpoint:   x_reg[2][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   3.200
= Required Time                 3.109
- Arrival Time                  0.303
= Slack Time                    2.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.806 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.285 |   0.285 |    3.091 | 
     | x_reg[2][4] | D ^         | DFQD4  | 0.019 |   0.303 |    3.109 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.806 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.806 | 
     | x_reg[2][4]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.806 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin w_reg[5][0]/CP 
Endpoint:   w_reg[5][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.200
= Required Time                 3.106
- Arrival Time                  0.300
= Slack Time                    2.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.806 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.293 |   0.293 |    3.099 | 
     | w_reg[5][0] | D ^         | DFQD4  | 0.007 |   0.300 |    3.106 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.806 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.806 | 
     | w_reg[5][0]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.806 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin x_reg[0][4]/CP 
Endpoint:   x_reg[0][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   3.200
= Required Time                 3.109
- Arrival Time                  0.303
= Slack Time                    2.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.806 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.285 |   0.285 |    3.091 | 
     | x_reg[0][4] | D ^         | DFQD4  | 0.018 |   0.303 |    3.109 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.806 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.806 | 
     | x_reg[0][4]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.806 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin x_reg[5][5]/CP 
Endpoint:   x_reg[5][5]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   3.200
= Required Time                 3.108
- Arrival Time                  0.300
= Slack Time                    2.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.807 | 
     | g729356     | A2 ^ -> Z ^ | AN2XD1 | 0.289 |   0.289 |    3.096 | 
     | x_reg[5][5] | D ^         | DFQD4  | 0.012 |   0.300 |    3.108 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.807 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.807 | 
     | x_reg[5][5]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.807 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin x_reg[4][4]/CP 
Endpoint:   x_reg[4][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   3.200
= Required Time                 3.109
- Arrival Time                  0.301
= Slack Time                    2.808
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.808 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.285 |   0.285 |    3.093 | 
     | x_reg[4][4] | D ^         | DFQD4  | 0.016 |   0.301 |    3.109 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.808 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.808 | 
     | x_reg[4][4]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.808 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin x_reg[3][4]/CP 
Endpoint:   x_reg[3][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   3.200
= Required Time                 3.109
- Arrival Time                  0.294
= Slack Time                    2.816
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.816 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.285 |   0.285 |    3.100 | 
     | x_reg[3][4] | D ^         | DFQD4  | 0.009 |   0.294 |    3.109 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.816 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.816 | 
     | x_reg[3][4]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.816 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin y_reg[3][4]/CP 
Endpoint:   y_reg[3][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.089
+ Phase Shift                   3.200
= Required Time                 3.112
- Arrival Time                  0.287
= Slack Time                    2.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.825 | 
     | g729365     | A2 ^ -> Z ^ | AN2XD1 | 0.272 |   0.272 |    3.097 | 
     | y_reg[3][4] | D ^         | DFQD4  | 0.014 |   0.287 |    3.112 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.825 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.825 | 
     | y_reg[3][4]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.825 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin y_reg[0][0]/CP 
Endpoint:   y_reg[0][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.087
+ Phase Shift                   3.200
= Required Time                 3.113
- Arrival Time                  0.283
= Slack Time                    2.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.830 | 
     | g729366     | A2 ^ -> Z ^ | AN2XD1 | 0.267 |   0.267 |    3.097 | 
     | y_reg[0][0] | D ^         | DFQD4  | 0.016 |   0.283 |    3.113 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.830 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.830 | 
     | y_reg[0][0]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.830 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin y_reg[2][0]/CP 
Endpoint:   y_reg[2][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.087
+ Phase Shift                   3.200
= Required Time                 3.113
- Arrival Time                  0.282
= Slack Time                    2.831
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.831 | 
     | g729366     | A2 ^ -> Z ^ | AN2XD1 | 0.267 |   0.267 |    3.098 | 
     | y_reg[2][0] | D ^         | DFQD4  | 0.015 |   0.282 |    3.113 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.831 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.831 | 
     | y_reg[2][0]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.831 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin y_reg[1][0]/CP 
Endpoint:   y_reg[1][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.087
+ Phase Shift                   3.200
= Required Time                 3.113
- Arrival Time                  0.282
= Slack Time                    2.831
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.831 | 
     | g729366     | A2 ^ -> Z ^ | AN2XD1 | 0.267 |   0.267 |    3.098 | 
     | y_reg[1][0] | D ^         | DFQD4  | 0.015 |   0.282 |    3.113 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.831 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.831 | 
     | y_reg[1][0]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.831 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin y_reg[3][7]/CP 
Endpoint:   y_reg[3][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   3.200
= Required Time                 3.117
- Arrival Time                  0.286
= Slack Time                    2.831
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.831 | 
     | g729355     | A2 ^ -> Z ^ | AN2XD1 | 0.271 |   0.271 |    3.103 | 
     | y_reg[3][7] | D ^         | DFD4   | 0.015 |   0.286 |    3.117 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.831 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.831 | 
     | y_reg[3][7]                   | CP ^        | DFD4    | 0.000 |   0.000 |   -2.831 | 
     +------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin y_reg[5][7]/CP 
Endpoint:   y_reg[5][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   3.200
= Required Time                 3.117
- Arrival Time                  0.286
= Slack Time                    2.832
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.832 | 
     | g729355     | A2 ^ -> Z ^ | AN2XD1 | 0.271 |   0.271 |    3.103 | 
     | y_reg[5][7] | D ^         | DFD4   | 0.014 |   0.286 |    3.117 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.832 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.832 | 
     | y_reg[5][7]                   | CP ^        | DFD4    | 0.000 |   0.000 |   -2.832 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin y_reg[4][0]/CP 
Endpoint:   y_reg[4][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {I2C} {in2reg}
Other End Arrival Time          0.000
- Setup                         0.087
+ Phase Shift                   3.200
= Required Time                 3.113
- Arrival Time                  0.281
= Slack Time                    2.832
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.832 | 
     | g729366     | A2 ^ -> Z ^ | AN2XD1 | 0.267 |   0.267 |    3.099 | 
     | y_reg[4][0] | D ^         | DFQD4  | 0.014 |   0.281 |    3.113 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.832 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.000 |   0.000 |   -2.832 | 
     | y_reg[4][0]                   | CP ^        | DFQD4   | 0.000 |   0.000 |   -2.832 | 
     +------------------------------------------------------------------------------------+ 

