- Library:
    Name     :  dummy_plug
    Print    :  true
    Format   :  "add_vhdl_file sim_1     #{library_name} #{file_name}"
    Exclude  :  ["../../../Dummy_Plug/src/main/vhdl/core/sync_alt.vhd"]
    PathList :  ["../../../Dummy_Plug/src/main/vhdl/"]

- Library:
    Name     :  pipework
    Print    :  false
    PathList :  
        - "../../../PipeWork/src/"
    Use      :
        - "SDPRAM(XILINX_AUTO_SELECT)"

- Library:
    Name     :  work
    Print    :  true
    Format   :  "add_vhdl_file sim_1     #{library_name} #{file_name}"
    PathList :  
        - "../../src/test/vhdl/"
    Top      :
        - "AXI_TRAFFIC_CHECKER_TEST_BENCH_32_64"
        - "AXI_TRAFFIC_CHECKER_TEST_BENCH_64_64"
        - "AXI_TRAFFIC_CHECKER_TEST_BENCH_128_64"
        
