{
	"title" : "Flow Summary",
	"data" : {
		"data" : [
			{
				"0" : "Quartus Prime Version",
				"1" : "23.1std.1 Build 993 05/14/2024 SC Lite Edition"
			},
			{
				"0" : "Revision Name",
				"1" : "UltranetReceiver"
			},
			{
				"0" : "Top-level Entity Name",
				"1" : "UltranetReceiver"
			},
			{
				"0" : "Family",
				"1" : "Cyclone 10 LP"
			},
			{
				"0" : "Device",
				"1" : "10CL016YU256C8G"
			},
			{
				"0" : "Timing Models",
				"1" : "Final"
			},
			{
				"0" : "Total logic elements",
				"1" : "4,725 / 15,408 ( 31 % )"
			},
			{
				"0" : "    Total combinational functions",
				"1" : "4,540 / 15,408 ( 29 % )"
			},
			{
				"0" : "    Dedicated logic registers",
				"1" : "1,205 / 15,408 ( 8 % )"
			},
			{
				"0" : "Total registers",
				"1" : "1205"
			},
			{
				"0" : "Total pins",
				"1" : "17 / 163 ( 10 % )"
			},
			{
				"0" : "Total virtual pins",
				"1" : "0"
			},
			{
				"0" : "Total memory bits",
				"1" : "0 / 516,096 ( 0 % )"
			},
			{
				"0" : "Embedded Multiplier 9-bit elements",
				"1" : "112 / 112 ( 100 % )"
			},
			{
				"0" : "Total PLLs",
				"1" : "2 / 4 ( 50 % )"
			}
		]
	}
}