xrun(64): 23.03-s002: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
<<<<<<< HEAD
<<<<<<< HEAD
TOOL:	xrun(64)	23.03-s002: Started on Mar 06, 2024 at 15:03:53 CET
=======
TOOL:	xrun(64)	23.03-s002: Started on Apr 20, 2024 at 10:21:11 CEST
>>>>>>> 2c2d000701584aa8b84332a4fbdbf6f4bfb13747
=======
TOOL:	xrun(64)	23.03-s002: Started on Apr 29, 2024 at 23:29:11 CEST
>>>>>>> mult3
xrun
	+sv
	-64bit
	-f files_verilog.f
		../Verilog/RTL/alu.v
		../Verilog/RTL/alu_control.v
		../Verilog/RTL/branch_unit.v
		../Verilog/RTL/control_unit.v
		../Verilog/RTL/cpu.v
		../Verilog/RTL/immediate_extend_unit.v
		../Verilog/RTL/mux_2.v
		../Verilog/RTL/mux_3.v
		../Verilog/RTL/forwarding_unit.v
		../Verilog/RTL/pc.v
		../Verilog/RTL/register_file.v
		../Verilog/RTL/reg_arstn.v
		../Verilog/RTL/reg_arstn_en.v
		../Verilog/RTL/sram.v
		../Verilog/cpu_tb.v
		../Verilog/sky130_sram_2rw.v
	-top cpu_tb
	-timescale 1ns/10ps
	-access +rwc
	-allowredefinition
<<<<<<< HEAD
=======
file: ../Verilog/RTL/alu.v
	module worklib.alu:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/alu_control.v
	module worklib.alu_control:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/branch_unit.v
	module worklib.branch_unit:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/control_unit.v
	module worklib.control_unit:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/cpu.v
	module worklib.cpu:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/immediate_extend_unit.v
	module worklib.immediate_extend_unit:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/mux_2.v
	module worklib.mux_2:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/mux_3.v
	module worklib.mux_3:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/forwarding_unit.v
	module worklib.forwarding_unit:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/pc.v
	module worklib.pc:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/register_file.v
	module worklib.register_file:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/reg_arstn.v
	module worklib.reg_arstn:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/reg_arstn_en.v
	module worklib.reg_arstn_en:v
		errors: 0, warnings: 0
file: ../Verilog/RTL/sram.v
	module worklib.sram_BW32:v
		errors: 0, warnings: 0
	module worklib.sram_BW64:v
		errors: 0, warnings: 0
file: ../Verilog/cpu_tb.v
	module worklib.cpu_tb:v
		errors: 0, warnings: 0
file: ../Verilog/sky130_sram_2rw.v
	module worklib.sky130_sram_2rw_32x128_32:v
		errors: 0, warnings: 0
	module worklib.sky130_sram_2rw_64x128_64:v
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		cpu_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.sky130_sram_2rw_64x128_64:v <0x6ca657be>
			streams:   4, words:  3138
		worklib.reg_arstn_en:v <0x013cabcf>
			streams:   3, words:   823
		worklib.branch_unit:v <0x389ab85b>
			streams:   1, words:   621
		worklib.forwarding_unit:v <0x56963644>
			streams:   3, words:  1941
		worklib.alu:v <0x6a25362f>
			streams:   6, words:  5703
		worklib.alu_control:v <0x7e36727e>
			streams:   3, words:  1017
		worklib.mux_3:v <0x3a3f1f73>
			streams:   1, words:   394
		worklib.reg_arstn_en:v <0x4a2216eb>
			streams:   3, words:   884
		worklib.reg_arstn_en:v <0x3775956d>
			streams:   3, words:   884
		worklib.reg_arstn_en:v <0x031b73d7>
			streams:   3, words:   844
		worklib.reg_arstn_en:v <0x519c0ae7>
			streams:   3, words:   823
		worklib.immediate_extend_unit:v <0x2f2eaeaf>
			streams:   3, words:  3480
		worklib.control_unit:v <0x5b624113>
			streams:   1, words:  8224
		worklib.reg_arstn_en:v <0x103dc717>
			streams:   4, words:  1003
		worklib.sky130_sram_2rw_32x128_32:v <0x496a8b76>
			streams:   6, words:  3445
		worklib.reg_arstn_en:v <0x0ca3ce74>
			streams:   3, words:  1151
		worklib.mux_2:v <0x171eb9c3>
			streams:   1, words:   531
		worklib.pc:v <0x57f6c8d0>
			streams:   5, words:  1642
		worklib.cpu_tb:v <0x2ff109a7>
			streams:  27, words: 54937
		worklib.sram_BW32:v <0x51320b5f>
			streams:  10, words:  4764
		worklib.sram_BW64:v <0x3d71f11e>
			streams:  10, words:  4974
		worklib.register_file:v <0x7850eed9>
			streams:   5, words: 27780
		worklib.cpu:v <0x6b47d144>
			streams:   1, words:   305
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 60      17
		Registers:              188     106
		Scalar wires:            52       -
		Expanded wires:          32       1
		Vectored wires:          61       -
		Always blocks:          121      39
		Initial blocks:           3       3
		Cont. assignments:        6       6
		Pseudo assignments:      29       -
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.cpu_tb:v
>>>>>>> 2c2d000701584aa8b84332a4fbdbf6f4bfb13747
Loading snapshot worklib.cpu_tb:v .................... Done
xcelium> source /esat/micas-data/software/Cadence/xcelium_23.03/tools/xcelium/files/xmsimrc
xcelium> run

Start Execution

[1;34m
Mult3 Working Correctly
[0m
         25 cycles
Simulation complete via $finish(1) at time 30950 NS + 8
../Verilog/cpu_tb.v:327    $finish;
xcelium> exit
<<<<<<< HEAD
<<<<<<< HEAD
TOOL:	xrun(64)	23.03-s002: Exiting on Mar 06, 2024 at 15:03:54 CET  (total: 00:00:01)
=======
TOOL:	xrun(64)	23.03-s002: Exiting on Apr 20, 2024 at 10:21:13 CEST  (total: 00:00:02)
>>>>>>> 2c2d000701584aa8b84332a4fbdbf6f4bfb13747
=======
TOOL:	xrun(64)	23.03-s002: Exiting on Apr 29, 2024 at 23:29:11 CEST  (total: 00:00:00)
>>>>>>> mult3
