$date
	Mon Nov 04 12:07:28 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module test $end
$var wire 1 ! z $end
$var wire 1 " clk $end
$var reg 1 # dummy $end
$var reg 513 $ dumpfile_path [512:0] $end
$var reg 1 % resetn $end
$var reg 1 & w $end
$scope module clok $end
$var reg 1 " clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$scope module ej2 $end
$var wire 1 " Clock $end
$var wire 1 % Resetn $end
$var wire 1 & w $end
$var reg 2 ' Y [2:1] $end
$var reg 2 ( y [2:1] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
1%
b1101111011101010111010001110000011101010111010000101110011101100110001101100100 $
0#
0"
x!
$end
#1
b0 (
b1 '
1"
0!
1&
#2
0"
#3
b10 '
b1 (
1"
#4
0"
#5
b0 '
b10 (
1"
#6
b11 '
0"
0&
#7
b0 (
b1 '
1"
1&
#8
0"
#9
b0 '
1"
0&
#10
b1 '
0"
1&
#11
b0 '
1"
0&
#12
b1 '
0"
1&
#13
b0 '
1"
0&
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
#23
1"
