git clone --depth 1 --no-tags https://github.com/TheDoebes/data-loggger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243593448
git clone --depth 1 --no-tags https://github.com/kairotronix/kt_sound_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262016969
git clone --depth 1 --no-tags https://github.com/abhaumick/VaSCoE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266198003
git clone --depth 1 --no-tags https://github.com/MattiaMartignoni/GROUP12_bfloat16_FEXP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268249694
git clone --depth 1 --no-tags https://github.com/Aaargsv/FPGA_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267057420
git clone --depth 1 --no-tags https://github.com/mhatrekaustubh101/AHB_LITE_593.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265777644
git clone --depth 1 --no-tags https://github.com/wordchao/sv-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263260777
git clone --depth 1 --no-tags https://github.com/ryanblushke/xswitch-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256010973
git clone --depth 1 --no-tags https://github.com/islengxw/testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254595433
git clone --depth 1 --no-tags https://github.com/qqwert0/distribued_sgd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255077249
git clone --depth 1 --no-tags https://github.com/zkdliushuo/risc-v-ca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255261113
git clone --depth 1 --no-tags https://github.com/silviosantana/ri5cy_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257289515
git clone --depth 1 --no-tags https://github.com/LeandroDorta/alveo_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256840966
git clone --depth 1 --no-tags https://github.com/JohnForssander/cpenlab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245742603
git clone --depth 1 --no-tags https://github.com/ltkim/FPGA-Chess.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250071724
git clone --depth 1 --no-tags https://github.com/MehmetAnil/mux4_using_mux2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246674351
git clone --depth 1 --no-tags https://github.com/ececanga/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244351109
git clone --depth 1 --no-tags https://github.com/adsehgal/Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249704455
git clone --depth 1 --no-tags https://github.com/maorshweky/reutl_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247981107
git clone --depth 1 --no-tags https://github.com/KenzaJ-ops/Projet_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249946534
git clone --depth 1 --no-tags https://github.com/daniellachino/Sim2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271968091
git clone --depth 1 --no-tags https://github.com/saul205/Calendario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275872043
git clone --depth 1 --no-tags https://github.com/richapallavi0627/ECE111_BitcoinHash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267973075
git clone --depth 1 --no-tags https://github.com/PineXmas/Test_SV_OOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268029858
git clone --depth 1 --no-tags https://github.com/igoral5/soda_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265652320
git clone --depth 1 --no-tags https://github.com/maxpark/vitis_ai_inipro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265427573
git clone --depth 1 --no-tags https://github.com/plasma16/systemverilog_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273377034
git clone --depth 1 --no-tags https://github.com/miriamlam1/rat-stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274618883
git clone --depth 1 --no-tags https://github.com/shiva6933/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273651177
git clone --depth 1 --no-tags https://github.com/jasha64/MIPS-Pipeline-with-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261966081
git clone --depth 1 --no-tags https://github.com/tehuano/uvm-learner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247568943
git clone --depth 1 --no-tags https://github.com/ArtemShangaraev/CC_main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244882015
git clone --depth 1 --no-tags https://github.com/BenHalpe/Sim2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269285863
git clone --depth 1 --no-tags https://github.com/maitreyaranade/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258199247
git clone --depth 1 --no-tags https://github.com/has58/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260561542
git clone --depth 1 --no-tags https://github.com/HaogeL/multiplication_based_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261027549
git clone --depth 1 --no-tags https://github.com/jameszha/SMVM_low_cost_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261882708
git clone --depth 1 --no-tags https://github.com/H-S-S-11/miscellaneous-systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261255977
git clone --depth 1 --no-tags https://github.com/Azzzrail/Verilog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261777151
git clone --depth 1 --no-tags https://github.com/Dankumar/APB_VIP_Repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261820531
git clone --depth 1 --no-tags https://github.com/KhlystunDmitriy/Kursach-SNK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262169404
git clone --depth 1 --no-tags https://github.com/Leenahessam/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270824775
git clone --depth 1 --no-tags https://github.com/amit-ro/simple-synchronizers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269944054
git clone --depth 1 --no-tags https://github.com/Teggoon/CSE-140L-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264039748
git clone --depth 1 --no-tags https://github.com/gur111/DigiSysSim2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270659646
git clone --depth 1 --no-tags https://github.com/B06901052/DCLAB_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270319275
git clone --depth 1 --no-tags https://github.com/reffum/snos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273167026
git clone --depth 1 --no-tags https://github.com/appledore22/ALU_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267245416
git clone --depth 1 --no-tags https://github.com/Kiran760043/Timed-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265956940
git clone --depth 1 --no-tags https://github.com/BharathNR1030/src_3_instr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267526663
git clone --depth 1 --no-tags https://github.com/AlefCS/TCC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259757753
git clone --depth 1 --no-tags https://github.com/zeeshan0309/JK_flipflop_implement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254000268
git clone --depth 1 --no-tags https://github.com/Z4R1Z/Cellular-Automata-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242845725
git clone --depth 1 --no-tags https://github.com/hxfycy/Vitis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255488734
git clone --depth 1 --no-tags https://github.com/kinming92/MISP-FPU-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246460778
git clone --depth 1 --no-tags https://github.com/2kaiser/advanced_implementations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245911205
git clone --depth 1 --no-tags https://github.com/pnarahar/LRU_Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250445495
git clone --depth 1 --no-tags https://github.com/rsarwar87/de10-sky-tracker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268582757
git clone --depth 1 --no-tags https://github.com/Kiran760043/Diff-between-Assign-and-IF-Statement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268170332
git clone --depth 1 --no-tags https://github.com/melike1818/CS223-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266107465
git clone --depth 1 --no-tags https://github.com/Muellegr/MusicBoxEmpty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242254934
git clone --depth 1 --no-tags https://github.com/zode97/Verilog-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258609120
git clone --depth 1 --no-tags https://github.com/nikkikwon/Digital-Systems-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261077689
git clone --depth 1 --no-tags https://github.com/leyvaKeilly/COMP541-DigitalLogic-ComputerDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260809387
git clone --depth 1 --no-tags https://github.com/MartinMeng008/Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260547768
git clone --depth 1 --no-tags https://github.com/falkenum/little-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249034147
git clone --depth 1 --no-tags https://github.com/claint76/rggen-sample-plugin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245112548
git clone --depth 1 --no-tags https://github.com/garvitgupta08/Door-lock-FSM-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249268227
git clone --depth 1 --no-tags https://github.com/wilson07code/AMBA_APB_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264679420
git clone --depth 1 --no-tags https://github.com/ynaffitgnay/lazyf1scp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262160082
git clone --depth 1 --no-tags https://github.com/woodrowb96/FPGA-USB-Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241748172
git clone --depth 1 --no-tags https://github.com/frendylio/EE361.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242884602
git clone --depth 1 --no-tags https://github.com/mrschnabel/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/256888566
git clone --depth 1 --no-tags https://github.com/bkneubel/operation_tadpole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258351919
git clone --depth 1 --no-tags https://github.com/navahc/PRE-SILICON.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/253936914
git clone --depth 1 --no-tags https://github.com/nh-turja/system_verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/254123814
git clone --depth 1 --no-tags https://github.com/melt-umn/rewriting-optimization-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267406922
git clone --depth 1 --no-tags https://github.com/appledore22/AXI_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267616049
git clone --depth 1 --no-tags https://github.com/fpgaexcel/SquareRoot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268929833
git clone --depth 1 --no-tags https://github.com/ChristianKouris/cse140l-lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271958699
git clone --depth 1 --no-tags https://github.com/alanmimms/kl10-verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272074718
git clone --depth 1 --no-tags https://github.com/BoSmallEar/OoO-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273504242
git clone --depth 1 --no-tags https://github.com/amit-ro/basic-asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270945171
git clone --depth 1 --no-tags https://github.com/aurelientse/TKA001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275013176
git clone --depth 1 --no-tags https://github.com/alecastrillo/ProyectoII-ArquiII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274777785
git clone --depth 1 --no-tags https://github.com/wilson07code/SystemVerilog_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246751774
git clone --depth 1 --no-tags https://github.com/JJ-Atkinson/MicroprocessorsUofM_Spring2020_Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245265782
git clone --depth 1 --no-tags https://github.com/gsw73/double-buffered-reorder-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246662507
git clone --depth 1 --no-tags https://github.com/FabianeKuhn/ArquiteturaII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/252284329
git clone --depth 1 --no-tags https://github.com/StefanovicZivan/Circle_counting_algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247323879
git clone --depth 1 --no-tags https://github.com/Leo-i/ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248190419
git clone --depth 1 --no-tags https://github.com/dmu1313/Baby-Beethoven.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255718381
git clone --depth 1 --no-tags https://github.com/rendaletaas/ee287SHAproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255767293
git clone --depth 1 --no-tags https://github.com/alejandroramosmartin/Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/255138885
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/3-stage-pipelined-MAC-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271727077
git clone --depth 1 --no-tags https://github.com/astalstain/OpenAV1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/249732503
git clone --depth 1 --no-tags https://github.com/sibanez12/SDNet_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/250062263
git clone --depth 1 --no-tags https://github.com/batuhanates/panda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/248019816
git clone --depth 1 --no-tags https://github.com/charlesdai2003/Kepler_sample_Chao.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241405682
git clone --depth 1 --no-tags https://github.com/toshipp/learn-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247230561
