Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Work/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto e78d5e34106b4c7db1a605468ca667ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIFO_TEST_behav xil_defaultlib.FIFO_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_TEST_behav
