Netlist file: ff_en.net   Architecture file: vpr_4_4_8_8_40_x5_y5.xml
Array size: 5 x 5 logic blocks
	
#block type		block name			x		y	subblk	block number
#----------		----------			--		--	------	------------
top_level       top^FF_NODE~14		5		2		0		#0
sub_level       n82			0		0	
sub_level       n87			0		1	
sub_level       n92			0		2	
sub_level       top^FF_NODE~14		0		3	
top_level       top^FF_NODE~18		5		4		0		#1
sub_level       n62			0		0	
sub_level       n72			0		1	
sub_level       n77			0		2	
sub_level       top^FF_NODE~18		0		3	
top_level       top^FF_NODE~16		4		5		0		#2
sub_level       (null)		0		0	
sub_level       (null)		0		1	
sub_level       n52			0		2	
sub_level       top^FF_NODE~16		0		3	
top_level       top^d_en		4		0		4		#3
sub_level       top^d_en		0		0	
top_level       top^rst			6		4		2		#4
sub_level       top^rst			0		0	
top_level       top^d_in~2		4		6		3		#5
sub_level       top^d_in~2		0		0	
top_level       top^d_in~3		6		4		7		#6
sub_level       top^d_in~3		0		0	
top_level       top^d_in~9		6		2		5		#7
sub_level       top^d_in~9		0		0	
top_level       top^d_in~8		6		2		2		#8
sub_level       top^d_in~8		0		0	
top_level       top^d_in~7		6		2		7		#9
sub_level       top^d_in~7		0		0	
top_level       top^d_in~1		4		6		7		#10
sub_level       top^d_in~1		0		0	
top_level       top^d_in~6		6		4		6		#11
sub_level       top^d_in~6		0		0	
top_level       top^d_in~5		6		4		0		#12
sub_level       top^d_in~5		0		0	
top_level       top^d_in~4		6		4		3		#13
sub_level       top^d_in~4		0		0	
top_level       top^d_in~0		6		2		6		#14
sub_level       top^d_in~0		0		0	
top_level       out:top^d_out~1		4		6		5		#15
sub_level       out:top^d_out~1		0		0	
top_level       out:top^d_out~0		6		1		1		#16
sub_level       out:top^d_out~0		0		0	
top_level       out:top^d_out~9		6		2		0		#17
sub_level       out:top^d_out~9		0		0	
top_level       out:top^d_out~8		6		2		1		#18
sub_level       out:top^d_out~8		0		0	
top_level       out:top^d_out~7		6		1		2		#19
sub_level       out:top^d_out~7		0		0	
top_level       out:top^d_out~6		6		5		4		#20
sub_level       out:top^d_out~6		0		0	
top_level       out:top^d_out~5		6		3		2		#21
sub_level       out:top^d_out~5		0		0	
top_level       out:top^d_out~4		6		3		0		#22
sub_level       out:top^d_out~4		0		0	
top_level       out:top^d_out~3		6		4		1		#23
sub_level       out:top^d_out~3		0		0	
top_level       out:top^d_out~2		4		6		0		#24
sub_level       out:top^d_out~2		0		0	
top_level       top^clock		3		6		2		#25
sub_level       top^clock		0		0	
