{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745919708464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745919708464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 29 16:41:48 2025 " "Processing started: Tue Apr 29 16:41:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745919708464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745919708464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta frequency_counter_assembly -c frequency_counter_assembly " "Command: quartus_sta frequency_counter_assembly -c frequency_counter_assembly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745919708464 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745919708492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745919708557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745919708557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745919708598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745919708598 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "frequency_counter_assembly.sdc " "Synopsys Design Constraints File file not found: 'frequency_counter_assembly.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1745919708819 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1745919708820 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_i_ext clk_i_ext " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_i_ext clk_i_ext" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1745919708821 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1745919708821 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745919708821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1745919708821 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name async_rst_ext async_rst_ext " "create_clock -period 1.000 -name async_rst_ext async_rst_ext" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745919708821 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745919708821 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_module\|always0~0  from: datac  to: combout " "Cell: control_module\|always0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919708822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_module\|always0~0  from: datad  to: combout " "Cell: control_module\|always0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919708822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|rx_module\|always0~0  from: datad  to: combout " "Cell: uart_module\|rx_module\|always0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919708822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|rx_module\|always1~0  from: dataa  to: combout " "Cell: uart_module\|rx_module\|always1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919708822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|rx_module\|always1~0  from: datab  to: combout " "Cell: uart_module\|rx_module\|always1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919708822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|rx_module\|always2~0  from: datac  to: combout " "Cell: uart_module\|rx_module\|always2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919708822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|tx_module\|always0~0  from: datac  to: combout " "Cell: uart_module\|tx_module\|always0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919708822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|tx_module\|always0~0  from: datad  to: combout " "Cell: uart_module\|tx_module\|always0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919708822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|tx_module\|always1~0  from: datac  to: combout " "Cell: uart_module\|tx_module\|always1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919708822 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1745919708822 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1745919708823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745919708823 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745919708824 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745919708827 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1745919708831 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745919708833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.100 " "Worst-case setup slack is -6.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919708833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919708833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.100            -452.656 async_rst_ext  " "   -6.100            -452.656 async_rst_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919708833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.047            -402.867 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -5.047            -402.867 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919708833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745919708833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.414 " "Worst-case hold slack is -0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919708835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919708835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414              -3.232 async_rst_ext  " "   -0.414              -3.232 async_rst_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919708835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -3.716 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.301              -3.716 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919708835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745919708835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745919708836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745919708836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919708837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919708837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -172.763 async_rst_ext  " "   -3.000            -172.763 async_rst_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919708837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.871               0.000 clk_i_ext  " "    9.871               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919708837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.718               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.718               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919708837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745919708837 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745919708851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745919708870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745919709165 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_module\|always0~0  from: datac  to: combout " "Cell: control_module\|always0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_module\|always0~0  from: datad  to: combout " "Cell: control_module\|always0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|rx_module\|always0~0  from: datad  to: combout " "Cell: uart_module\|rx_module\|always0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|rx_module\|always1~0  from: dataa  to: combout " "Cell: uart_module\|rx_module\|always1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|rx_module\|always1~0  from: datab  to: combout " "Cell: uart_module\|rx_module\|always1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|rx_module\|always2~0  from: datac  to: combout " "Cell: uart_module\|rx_module\|always2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|tx_module\|always0~0  from: datac  to: combout " "Cell: uart_module\|tx_module\|always0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|tx_module\|always0~0  from: datad  to: combout " "Cell: uart_module\|tx_module\|always0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|tx_module\|always1~0  from: datac  to: combout " "Cell: uart_module\|tx_module\|always1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709213 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1745919709212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745919709213 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745919709219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.462 " "Worst-case setup slack is -5.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.462            -411.031 async_rst_ext  " "   -5.462            -411.031 async_rst_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.586            -363.980 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -4.586            -363.980 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745919709220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.410 " "Worst-case hold slack is -0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410              -3.010 async_rst_ext  " "   -0.410              -3.010 async_rst_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -4.267 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.321              -4.267 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745919709222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745919709223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745919709224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -172.763 async_rst_ext  " "   -3.000            -172.763 async_rst_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.893               0.000 clk_i_ext  " "    9.893               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.629               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.629               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745919709224 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745919709240 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_module\|always0~0  from: datac  to: combout " "Cell: control_module\|always0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709350 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control_module\|always0~0  from: datad  to: combout " "Cell: control_module\|always0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709350 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|rx_module\|always0~0  from: datad  to: combout " "Cell: uart_module\|rx_module\|always0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709350 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|rx_module\|always1~0  from: dataa  to: combout " "Cell: uart_module\|rx_module\|always1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709350 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|rx_module\|always1~0  from: datab  to: combout " "Cell: uart_module\|rx_module\|always1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709350 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|rx_module\|always2~0  from: datac  to: combout " "Cell: uart_module\|rx_module\|always2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709350 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|tx_module\|always0~0  from: datac  to: combout " "Cell: uart_module\|tx_module\|always0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709350 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|tx_module\|always0~0  from: datad  to: combout " "Cell: uart_module\|tx_module\|always0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709350 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uart_module\|tx_module\|always1~0  from: datac  to: combout " "Cell: uart_module\|tx_module\|always1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1745919709350 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1745919709350 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745919709350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745919709352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.459 " "Worst-case setup slack is -2.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.459            -169.864 async_rst_ext  " "   -2.459            -169.864 async_rst_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.511             -87.126 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.511             -87.126 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745919709353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.487 " "Worst-case hold slack is -0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487             -30.229 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.487             -30.229 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271              -2.421 async_rst_ext  " "   -0.271              -2.421 async_rst_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745919709356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745919709356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745919709357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -139.402 async_rst_ext  " "   -3.000            -139.402 async_rst_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.666               0.000 clk_i_ext  " "    9.666               0.000 clk_i_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.690               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.690               0.000 pll_module_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745919709357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745919709357 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745919709866 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745919709866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "814 " "Peak virtual memory: 814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745919709884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 29 16:41:49 2025 " "Processing ended: Tue Apr 29 16:41:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745919709884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745919709884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745919709884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745919709884 ""}
