$date
	Sun Oct 23 00:46:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#530139
b1101 !
1"
#530142
b1101 &
b1101 %
1$
#530143
0"
#530146
b101000 &
b101000 %
#530150
b10100 &
b10100 %
#530154
b1010 &
b1010 %
#530158
b101 &
b101 %
#530162
b10000 &
b10000 %
#530166
b1000 &
b1000 %
#530170
b100 &
b100 %
#530174
b10 &
b10 %
#530178
b1 &
b1 %
1#
#530182
b0 &
0#
b0 %
0$
#1501418
b110 &
b110 %
1$
b110 !
1"
#1501419
0"
#1501422
b11 &
b11 %
#1501426
b1010 &
b1010 %
#1501430
b101 &
b101 %
#1501434
b10000 &
b10000 %
#1501438
b1000 &
b1000 %
#1501442
b100 &
b100 %
#1501446
b10 &
b10 %
#1501450
b1 &
b1 %
1#
#1501454
b0 &
0#
b0 %
0$
#2462595
b1101 !
1"
#2462598
b1101 &
b1101 %
1$
#2462599
0"
#2462602
b101000 &
b101000 %
#2462606
b10100 &
b10100 %
#2462610
b1010 &
b1010 %
#2462614
b101 &
b101 %
#2462618
b10000 &
b10000 %
#2462622
b1000 &
b1000 %
#2462626
b100 &
b100 %
#2462630
b10 &
b10 %
#2462634
b1 &
b1 %
1#
#2462638
b0 &
0#
b0 %
0$
#4500012
