# Verilog Basics

### Regular Codes

* ![Data Flow Modelling](src/DataFlowModelling.v) and ![Logic Gate Modelling](src/LogicGateModelling.v)
* ![Asynchronous and Synchronous D-FlipFlop](src/AsyncAndSyncDFlipFlop.v)
* ![Four Bit Counter](src/FourBitCounter.v)
* ![Decoder 3x8](src/Decoder3x8.v)
* ![Encoder 4x2](src/Encoder4x2.v)
* ![DeMux 1x4](src/DeMux1x4.v)
* ![Mux 2x1](src/Mux2x1.v)
* ![SR Flip Flop](src/SRFlipFlop.v)
* ![JK Flip Flop](src/JKFlipFlop.v)
* ![T Flip Flop](src/TFlipFlop.v)
* ![D Flip Flop](src/DFlipFlop.v)

#### Code For Concepts

* ![Blocking Statements](src/Blocking.v) and ![Non-Blocking Statements](src/NonBlocking.v)
* ![Seven Segment Display](src/SevenSegment.v)
* ![Mealy '000' Sequence Machine](src/Mealy000Sequence.v) and ![Mealy '1001' Sequence Machine](src/Mealy1001Sequence.v)
* ![Moore '000' Sequence Machine](src/Moore000Sequence.v)
* ![Traffic Lights - Two Lights/4-Point Crossing](src/TrafficLightsFourWay.v)



