--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Feb 20 20:31:09 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     music
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets clk_p]
            1002 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 991.467ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt_run_i4  (from clk_p +)
   Destination:    PDPW8KC    ADR[13]        \beeper/tone_4__I_0  (to clk_p +)

   Delay:                   8.557ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      8.557ns data_path cnt_run_i4 to \beeper/tone_4__I_0 meets
    1000.000ns delay constraint less
     -0.024ns EBSWAD_S requirement (totaling 1000.024ns) by 991.467ns

 Path Details: cnt_run_i4 to \beeper/tone_4__I_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_run_i4 (from clk_p)
Route         2   e 1.198                                  cnt_run[4]
LUT4        ---     0.493              C to Z              i3_4_lut
Route         3   e 1.258                                  n14
LUT4        ---     0.493              A to Z              i1_2_lut_rep_13_4_lut
Route         1   e 0.941                                  n1545
LUT4        ---     0.493              B to Z              i742_3_lut_4_lut
Route        13   e 1.803                                  clk_p_enable_36
LUT4        ---     0.493              C to Z              i393_3_lut
Route         1   e 0.941                                  tone_4__N_86[3]
                  --------
                    8.557  (28.2% logic, 71.8% route), 5 logic levels.


Passed:  The following path meets requirements by 991.467ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt_run_i4  (from clk_p +)
   Destination:    PDPW8KC    ADR[13]        \beeper/tone_4__I_0  (to clk_p +)

   Delay:                   8.557ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      8.557ns data_path cnt_run_i4 to \beeper/tone_4__I_0 meets
    1000.000ns delay constraint less
     -0.024ns EBSWAD_S requirement (totaling 1000.024ns) by 991.467ns

 Path Details: cnt_run_i4 to \beeper/tone_4__I_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_run_i4 (from clk_p)
Route         2   e 1.198                                  cnt_run[4]
LUT4        ---     0.493              C to Z              i3_4_lut
Route         3   e 1.258                                  n14
LUT4        ---     0.493              A to Z              i1_2_lut_rep_13_4_lut
Route         1   e 0.941                                  n1545
LUT4        ---     0.493              B to Z              i742_3_lut_4_lut
Route        13   e 1.803                                  clk_p_enable_36
LUT4        ---     0.493              C to Z              i399_3_lut
Route         1   e 0.941                                  tone_4__N_86[2]
                  --------
                    8.557  (28.2% logic, 71.8% route), 5 logic levels.


Passed:  The following path meets requirements by 991.467ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt_run_i4  (from clk_p +)
   Destination:    PDPW8KC    ADR[13]        \beeper/tone_4__I_0  (to clk_p +)

   Delay:                   8.557ns  (28.2% logic, 71.8% route), 5 logic levels.

 Constraint Details:

      8.557ns data_path cnt_run_i4 to \beeper/tone_4__I_0 meets
    1000.000ns delay constraint less
     -0.024ns EBSWAD_S requirement (totaling 1000.024ns) by 991.467ns

 Path Details: cnt_run_i4 to \beeper/tone_4__I_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_run_i4 (from clk_p)
Route         2   e 1.198                                  cnt_run[4]
LUT4        ---     0.493              C to Z              i3_4_lut
Route         3   e 1.258                                  n14
LUT4        ---     0.493              A to Z              i1_2_lut_rep_13_4_lut
Route         1   e 0.941                                  n1545
LUT4        ---     0.493              B to Z              i742_3_lut_4_lut
Route        13   e 1.803                                  clk_p_enable_36
LUT4        ---     0.493              C to Z              i401_3_lut
Route         1   e 0.941                                  tone_4__N_86[1]
                  --------
                    8.557  (28.2% logic, 71.8% route), 5 logic levels.

Report: 8.533 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_in_c]
            1467 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 989.813ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \divide_1ms/cnt_p_235__i19  (from clk_in_c +)
   Destination:    FD1S3IX    CD             \divide_1ms/cnt_p_235__i0  (to clk_in_c +)

   Delay:                  10.027ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.027ns data_path \divide_1ms/cnt_p_235__i19 to \divide_1ms/cnt_p_235__i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.813ns

 Path Details: \divide_1ms/cnt_p_235__i19 to \divide_1ms/cnt_p_235__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \divide_1ms/cnt_p_235__i19 (from clk_in_c)
Route         3   e 1.315                                  \divide_1ms/cnt_p[19]
LUT4        ---     0.493              A to Z              \divide_1ms/i3_2_lut
Route         1   e 0.941                                  \divide_1ms/n24
LUT4        ---     0.493              C to Z              \divide_1ms/i17_4_lut
Route         1   e 0.941                                  \divide_1ms/n38
LUT4        ---     0.493              B to Z              \divide_1ms/i19_4_lut
Route         1   e 0.941                                  \divide_1ms/n40
LUT4        ---     0.493              B to Z              \divide_1ms/i727_4_lut
Route         1   e 0.941                                  \divide_1ms/n1486
LUT4        ---     0.493              A to Z              \divide_1ms/i728_4_lut
Route        32   e 2.039                                  \divide_1ms/n1182
                  --------
                   10.027  (29.0% logic, 71.0% route), 6 logic levels.


Passed:  The following path meets requirements by 989.813ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \divide_1ms/cnt_p_235__i19  (from clk_in_c +)
   Destination:    FD1S3IX    CD             \divide_1ms/cnt_p_235__i20  (to clk_in_c +)

   Delay:                  10.027ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.027ns data_path \divide_1ms/cnt_p_235__i19 to \divide_1ms/cnt_p_235__i20 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.813ns

 Path Details: \divide_1ms/cnt_p_235__i19 to \divide_1ms/cnt_p_235__i20

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \divide_1ms/cnt_p_235__i19 (from clk_in_c)
Route         3   e 1.315                                  \divide_1ms/cnt_p[19]
LUT4        ---     0.493              A to Z              \divide_1ms/i3_2_lut
Route         1   e 0.941                                  \divide_1ms/n24
LUT4        ---     0.493              C to Z              \divide_1ms/i17_4_lut
Route         1   e 0.941                                  \divide_1ms/n38
LUT4        ---     0.493              B to Z              \divide_1ms/i19_4_lut
Route         1   e 0.941                                  \divide_1ms/n40
LUT4        ---     0.493              B to Z              \divide_1ms/i727_4_lut
Route         1   e 0.941                                  \divide_1ms/n1486
LUT4        ---     0.493              A to Z              \divide_1ms/i728_4_lut
Route        32   e 2.039                                  \divide_1ms/n1182
                  --------
                   10.027  (29.0% logic, 71.0% route), 6 logic levels.


Passed:  The following path meets requirements by 989.813ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \divide_1ms/cnt_p_235__i19  (from clk_in_c +)
   Destination:    FD1S3IX    CD             \divide_1ms/cnt_p_235__i19  (to clk_in_c +)

   Delay:                  10.027ns  (29.0% logic, 71.0% route), 6 logic levels.

 Constraint Details:

     10.027ns data_path \divide_1ms/cnt_p_235__i19 to \divide_1ms/cnt_p_235__i19 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 989.813ns

 Path Details: \divide_1ms/cnt_p_235__i19 to \divide_1ms/cnt_p_235__i19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \divide_1ms/cnt_p_235__i19 (from clk_in_c)
Route         3   e 1.315                                  \divide_1ms/cnt_p[19]
LUT4        ---     0.493              A to Z              \divide_1ms/i3_2_lut
Route         1   e 0.941                                  \divide_1ms/n24
LUT4        ---     0.493              C to Z              \divide_1ms/i17_4_lut
Route         1   e 0.941                                  \divide_1ms/n38
LUT4        ---     0.493              B to Z              \divide_1ms/i19_4_lut
Route         1   e 0.941                                  \divide_1ms/n40
LUT4        ---     0.493              B to Z              \divide_1ms/i727_4_lut
Route         1   e 0.941                                  \divide_1ms/n1486
LUT4        ---     0.493              A to Z              \divide_1ms/i728_4_lut
Route        32   e 2.039                                  \divide_1ms/n1182
                  --------
                   10.027  (29.0% logic, 71.0% route), 6 logic levels.

Report: 10.187 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_p]                   |  1000.000 ns|     8.533 ns|     5  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_in_c]                |  1000.000 ns|    10.187 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  3298 paths, 303 nets, and 646 connections (93.4% coverage)


Peak memory: 63299584 bytes, TRCE: 1191936 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
