
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=utf-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:5
msgid "Hardware"
msgstr "硬件"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:8
msgid "Introduction"
msgstr "介绍"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:10
msgid "There is the Pinsec toplevel hardware diagram :"
msgstr "这是 Pinsec 顶层硬件图："
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:16
msgid "RISCV"
msgstr "RISCV"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:18
msgid "The RISCV is a 5 stage pipelined CPU with following features :"
msgstr "RISCV 是一款 5 级流水线 CPU，具有以下特性："
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:21
msgid "Instruction cache"
msgstr "指令缓存"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:22
msgid "Single cycle Barrel shifter"
msgstr "单循环桶式移位器"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:23
msgid "Single cycle MUL, 34 cycle DIV"
msgstr "单周期 MUL、34 周期 DIV"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:24
msgid "Interruption support"
msgstr "中断支持"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:25
msgid "Dynamic branch prediction"
msgstr "动态分支预测"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:26
msgid "Debug port"
msgstr "调试端口"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:29
msgid "AXI4"
msgstr "AXI4"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:31
msgid ""
"As previously said, Pinsec integrate an AXI4 bus fabric. AXI4 is not the "
"easiest bus on the Earth but has many advantages like :"
msgstr "如前所述，Pinsec 集成了 AXI4 总线结构。 AXI4 不是地球上最简单的总线，但具有许多优点，例如："
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:34
msgid "A flexible topology"
msgstr "灵活的拓扑结构"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:35
msgid "High bandwidth potential"
msgstr "高带宽潜力"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:36
msgid "Potential out of order request completion"
msgstr "潜在的无序请求完成"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:37
msgid "Easy methods to meets clocks timings"
msgstr "满足时钟时序的简单方法"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:38
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:59
msgid "Standard used by many IP"
msgstr "许多IP使用的标准"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:39
msgid "An hand-shaking methodology that fit with SpinalHDL Stream."
msgstr "一种适合 SpinalHDL Stream 的握手方法。"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:41
msgid ""
"From an Area utilization perspective, AXI4 is for sure not the lightest "
"solution, but some techniques could dramatically reduce that issue :"
msgstr "从面积利用率的角度来看，AXI4 肯定不是最轻的解决方案，但某些技术可以显着减少该问题："
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:44
msgid "Using Read-Only/Write-Only AXI4 variations where it's possible"
msgstr "尽可能使用只读/只写 AXI4 变体"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:45
msgid ""
"Introducing an Axi4-Shared variation where a new ARW channel is introduced "
"to replace AR and AW channels. This solution divide resources usage by two "
"for the address decoding and the address arbitration."
msgstr ""
"引入 Axi4-Shared 变体，其中引入新的 ARW 通道来取代 AR 和 AW 通道。该解决方案将资源使用一分为二用于地址解码和地址仲裁。"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:46
msgid ""
"Depending the interconnect implementation, if masters doesn't use the R/B "
"channels ready, this path will be removed until each slaves at synthesis, "
"which relax timings."
msgstr "根据互连实现，如果主设备未使用准备好的 R/B 通道，则该路径将被删除，直到每个从设备进行综合，从而放宽时序。"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:47
msgid ""
"As the AXI4 spec suggest, the interconnect can expand the transactions ID by"
" aggregating the corresponding input port id. This allow the interconnect to"
" have an infinite number of pending request and also to support out of order"
" completion with a negligible area cost (transaction id expand)."
msgstr ""
"正如 AXI4 规范所建议的，互连可以通过聚合相应的输入端口 ID 来扩展事务 "
"ID。这允许互连具有无限数量的待处理请求，并且还支持以可忽略的区域成本（事务ID扩展）的无序完成。"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:49
msgid "The Pinsec interconnect doesn't introduce latency cycles."
msgstr "Pinsec 互连不会引入延迟周期。"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:52
msgid "APB3"
msgstr "APB3"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:54
msgid ""
"In Pinsec, all peripherals implement an APB3 bus to be interfaced. The APB3 "
"choice was motivated by following reasons :"
msgstr "在 Pinsec 中，所有外设均实现 APB3 总线进行接口。选择 APB3 的原因如下："
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:57
msgid "Very simple bus (no burst)"
msgstr "非常简单的总线（无突发）"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:58
msgid "Use very few resources"
msgstr "使用很少的资源"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:62
msgid "Generate the RTL"
msgstr "生成 RTL"
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:64
msgid "To generate the RTL, you have multiple solutions :"
msgstr "要生成 RTL，您有多种解决方案："
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:66
msgid "You can download the SpinalHDL source code, and then run :"
msgstr "您可以下载 SpinalHDL 源代码，然后运行："
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:72
msgid ""
"Or you can create your own main into your own SBT project and then run it :"
msgstr "或者您可以在自己的 SBT 项目中创建自己的 main，然后运行它："
#: ../../source/SpinalHDL/Legacy/pinsec/hardware.rst:86
msgid ""
"Currently, only the verilog version was tested in simulation and in FPGA "
"because the last release of GHDL is not compatible with cocotb."
msgstr "目前，由于 GHDL 的最新版本与 cocotb 不兼容，因此仅在仿真和 FPGA 中测试了 verilog 版本。"
