
NFC09A1_PollingTagDetect.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000effc  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  0800f0b8  0800f0b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f4a4  0800f4a4  0001108c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f4a4  0800f4a4  000104a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f4ac  0800f4ac  0001108c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f4ac  0800f4ac  000104ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f4b0  0800f4b0  000104b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  0800f4b4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000100c  2000008c  0800f540  0001108c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001098  0800f540  00011098  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001108c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e3f8  00000000  00000000  000110b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000050b3  00000000  00000000  0002f4ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001800  00000000  00000000  00034560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001250  00000000  00000000  00035d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025344  00000000  00000000  00036fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025691  00000000  00000000  0005c2f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5419  00000000  00000000  00081985  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00156d9e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059a4  00000000  00000000  00156de4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0015c788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000008c 	.word	0x2000008c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800f0a0 	.word	0x0800f0a0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000090 	.word	0x20000090
 8000100:	0800f0a0 	.word	0x0800f0a0

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	@ 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	@ 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	@ 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			@ (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	@ (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	@ (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			@ (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8d8 	bl	8000628 <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8d3 	bl	8000628 <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	d434      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048a:	469b      	mov	fp, r3
 800048c:	4653      	mov	r3, sl
 800048e:	465a      	mov	r2, fp
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83b      	bhi.n	8000518 <__udivmoddi4+0xc4>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e079      	b.n	800059a <__udivmoddi4+0x146>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e076      	b.n	80005a0 <__udivmoddi4+0x14c>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e029      	b.n	8000520 <__udivmoddi4+0xcc>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	469b      	mov	fp, r3
 80004f8:	2320      	movs	r3, #32
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	40da      	lsrs	r2, r3
 8000500:	4641      	mov	r1, r8
 8000502:	0013      	movs	r3, r2
 8000504:	464a      	mov	r2, r9
 8000506:	408a      	lsls	r2, r1
 8000508:	0017      	movs	r7, r2
 800050a:	4642      	mov	r2, r8
 800050c:	431f      	orrs	r7, r3
 800050e:	4653      	mov	r3, sl
 8000510:	4093      	lsls	r3, r2
 8000512:	001e      	movs	r6, r3
 8000514:	42af      	cmp	r7, r5
 8000516:	d9c3      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000518:	2200      	movs	r2, #0
 800051a:	2300      	movs	r3, #0
 800051c:	9200      	str	r2, [sp, #0]
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	4643      	mov	r3, r8
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0d8      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000526:	07fb      	lsls	r3, r7, #31
 8000528:	0872      	lsrs	r2, r6, #1
 800052a:	431a      	orrs	r2, r3
 800052c:	4646      	mov	r6, r8
 800052e:	087b      	lsrs	r3, r7, #1
 8000530:	e00e      	b.n	8000550 <__udivmoddi4+0xfc>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d101      	bne.n	800053a <__udivmoddi4+0xe6>
 8000536:	42a2      	cmp	r2, r4
 8000538:	d80c      	bhi.n	8000554 <__udivmoddi4+0x100>
 800053a:	1aa4      	subs	r4, r4, r2
 800053c:	419d      	sbcs	r5, r3
 800053e:	2001      	movs	r0, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2100      	movs	r1, #0
 8000546:	3e01      	subs	r6, #1
 8000548:	1824      	adds	r4, r4, r0
 800054a:	414d      	adcs	r5, r1
 800054c:	2e00      	cmp	r6, #0
 800054e:	d006      	beq.n	800055e <__udivmoddi4+0x10a>
 8000550:	42ab      	cmp	r3, r5
 8000552:	d9ee      	bls.n	8000532 <__udivmoddi4+0xde>
 8000554:	3e01      	subs	r6, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2e00      	cmp	r6, #0
 800055c:	d1f8      	bne.n	8000550 <__udivmoddi4+0xfc>
 800055e:	9800      	ldr	r0, [sp, #0]
 8000560:	9901      	ldr	r1, [sp, #4]
 8000562:	465b      	mov	r3, fp
 8000564:	1900      	adds	r0, r0, r4
 8000566:	4169      	adcs	r1, r5
 8000568:	2b00      	cmp	r3, #0
 800056a:	db24      	blt.n	80005b6 <__udivmoddi4+0x162>
 800056c:	002b      	movs	r3, r5
 800056e:	465a      	mov	r2, fp
 8000570:	4644      	mov	r4, r8
 8000572:	40d3      	lsrs	r3, r2
 8000574:	002a      	movs	r2, r5
 8000576:	40e2      	lsrs	r2, r4
 8000578:	001c      	movs	r4, r3
 800057a:	465b      	mov	r3, fp
 800057c:	0015      	movs	r5, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	db2a      	blt.n	80005d8 <__udivmoddi4+0x184>
 8000582:	0026      	movs	r6, r4
 8000584:	409e      	lsls	r6, r3
 8000586:	0033      	movs	r3, r6
 8000588:	0026      	movs	r6, r4
 800058a:	4647      	mov	r7, r8
 800058c:	40be      	lsls	r6, r7
 800058e:	0032      	movs	r2, r6
 8000590:	1a80      	subs	r0, r0, r2
 8000592:	4199      	sbcs	r1, r3
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	e79e      	b.n	80004d8 <__udivmoddi4+0x84>
 800059a:	42a3      	cmp	r3, r4
 800059c:	d8bc      	bhi.n	8000518 <__udivmoddi4+0xc4>
 800059e:	e782      	b.n	80004a6 <__udivmoddi4+0x52>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	2200      	movs	r2, #0
 80005aa:	9100      	str	r1, [sp, #0]
 80005ac:	9201      	str	r2, [sp, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	40da      	lsrs	r2, r3
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	e785      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4646      	mov	r6, r8
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0023      	movs	r3, r4
 80005c4:	40f3      	lsrs	r3, r6
 80005c6:	4644      	mov	r4, r8
 80005c8:	4313      	orrs	r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	40e2      	lsrs	r2, r4
 80005ce:	001c      	movs	r4, r3
 80005d0:	465b      	mov	r3, fp
 80005d2:	0015      	movs	r5, r2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	dad4      	bge.n	8000582 <__udivmoddi4+0x12e>
 80005d8:	4642      	mov	r2, r8
 80005da:	002f      	movs	r7, r5
 80005dc:	2320      	movs	r3, #32
 80005de:	0026      	movs	r6, r4
 80005e0:	4097      	lsls	r7, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	40de      	lsrs	r6, r3
 80005e6:	003b      	movs	r3, r7
 80005e8:	4333      	orrs	r3, r6
 80005ea:	e7cd      	b.n	8000588 <__udivmoddi4+0x134>

080005ec <__clzsi2>:
 80005ec:	211c      	movs	r1, #28
 80005ee:	2301      	movs	r3, #1
 80005f0:	041b      	lsls	r3, r3, #16
 80005f2:	4298      	cmp	r0, r3
 80005f4:	d301      	bcc.n	80005fa <__clzsi2+0xe>
 80005f6:	0c00      	lsrs	r0, r0, #16
 80005f8:	3910      	subs	r1, #16
 80005fa:	0a1b      	lsrs	r3, r3, #8
 80005fc:	4298      	cmp	r0, r3
 80005fe:	d301      	bcc.n	8000604 <__clzsi2+0x18>
 8000600:	0a00      	lsrs	r0, r0, #8
 8000602:	3908      	subs	r1, #8
 8000604:	091b      	lsrs	r3, r3, #4
 8000606:	4298      	cmp	r0, r3
 8000608:	d301      	bcc.n	800060e <__clzsi2+0x22>
 800060a:	0900      	lsrs	r0, r0, #4
 800060c:	3904      	subs	r1, #4
 800060e:	a202      	add	r2, pc, #8	@ (adr r2, 8000618 <__clzsi2+0x2c>)
 8000610:	5c10      	ldrb	r0, [r2, r0]
 8000612:	1840      	adds	r0, r0, r1
 8000614:	4770      	bx	lr
 8000616:	46c0      	nop			@ (mov r8, r8)
 8000618:	02020304 	.word	0x02020304
 800061c:	01010101 	.word	0x01010101
	...

08000628 <__clzdi2>:
 8000628:	b510      	push	{r4, lr}
 800062a:	2900      	cmp	r1, #0
 800062c:	d103      	bne.n	8000636 <__clzdi2+0xe>
 800062e:	f7ff ffdd 	bl	80005ec <__clzsi2>
 8000632:	3020      	adds	r0, #32
 8000634:	e002      	b.n	800063c <__clzdi2+0x14>
 8000636:	0008      	movs	r0, r1
 8000638:	f7ff ffd8 	bl	80005ec <__clzsi2>
 800063c:	bd10      	pop	{r4, pc}
 800063e:	46c0      	nop			@ (mov r8, r8)

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000644:	f003 ff10 	bl	8004468 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000648:	f000 f807 	bl	800065a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064c:	f000 f864 	bl	8000718 <MX_GPIO_Init>
  MX_X_CUBE_NFC9_Init();
 8000650:	f00d fe28 	bl	800e2a4 <MX_X_CUBE_NFC9_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_NFC9_Process();
 8000654:	f00d fe2d 	bl	800e2b2 <MX_X_CUBE_NFC9_Process>
 8000658:	e7fc      	b.n	8000654 <main+0x14>

0800065a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800065a:	b590      	push	{r4, r7, lr}
 800065c:	b095      	sub	sp, #84	@ 0x54
 800065e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000660:	2414      	movs	r4, #20
 8000662:	193b      	adds	r3, r7, r4
 8000664:	0018      	movs	r0, r3
 8000666:	233c      	movs	r3, #60	@ 0x3c
 8000668:	001a      	movs	r2, r3
 800066a:	2100      	movs	r1, #0
 800066c:	f00e f8ae 	bl	800e7cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000670:	1d3b      	adds	r3, r7, #4
 8000672:	0018      	movs	r0, r3
 8000674:	2310      	movs	r3, #16
 8000676:	001a      	movs	r2, r3
 8000678:	2100      	movs	r1, #0
 800067a:	f00e f8a7 	bl	800e7cc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800067e:	2380      	movs	r3, #128	@ 0x80
 8000680:	009b      	lsls	r3, r3, #2
 8000682:	0018      	movs	r0, r3
 8000684:	f004 fb8a 	bl	8004d9c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000688:	193b      	adds	r3, r7, r4
 800068a:	2202      	movs	r2, #2
 800068c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800068e:	193b      	adds	r3, r7, r4
 8000690:	2280      	movs	r2, #128	@ 0x80
 8000692:	0052      	lsls	r2, r2, #1
 8000694:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000696:	0021      	movs	r1, r4
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2200      	movs	r2, #0
 800069c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2240      	movs	r2, #64	@ 0x40
 80006a2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2202      	movs	r2, #2
 80006a8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2202      	movs	r2, #2
 80006ae:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	2200      	movs	r2, #0
 80006b4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	2208      	movs	r2, #8
 80006ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	2280      	movs	r2, #128	@ 0x80
 80006c0:	0292      	lsls	r2, r2, #10
 80006c2:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006c4:	187b      	adds	r3, r7, r1
 80006c6:	2280      	movs	r2, #128	@ 0x80
 80006c8:	0492      	lsls	r2, r2, #18
 80006ca:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2280      	movs	r2, #128	@ 0x80
 80006d0:	0592      	lsls	r2, r2, #22
 80006d2:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	0018      	movs	r0, r3
 80006d8:	f004 fbac 	bl	8004e34 <HAL_RCC_OscConfig>
 80006dc:	1e03      	subs	r3, r0, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80006e0:	f000 f8a2 	bl	8000828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	2207      	movs	r2, #7
 80006e8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ea:	1d3b      	adds	r3, r7, #4
 80006ec:	2202      	movs	r2, #2
 80006ee:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	2200      	movs	r2, #0
 80006f4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	2200      	movs	r2, #0
 80006fa:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006fc:	1d3b      	adds	r3, r7, #4
 80006fe:	2102      	movs	r1, #2
 8000700:	0018      	movs	r0, r3
 8000702:	f004 fef7 	bl	80054f4 <HAL_RCC_ClockConfig>
 8000706:	1e03      	subs	r3, r0, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800070a:	f000 f88d 	bl	8000828 <Error_Handler>
  }
}
 800070e:	46c0      	nop			@ (mov r8, r8)
 8000710:	46bd      	mov	sp, r7
 8000712:	b015      	add	sp, #84	@ 0x54
 8000714:	bd90      	pop	{r4, r7, pc}
	...

08000718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000718:	b590      	push	{r4, r7, lr}
 800071a:	b089      	sub	sp, #36	@ 0x24
 800071c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	240c      	movs	r4, #12
 8000720:	193b      	adds	r3, r7, r4
 8000722:	0018      	movs	r0, r3
 8000724:	2314      	movs	r3, #20
 8000726:	001a      	movs	r2, r3
 8000728:	2100      	movs	r1, #0
 800072a:	f00e f84f 	bl	800e7cc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072e:	4b3a      	ldr	r3, [pc, #232]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000730:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000732:	4b39      	ldr	r3, [pc, #228]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000734:	2104      	movs	r1, #4
 8000736:	430a      	orrs	r2, r1
 8000738:	635a      	str	r2, [r3, #52]	@ 0x34
 800073a:	4b37      	ldr	r3, [pc, #220]	@ (8000818 <MX_GPIO_Init+0x100>)
 800073c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800073e:	2204      	movs	r2, #4
 8000740:	4013      	ands	r3, r2
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000746:	4b34      	ldr	r3, [pc, #208]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000748:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800074a:	4b33      	ldr	r3, [pc, #204]	@ (8000818 <MX_GPIO_Init+0x100>)
 800074c:	2101      	movs	r1, #1
 800074e:	430a      	orrs	r2, r1
 8000750:	635a      	str	r2, [r3, #52]	@ 0x34
 8000752:	4b31      	ldr	r3, [pc, #196]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000756:	2201      	movs	r2, #1
 8000758:	4013      	ands	r3, r2
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800075e:	4b2e      	ldr	r3, [pc, #184]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000760:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000762:	4b2d      	ldr	r3, [pc, #180]	@ (8000818 <MX_GPIO_Init+0x100>)
 8000764:	2102      	movs	r1, #2
 8000766:	430a      	orrs	r2, r1
 8000768:	635a      	str	r2, [r3, #52]	@ 0x34
 800076a:	4b2b      	ldr	r3, [pc, #172]	@ (8000818 <MX_GPIO_Init+0x100>)
 800076c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800076e:	2202      	movs	r2, #2
 8000770:	4013      	ands	r3, r2
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_FIELD_Pin|LED_A_Pin|LED_V_Pin|ST25R_RST_Pin, GPIO_PIN_RESET);
 8000776:	4929      	ldr	r1, [pc, #164]	@ (800081c <MX_GPIO_Init+0x104>)
 8000778:	23a0      	movs	r3, #160	@ 0xa0
 800077a:	05db      	lsls	r3, r3, #23
 800077c:	2200      	movs	r2, #0
 800077e:	0018      	movs	r0, r3
 8000780:	f004 faef 	bl	8004d62 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_CS_Pin|LED_B_Pin|GPIO_PIN_14|LED_RX_Pin, GPIO_PIN_RESET);
 8000784:	4926      	ldr	r1, [pc, #152]	@ (8000820 <MX_GPIO_Init+0x108>)
 8000786:	4b27      	ldr	r3, [pc, #156]	@ (8000824 <MX_GPIO_Init+0x10c>)
 8000788:	2200      	movs	r2, #0
 800078a:	0018      	movs	r0, r3
 800078c:	f004 fae9 	bl	8004d62 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ST25R_IRQ_Pin */
  GPIO_InitStruct.Pin = ST25R_IRQ_Pin;
 8000790:	193b      	adds	r3, r7, r4
 8000792:	2201      	movs	r2, #1
 8000794:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000796:	193b      	adds	r3, r7, r4
 8000798:	2288      	movs	r2, #136	@ 0x88
 800079a:	0352      	lsls	r2, r2, #13
 800079c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079e:	193b      	adds	r3, r7, r4
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ST25R_IRQ_GPIO_Port, &GPIO_InitStruct);
 80007a4:	193a      	adds	r2, r7, r4
 80007a6:	23a0      	movs	r3, #160	@ 0xa0
 80007a8:	05db      	lsls	r3, r3, #23
 80007aa:	0011      	movs	r1, r2
 80007ac:	0018      	movs	r0, r3
 80007ae:	f004 f94f 	bl	8004a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_FIELD_Pin LED_A_Pin LED_V_Pin ST25R_RST_Pin */
  GPIO_InitStruct.Pin = LED_FIELD_Pin|LED_A_Pin|LED_V_Pin|ST25R_RST_Pin;
 80007b2:	193b      	adds	r3, r7, r4
 80007b4:	4a19      	ldr	r2, [pc, #100]	@ (800081c <MX_GPIO_Init+0x104>)
 80007b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	2201      	movs	r2, #1
 80007bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007be:	193b      	adds	r3, r7, r4
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c4:	193b      	adds	r3, r7, r4
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ca:	193a      	adds	r2, r7, r4
 80007cc:	23a0      	movs	r3, #160	@ 0xa0
 80007ce:	05db      	lsls	r3, r3, #23
 80007d0:	0011      	movs	r1, r2
 80007d2:	0018      	movs	r0, r3
 80007d4:	f004 f93c 	bl	8004a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_CS_Pin LED_B_Pin PB14 LED_RX_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|LED_B_Pin|GPIO_PIN_14|LED_RX_Pin;
 80007d8:	0021      	movs	r1, r4
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	4a10      	ldr	r2, [pc, #64]	@ (8000820 <MX_GPIO_Init+0x108>)
 80007de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e0:	187b      	adds	r3, r7, r1
 80007e2:	2201      	movs	r2, #1
 80007e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	187b      	adds	r3, r7, r1
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	2200      	movs	r2, #0
 80007f0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	4a0b      	ldr	r2, [pc, #44]	@ (8000824 <MX_GPIO_Init+0x10c>)
 80007f6:	0019      	movs	r1, r3
 80007f8:	0010      	movs	r0, r2
 80007fa:	f004 f929 	bl	8004a50 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80007fe:	2200      	movs	r2, #0
 8000800:	2100      	movs	r1, #0
 8000802:	2005      	movs	r0, #5
 8000804:	f003 ff9c 	bl	8004740 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000808:	2005      	movs	r0, #5
 800080a:	f003 ffae 	bl	800476a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800080e:	46c0      	nop			@ (mov r8, r8)
 8000810:	46bd      	mov	sp, r7
 8000812:	b009      	add	sp, #36	@ 0x24
 8000814:	bd90      	pop	{r4, r7, pc}
 8000816:	46c0      	nop			@ (mov r8, r8)
 8000818:	40021000 	.word	0x40021000
 800081c:	00000312 	.word	0x00000312
 8000820:	00004013 	.word	0x00004013
 8000824:	50000400 	.word	0x50000400

08000828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800082c:	b672      	cpsid	i
}
 800082e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000830:	46c0      	nop			@ (mov r8, r8)
 8000832:	e7fd      	b.n	8000830 <Error_Handler+0x8>

08000834 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800083a:	4b11      	ldr	r3, [pc, #68]	@ (8000880 <HAL_MspInit+0x4c>)
 800083c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800083e:	4b10      	ldr	r3, [pc, #64]	@ (8000880 <HAL_MspInit+0x4c>)
 8000840:	2101      	movs	r1, #1
 8000842:	430a      	orrs	r2, r1
 8000844:	641a      	str	r2, [r3, #64]	@ 0x40
 8000846:	4b0e      	ldr	r3, [pc, #56]	@ (8000880 <HAL_MspInit+0x4c>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084a:	2201      	movs	r2, #1
 800084c:	4013      	ands	r3, r2
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000852:	4b0b      	ldr	r3, [pc, #44]	@ (8000880 <HAL_MspInit+0x4c>)
 8000854:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000856:	4b0a      	ldr	r3, [pc, #40]	@ (8000880 <HAL_MspInit+0x4c>)
 8000858:	2180      	movs	r1, #128	@ 0x80
 800085a:	0549      	lsls	r1, r1, #21
 800085c:	430a      	orrs	r2, r1
 800085e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000860:	4b07      	ldr	r3, [pc, #28]	@ (8000880 <HAL_MspInit+0x4c>)
 8000862:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000864:	2380      	movs	r3, #128	@ 0x80
 8000866:	055b      	lsls	r3, r3, #21
 8000868:	4013      	ands	r3, r2
 800086a:	603b      	str	r3, [r7, #0]
 800086c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800086e:	23c0      	movs	r3, #192	@ 0xc0
 8000870:	00db      	lsls	r3, r3, #3
 8000872:	0018      	movs	r0, r3
 8000874:	f003 fea2 	bl	80045bc <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000878:	46c0      	nop			@ (mov r8, r8)
 800087a:	46bd      	mov	sp, r7
 800087c:	b002      	add	sp, #8
 800087e:	bd80      	pop	{r7, pc}
 8000880:	40021000 	.word	0x40021000

08000884 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000888:	46c0      	nop			@ (mov r8, r8)
 800088a:	e7fd      	b.n	8000888 <NMI_Handler+0x4>

0800088c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000890:	46c0      	nop			@ (mov r8, r8)
 8000892:	e7fd      	b.n	8000890 <HardFault_Handler+0x4>

08000894 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000898:	46c0      	nop			@ (mov r8, r8)
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}

0800089e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008a2:	46c0      	nop			@ (mov r8, r8)
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}

080008a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008ac:	f003 fe46 	bl	800453c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008b0:	46c0      	nop			@ (mov r8, r8)
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
	...

080008b8 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 80008bc:	4b03      	ldr	r3, [pc, #12]	@ (80008cc <EXTI0_1_IRQHandler+0x14>)
 80008be:	0018      	movs	r0, r3
 80008c0:	f004 f87c 	bl	80049bc <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80008c4:	46c0      	nop			@ (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	46c0      	nop			@ (mov r8, r8)
 80008cc:	20000f44 	.word	0x20000f44

080008d0 <USART2_LPUART2_IRQHandler>:

/**
  * @brief This function handles USART2 + LPUART2 Interrupt.
  */
void USART2_LPUART2_IRQHandler(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_LPUART2_IRQn 0 */

  /* USER CODE END USART2_LPUART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80008d4:	4b03      	ldr	r3, [pc, #12]	@ (80008e4 <USART2_LPUART2_IRQHandler+0x14>)
 80008d6:	0018      	movs	r0, r3
 80008d8:	f006 fa28 	bl	8006d2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_LPUART2_IRQn 1 */

  /* USER CODE END USART2_LPUART2_IRQn 1 */
}
 80008dc:	46c0      	nop			@ (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	46c0      	nop			@ (mov r8, r8)
 80008e4:	200000a8 	.word	0x200000a8

080008e8 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	0002      	movs	r2, r0
 80008f0:	1dfb      	adds	r3, r7, #7
 80008f2:	701a      	strb	r2, [r3, #0]
 80008f4:	1dbb      	adds	r3, r7, #6
 80008f6:	1c0a      	adds	r2, r1, #0
 80008f8:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 80008fa:	2300      	movs	r3, #0
 80008fc:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 80008fe:	1dfb      	adds	r3, r7, #7
 8000900:	781a      	ldrb	r2, [r3, #0]
 8000902:	4b24      	ldr	r3, [pc, #144]	@ (8000994 <BSP_PB_Init+0xac>)
 8000904:	0092      	lsls	r2, r2, #2
 8000906:	58d3      	ldr	r3, [r2, r3]
 8000908:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 800090a:	1dbb      	adds	r3, r7, #6
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	2b01      	cmp	r3, #1
 8000910:	d13a      	bne.n	8000988 <BSP_PB_Init+0xa0>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8000912:	1dfb      	adds	r3, r7, #7
 8000914:	781a      	ldrb	r2, [r3, #0]
 8000916:	0013      	movs	r3, r2
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	189b      	adds	r3, r3, r2
 800091c:	009b      	lsls	r3, r3, #2
 800091e:	4a1e      	ldr	r2, [pc, #120]	@ (8000998 <BSP_PB_Init+0xb0>)
 8000920:	1898      	adds	r0, r3, r2
 8000922:	1dfb      	adds	r3, r7, #7
 8000924:	781a      	ldrb	r2, [r3, #0]
 8000926:	4b1d      	ldr	r3, [pc, #116]	@ (800099c <BSP_PB_Init+0xb4>)
 8000928:	0092      	lsls	r2, r2, #2
 800092a:	58d3      	ldr	r3, [r2, r3]
 800092c:	0019      	movs	r1, r3
 800092e:	f004 f833 	bl	8004998 <HAL_EXTI_GetHandle>
 8000932:	1e03      	subs	r3, r0, #0
 8000934:	d003      	beq.n	800093e <BSP_PB_Init+0x56>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000936:	2304      	movs	r3, #4
 8000938:	425b      	negs	r3, r3
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	e024      	b.n	8000988 <BSP_PB_Init+0xa0>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 800093e:	1dfb      	adds	r3, r7, #7
 8000940:	781a      	ldrb	r2, [r3, #0]
 8000942:	0013      	movs	r3, r2
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	189b      	adds	r3, r3, r2
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	4a13      	ldr	r2, [pc, #76]	@ (8000998 <BSP_PB_Init+0xb0>)
 800094c:	1898      	adds	r0, r3, r2
 800094e:	1dfb      	adds	r3, r7, #7
 8000950:	781a      	ldrb	r2, [r3, #0]
 8000952:	4b13      	ldr	r3, [pc, #76]	@ (80009a0 <BSP_PB_Init+0xb8>)
 8000954:	0092      	lsls	r2, r2, #2
 8000956:	58d3      	ldr	r3, [r2, r3]
 8000958:	001a      	movs	r2, r3
 800095a:	2100      	movs	r1, #0
 800095c:	f003 ffea 	bl	8004934 <HAL_EXTI_RegisterCallback>
 8000960:	1e03      	subs	r3, r0, #0
 8000962:	d003      	beq.n	800096c <BSP_PB_Init+0x84>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000964:	2304      	movs	r3, #4
 8000966:	425b      	negs	r3, r3
 8000968:	60fb      	str	r3, [r7, #12]
 800096a:	e00d      	b.n	8000988 <BSP_PB_Init+0xa0>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800096c:	2007      	movs	r0, #7
 800096e:	1dfb      	adds	r3, r7, #7
 8000970:	781a      	ldrb	r2, [r3, #0]
 8000972:	4b0c      	ldr	r3, [pc, #48]	@ (80009a4 <BSP_PB_Init+0xbc>)
 8000974:	0092      	lsls	r2, r2, #2
 8000976:	58d3      	ldr	r3, [r2, r3]
 8000978:	2200      	movs	r2, #0
 800097a:	0019      	movs	r1, r3
 800097c:	f003 fee0 	bl	8004740 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000980:	2307      	movs	r3, #7
 8000982:	0018      	movs	r0, r3
 8000984:	f003 fef1 	bl	800476a <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8000988:	68fb      	ldr	r3, [r7, #12]
}
 800098a:	0018      	movs	r0, r3
 800098c:	46bd      	mov	sp, r7
 800098e:	b004      	add	sp, #16
 8000990:	bd80      	pop	{r7, pc}
 8000992:	46c0      	nop			@ (mov r8, r8)
 8000994:	0800f17c 	.word	0x0800f17c
 8000998:	20000000 	.word	0x20000000
 800099c:	0800f180 	.word	0x0800f180
 80009a0:	0800f184 	.word	0x0800f184
 80009a4:	0800f188 	.word	0x0800f188

080009a8 <BSP_PB_Callback>:
 * @brief  BSP Push Button callback
 * @param  Button Specifies the pin connected EXTI line
 * @retval None.
 */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	0002      	movs	r2, r0
 80009b0:	1dfb      	adds	r3, r7, #7
 80009b2:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80009b4:	46c0      	nop			@ (mov r8, r8)
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b002      	add	sp, #8
 80009ba:	bd80      	pop	{r7, pc}

080009bc <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80009c0:	2000      	movs	r0, #0
 80009c2:	f7ff fff1 	bl	80009a8 <BSP_PB_Callback>
}
 80009c6:	46c0      	nop			@ (mov r8, r8)
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}

080009cc <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 80009cc:	b590      	push	{r4, r7, lr}
 80009ce:	b089      	sub	sp, #36	@ 0x24
 80009d0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a3c <BUTTON_USER_GPIO_Init+0x70>)
 80009d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009d6:	4b19      	ldr	r3, [pc, #100]	@ (8000a3c <BUTTON_USER_GPIO_Init+0x70>)
 80009d8:	2104      	movs	r1, #4
 80009da:	430a      	orrs	r2, r1
 80009dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80009de:	4b17      	ldr	r3, [pc, #92]	@ (8000a3c <BUTTON_USER_GPIO_Init+0x70>)
 80009e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009e2:	2204      	movs	r2, #4
 80009e4:	4013      	ands	r3, r2
 80009e6:	60bb      	str	r3, [r7, #8]
 80009e8:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ea:	240c      	movs	r4, #12
 80009ec:	193b      	adds	r3, r7, r4
 80009ee:	0018      	movs	r0, r3
 80009f0:	2314      	movs	r3, #20
 80009f2:	001a      	movs	r2, r3
 80009f4:	2100      	movs	r1, #0
 80009f6:	f00d fee9 	bl	800e7cc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009fa:	4b10      	ldr	r3, [pc, #64]	@ (8000a3c <BUTTON_USER_GPIO_Init+0x70>)
 80009fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009fe:	4b0f      	ldr	r3, [pc, #60]	@ (8000a3c <BUTTON_USER_GPIO_Init+0x70>)
 8000a00:	2104      	movs	r1, #4
 8000a02:	430a      	orrs	r2, r1
 8000a04:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a06:	4b0d      	ldr	r3, [pc, #52]	@ (8000a3c <BUTTON_USER_GPIO_Init+0x70>)
 8000a08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a0a:	2204      	movs	r2, #4
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8000a12:	193b      	adds	r3, r7, r4
 8000a14:	2280      	movs	r2, #128	@ 0x80
 8000a16:	0192      	lsls	r2, r2, #6
 8000a18:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a1a:	193b      	adds	r3, r7, r4
 8000a1c:	2288      	movs	r2, #136	@ 0x88
 8000a1e:	0352      	lsls	r2, r2, #13
 8000a20:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	193b      	adds	r3, r7, r4
 8000a24:	2200      	movs	r2, #0
 8000a26:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8000a28:	193b      	adds	r3, r7, r4
 8000a2a:	4a05      	ldr	r2, [pc, #20]	@ (8000a40 <BUTTON_USER_GPIO_Init+0x74>)
 8000a2c:	0019      	movs	r1, r3
 8000a2e:	0010      	movs	r0, r2
 8000a30:	f004 f80e 	bl	8004a50 <HAL_GPIO_Init>

}
 8000a34:	46c0      	nop			@ (mov r8, r8)
 8000a36:	46bd      	mov	sp, r7
 8000a38:	b009      	add	sp, #36	@ 0x24
 8000a3a:	bd90      	pop	{r4, r7, pc}
 8000a3c:	40021000 	.word	0x40021000
 8000a40:	50000800 	.word	0x50000800

08000a44 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	0002      	movs	r2, r0
 8000a4c:	1dfb      	adds	r3, r7, #7
 8000a4e:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 8000a50:	2300      	movs	r3, #0
 8000a52:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8000a54:	1dfb      	adds	r3, r7, #7
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	2b01      	cmp	r3, #1
 8000a5a:	d903      	bls.n	8000a64 <BSP_COM_Init+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	425b      	negs	r3, r3
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	e021      	b.n	8000aa8 <BSP_COM_Init+0x64>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8000a64:	1dfb      	adds	r3, r7, #7
 8000a66:	7819      	ldrb	r1, [r3, #0]
 8000a68:	1dfb      	adds	r3, r7, #7
 8000a6a:	781a      	ldrb	r2, [r3, #0]
 8000a6c:	4b11      	ldr	r3, [pc, #68]	@ (8000ab4 <BSP_COM_Init+0x70>)
 8000a6e:	0089      	lsls	r1, r1, #2
 8000a70:	58c9      	ldr	r1, [r1, r3]
 8000a72:	4b11      	ldr	r3, [pc, #68]	@ (8000ab8 <BSP_COM_Init+0x74>)
 8000a74:	2094      	movs	r0, #148	@ 0x94
 8000a76:	4342      	muls	r2, r0
 8000a78:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 8000a7a:	1dfb      	adds	r3, r7, #7
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	2294      	movs	r2, #148	@ 0x94
 8000a80:	435a      	muls	r2, r3
 8000a82:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab8 <BSP_COM_Init+0x74>)
 8000a84:	18d3      	adds	r3, r2, r3
 8000a86:	0018      	movs	r0, r3
 8000a88:	f000 f874 	bl	8000b74 <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 8000a8c:	1dfb      	adds	r3, r7, #7
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	2294      	movs	r2, #148	@ 0x94
 8000a92:	435a      	muls	r2, r3
 8000a94:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <BSP_COM_Init+0x74>)
 8000a96:	18d3      	adds	r3, r2, r3
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f000 f80f 	bl	8000abc <MX_USART2_UART_Init>
 8000a9e:	1e03      	subs	r3, r0, #0
 8000aa0:	d002      	beq.n	8000aa8 <BSP_COM_Init+0x64>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000aa2:	2304      	movs	r3, #4
 8000aa4:	425b      	negs	r3, r3
 8000aa6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000aa8:	68fb      	ldr	r3, [r7, #12]
}
 8000aaa:	0018      	movs	r0, r3
 8000aac:	46bd      	mov	sp, r7
 8000aae:	b004      	add	sp, #16
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	46c0      	nop			@ (mov r8, r8)
 8000ab4:	2000000c 	.word	0x2000000c
 8000ab8:	200000a8 	.word	0x200000a8

08000abc <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 8000abc:	b590      	push	{r4, r7, lr}
 8000abe:	b085      	sub	sp, #20
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8000ac4:	240f      	movs	r4, #15
 8000ac6:	193b      	adds	r3, r7, r4
 8000ac8:	2200      	movs	r2, #0
 8000aca:	701a      	strb	r2, [r3, #0]

  huart->Instance = USART2;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a28      	ldr	r2, [pc, #160]	@ (8000b70 <MX_USART2_UART_Init+0xb4>)
 8000ad0:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	22e1      	movs	r2, #225	@ 0xe1
 8000ad6:	0252      	lsls	r2, r2, #9
 8000ad8:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2200      	movs	r2, #0
 8000ade:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2200      	movs	r2, #0
 8000aea:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	220c      	movs	r2, #12
 8000af0:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2200      	movs	r2, #0
 8000af6:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2200      	movs	r2, #0
 8000afc:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	2200      	movs	r2, #0
 8000b02:	621a      	str	r2, [r3, #32]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2200      	movs	r2, #0
 8000b08:	625a      	str	r2, [r3, #36]	@ 0x24
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(huart) != HAL_OK)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	0018      	movs	r0, r3
 8000b14:	f006 f808 	bl	8006b28 <HAL_UART_Init>
 8000b18:	1e03      	subs	r3, r0, #0
 8000b1a:	d002      	beq.n	8000b22 <MX_USART2_UART_Init+0x66>
  {
    ret = HAL_ERROR;
 8000b1c:	193b      	adds	r3, r7, r4
 8000b1e:	2201      	movs	r2, #1
 8000b20:	701a      	strb	r2, [r3, #0]
  }

  if (HAL_UARTEx_SetTxFifoThreshold(huart, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2100      	movs	r1, #0
 8000b26:	0018      	movs	r0, r3
 8000b28:	f007 fa62 	bl	8007ff0 <HAL_UARTEx_SetTxFifoThreshold>
 8000b2c:	1e03      	subs	r3, r0, #0
 8000b2e:	d003      	beq.n	8000b38 <MX_USART2_UART_Init+0x7c>
  {
    ret = HAL_ERROR;
 8000b30:	230f      	movs	r3, #15
 8000b32:	18fb      	adds	r3, r7, r3
 8000b34:	2201      	movs	r2, #1
 8000b36:	701a      	strb	r2, [r3, #0]
  }

  if (HAL_UARTEx_SetRxFifoThreshold(huart, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f007 fa97 	bl	8008070 <HAL_UARTEx_SetRxFifoThreshold>
 8000b42:	1e03      	subs	r3, r0, #0
 8000b44:	d003      	beq.n	8000b4e <MX_USART2_UART_Init+0x92>
  {
    ret = HAL_ERROR;
 8000b46:	230f      	movs	r3, #15
 8000b48:	18fb      	adds	r3, r7, r3
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	701a      	strb	r2, [r3, #0]
  }

  if (HAL_UARTEx_DisableFifoMode(huart) != HAL_OK)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	0018      	movs	r0, r3
 8000b52:	f007 fa13 	bl	8007f7c <HAL_UARTEx_DisableFifoMode>
 8000b56:	1e03      	subs	r3, r0, #0
 8000b58:	d003      	beq.n	8000b62 <MX_USART2_UART_Init+0xa6>
  {
    ret = HAL_ERROR;
 8000b5a:	230f      	movs	r3, #15
 8000b5c:	18fb      	adds	r3, r7, r3
 8000b5e:	2201      	movs	r2, #1
 8000b60:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8000b62:	230f      	movs	r3, #15
 8000b64:	18fb      	adds	r3, r7, r3
 8000b66:	781b      	ldrb	r3, [r3, #0]
}
 8000b68:	0018      	movs	r0, r3
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	b005      	add	sp, #20
 8000b6e:	bd90      	pop	{r4, r7, pc}
 8000b70:	40004400 	.word	0x40004400

08000b74 <USART2_MspInit>:
 * @param  huart USART2 handle
 * @retval None
 */

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b74:	b590      	push	{r4, r7, lr}
 8000b76:	b09d      	sub	sp, #116	@ 0x74
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b7c:	2410      	movs	r4, #16
 8000b7e:	193b      	adds	r3, r7, r4
 8000b80:	0018      	movs	r0, r3
 8000b82:	234c      	movs	r3, #76	@ 0x4c
 8000b84:	001a      	movs	r2, r3
 8000b86:	2100      	movs	r1, #0
 8000b88:	f00d fe20 	bl	800e7cc <memset>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b8c:	193b      	adds	r3, r7, r4
 8000b8e:	2202      	movs	r2, #2
 8000b90:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b92:	193b      	adds	r3, r7, r4
 8000b94:	2200      	movs	r2, #0
 8000b96:	609a      	str	r2, [r3, #8]
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8000b98:	193b      	adds	r3, r7, r4
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f004 fe54 	bl	8005848 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ba0:	4b29      	ldr	r3, [pc, #164]	@ (8000c48 <USART2_MspInit+0xd4>)
 8000ba2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ba4:	4b28      	ldr	r3, [pc, #160]	@ (8000c48 <USART2_MspInit+0xd4>)
 8000ba6:	2180      	movs	r1, #128	@ 0x80
 8000ba8:	0289      	lsls	r1, r1, #10
 8000baa:	430a      	orrs	r2, r1
 8000bac:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bae:	4b26      	ldr	r3, [pc, #152]	@ (8000c48 <USART2_MspInit+0xd4>)
 8000bb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bb2:	2380      	movs	r3, #128	@ 0x80
 8000bb4:	029b      	lsls	r3, r3, #10
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	60fb      	str	r3, [r7, #12]
 8000bba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bbc:	4b22      	ldr	r3, [pc, #136]	@ (8000c48 <USART2_MspInit+0xd4>)
 8000bbe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000bc0:	4b21      	ldr	r3, [pc, #132]	@ (8000c48 <USART2_MspInit+0xd4>)
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bc8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c48 <USART2_MspInit+0xd4>)
 8000bca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bcc:	2201      	movs	r2, #1
 8000bce:	4013      	ands	r3, r2
 8000bd0:	60bb      	str	r3, [r7, #8]
 8000bd2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 8000bd4:	245c      	movs	r4, #92	@ 0x5c
 8000bd6:	193b      	adds	r3, r7, r4
 8000bd8:	2204      	movs	r2, #4
 8000bda:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bdc:	193b      	adds	r3, r7, r4
 8000bde:	2202      	movs	r2, #2
 8000be0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	193b      	adds	r3, r7, r4
 8000be4:	2200      	movs	r2, #0
 8000be6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be8:	193b      	adds	r3, r7, r4
 8000bea:	2200      	movs	r2, #0
 8000bec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 8000bee:	193b      	adds	r3, r7, r4
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 8000bf4:	193a      	adds	r2, r7, r4
 8000bf6:	23a0      	movs	r3, #160	@ 0xa0
 8000bf8:	05db      	lsls	r3, r3, #23
 8000bfa:	0011      	movs	r1, r2
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f003 ff27 	bl	8004a50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 8000c02:	0021      	movs	r1, r4
 8000c04:	187b      	adds	r3, r7, r1
 8000c06:	2208      	movs	r2, #8
 8000c08:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0a:	187b      	adds	r3, r7, r1
 8000c0c:	2202      	movs	r2, #2
 8000c0e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	187b      	adds	r3, r7, r1
 8000c12:	2200      	movs	r2, #0
 8000c14:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c16:	187b      	adds	r3, r7, r1
 8000c18:	2200      	movs	r2, #0
 8000c1a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 8000c1c:	187b      	adds	r3, r7, r1
 8000c1e:	2201      	movs	r2, #1
 8000c20:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 8000c22:	187a      	adds	r2, r7, r1
 8000c24:	23a0      	movs	r3, #160	@ 0xa0
 8000c26:	05db      	lsls	r3, r3, #23
 8000c28:	0011      	movs	r1, r2
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f003 ff10 	bl	8004a50 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 8000c30:	2200      	movs	r2, #0
 8000c32:	2100      	movs	r1, #0
 8000c34:	201c      	movs	r0, #28
 8000c36:	f003 fd83 	bl	8004740 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 8000c3a:	201c      	movs	r0, #28
 8000c3c:	f003 fd95 	bl	800476a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 8000c40:	46c0      	nop			@ (mov r8, r8)
 8000c42:	46bd      	mov	sp, r7
 8000c44:	b01d      	add	sp, #116	@ 0x74
 8000c46:	bd90      	pop	{r4, r7, pc}
 8000c48:	40021000 	.word	0x40021000

08000c4c <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000c52:	2300      	movs	r3, #0
 8000c54:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8000c56:	4b12      	ldr	r3, [pc, #72]	@ (8000ca0 <BSP_SPI1_Init+0x54>)
 8000c58:	4a12      	ldr	r2, [pc, #72]	@ (8000ca4 <BSP_SPI1_Init+0x58>)
 8000c5a:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8000c5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ca8 <BSP_SPI1_Init+0x5c>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	1c59      	adds	r1, r3, #1
 8000c62:	4a11      	ldr	r2, [pc, #68]	@ (8000ca8 <BSP_SPI1_Init+0x5c>)
 8000c64:	6011      	str	r1, [r2, #0]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d115      	bne.n	8000c96 <BSP_SPI1_Init+0x4a>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8000c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca0 <BSP_SPI1_Init+0x54>)
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	f005 fd7b 	bl	8006768 <HAL_SPI_GetState>
 8000c72:	1e03      	subs	r3, r0, #0
 8000c74:	d10f      	bne.n	8000c96 <BSP_SPI1_Init+0x4a>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8000c76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca0 <BSP_SPI1_Init+0x54>)
 8000c78:	0018      	movs	r0, r3
 8000c7a:	f000 f867 	bl	8000d4c <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d108      	bne.n	8000c96 <BSP_SPI1_Init+0x4a>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8000c84:	4b06      	ldr	r3, [pc, #24]	@ (8000ca0 <BSP_SPI1_Init+0x54>)
 8000c86:	0018      	movs	r0, r3
 8000c88:	f000 f818 	bl	8000cbc <MX_SPI1_Init>
 8000c8c:	1e03      	subs	r3, r0, #0
 8000c8e:	d002      	beq.n	8000c96 <BSP_SPI1_Init+0x4a>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8000c90:	2308      	movs	r3, #8
 8000c92:	425b      	negs	r3, r3
 8000c94:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8000c96:	687b      	ldr	r3, [r7, #4]
}
 8000c98:	0018      	movs	r0, r3
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	b002      	add	sp, #8
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	2000013c 	.word	0x2000013c
 8000ca4:	40013000 	.word	0x40013000
 8000ca8:	200001a0 	.word	0x200001a0

08000cac <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8000cb0:	f003 fc56 	bl	8004560 <HAL_GetTick>
 8000cb4:	0003      	movs	r3, r0
}
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8000cc4:	240f      	movs	r4, #15
 8000cc6:	193b      	adds	r3, r7, r4
 8000cc8:	2200      	movs	r2, #0
 8000cca:	701a      	strb	r2, [r3, #0]

  hspi->Instance = SPI1;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4a1e      	ldr	r2, [pc, #120]	@ (8000d48 <MX_SPI1_Init+0x8c>)
 8000cd0:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2282      	movs	r2, #130	@ 0x82
 8000cd6:	0052      	lsls	r2, r2, #1
 8000cd8:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2200      	movs	r2, #0
 8000cde:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	22e0      	movs	r2, #224	@ 0xe0
 8000ce4:	00d2      	lsls	r2, r2, #3
 8000ce6:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2200      	movs	r2, #0
 8000cec:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2280      	movs	r2, #128	@ 0x80
 8000cf8:	0092      	lsls	r2, r2, #2
 8000cfa:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2218      	movs	r2, #24
 8000d00:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2200      	movs	r2, #0
 8000d06:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2200      	movs	r2, #0
 8000d12:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2207      	movs	r2, #7
 8000d18:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2200      	movs	r2, #0
 8000d24:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	0018      	movs	r0, r3
 8000d2a:	f004 ffc9 	bl	8005cc0 <HAL_SPI_Init>
 8000d2e:	1e03      	subs	r3, r0, #0
 8000d30:	d002      	beq.n	8000d38 <MX_SPI1_Init+0x7c>
  {
    ret = HAL_ERROR;
 8000d32:	193b      	adds	r3, r7, r4
 8000d34:	2201      	movs	r2, #1
 8000d36:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8000d38:	230f      	movs	r3, #15
 8000d3a:	18fb      	adds	r3, r7, r3
 8000d3c:	781b      	ldrb	r3, [r3, #0]
}
 8000d3e:	0018      	movs	r0, r3
 8000d40:	46bd      	mov	sp, r7
 8000d42:	b005      	add	sp, #20
 8000d44:	bd90      	pop	{r4, r7, pc}
 8000d46:	46c0      	nop			@ (mov r8, r8)
 8000d48:	40013000 	.word	0x40013000

08000d4c <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000d4c:	b590      	push	{r4, r7, lr}
 8000d4e:	b08b      	sub	sp, #44	@ 0x2c
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d54:	4b30      	ldr	r3, [pc, #192]	@ (8000e18 <SPI1_MspInit+0xcc>)
 8000d56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d58:	4b2f      	ldr	r3, [pc, #188]	@ (8000e18 <SPI1_MspInit+0xcc>)
 8000d5a:	2180      	movs	r1, #128	@ 0x80
 8000d5c:	0149      	lsls	r1, r1, #5
 8000d5e:	430a      	orrs	r2, r1
 8000d60:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d62:	4b2d      	ldr	r3, [pc, #180]	@ (8000e18 <SPI1_MspInit+0xcc>)
 8000d64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d66:	2380      	movs	r3, #128	@ 0x80
 8000d68:	015b      	lsls	r3, r3, #5
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	613b      	str	r3, [r7, #16]
 8000d6e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d70:	4b29      	ldr	r3, [pc, #164]	@ (8000e18 <SPI1_MspInit+0xcc>)
 8000d72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d74:	4b28      	ldr	r3, [pc, #160]	@ (8000e18 <SPI1_MspInit+0xcc>)
 8000d76:	2101      	movs	r1, #1
 8000d78:	430a      	orrs	r2, r1
 8000d7a:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d7c:	4b26      	ldr	r3, [pc, #152]	@ (8000e18 <SPI1_MspInit+0xcc>)
 8000d7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d80:	2201      	movs	r2, #1
 8000d82:	4013      	ands	r3, r2
 8000d84:	60fb      	str	r3, [r7, #12]
 8000d86:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8000d88:	2414      	movs	r4, #20
 8000d8a:	193b      	adds	r3, r7, r4
 8000d8c:	2220      	movs	r2, #32
 8000d8e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d90:	193b      	adds	r3, r7, r4
 8000d92:	2202      	movs	r2, #2
 8000d94:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	193b      	adds	r3, r7, r4
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9c:	193b      	adds	r3, r7, r4
 8000d9e:	2200      	movs	r2, #0
 8000da0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8000da2:	193b      	adds	r3, r7, r4
 8000da4:	2200      	movs	r2, #0
 8000da6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000da8:	193a      	adds	r2, r7, r4
 8000daa:	23a0      	movs	r3, #160	@ 0xa0
 8000dac:	05db      	lsls	r3, r3, #23
 8000dae:	0011      	movs	r1, r2
 8000db0:	0018      	movs	r0, r3
 8000db2:	f003 fe4d 	bl	8004a50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8000db6:	193b      	adds	r3, r7, r4
 8000db8:	2240      	movs	r2, #64	@ 0x40
 8000dba:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dbc:	193b      	adds	r3, r7, r4
 8000dbe:	2202      	movs	r2, #2
 8000dc0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc2:	193b      	adds	r3, r7, r4
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc8:	193b      	adds	r3, r7, r4
 8000dca:	2200      	movs	r2, #0
 8000dcc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8000dce:	193b      	adds	r3, r7, r4
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8000dd4:	193a      	adds	r2, r7, r4
 8000dd6:	23a0      	movs	r3, #160	@ 0xa0
 8000dd8:	05db      	lsls	r3, r3, #23
 8000dda:	0011      	movs	r1, r2
 8000ddc:	0018      	movs	r0, r3
 8000dde:	f003 fe37 	bl	8004a50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8000de2:	0021      	movs	r1, r4
 8000de4:	187b      	adds	r3, r7, r1
 8000de6:	2280      	movs	r2, #128	@ 0x80
 8000de8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dea:	187b      	adds	r3, r7, r1
 8000dec:	2202      	movs	r2, #2
 8000dee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df0:	187b      	adds	r3, r7, r1
 8000df2:	2200      	movs	r2, #0
 8000df4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df6:	187b      	adds	r3, r7, r1
 8000df8:	2200      	movs	r2, #0
 8000dfa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8000dfc:	187b      	adds	r3, r7, r1
 8000dfe:	2200      	movs	r2, #0
 8000e00:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8000e02:	187a      	adds	r2, r7, r1
 8000e04:	23a0      	movs	r3, #160	@ 0xa0
 8000e06:	05db      	lsls	r3, r3, #23
 8000e08:	0011      	movs	r1, r2
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f003 fe20 	bl	8004a50 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8000e10:	46c0      	nop			@ (mov r8, r8)
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b00b      	add	sp, #44	@ 0x2c
 8000e16:	bd90      	pop	{r4, r7, pc}
 8000e18:	40021000 	.word	0x40021000

08000e1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e24:	4a14      	ldr	r2, [pc, #80]	@ (8000e78 <_sbrk+0x5c>)
 8000e26:	4b15      	ldr	r3, [pc, #84]	@ (8000e7c <_sbrk+0x60>)
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e30:	4b13      	ldr	r3, [pc, #76]	@ (8000e80 <_sbrk+0x64>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d102      	bne.n	8000e3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e38:	4b11      	ldr	r3, [pc, #68]	@ (8000e80 <_sbrk+0x64>)
 8000e3a:	4a12      	ldr	r2, [pc, #72]	@ (8000e84 <_sbrk+0x68>)
 8000e3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e3e:	4b10      	ldr	r3, [pc, #64]	@ (8000e80 <_sbrk+0x64>)
 8000e40:	681a      	ldr	r2, [r3, #0]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	18d3      	adds	r3, r2, r3
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d207      	bcs.n	8000e5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e4c:	f00d fcc6 	bl	800e7dc <__errno>
 8000e50:	0003      	movs	r3, r0
 8000e52:	220c      	movs	r2, #12
 8000e54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e56:	2301      	movs	r3, #1
 8000e58:	425b      	negs	r3, r3
 8000e5a:	e009      	b.n	8000e70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e5c:	4b08      	ldr	r3, [pc, #32]	@ (8000e80 <_sbrk+0x64>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e62:	4b07      	ldr	r3, [pc, #28]	@ (8000e80 <_sbrk+0x64>)
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	18d2      	adds	r2, r2, r3
 8000e6a:	4b05      	ldr	r3, [pc, #20]	@ (8000e80 <_sbrk+0x64>)
 8000e6c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
}
 8000e70:	0018      	movs	r0, r3
 8000e72:	46bd      	mov	sp, r7
 8000e74:	b006      	add	sp, #24
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	20024000 	.word	0x20024000
 8000e7c:	00000400 	.word	0x00000400
 8000e80:	200001a4 	.word	0x200001a4
 8000e84:	20001098 	.word	0x20001098

08000e88 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e8c:	46c0      	nop			@ (mov r8, r8)
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
	...

08000e94 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e94:	480d      	ldr	r0, [pc, #52]	@ (8000ecc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e96:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e98:	f7ff fff6 	bl	8000e88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e9c:	480c      	ldr	r0, [pc, #48]	@ (8000ed0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e9e:	490d      	ldr	r1, [pc, #52]	@ (8000ed4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ea0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ed8 <LoopForever+0xe>)
  movs r3, #0
 8000ea2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ea4:	e002      	b.n	8000eac <LoopCopyDataInit>

08000ea6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ea6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ea8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eaa:	3304      	adds	r3, #4

08000eac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000eb0:	d3f9      	bcc.n	8000ea6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000edc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000eb4:	4c0a      	ldr	r4, [pc, #40]	@ (8000ee0 <LoopForever+0x16>)
  movs r3, #0
 8000eb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000eb8:	e001      	b.n	8000ebe <LoopFillZerobss>

08000eba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ebc:	3204      	adds	r2, #4

08000ebe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ebe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ec0:	d3fb      	bcc.n	8000eba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ec2:	f00d fc91 	bl	800e7e8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000ec6:	f7ff fbbb 	bl	8000640 <main>

08000eca <LoopForever>:

LoopForever:
  b LoopForever
 8000eca:	e7fe      	b.n	8000eca <LoopForever>
  ldr   r0, =_estack
 8000ecc:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000ed0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ed4:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8000ed8:	0800f4b4 	.word	0x0800f4b4
  ldr r2, =_sbss
 8000edc:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8000ee0:	20001098 	.word	0x20001098

08000ee4 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ee4:	e7fe      	b.n	8000ee4 <ADC1_COMP_IRQHandler>
	...

08000ee8 <rfalInitialize>:
*/


/*******************************************************************************/
ReturnCode rfalInitialize( void )
{
 8000ee8:	b590      	push	{r4, r7, lr}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
    ReturnCode err;
    
    RFAL_EXIT_ON_ERR( err, st25r200Initialize() );
 8000eee:	1dbc      	adds	r4, r7, #6
 8000ef0:	f002 f96e 	bl	80031d0 <st25r200Initialize>
 8000ef4:	0003      	movs	r3, r0
 8000ef6:	8023      	strh	r3, [r4, #0]
 8000ef8:	1dbb      	adds	r3, r7, #6
 8000efa:	881b      	ldrh	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d002      	beq.n	8000f06 <rfalInitialize+0x1e>
 8000f00:	1dbb      	adds	r3, r7, #6
 8000f02:	881b      	ldrh	r3, [r3, #0]
 8000f04:	e042      	b.n	8000f8c <rfalInitialize+0xa4>
    
    st25r200ClearInterrupts();
 8000f06:	f003 fa53 	bl	80043b0 <st25r200ClearInterrupts>
    
    /* Disable any previous observation mode */
    rfalST25R200ObsModeDisable();
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	2002      	movs	r0, #2
 8000f0e:	f002 fddf 	bl	8003ad0 <st25r200WriteTestRegister>
    
    /*******************************************************************************/    
    /* Apply RF Chip generic initialization */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_INIT) );
 8000f12:	2000      	movs	r0, #0
 8000f14:	f007 f968 	bl	80081e8 <rfalSetAnalogConfig>
    
    /* Clear FIFO status local copy */
    rfalFIFOStatusClear();
 8000f18:	f001 fa02 	bl	8002320 <rfalFIFOStatusClear>
    
    
    /*******************************************************************************/
    gRFAL.state              = RFAL_STATE_INIT;
 8000f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000f94 <rfalInitialize+0xac>)
 8000f1e:	2201      	movs	r2, #1
 8000f20:	701a      	strb	r2, [r3, #0]
    gRFAL.mode               = RFAL_MODE_NONE;
 8000f22:	4b1c      	ldr	r3, [pc, #112]	@ (8000f94 <rfalInitialize+0xac>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	705a      	strb	r2, [r3, #1]
    gRFAL.field              = false;
 8000f28:	4b1a      	ldr	r3, [pc, #104]	@ (8000f94 <rfalInitialize+0xac>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	711a      	strb	r2, [r3, #4]
    
    /* Set RFAL default configs */
    gRFAL.conf.obsvModeRx    = RFAL_OBSMODE_DISABLE;
 8000f2e:	4b19      	ldr	r3, [pc, #100]	@ (8000f94 <rfalInitialize+0xac>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	811a      	strh	r2, [r3, #8]
    gRFAL.conf.obsvModeTx    = RFAL_OBSMODE_DISABLE;
 8000f34:	4b17      	ldr	r3, [pc, #92]	@ (8000f94 <rfalInitialize+0xac>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	80da      	strh	r2, [r3, #6]
    gRFAL.conf.eHandling     = RFAL_ERRORHANDLING_NONE;
 8000f3a:	4b16      	ldr	r3, [pc, #88]	@ (8000f94 <rfalInitialize+0xac>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	729a      	strb	r2, [r3, #10]
    
    /* Transceive set to IDLE */
    gRFAL.TxRx.lastState     = RFAL_TXRX_STATE_IDLE;
 8000f40:	4b14      	ldr	r3, [pc, #80]	@ (8000f94 <rfalInitialize+0xac>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	765a      	strb	r2, [r3, #25]
    gRFAL.TxRx.state         = RFAL_TXRX_STATE_IDLE;
 8000f46:	4b13      	ldr	r3, [pc, #76]	@ (8000f94 <rfalInitialize+0xac>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	761a      	strb	r2, [r3, #24]
    
    /* Disable all timings */
    gRFAL.timings.FDTListen  = RFAL_TIMING_NONE;
 8000f4c:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <rfalInitialize+0xac>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	611a      	str	r2, [r3, #16]
    gRFAL.timings.FDTPoll    = RFAL_TIMING_NONE;
 8000f52:	4b10      	ldr	r3, [pc, #64]	@ (8000f94 <rfalInitialize+0xac>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	615a      	str	r2, [r3, #20]
    gRFAL.timings.GT         = RFAL_TIMING_NONE;
 8000f58:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <rfalInitialize+0xac>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	60da      	str	r2, [r3, #12]

    rfalTimerDestroy( gRFAL.tmr.GT );
    gRFAL.tmr.GT             = RFAL_TIMING_NONE;
 8000f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f94 <rfalInitialize+0xac>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	641a      	str	r2, [r3, #64]	@ 0x40
    
    gRFAL.callbacks.preTxRx  = NULL;
 8000f64:	4b0b      	ldr	r3, [pc, #44]	@ (8000f94 <rfalInitialize+0xac>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	649a      	str	r2, [r3, #72]	@ 0x48
    gRFAL.callbacks.postTxRx = NULL;
 8000f6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f94 <rfalInitialize+0xac>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	64da      	str	r2, [r3, #76]	@ 0x4c
    gRFAL.callbacks.syncTxRx = NULL;
 8000f70:	4b08      	ldr	r3, [pc, #32]	@ (8000f94 <rfalInitialize+0xac>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	651a      	str	r2, [r3, #80]	@ 0x50

#if RFAL_FEATURE_WAKEUP_MODE
    /* Initialize Wake-Up Mode */
    gRFAL.wum.state = RFAL_WUM_STATE_NOT_INIT;
 8000f76:	4b07      	ldr	r3, [pc, #28]	@ (8000f94 <rfalInitialize+0xac>)
 8000f78:	2254      	movs	r2, #84	@ 0x54
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	5499      	strb	r1, [r3, r2]
#endif /* RFAL_FEATURE_WAKEUP_MODE */

#if RFAL_FEATURE_LOWPOWER_MODE
    /* Initialize Low Power Mode */
    gRFAL.lpm.isRunning     = false;
 8000f7e:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <rfalInitialize+0xac>)
 8000f80:	226e      	movs	r2, #110	@ 0x6e
 8000f82:	2100      	movs	r1, #0
 8000f84:	5499      	strb	r1, [r3, r2]
    
    /*******************************************************************************/    
    /* Perform Automatic Calibration (if configured to do so).                     *
     * Registers set by rfalSetAnalogConfig will tell rfalCalibrate what to perform*/
     /* PRQA S 2987 1 # MISRA 2.2 - Feature not available - placeholder  */
    rfalCalibrate();
 8000f86:	f000 f807 	bl	8000f98 <rfalCalibrate>
    
    return RFAL_ERR_NONE;
 8000f8a:	2300      	movs	r3, #0
}
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	b003      	add	sp, #12
 8000f92:	bd90      	pop	{r4, r7, pc}
 8000f94:	200001a8 	.word	0x200001a8

08000f98 <rfalCalibrate>:


/*******************************************************************************/
ReturnCode rfalCalibrate( void )
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
    /*******************************************************************************/
    /* Perform ST25R200 regulators calibration                                     */
    /*******************************************************************************/
    
    /* Automatic regulator adjustment only performed if not set manually on Analog Configs */
    if( st25r200CheckReg( ST25R200_REG_GENERAL, ST25R200_REG_GENERAL_reg_s, 0x00 ) )       
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2101      	movs	r1, #1
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f002 ff25 	bl	8003df0 <st25r200CheckReg>
 8000fa6:	1e03      	subs	r3, r0, #0
 8000fa8:	d004      	beq.n	8000fb4 <rfalCalibrate+0x1c>
    {
        return rfalAdjustRegulators( NULL );
 8000faa:	2000      	movs	r0, #0
 8000fac:	f000 f806 	bl	8000fbc <rfalAdjustRegulators>
 8000fb0:	0003      	movs	r3, r0
 8000fb2:	e000      	b.n	8000fb6 <rfalCalibrate+0x1e>
    }
    
    return RFAL_ERR_NONE;
 8000fb4:	2300      	movs	r3, #0
}
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <rfalAdjustRegulators>:


/*******************************************************************************/
ReturnCode rfalAdjustRegulators( uint16_t* result )
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
    /* Adjust the regulators with both Tx and Rx enabled for a realistic RW load conditions */
    st25r200TxRxOn();
 8000fc4:	2130      	movs	r1, #48	@ 0x30
 8000fc6:	2000      	movs	r0, #0
 8000fc8:	f002 fe18 	bl	8003bfc <st25r200SetRegisterBits>
    st25r200AdjustRegulators( ST25R200_REG_DROP_DO_NOT_SET, result );
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	0019      	movs	r1, r3
 8000fd0:	20ff      	movs	r0, #255	@ 0xff
 8000fd2:	f002 f98f 	bl	80032f4 <st25r200AdjustRegulators>
    st25r200TxRxOff();
 8000fd6:	2130      	movs	r1, #48	@ 0x30
 8000fd8:	2000      	movs	r0, #0
 8000fda:	f002 fdca 	bl	8003b72 <st25r200ClrRegisterBits>
    
    return RFAL_ERR_NONE;
 8000fde:	2300      	movs	r3, #0
}
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	b002      	add	sp, #8
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <rfalSetMode>:
}


/*******************************************************************************/
ReturnCode rfalSetMode( rfalMode mode, rfalBitRate txBR, rfalBitRate rxBR )
{
 8000fe8:	b590      	push	{r4, r7, lr}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	0004      	movs	r4, r0
 8000ff0:	0008      	movs	r0, r1
 8000ff2:	0011      	movs	r1, r2
 8000ff4:	1dfb      	adds	r3, r7, #7
 8000ff6:	1c22      	adds	r2, r4, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
 8000ffa:	1dbb      	adds	r3, r7, #6
 8000ffc:	1c02      	adds	r2, r0, #0
 8000ffe:	701a      	strb	r2, [r3, #0]
 8001000:	1d7b      	adds	r3, r7, #5
 8001002:	1c0a      	adds	r2, r1, #0
 8001004:	701a      	strb	r2, [r3, #0]

    /* Check if RFAL is not initialized */
    if( gRFAL.state == RFAL_STATE_IDLE )
 8001006:	4b5c      	ldr	r3, [pc, #368]	@ (8001178 <rfalSetMode+0x190>)
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <rfalSetMode+0x2a>
    {
        return RFAL_ERR_WRONG_STATE;
 800100e:	2321      	movs	r3, #33	@ 0x21
 8001010:	e0ae      	b.n	8001170 <rfalSetMode+0x188>
    }
    
    /* Check allowed bit rate value */
    if( (txBR == RFAL_BR_KEEP) || (rxBR == RFAL_BR_KEEP) )
 8001012:	1dbb      	adds	r3, r7, #6
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2bff      	cmp	r3, #255	@ 0xff
 8001018:	d003      	beq.n	8001022 <rfalSetMode+0x3a>
 800101a:	1d7b      	adds	r3, r7, #5
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	2bff      	cmp	r3, #255	@ 0xff
 8001020:	d101      	bne.n	8001026 <rfalSetMode+0x3e>
    {
        return RFAL_ERR_PARAM;
 8001022:	2307      	movs	r3, #7
 8001024:	e0a4      	b.n	8001170 <rfalSetMode+0x188>
    }
   
    switch( mode )
 8001026:	1dfb      	adds	r3, r7, #7
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b0d      	cmp	r3, #13
 800102c:	d900      	bls.n	8001030 <rfalSetMode+0x48>
 800102e:	e085      	b.n	800113c <rfalSetMode+0x154>
 8001030:	009a      	lsls	r2, r3, #2
 8001032:	4b52      	ldr	r3, [pc, #328]	@ (800117c <rfalSetMode+0x194>)
 8001034:	18d3      	adds	r3, r2, r3
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	469f      	mov	pc, r3
    {
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCA:
            
            /* Enable ISO14443A mode */
            st25r200WriteRegister( ST25R200_REG_PROTOCOL, ST25R200_REG_PROTOCOL_om_iso14443a );
 800103a:	2101      	movs	r1, #1
 800103c:	2012      	movs	r0, #18
 800103e:	f002 fc84 	bl	800394a <st25r200WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001042:	2302      	movs	r3, #2
 8001044:	33ff      	adds	r3, #255	@ 0xff
 8001046:	0018      	movs	r0, r3
 8001048:	f007 f8ce 	bl	80081e8 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800104c:	2381      	movs	r3, #129	@ 0x81
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	0018      	movs	r0, r3
 8001052:	f007 f8c9 	bl	80081e8 <rfalSetAnalogConfig>
            break;
 8001056:	e073      	b.n	8001140 <rfalSetMode+0x158>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCA_T1T:
            
            /* Enable Topaz mode */
            st25r200WriteRegister( ST25R200_REG_PROTOCOL, ST25R200_REG_PROTOCOL_om_topaz );
 8001058:	2104      	movs	r1, #4
 800105a:	2012      	movs	r0, #18
 800105c:	f002 fc75 	bl	800394a <st25r200WriteRegister>
            
            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001060:	2302      	movs	r3, #2
 8001062:	33ff      	adds	r3, #255	@ 0xff
 8001064:	0018      	movs	r0, r3
 8001066:	f007 f8bf 	bl	80081e8 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800106a:	2381      	movs	r3, #129	@ 0x81
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	0018      	movs	r0, r3
 8001070:	f007 f8ba 	bl	80081e8 <rfalSetAnalogConfig>
            break;
 8001074:	e064      	b.n	8001140 <rfalSetMode+0x158>
            
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCB:
            
            /* Enable ISO14443B mode */
            st25r200WriteRegister( ST25R200_REG_PROTOCOL, ST25R200_REG_PROTOCOL_om_iso14443b );
 8001076:	2102      	movs	r1, #2
 8001078:	2012      	movs	r0, #18
 800107a:	f002 fc66 	bl	800394a <st25r200WriteRegister>
            
            /* Set Tx SOF and EOF */
            st25r200ChangeRegisterBits(  ST25R200_REG_PROTOCOL_TX2,
 800107e:	2200      	movs	r2, #0
 8001080:	210e      	movs	r1, #14
 8001082:	2014      	movs	r0, #20
 8001084:	f002 fdf5 	bl	8003c72 <st25r200ChangeRegisterBits>
                                        ( ST25R200_REG_PROTOCOL_TX2_b_tx_sof_mask | ST25R200_REG_PROTOCOL_TX2_b_tx_eof ),
                                        ( ST25R200_REG_PROTOCOL_TX2_b_tx_sof_0_10etu | ST25R200_REG_PROTOCOL_TX2_b_tx_sof_1_2etu | ST25R200_REG_PROTOCOL_TX2_b_tx_eof_10etu ) );
                        
            /* Set Rx SOF and EOF */
            st25r200ChangeRegisterBits(  ST25R200_REG_PROTOCOL_RX1, 
 8001088:	2230      	movs	r2, #48	@ 0x30
 800108a:	2130      	movs	r1, #48	@ 0x30
 800108c:	2016      	movs	r0, #22
 800108e:	f002 fdf0 	bl	8003c72 <st25r200ChangeRegisterBits>
                                        ( ST25R200_REG_PROTOCOL_RX1_b_rx_sof | ST25R200_REG_PROTOCOL_RX1_b_rx_eof ),
                                        ( ST25R200_REG_PROTOCOL_RX1_b_rx_sof | ST25R200_REG_PROTOCOL_RX1_b_rx_eof ) );
        
            /* Set the minimum TR1 (excluding start_wait) */
            st25r200ChangeRegisterBits( ST25R200_REG_PROTOCOL_RX2, ST25R200_REG_PROTOCOL_RX2_tr1_min_len_mask, RFAL_TR1MIN );
 8001092:	223a      	movs	r2, #58	@ 0x3a
 8001094:	217f      	movs	r1, #127	@ 0x7f
 8001096:	2017      	movs	r0, #23
 8001098:	f002 fdeb 	bl	8003c72 <st25r200ChangeRegisterBits>

            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800109c:	4b38      	ldr	r3, [pc, #224]	@ (8001180 <rfalSetMode+0x198>)
 800109e:	0018      	movs	r0, r3
 80010a0:	f007 f8a2 	bl	80081e8 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 80010a4:	4b37      	ldr	r3, [pc, #220]	@ (8001184 <rfalSetMode+0x19c>)
 80010a6:	0018      	movs	r0, r3
 80010a8:	f007 f89e 	bl	80081e8 <rfalSetAnalogConfig>
            break;
 80010ac:	e048      	b.n	8001140 <rfalSetMode+0x158>
            
        /*******************************************************************************/    
        case RFAL_MODE_POLL_B_PRIME:
            
            /* Enable ISO14443B mode */
            st25r200WriteRegister( ST25R200_REG_PROTOCOL, ST25R200_REG_PROTOCOL_om_iso14443b );
 80010ae:	2102      	movs	r1, #2
 80010b0:	2012      	movs	r0, #18
 80010b2:	f002 fc4a 	bl	800394a <st25r200WriteRegister>
            
            /* Set Tx SOF, EOF and EOF */
            st25r200ChangeRegisterBits(  ST25R200_REG_PROTOCOL_TX2,
 80010b6:	2200      	movs	r2, #0
 80010b8:	210e      	movs	r1, #14
 80010ba:	2014      	movs	r0, #20
 80010bc:	f002 fdd9 	bl	8003c72 <st25r200ChangeRegisterBits>
                                        ( ST25R200_REG_PROTOCOL_TX2_b_tx_sof_mask | ST25R200_REG_PROTOCOL_TX2_b_tx_eof ),
                                        ( ST25R200_REG_PROTOCOL_TX2_b_tx_sof_0_10etu | ST25R200_REG_PROTOCOL_TX2_b_tx_sof_1_2etu | ST25R200_REG_PROTOCOL_TX2_b_tx_eof_10etu ) );
                        
            /* Set Rx SOF and EOF */
            st25r200ChangeRegisterBits( ST25R200_REG_PROTOCOL_RX1, 
 80010c0:	2210      	movs	r2, #16
 80010c2:	2130      	movs	r1, #48	@ 0x30
 80010c4:	2016      	movs	r0, #22
 80010c6:	f002 fdd4 	bl	8003c72 <st25r200ChangeRegisterBits>
                                        ( ST25R200_REG_PROTOCOL_RX1_b_rx_sof | ST25R200_REG_PROTOCOL_RX1_b_rx_eof ),
                                        ( ST25R200_REG_PROTOCOL_RX1_b_rx_eof ) );
        
            /* Set the minimum TR1 (excluding start_wait) */
            st25r200ChangeRegisterBits( ST25R200_REG_PROTOCOL_RX2, ST25R200_REG_PROTOCOL_RX2_tr1_min_len_mask, RFAL_TR1MIN );
 80010ca:	223a      	movs	r2, #58	@ 0x3a
 80010cc:	217f      	movs	r1, #127	@ 0x7f
 80010ce:	2017      	movs	r0, #23
 80010d0:	f002 fdcf 	bl	8003c72 <st25r200ChangeRegisterBits>


            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 80010d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001180 <rfalSetMode+0x198>)
 80010d6:	0018      	movs	r0, r3
 80010d8:	f007 f886 	bl	80081e8 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 80010dc:	4b29      	ldr	r3, [pc, #164]	@ (8001184 <rfalSetMode+0x19c>)
 80010de:	0018      	movs	r0, r3
 80010e0:	f007 f882 	bl	80081e8 <rfalSetAnalogConfig>
            break;
 80010e4:	e02c      	b.n	8001140 <rfalSetMode+0x158>
            
        /*******************************************************************************/    
        case RFAL_MODE_POLL_B_CTS:
            
            /* Enable ISO14443B mode */
            st25r200WriteRegister( ST25R200_REG_PROTOCOL, ST25R200_REG_PROTOCOL_om_iso14443b );
 80010e6:	2102      	movs	r1, #2
 80010e8:	2012      	movs	r0, #18
 80010ea:	f002 fc2e 	bl	800394a <st25r200WriteRegister>
            
            /* Set Tx SOF and EOF */
            st25r200ChangeRegisterBits(  ST25R200_REG_PROTOCOL_TX2,
 80010ee:	2200      	movs	r2, #0
 80010f0:	210e      	movs	r1, #14
 80010f2:	2014      	movs	r0, #20
 80010f4:	f002 fdbd 	bl	8003c72 <st25r200ChangeRegisterBits>
                                        ( ST25R200_REG_PROTOCOL_TX2_b_tx_sof_mask | ST25R200_REG_PROTOCOL_TX2_b_tx_eof ),
                                        ( ST25R200_REG_PROTOCOL_TX2_b_tx_sof_0_10etu | ST25R200_REG_PROTOCOL_TX2_b_tx_sof_1_2etu | ST25R200_REG_PROTOCOL_TX2_b_tx_eof_10etu ) );
                        
            /* Set Rx SOF EOF */
            st25r200ChangeRegisterBits(  ST25R200_REG_PROTOCOL_RX1, 
 80010f8:	2200      	movs	r2, #0
 80010fa:	2130      	movs	r1, #48	@ 0x30
 80010fc:	2016      	movs	r0, #22
 80010fe:	f002 fdb8 	bl	8003c72 <st25r200ChangeRegisterBits>
                                        ( ST25R200_REG_PROTOCOL_RX1_b_rx_sof | ST25R200_REG_PROTOCOL_RX1_b_rx_eof ),
                                         0x00 );
        
            /* Set the minimum TR1 (excluding start_wait) */    
            st25r200ChangeRegisterBits( ST25R200_REG_PROTOCOL_RX2, ST25R200_REG_PROTOCOL_RX2_tr1_min_len_mask, RFAL_TR1MIN );
 8001102:	223a      	movs	r2, #58	@ 0x3a
 8001104:	217f      	movs	r1, #127	@ 0x7f
 8001106:	2017      	movs	r0, #23
 8001108:	f002 fdb3 	bl	8003c72 <st25r200ChangeRegisterBits>

            /* Set Analog configurations for this mode and bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 800110c:	4b1c      	ldr	r3, [pc, #112]	@ (8001180 <rfalSetMode+0x198>)
 800110e:	0018      	movs	r0, r3
 8001110:	f007 f86a 	bl	80081e8 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 8001114:	4b1b      	ldr	r3, [pc, #108]	@ (8001184 <rfalSetMode+0x19c>)
 8001116:	0018      	movs	r0, r3
 8001118:	f007 f866 	bl	80081e8 <rfalSetAnalogConfig>
            break;
 800111c:	e010      	b.n	8001140 <rfalSetMode+0x158>
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCV:
        case RFAL_MODE_POLL_PICOPASS:
                
                /* Enable ISO15693 mode */
                st25r200WriteRegister( ST25R200_REG_PROTOCOL, ST25R200_REG_PROTOCOL_om_iso15693 );
 800111e:	2105      	movs	r1, #5
 8001120:	2012      	movs	r0, #18
 8001122:	f002 fc12 	bl	800394a <st25r200WriteRegister>
        
                /* Set Analog configurations for this mode and bit rate */
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_TX) );
 8001126:	4b18      	ldr	r3, [pc, #96]	@ (8001188 <rfalSetMode+0x1a0>)
 8001128:	0018      	movs	r0, r3
 800112a:	f007 f85d 	bl	80081e8 <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_RX) );
 800112e:	4b17      	ldr	r3, [pc, #92]	@ (800118c <rfalSetMode+0x1a4>)
 8001130:	0018      	movs	r0, r3
 8001132:	f007 f859 	bl	80081e8 <rfalSetAnalogConfig>
                break;
 8001136:	e003      	b.n	8001140 <rfalSetMode+0x158>
        case RFAL_MODE_POLL_ACTIVE_P2P:
        case RFAL_MODE_LISTEN_ACTIVE_P2P:
        case RFAL_MODE_LISTEN_NFCA:
        case RFAL_MODE_LISTEN_NFCF:
        case RFAL_MODE_LISTEN_NFCB:
            return RFAL_ERR_NOTSUPP;
 8001138:	2318      	movs	r3, #24
 800113a:	e019      	b.n	8001170 <rfalSetMode+0x188>
            
        /*******************************************************************************/
        default:
            return RFAL_ERR_NOT_IMPLEMENTED;
 800113c:	230f      	movs	r3, #15
 800113e:	e017      	b.n	8001170 <rfalSetMode+0x188>
    }
    
    /* Set state as STATE_MODE_SET only if not initialized yet (PSL) */
    gRFAL.state = ((gRFAL.state < RFAL_STATE_MODE_SET) ? RFAL_STATE_MODE_SET : gRFAL.state);
 8001140:	4b0d      	ldr	r3, [pc, #52]	@ (8001178 <rfalSetMode+0x190>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	1c1a      	adds	r2, r3, #0
 8001146:	b2d3      	uxtb	r3, r2
 8001148:	2b02      	cmp	r3, #2
 800114a:	d201      	bcs.n	8001150 <rfalSetMode+0x168>
 800114c:	2302      	movs	r3, #2
 800114e:	1c1a      	adds	r2, r3, #0
 8001150:	b2d2      	uxtb	r2, r2
 8001152:	4b09      	ldr	r3, [pc, #36]	@ (8001178 <rfalSetMode+0x190>)
 8001154:	701a      	strb	r2, [r3, #0]
    gRFAL.mode  = mode;
 8001156:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <rfalSetMode+0x190>)
 8001158:	1dfa      	adds	r2, r7, #7
 800115a:	7812      	ldrb	r2, [r2, #0]
 800115c:	705a      	strb	r2, [r3, #1]
    
    /* Apply the given bit rate */
    return rfalSetBitRate(txBR, rxBR);
 800115e:	1d7b      	adds	r3, r7, #5
 8001160:	781a      	ldrb	r2, [r3, #0]
 8001162:	1dbb      	adds	r3, r7, #6
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	0011      	movs	r1, r2
 8001168:	0018      	movs	r0, r3
 800116a:	f000 f811 	bl	8001190 <rfalSetBitRate>
 800116e:	0003      	movs	r3, r0
}
 8001170:	0018      	movs	r0, r3
 8001172:	46bd      	mov	sp, r7
 8001174:	b003      	add	sp, #12
 8001176:	bd90      	pop	{r4, r7, pc}
 8001178:	200001a8 	.word	0x200001a8
 800117c:	0800f1ec 	.word	0x0800f1ec
 8001180:	00000201 	.word	0x00000201
 8001184:	00000202 	.word	0x00000202
 8001188:	00001001 	.word	0x00001001
 800118c:	00001002 	.word	0x00001002

08001190 <rfalSetBitRate>:
    return gRFAL.mode;
}

/*******************************************************************************/
ReturnCode rfalSetBitRate( rfalBitRate txBR, rfalBitRate rxBR )
{
 8001190:	b5b0      	push	{r4, r5, r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	0002      	movs	r2, r0
 8001198:	1dfb      	adds	r3, r7, #7
 800119a:	701a      	strb	r2, [r3, #0]
 800119c:	1dbb      	adds	r3, r7, #6
 800119e:	1c0a      	adds	r2, r1, #0
 80011a0:	701a      	strb	r2, [r3, #0]
    ReturnCode ret;
    
    /* Check if RFAL is not initialized */
    if( gRFAL.state == RFAL_STATE_IDLE )
 80011a2:	4b9b      	ldr	r3, [pc, #620]	@ (8001410 <rfalSetBitRate+0x280>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d101      	bne.n	80011ae <rfalSetBitRate+0x1e>
    {
        return RFAL_ERR_WRONG_STATE;
 80011aa:	2321      	movs	r3, #33	@ 0x21
 80011ac:	e12b      	b.n	8001406 <rfalSetBitRate+0x276>
    }
    
    
    if( ( (txBR != RFAL_BR_KEEP) && (txBR != RFAL_BR_106) && (txBR != RFAL_BR_26p48))                          || 
 80011ae:	1dfb      	adds	r3, r7, #7
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2bff      	cmp	r3, #255	@ 0xff
 80011b4:	d007      	beq.n	80011c6 <rfalSetBitRate+0x36>
 80011b6:	1dfb      	adds	r3, r7, #7
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d003      	beq.n	80011c6 <rfalSetBitRate+0x36>
 80011be:	1dfb      	adds	r3, r7, #7
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	2bec      	cmp	r3, #236	@ 0xec
 80011c4:	d10f      	bne.n	80011e6 <rfalSetBitRate+0x56>
 80011c6:	1dbb      	adds	r3, r7, #6
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	2bff      	cmp	r3, #255	@ 0xff
 80011cc:	d00d      	beq.n	80011ea <rfalSetBitRate+0x5a>
        ( (rxBR != RFAL_BR_KEEP) && (rxBR!= RFAL_BR_106) && (rxBR != RFAL_BR_26p48) && (rxBR != RFAL_BR_52p97))  )
 80011ce:	1dbb      	adds	r3, r7, #6
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d009      	beq.n	80011ea <rfalSetBitRate+0x5a>
 80011d6:	1dbb      	adds	r3, r7, #6
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	2bec      	cmp	r3, #236	@ 0xec
 80011dc:	d005      	beq.n	80011ea <rfalSetBitRate+0x5a>
 80011de:	1dbb      	adds	r3, r7, #6
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	2beb      	cmp	r3, #235	@ 0xeb
 80011e4:	d001      	beq.n	80011ea <rfalSetBitRate+0x5a>
    {
        return RFAL_ERR_PARAM;
 80011e6:	2307      	movs	r3, #7
 80011e8:	e10d      	b.n	8001406 <rfalSetBitRate+0x276>
    }
    
    /* Store the new Bit Rates */
    gRFAL.txBR = ((txBR == RFAL_BR_KEEP) ? gRFAL.txBR : txBR);
 80011ea:	1dfb      	adds	r3, r7, #7
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2bff      	cmp	r3, #255	@ 0xff
 80011f0:	d102      	bne.n	80011f8 <rfalSetBitRate+0x68>
 80011f2:	4b87      	ldr	r3, [pc, #540]	@ (8001410 <rfalSetBitRate+0x280>)
 80011f4:	789b      	ldrb	r3, [r3, #2]
 80011f6:	e001      	b.n	80011fc <rfalSetBitRate+0x6c>
 80011f8:	1dfb      	adds	r3, r7, #7
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	4a84      	ldr	r2, [pc, #528]	@ (8001410 <rfalSetBitRate+0x280>)
 80011fe:	7093      	strb	r3, [r2, #2]
    gRFAL.rxBR = ((rxBR == RFAL_BR_KEEP) ? gRFAL.rxBR : rxBR);
 8001200:	1dbb      	adds	r3, r7, #6
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2bff      	cmp	r3, #255	@ 0xff
 8001206:	d102      	bne.n	800120e <rfalSetBitRate+0x7e>
 8001208:	4b81      	ldr	r3, [pc, #516]	@ (8001410 <rfalSetBitRate+0x280>)
 800120a:	78db      	ldrb	r3, [r3, #3]
 800120c:	e001      	b.n	8001212 <rfalSetBitRate+0x82>
 800120e:	1dbb      	adds	r3, r7, #6
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	4a7f      	ldr	r2, [pc, #508]	@ (8001410 <rfalSetBitRate+0x280>)
 8001214:	70d3      	strb	r3, [r2, #3]
    

    /* Set bit rate register */
    RFAL_EXIT_ON_ERR( ret, st25r200SetBitrate( (uint8_t)rfalConvBitRate(gRFAL.txBR), (uint8_t)rfalConvBitRate(gRFAL.rxBR )) );
 8001216:	4b7e      	ldr	r3, [pc, #504]	@ (8001410 <rfalSetBitRate+0x280>)
 8001218:	789b      	ldrb	r3, [r3, #2]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <rfalSetBitRate+0x96>
 800121e:	4b7c      	ldr	r3, [pc, #496]	@ (8001410 <rfalSetBitRate+0x280>)
 8001220:	789b      	ldrb	r3, [r3, #2]
 8001222:	2bec      	cmp	r3, #236	@ 0xec
 8001224:	d101      	bne.n	800122a <rfalSetBitRate+0x9a>
 8001226:	2300      	movs	r3, #0
 8001228:	e000      	b.n	800122c <rfalSetBitRate+0x9c>
 800122a:	2302      	movs	r3, #2
 800122c:	4a78      	ldr	r2, [pc, #480]	@ (8001410 <rfalSetBitRate+0x280>)
 800122e:	78d2      	ldrb	r2, [r2, #3]
 8001230:	2a00      	cmp	r2, #0
 8001232:	d003      	beq.n	800123c <rfalSetBitRate+0xac>
 8001234:	4a76      	ldr	r2, [pc, #472]	@ (8001410 <rfalSetBitRate+0x280>)
 8001236:	78d2      	ldrb	r2, [r2, #3]
 8001238:	2aec      	cmp	r2, #236	@ 0xec
 800123a:	d101      	bne.n	8001240 <rfalSetBitRate+0xb0>
 800123c:	2200      	movs	r2, #0
 800123e:	e000      	b.n	8001242 <rfalSetBitRate+0xb2>
 8001240:	2202      	movs	r2, #2
 8001242:	250e      	movs	r5, #14
 8001244:	197c      	adds	r4, r7, r5
 8001246:	0011      	movs	r1, r2
 8001248:	0018      	movs	r0, r3
 800124a:	f002 f927 	bl	800349c <st25r200SetBitrate>
 800124e:	0003      	movs	r3, r0
 8001250:	8023      	strh	r3, [r4, #0]
 8001252:	197b      	adds	r3, r7, r5
 8001254:	881b      	ldrh	r3, [r3, #0]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d002      	beq.n	8001260 <rfalSetBitRate+0xd0>
 800125a:	197b      	adds	r3, r7, r5
 800125c:	881b      	ldrh	r3, [r3, #0]
 800125e:	e0d2      	b.n	8001406 <rfalSetBitRate+0x276>
    
    
    switch( gRFAL.mode )
 8001260:	4b6b      	ldr	r3, [pc, #428]	@ (8001410 <rfalSetBitRate+0x280>)
 8001262:	785b      	ldrb	r3, [r3, #1]
 8001264:	2b0d      	cmp	r3, #13
 8001266:	d900      	bls.n	800126a <rfalSetBitRate+0xda>
 8001268:	e0ca      	b.n	8001400 <rfalSetBitRate+0x270>
 800126a:	009a      	lsls	r2, r3, #2
 800126c:	4b69      	ldr	r3, [pc, #420]	@ (8001414 <rfalSetBitRate+0x284>)
 800126e:	18d3      	adds	r3, r2, r3
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	469f      	mov	pc, r3
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCA:
        case RFAL_MODE_POLL_NFCA_T1T:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 8001274:	2008      	movs	r0, #8
 8001276:	f006 ffb7 	bl	80081e8 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 800127a:	4b65      	ldr	r3, [pc, #404]	@ (8001410 <rfalSetBitRate+0x280>)
 800127c:	789b      	ldrb	r3, [r3, #2]
 800127e:	2bea      	cmp	r3, #234	@ 0xea
 8001280:	d90b      	bls.n	800129a <rfalSetBitRate+0x10a>
 8001282:	4b63      	ldr	r3, [pc, #396]	@ (8001410 <rfalSetBitRate+0x280>)
 8001284:	789b      	ldrb	r3, [r3, #2]
 8001286:	011b      	lsls	r3, r3, #4
 8001288:	b29b      	uxth	r3, r3
 800128a:	22ff      	movs	r2, #255	@ 0xff
 800128c:	4013      	ands	r3, r2
 800128e:	b29b      	uxth	r3, r3
 8001290:	2202      	movs	r2, #2
 8001292:	32ff      	adds	r2, #255	@ 0xff
 8001294:	4313      	orrs	r3, r2
 8001296:	b29b      	uxth	r3, r3
 8001298:	e00c      	b.n	80012b4 <rfalSetBitRate+0x124>
 800129a:	4b5d      	ldr	r3, [pc, #372]	@ (8001410 <rfalSetBitRate+0x280>)
 800129c:	789b      	ldrb	r3, [r3, #2]
 800129e:	3301      	adds	r3, #1
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	011b      	lsls	r3, r3, #4
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	22ff      	movs	r2, #255	@ 0xff
 80012a8:	4013      	ands	r3, r2
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	2202      	movs	r2, #2
 80012ae:	32ff      	adds	r2, #255	@ 0xff
 80012b0:	4313      	orrs	r3, r2
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	0018      	movs	r0, r3
 80012b6:	f006 ff97 	bl	80081e8 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 80012ba:	4b55      	ldr	r3, [pc, #340]	@ (8001410 <rfalSetBitRate+0x280>)
 80012bc:	78db      	ldrb	r3, [r3, #3]
 80012be:	2bea      	cmp	r3, #234	@ 0xea
 80012c0:	d90b      	bls.n	80012da <rfalSetBitRate+0x14a>
 80012c2:	4b53      	ldr	r3, [pc, #332]	@ (8001410 <rfalSetBitRate+0x280>)
 80012c4:	78db      	ldrb	r3, [r3, #3]
 80012c6:	011b      	lsls	r3, r3, #4
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	22ff      	movs	r2, #255	@ 0xff
 80012cc:	4013      	ands	r3, r2
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	2281      	movs	r2, #129	@ 0x81
 80012d2:	0052      	lsls	r2, r2, #1
 80012d4:	4313      	orrs	r3, r2
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	e00c      	b.n	80012f4 <rfalSetBitRate+0x164>
 80012da:	4b4d      	ldr	r3, [pc, #308]	@ (8001410 <rfalSetBitRate+0x280>)
 80012dc:	78db      	ldrb	r3, [r3, #3]
 80012de:	3301      	adds	r3, #1
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	011b      	lsls	r3, r3, #4
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	22ff      	movs	r2, #255	@ 0xff
 80012e8:	4013      	ands	r3, r2
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	2281      	movs	r2, #129	@ 0x81
 80012ee:	0052      	lsls	r2, r2, #1
 80012f0:	4313      	orrs	r3, r2
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	0018      	movs	r0, r3
 80012f6:	f006 ff77 	bl	80081e8 <rfalSetAnalogConfig>
            break;
 80012fa:	e083      	b.n	8001404 <rfalSetBitRate+0x274>
        case RFAL_MODE_POLL_NFCB:
        case RFAL_MODE_POLL_B_PRIME:
        case RFAL_MODE_POLL_B_CTS:
            
            /* Set Analog configurations for this bit rate */
            rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 80012fc:	2008      	movs	r0, #8
 80012fe:	f006 ff73 	bl	80081e8 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 8001302:	4b43      	ldr	r3, [pc, #268]	@ (8001410 <rfalSetBitRate+0x280>)
 8001304:	789b      	ldrb	r3, [r3, #2]
 8001306:	2bea      	cmp	r3, #234	@ 0xea
 8001308:	d90a      	bls.n	8001320 <rfalSetBitRate+0x190>
 800130a:	4b41      	ldr	r3, [pc, #260]	@ (8001410 <rfalSetBitRate+0x280>)
 800130c:	789b      	ldrb	r3, [r3, #2]
 800130e:	011b      	lsls	r3, r3, #4
 8001310:	b29b      	uxth	r3, r3
 8001312:	22ff      	movs	r2, #255	@ 0xff
 8001314:	4013      	ands	r3, r2
 8001316:	b29b      	uxth	r3, r3
 8001318:	4a3f      	ldr	r2, [pc, #252]	@ (8001418 <rfalSetBitRate+0x288>)
 800131a:	4313      	orrs	r3, r2
 800131c:	b29b      	uxth	r3, r3
 800131e:	e00b      	b.n	8001338 <rfalSetBitRate+0x1a8>
 8001320:	4b3b      	ldr	r3, [pc, #236]	@ (8001410 <rfalSetBitRate+0x280>)
 8001322:	789b      	ldrb	r3, [r3, #2]
 8001324:	3301      	adds	r3, #1
 8001326:	b29b      	uxth	r3, r3
 8001328:	011b      	lsls	r3, r3, #4
 800132a:	b29b      	uxth	r3, r3
 800132c:	22ff      	movs	r2, #255	@ 0xff
 800132e:	4013      	ands	r3, r2
 8001330:	b29b      	uxth	r3, r3
 8001332:	4a39      	ldr	r2, [pc, #228]	@ (8001418 <rfalSetBitRate+0x288>)
 8001334:	4313      	orrs	r3, r2
 8001336:	b29b      	uxth	r3, r3
 8001338:	0018      	movs	r0, r3
 800133a:	f006 ff55 	bl	80081e8 <rfalSetAnalogConfig>
            rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCB | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 800133e:	4b34      	ldr	r3, [pc, #208]	@ (8001410 <rfalSetBitRate+0x280>)
 8001340:	78db      	ldrb	r3, [r3, #3]
 8001342:	2bea      	cmp	r3, #234	@ 0xea
 8001344:	d90a      	bls.n	800135c <rfalSetBitRate+0x1cc>
 8001346:	4b32      	ldr	r3, [pc, #200]	@ (8001410 <rfalSetBitRate+0x280>)
 8001348:	78db      	ldrb	r3, [r3, #3]
 800134a:	011b      	lsls	r3, r3, #4
 800134c:	b29b      	uxth	r3, r3
 800134e:	22ff      	movs	r2, #255	@ 0xff
 8001350:	4013      	ands	r3, r2
 8001352:	b29b      	uxth	r3, r3
 8001354:	4a31      	ldr	r2, [pc, #196]	@ (800141c <rfalSetBitRate+0x28c>)
 8001356:	4313      	orrs	r3, r2
 8001358:	b29b      	uxth	r3, r3
 800135a:	e00b      	b.n	8001374 <rfalSetBitRate+0x1e4>
 800135c:	4b2c      	ldr	r3, [pc, #176]	@ (8001410 <rfalSetBitRate+0x280>)
 800135e:	78db      	ldrb	r3, [r3, #3]
 8001360:	3301      	adds	r3, #1
 8001362:	b29b      	uxth	r3, r3
 8001364:	011b      	lsls	r3, r3, #4
 8001366:	b29b      	uxth	r3, r3
 8001368:	22ff      	movs	r2, #255	@ 0xff
 800136a:	4013      	ands	r3, r2
 800136c:	b29b      	uxth	r3, r3
 800136e:	4a2b      	ldr	r2, [pc, #172]	@ (800141c <rfalSetBitRate+0x28c>)
 8001370:	4313      	orrs	r3, r2
 8001372:	b29b      	uxth	r3, r3
 8001374:	0018      	movs	r0, r3
 8001376:	f006 ff37 	bl	80081e8 <rfalSetAnalogConfig>
            break;
 800137a:	e043      	b.n	8001404 <rfalSetBitRate+0x274>
        /*******************************************************************************/
        case RFAL_MODE_POLL_NFCV:
        case RFAL_MODE_POLL_PICOPASS:
            
                /* Set Analog configurations for this bit rate */
                rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_POLL_COMMON) );
 800137c:	2008      	movs	r0, #8
 800137e:	f006 ff33 	bl	80081e8 <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX ) );
 8001382:	4b23      	ldr	r3, [pc, #140]	@ (8001410 <rfalSetBitRate+0x280>)
 8001384:	789b      	ldrb	r3, [r3, #2]
 8001386:	2bea      	cmp	r3, #234	@ 0xea
 8001388:	d90a      	bls.n	80013a0 <rfalSetBitRate+0x210>
 800138a:	4b21      	ldr	r3, [pc, #132]	@ (8001410 <rfalSetBitRate+0x280>)
 800138c:	789b      	ldrb	r3, [r3, #2]
 800138e:	011b      	lsls	r3, r3, #4
 8001390:	b29b      	uxth	r3, r3
 8001392:	22ff      	movs	r2, #255	@ 0xff
 8001394:	4013      	ands	r3, r2
 8001396:	b29b      	uxth	r3, r3
 8001398:	4a21      	ldr	r2, [pc, #132]	@ (8001420 <rfalSetBitRate+0x290>)
 800139a:	4313      	orrs	r3, r2
 800139c:	b29b      	uxth	r3, r3
 800139e:	e00b      	b.n	80013b8 <rfalSetBitRate+0x228>
 80013a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001410 <rfalSetBitRate+0x280>)
 80013a2:	789b      	ldrb	r3, [r3, #2]
 80013a4:	3301      	adds	r3, #1
 80013a6:	b29b      	uxth	r3, r3
 80013a8:	011b      	lsls	r3, r3, #4
 80013aa:	b29b      	uxth	r3, r3
 80013ac:	22ff      	movs	r2, #255	@ 0xff
 80013ae:	4013      	ands	r3, r2
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001420 <rfalSetBitRate+0x290>)
 80013b4:	4313      	orrs	r3, r2
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	0018      	movs	r0, r3
 80013ba:	f006 ff15 	bl	80081e8 <rfalSetAnalogConfig>
                rfalSetAnalogConfig( (rfalAnalogConfigId)(RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX ) );
 80013be:	4b14      	ldr	r3, [pc, #80]	@ (8001410 <rfalSetBitRate+0x280>)
 80013c0:	78db      	ldrb	r3, [r3, #3]
 80013c2:	2bea      	cmp	r3, #234	@ 0xea
 80013c4:	d90a      	bls.n	80013dc <rfalSetBitRate+0x24c>
 80013c6:	4b12      	ldr	r3, [pc, #72]	@ (8001410 <rfalSetBitRate+0x280>)
 80013c8:	78db      	ldrb	r3, [r3, #3]
 80013ca:	011b      	lsls	r3, r3, #4
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	22ff      	movs	r2, #255	@ 0xff
 80013d0:	4013      	ands	r3, r2
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	4a13      	ldr	r2, [pc, #76]	@ (8001424 <rfalSetBitRate+0x294>)
 80013d6:	4313      	orrs	r3, r2
 80013d8:	b29b      	uxth	r3, r3
 80013da:	e00b      	b.n	80013f4 <rfalSetBitRate+0x264>
 80013dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001410 <rfalSetBitRate+0x280>)
 80013de:	78db      	ldrb	r3, [r3, #3]
 80013e0:	3301      	adds	r3, #1
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	011b      	lsls	r3, r3, #4
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	22ff      	movs	r2, #255	@ 0xff
 80013ea:	4013      	ands	r3, r2
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	4a0d      	ldr	r2, [pc, #52]	@ (8001424 <rfalSetBitRate+0x294>)
 80013f0:	4313      	orrs	r3, r2
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	0018      	movs	r0, r3
 80013f6:	f006 fef7 	bl	80081e8 <rfalSetAnalogConfig>
                break;
 80013fa:	e003      	b.n	8001404 <rfalSetBitRate+0x274>
        case RFAL_MODE_LISTEN_ACTIVE_P2P:
        case RFAL_MODE_LISTEN_NFCA:
        case RFAL_MODE_LISTEN_NFCF:
        case RFAL_MODE_LISTEN_NFCB:
        case RFAL_MODE_NONE:
            return RFAL_ERR_WRONG_STATE;
 80013fc:	2321      	movs	r3, #33	@ 0x21
 80013fe:	e002      	b.n	8001406 <rfalSetBitRate+0x276>
            
        /*******************************************************************************/
        default:
            return RFAL_ERR_NOT_IMPLEMENTED;
 8001400:	230f      	movs	r3, #15
 8001402:	e000      	b.n	8001406 <rfalSetBitRate+0x276>
    }
    
    return RFAL_ERR_NONE;
 8001404:	2300      	movs	r3, #0
}
 8001406:	0018      	movs	r0, r3
 8001408:	46bd      	mov	sp, r7
 800140a:	b004      	add	sp, #16
 800140c:	bdb0      	pop	{r4, r5, r7, pc}
 800140e:	46c0      	nop			@ (mov r8, r8)
 8001410:	200001a8 	.word	0x200001a8
 8001414:	0800f224 	.word	0x0800f224
 8001418:	00000201 	.word	0x00000201
 800141c:	00000202 	.word	0x00000202
 8001420:	00001001 	.word	0x00001001
 8001424:	00001002 	.word	0x00001002

08001428 <rfalSetErrorHandling>:
}


/*******************************************************************************/
void rfalSetErrorHandling( rfalEHandling eHandling )
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	0002      	movs	r2, r0
 8001430:	1dfb      	adds	r3, r7, #7
 8001432:	701a      	strb	r2, [r3, #0]
    switch(eHandling)
 8001434:	1dfb      	adds	r3, r7, #7
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d002      	beq.n	8001442 <rfalSetErrorHandling+0x1a>
 800143c:	2b01      	cmp	r3, #1
 800143e:	d005      	beq.n	800144c <rfalSetErrorHandling+0x24>
#endif /* RFAL_SW_EMD */
            break;
        
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 8001440:	e00a      	b.n	8001458 <rfalSetErrorHandling+0x30>
            st25r200ClrRegisterBits( ST25R200_REG_EMD1, ST25R200_REG_EMD1_emd_en );
 8001442:	2101      	movs	r1, #1
 8001444:	2019      	movs	r0, #25
 8001446:	f002 fb94 	bl	8003b72 <st25r200ClrRegisterBits>
            break;
 800144a:	e005      	b.n	8001458 <rfalSetErrorHandling+0x30>
            st25r200ModifyRegister(  ST25R200_REG_EMD1,
 800144c:	2249      	movs	r2, #73	@ 0x49
 800144e:	21f9      	movs	r1, #249	@ 0xf9
 8001450:	2019      	movs	r0, #25
 8001452:	f002 fc2f 	bl	8003cb4 <st25r200ModifyRegister>
            break;
 8001456:	46c0      	nop			@ (mov r8, r8)
    }

    gRFAL.conf.eHandling = eHandling;
 8001458:	4b03      	ldr	r3, [pc, #12]	@ (8001468 <rfalSetErrorHandling+0x40>)
 800145a:	1dfa      	adds	r2, r7, #7
 800145c:	7812      	ldrb	r2, [r2, #0]
 800145e:	729a      	strb	r2, [r3, #10]
}
 8001460:	46c0      	nop			@ (mov r8, r8)
 8001462:	46bd      	mov	sp, r7
 8001464:	b002      	add	sp, #8
 8001466:	bd80      	pop	{r7, pc}
 8001468:	200001a8 	.word	0x200001a8

0800146c <rfalSetFDTPoll>:
}


/*******************************************************************************/
void rfalSetFDTPoll( uint32_t FDTPoll )
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
    gRFAL.timings.FDTPoll = RFAL_MIN( FDTPoll, RFAL_ST25R200_GPT_MAX_1FC );
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4a05      	ldr	r2, [pc, #20]	@ (800148c <rfalSetFDTPoll+0x20>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d900      	bls.n	800147e <rfalSetFDTPoll+0x12>
 800147c:	4b03      	ldr	r3, [pc, #12]	@ (800148c <rfalSetFDTPoll+0x20>)
 800147e:	4a04      	ldr	r2, [pc, #16]	@ (8001490 <rfalSetFDTPoll+0x24>)
 8001480:	6153      	str	r3, [r2, #20]
}
 8001482:	46c0      	nop			@ (mov r8, r8)
 8001484:	46bd      	mov	sp, r7
 8001486:	b002      	add	sp, #8
 8001488:	bd80      	pop	{r7, pc}
 800148a:	46c0      	nop			@ (mov r8, r8)
 800148c:	0007fff8 	.word	0x0007fff8
 8001490:	200001a8 	.word	0x200001a8

08001494 <rfalGetFDTPoll>:


/*******************************************************************************/
uint32_t rfalGetFDTPoll( void )
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
    return gRFAL.timings.FDTPoll;
 8001498:	4b02      	ldr	r3, [pc, #8]	@ (80014a4 <rfalGetFDTPoll+0x10>)
 800149a:	695b      	ldr	r3, [r3, #20]
}
 800149c:	0018      	movs	r0, r3
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	46c0      	nop			@ (mov r8, r8)
 80014a4:	200001a8 	.word	0x200001a8

080014a8 <rfalSetFDTListen>:


/*******************************************************************************/
void rfalSetFDTListen( uint32_t FDTListen )
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
    gRFAL.timings.FDTListen = RFAL_MIN( FDTListen, RFAL_ST25R200_MRT_MAX_1FC );
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	22ff      	movs	r2, #255	@ 0xff
 80014b4:	0192      	lsls	r2, r2, #6
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d901      	bls.n	80014be <rfalSetFDTListen+0x16>
 80014ba:	23ff      	movs	r3, #255	@ 0xff
 80014bc:	019b      	lsls	r3, r3, #6
 80014be:	4a03      	ldr	r2, [pc, #12]	@ (80014cc <rfalSetFDTListen+0x24>)
 80014c0:	6113      	str	r3, [r2, #16]
}
 80014c2:	46c0      	nop			@ (mov r8, r8)
 80014c4:	46bd      	mov	sp, r7
 80014c6:	b002      	add	sp, #8
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	46c0      	nop			@ (mov r8, r8)
 80014cc:	200001a8 	.word	0x200001a8

080014d0 <rfalSetGT>:
}


/*******************************************************************************/
void rfalSetGT( uint32_t GT )
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
    gRFAL.timings.GT = RFAL_MIN( GT, RFAL_ST25R200_GT_MAX_1FC );
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4a05      	ldr	r2, [pc, #20]	@ (80014f0 <rfalSetGT+0x20>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d900      	bls.n	80014e2 <rfalSetGT+0x12>
 80014e0:	4b03      	ldr	r3, [pc, #12]	@ (80014f0 <rfalSetGT+0x20>)
 80014e2:	4a04      	ldr	r2, [pc, #16]	@ (80014f4 <rfalSetGT+0x24>)
 80014e4:	60d3      	str	r3, [r2, #12]
}
 80014e6:	46c0      	nop			@ (mov r8, r8)
 80014e8:	46bd      	mov	sp, r7
 80014ea:	b002      	add	sp, #8
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	46c0      	nop			@ (mov r8, r8)
 80014f0:	04d97480 	.word	0x04d97480
 80014f4:	200001a8 	.word	0x200001a8

080014f8 <rfalIsGTExpired>:
}


/*******************************************************************************/
bool rfalIsGTExpired( void )
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
    if( gRFAL.tmr.GT != RFAL_TIMING_NONE )
 80014fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001528 <rfalIsGTExpired+0x30>)
 80014fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001500:	2b00      	cmp	r3, #0
 8001502:	d00d      	beq.n	8001520 <rfalIsGTExpired+0x28>
    {
        if( !rfalTimerisExpired( gRFAL.tmr.GT ) )
 8001504:	4b08      	ldr	r3, [pc, #32]	@ (8001528 <rfalIsGTExpired+0x30>)
 8001506:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001508:	0018      	movs	r0, r3
 800150a:	f002 ff95 	bl	8004438 <timerIsExpired>
 800150e:	0003      	movs	r3, r0
 8001510:	001a      	movs	r2, r3
 8001512:	2301      	movs	r3, #1
 8001514:	4053      	eors	r3, r2
 8001516:	b2db      	uxtb	r3, r3
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <rfalIsGTExpired+0x28>
        {
            return false;
 800151c:	2300      	movs	r3, #0
 800151e:	e000      	b.n	8001522 <rfalIsGTExpired+0x2a>
        }
    }    
    return true;
 8001520:	2301      	movs	r3, #1
}
 8001522:	0018      	movs	r0, r3
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	200001a8 	.word	0x200001a8

0800152c <rfalFieldOnAndStartGT>:


/*******************************************************************************/
ReturnCode rfalFieldOnAndStartGT( void )
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    /* Check if RFAL has been initialized (Oscillator should be running) and also
     * if a direct register access has been performed and left the Oscillator Off */
    if( (!st25r200IsOscOn()) || (gRFAL.state < RFAL_STATE_INIT) )
 8001532:	2202      	movs	r2, #2
 8001534:	2102      	movs	r1, #2
 8001536:	2000      	movs	r0, #0
 8001538:	f002 fc5a 	bl	8003df0 <st25r200CheckReg>
 800153c:	0003      	movs	r3, r0
 800153e:	001a      	movs	r2, r3
 8001540:	2301      	movs	r3, #1
 8001542:	4053      	eors	r3, r2
 8001544:	b2db      	uxtb	r3, r3
 8001546:	2b00      	cmp	r3, #0
 8001548:	d103      	bne.n	8001552 <rfalFieldOnAndStartGT+0x26>
 800154a:	4b24      	ldr	r3, [pc, #144]	@ (80015dc <rfalFieldOnAndStartGT+0xb0>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d101      	bne.n	8001556 <rfalFieldOnAndStartGT+0x2a>
    {
        return RFAL_ERR_WRONG_STATE;
 8001552:	2321      	movs	r3, #33	@ 0x21
 8001554:	e03d      	b.n	80015d2 <rfalFieldOnAndStartGT+0xa6>
    }
    
    ret = RFAL_ERR_NONE;
 8001556:	1dbb      	adds	r3, r7, #6
 8001558:	2200      	movs	r2, #0
 800155a:	801a      	strh	r2, [r3, #0]
    
    /* Set Analog configurations for Field On event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_FIELD_ON) );
 800155c:	2002      	movs	r0, #2
 800155e:	f006 fe43 	bl	80081e8 <rfalSetAnalogConfig>
    
    /*******************************************************************************/
    /* Perform collision avoidance and turn field On if not already On */
    if( (!st25r200IsTxEnabled()) || (!gRFAL.field) )
 8001562:	2220      	movs	r2, #32
 8001564:	2120      	movs	r1, #32
 8001566:	2000      	movs	r0, #0
 8001568:	f002 fc42 	bl	8003df0 <st25r200CheckReg>
 800156c:	0003      	movs	r3, r0
 800156e:	001a      	movs	r2, r3
 8001570:	2301      	movs	r3, #1
 8001572:	4053      	eors	r3, r2
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d106      	bne.n	8001588 <rfalFieldOnAndStartGT+0x5c>
 800157a:	4b18      	ldr	r3, [pc, #96]	@ (80015dc <rfalFieldOnAndStartGT+0xb0>)
 800157c:	791b      	ldrb	r3, [r3, #4]
 800157e:	2201      	movs	r2, #1
 8001580:	4053      	eors	r3, r2
 8001582:	b2db      	uxtb	r3, r3
 8001584:	2b00      	cmp	r3, #0
 8001586:	d00c      	beq.n	80015a2 <rfalFieldOnAndStartGT+0x76>
    {
        st25r200TxRxOn();
 8001588:	2130      	movs	r1, #48	@ 0x30
 800158a:	2000      	movs	r0, #0
 800158c:	f002 fb36 	bl	8003bfc <st25r200SetRegisterBits>
        gRFAL.field = st25r200IsTxEnabled();
 8001590:	2220      	movs	r2, #32
 8001592:	2120      	movs	r1, #32
 8001594:	2000      	movs	r0, #0
 8001596:	f002 fc2b 	bl	8003df0 <st25r200CheckReg>
 800159a:	0003      	movs	r3, r0
 800159c:	001a      	movs	r2, r3
 800159e:	4b0f      	ldr	r3, [pc, #60]	@ (80015dc <rfalFieldOnAndStartGT+0xb0>)
 80015a0:	711a      	strb	r2, [r3, #4]
    }
    
    /*******************************************************************************/
    /* Start GT timer in case the GT value is set */
    if( (gRFAL.timings.GT != RFAL_TIMING_NONE) )
 80015a2:	4b0e      	ldr	r3, [pc, #56]	@ (80015dc <rfalFieldOnAndStartGT+0xb0>)
 80015a4:	68db      	ldr	r3, [r3, #12]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d011      	beq.n	80015ce <rfalFieldOnAndStartGT+0xa2>
    {
        /* Ensure that a SW timer doesn't have a lower value then the minimum  */
        rfalTimerStart( gRFAL.tmr.GT, rfalConv1fcToMs( RFAL_MAX( (gRFAL.timings.GT), RFAL_ST25R200_GT_MIN_1FC) ) );
 80015aa:	4b0c      	ldr	r3, [pc, #48]	@ (80015dc <rfalFieldOnAndStartGT+0xb0>)
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	4a0c      	ldr	r2, [pc, #48]	@ (80015e0 <rfalFieldOnAndStartGT+0xb4>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d200      	bcs.n	80015b6 <rfalFieldOnAndStartGT+0x8a>
 80015b4:	4b0a      	ldr	r3, [pc, #40]	@ (80015e0 <rfalFieldOnAndStartGT+0xb4>)
 80015b6:	490a      	ldr	r1, [pc, #40]	@ (80015e0 <rfalFieldOnAndStartGT+0xb4>)
 80015b8:	0018      	movs	r0, r3
 80015ba:	f7fe fdb5 	bl	8000128 <__udivsi3>
 80015be:	0003      	movs	r3, r0
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	0018      	movs	r0, r3
 80015c4:	f002 ff28 	bl	8004418 <timerCalculateTimer>
 80015c8:	0002      	movs	r2, r0
 80015ca:	4b04      	ldr	r3, [pc, #16]	@ (80015dc <rfalFieldOnAndStartGT+0xb0>)
 80015cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    return ret;
 80015ce:	1dbb      	adds	r3, r7, #6
 80015d0:	881b      	ldrh	r3, [r3, #0]
}
 80015d2:	0018      	movs	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	b002      	add	sp, #8
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	46c0      	nop			@ (mov r8, r8)
 80015dc:	200001a8 	.word	0x200001a8
 80015e0:	000034f8 	.word	0x000034f8

080015e4 <rfalFieldOff>:


/*******************************************************************************/
ReturnCode rfalFieldOff( void )
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
    /* Check whether a TxRx is not yet finished */
    if( gRFAL.TxRx.state != RFAL_TXRX_STATE_IDLE )
 80015e8:	4b09      	ldr	r3, [pc, #36]	@ (8001610 <rfalFieldOff+0x2c>)
 80015ea:	7e1b      	ldrb	r3, [r3, #24]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <rfalFieldOff+0x10>
    {
        rfalCleanupTransceive();
 80015f0:	f000 fa44 	bl	8001a7c <rfalCleanupTransceive>
    }
    
    /* Disable Tx and Rx */
    st25r200TxRxOff();
 80015f4:	2130      	movs	r1, #48	@ 0x30
 80015f6:	2000      	movs	r0, #0
 80015f8:	f002 fabb 	bl	8003b72 <st25r200ClrRegisterBits>
    
    /* Set Analog configurations for Field Off event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_FIELD_OFF) );
 80015fc:	2003      	movs	r0, #3
 80015fe:	f006 fdf3 	bl	80081e8 <rfalSetAnalogConfig>
    gRFAL.field = false;
 8001602:	4b03      	ldr	r3, [pc, #12]	@ (8001610 <rfalFieldOff+0x2c>)
 8001604:	2200      	movs	r2, #0
 8001606:	711a      	strb	r2, [r3, #4]
    
    return RFAL_ERR_NONE;
 8001608:	2300      	movs	r3, #0
}
 800160a:	0018      	movs	r0, r3
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	200001a8 	.word	0x200001a8

08001614 <rfalStartTransceive>:


/*******************************************************************************/
ReturnCode rfalStartTransceive( const rfalTransceiveContext *ctx )
{
 8001614:	b590      	push	{r4, r7, lr}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
    uint32_t FxTAdj;  /* FWT or FDT adjustment calculation */
    
    /* Check for valid parameters */
    if( ctx == NULL )
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d101      	bne.n	8001626 <rfalStartTransceive+0x12>
    {
        return RFAL_ERR_PARAM;
 8001622:	2307      	movs	r3, #7
 8001624:	e0c5      	b.n	80017b2 <rfalStartTransceive+0x19e>
    }
    
    /* Ensure that RFAL is already Initialized and the mode has been set */
    if( gRFAL.state >= RFAL_STATE_MODE_SET )
 8001626:	4b65      	ldr	r3, [pc, #404]	@ (80017bc <rfalStartTransceive+0x1a8>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	2b01      	cmp	r3, #1
 800162c:	d800      	bhi.n	8001630 <rfalStartTransceive+0x1c>
 800162e:	e0bf      	b.n	80017b0 <rfalStartTransceive+0x19c>
    {
        /*******************************************************************************/
        /* Check whether the field is already On, otherwise no TXE will be received  */
        if( (!st25r200IsTxEnabled()) && (ctx->txBuf != NULL) )
 8001630:	2220      	movs	r2, #32
 8001632:	2120      	movs	r1, #32
 8001634:	2000      	movs	r0, #0
 8001636:	f002 fbdb 	bl	8003df0 <st25r200CheckReg>
 800163a:	0003      	movs	r3, r0
 800163c:	001a      	movs	r2, r3
 800163e:	2301      	movs	r3, #1
 8001640:	4053      	eors	r3, r2
 8001642:	b2db      	uxtb	r3, r3
 8001644:	2b00      	cmp	r3, #0
 8001646:	d005      	beq.n	8001654 <rfalStartTransceive+0x40>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <rfalStartTransceive+0x40>
        {
            return RFAL_ERR_WRONG_STATE;
 8001650:	2321      	movs	r3, #33	@ 0x21
 8001652:	e0ae      	b.n	80017b2 <rfalStartTransceive+0x19e>
        }
        
        gRFAL.TxRx.ctx = *ctx;
 8001654:	4b59      	ldr	r3, [pc, #356]	@ (80017bc <rfalStartTransceive+0x1a8>)
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	331c      	adds	r3, #28
 800165a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800165c:	c313      	stmia	r3!, {r0, r1, r4}
 800165e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001660:	c313      	stmia	r3!, {r0, r1, r4}
 8001662:	6812      	ldr	r2, [r2, #0]
 8001664:	601a      	str	r2, [r3, #0]
        
        /*******************************************************************************/
        if( gRFAL.timings.FDTListen != RFAL_TIMING_NONE )
 8001666:	4b55      	ldr	r3, [pc, #340]	@ (80017bc <rfalStartTransceive+0x1a8>)
 8001668:	691b      	ldr	r3, [r3, #16]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d034      	beq.n	80016d8 <rfalStartTransceive+0xc4>
        {
            /* Calculate MRT adjustment accordingly to the current mode */
            FxTAdj = RFAL_FDT_LISTEN_MRT_ADJUSTMENT;
 800166e:	2340      	movs	r3, #64	@ 0x40
 8001670:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA)      { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_A_ADJUSTMENT; }
 8001672:	4b52      	ldr	r3, [pc, #328]	@ (80017bc <rfalStartTransceive+0x1a8>)
 8001674:	785b      	ldrb	r3, [r3, #1]
 8001676:	2b01      	cmp	r3, #1
 8001678:	d102      	bne.n	8001680 <rfalStartTransceive+0x6c>
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	33d4      	adds	r3, #212	@ 0xd4
 800167e:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA_T1T)  { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_A_ADJUSTMENT; }
 8001680:	4b4e      	ldr	r3, [pc, #312]	@ (80017bc <rfalStartTransceive+0x1a8>)
 8001682:	785b      	ldrb	r3, [r3, #1]
 8001684:	2b02      	cmp	r3, #2
 8001686:	d102      	bne.n	800168e <rfalStartTransceive+0x7a>
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	33d4      	adds	r3, #212	@ 0xd4
 800168c:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCB)      { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_B_ADJUSTMENT; }
 800168e:	4b4b      	ldr	r3, [pc, #300]	@ (80017bc <rfalStartTransceive+0x1a8>)
 8001690:	785b      	ldrb	r3, [r3, #1]
 8001692:	2b03      	cmp	r3, #3
 8001694:	d103      	bne.n	800169e <rfalStartTransceive+0x8a>
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	3355      	adds	r3, #85	@ 0x55
 800169a:	33ff      	adds	r3, #255	@ 0xff
 800169c:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCV)      { FxTAdj += (uint32_t)RFAL_FDT_LISTEN_V_ADJUSTMENT; }
 800169e:	4b47      	ldr	r3, [pc, #284]	@ (80017bc <rfalStartTransceive+0x1a8>)
 80016a0:	785b      	ldrb	r3, [r3, #1]
 80016a2:	2b07      	cmp	r3, #7
 80016a4:	d102      	bne.n	80016ac <rfalStartTransceive+0x98>
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	3340      	adds	r3, #64	@ 0x40
 80016aa:	60fb      	str	r3, [r7, #12]
            
            /* Ensure that MRT is using 64/fc steps */
            st25r200ChangeRegisterBits(ST25R200_REG_MRT_SQT_CONF, ST25R200_REG_MRT_SQT_CONF_mrt_step_mask, ST25R200_REG_MRT_SQT_CONF_mrt_step_64fc );
 80016ac:	2220      	movs	r2, #32
 80016ae:	2130      	movs	r1, #48	@ 0x30
 80016b0:	201b      	movs	r0, #27
 80016b2:	f002 fade 	bl	8003c72 <st25r200ChangeRegisterBits>
            
            /* Set Minimum FDT(Listen) in which PICC is not allowed to send a response */
            st25r200WriteRegister( ST25R200_REG_MRT, (uint8_t)rfalConv1fcTo64fc( (FxTAdj > gRFAL.timings.FDTListen) ? RFAL_ST25R200_MRT_MIN_1FC : (gRFAL.timings.FDTListen - FxTAdj) ) );
 80016b6:	4b41      	ldr	r3, [pc, #260]	@ (80017bc <rfalStartTransceive+0x1a8>)
 80016b8:	691b      	ldr	r3, [r3, #16]
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	429a      	cmp	r2, r3
 80016be:	d806      	bhi.n	80016ce <rfalStartTransceive+0xba>
 80016c0:	4b3e      	ldr	r3, [pc, #248]	@ (80017bc <rfalStartTransceive+0x1a8>)
 80016c2:	691a      	ldr	r2, [r3, #16]
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	099b      	lsrs	r3, r3, #6
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	e000      	b.n	80016d0 <rfalStartTransceive+0xbc>
 80016ce:	2304      	movs	r3, #4
 80016d0:	0019      	movs	r1, r3
 80016d2:	201c      	movs	r0, #28
 80016d4:	f002 f939 	bl	800394a <st25r200WriteRegister>
        
        /*******************************************************************************/
        /* FDT Poll will be loaded in rfalPrepareTransceive() once the previous was expired */
        
        /*******************************************************************************/
        if( (gRFAL.TxRx.ctx.fwt != RFAL_FWT_NONE) && (gRFAL.TxRx.ctx.fwt != 0U) )
 80016d8:	4b38      	ldr	r3, [pc, #224]	@ (80017bc <rfalStartTransceive+0x1a8>)
 80016da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016dc:	3301      	adds	r3, #1
 80016de:	d046      	beq.n	800176e <rfalStartTransceive+0x15a>
 80016e0:	4b36      	ldr	r3, [pc, #216]	@ (80017bc <rfalStartTransceive+0x1a8>)
 80016e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d042      	beq.n	800176e <rfalStartTransceive+0x15a>
        {
            /* Ensure proper timing configuration */
            if( gRFAL.timings.FDTListen >= gRFAL.TxRx.ctx.fwt )
 80016e8:	4b34      	ldr	r3, [pc, #208]	@ (80017bc <rfalStartTransceive+0x1a8>)
 80016ea:	691a      	ldr	r2, [r3, #16]
 80016ec:	4b33      	ldr	r3, [pc, #204]	@ (80017bc <rfalStartTransceive+0x1a8>)
 80016ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d301      	bcc.n	80016f8 <rfalStartTransceive+0xe4>
            {
                return RFAL_ERR_PARAM;
 80016f4:	2307      	movs	r3, #7
 80016f6:	e05c      	b.n	80017b2 <rfalStartTransceive+0x19e>
            }
            
            FxTAdj = RFAL_FWT_ADJUSTMENT;
 80016f8:	2340      	movs	r3, #64	@ 0x40
 80016fa:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA)      { FxTAdj += (uint32_t)RFAL_FWT_A_ADJUSTMENT;    }
 80016fc:	4b2f      	ldr	r3, [pc, #188]	@ (80017bc <rfalStartTransceive+0x1a8>)
 80016fe:	785b      	ldrb	r3, [r3, #1]
 8001700:	2b01      	cmp	r3, #1
 8001702:	d105      	bne.n	8001710 <rfalStartTransceive+0xfc>
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2290      	movs	r2, #144	@ 0x90
 8001708:	0092      	lsls	r2, r2, #2
 800170a:	4694      	mov	ip, r2
 800170c:	4463      	add	r3, ip
 800170e:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCA_T1T)  { FxTAdj += (uint32_t)RFAL_FWT_A_ADJUSTMENT;    }
 8001710:	4b2a      	ldr	r3, [pc, #168]	@ (80017bc <rfalStartTransceive+0x1a8>)
 8001712:	785b      	ldrb	r3, [r3, #1]
 8001714:	2b02      	cmp	r3, #2
 8001716:	d105      	bne.n	8001724 <rfalStartTransceive+0x110>
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	2290      	movs	r2, #144	@ 0x90
 800171c:	0092      	lsls	r2, r2, #2
 800171e:	4694      	mov	ip, r2
 8001720:	4463      	add	r3, ip
 8001722:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCB)      { FxTAdj += (uint32_t)RFAL_FWT_B_ADJUSTMENT;    }
 8001724:	4b25      	ldr	r3, [pc, #148]	@ (80017bc <rfalStartTransceive+0x1a8>)
 8001726:	785b      	ldrb	r3, [r3, #1]
 8001728:	2b03      	cmp	r3, #3
 800172a:	d105      	bne.n	8001738 <rfalStartTransceive+0x124>
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	22b0      	movs	r2, #176	@ 0xb0
 8001730:	0112      	lsls	r2, r2, #4
 8001732:	4694      	mov	ip, r2
 8001734:	4463      	add	r3, ip
 8001736:	60fb      	str	r3, [r7, #12]
            if(gRFAL.mode == RFAL_MODE_POLL_NFCV)      { FxTAdj += (uint32_t)RFAL_FWT_V_ADJUSTMENT;    }
 8001738:	4b20      	ldr	r3, [pc, #128]	@ (80017bc <rfalStartTransceive+0x1a8>)
 800173a:	785b      	ldrb	r3, [r3, #1]
 800173c:	2b07      	cmp	r3, #7
 800173e:	d105      	bne.n	800174c <rfalStartTransceive+0x138>
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	22e0      	movs	r2, #224	@ 0xe0
 8001744:	0112      	lsls	r2, r2, #4
 8001746:	4694      	mov	ip, r2
 8001748:	4463      	add	r3, ip
 800174a:	60fb      	str	r3, [r7, #12]
            
            /* Ensure that the given FWT doesn't exceed NRT maximum */
            gRFAL.TxRx.ctx.fwt = RFAL_MIN( (gRFAL.TxRx.ctx.fwt + FxTAdj), RFAL_ST25R200_NRT_MAX_1FC );
 800174c:	4b1b      	ldr	r3, [pc, #108]	@ (80017bc <rfalStartTransceive+0x1a8>)
 800174e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	18d3      	adds	r3, r2, r3
 8001754:	4a1a      	ldr	r2, [pc, #104]	@ (80017c0 <rfalStartTransceive+0x1ac>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d900      	bls.n	800175c <rfalStartTransceive+0x148>
 800175a:	4b19      	ldr	r3, [pc, #100]	@ (80017c0 <rfalStartTransceive+0x1ac>)
 800175c:	4a17      	ldr	r2, [pc, #92]	@ (80017bc <rfalStartTransceive+0x1a8>)
 800175e:	6353      	str	r3, [r2, #52]	@ 0x34
            
            /* Set FWT in the NRT */
            st25r200SetNoResponseTime( rfalConv1fcTo64fc( gRFAL.TxRx.ctx.fwt ) );
 8001760:	4b16      	ldr	r3, [pc, #88]	@ (80017bc <rfalStartTransceive+0x1a8>)
 8001762:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001764:	099b      	lsrs	r3, r3, #6
 8001766:	0018      	movs	r0, r3
 8001768:	f001 ff0c 	bl	8003584 <st25r200SetNoResponseTime>
 800176c:	e002      	b.n	8001774 <rfalStartTransceive+0x160>
        }
        else
        {
            /* Disable NRT, no NRE will be triggered, therefore wait endlessly for Rx */
            st25r200SetNoResponseTime( RFAL_ST25R200_NRT_DISABLED );
 800176e:	2000      	movs	r0, #0
 8001770:	f001 ff08 	bl	8003584 <st25r200SetNoResponseTime>
        }
        
        gRFAL.state       = RFAL_STATE_TXRX;
 8001774:	4b11      	ldr	r3, [pc, #68]	@ (80017bc <rfalStartTransceive+0x1a8>)
 8001776:	2203      	movs	r2, #3
 8001778:	701a      	strb	r2, [r3, #0]
        gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_IDLE;
 800177a:	4b10      	ldr	r3, [pc, #64]	@ (80017bc <rfalStartTransceive+0x1a8>)
 800177c:	220b      	movs	r2, #11
 800177e:	761a      	strb	r2, [r3, #24]
        gRFAL.TxRx.status = RFAL_ERR_BUSY;
 8001780:	4b0e      	ldr	r3, [pc, #56]	@ (80017bc <rfalStartTransceive+0x1a8>)
 8001782:	2202      	movs	r2, #2
 8001784:	835a      	strh	r2, [r3, #26]

        
        /*******************************************************************************/
        /* Check if the Transceive start performing Tx or goes directly to Rx          */
        if( (gRFAL.TxRx.ctx.txBuf == NULL) || (gRFAL.TxRx.ctx.txBufLen == 0U) )
 8001786:	4b0d      	ldr	r3, [pc, #52]	@ (80017bc <rfalStartTransceive+0x1a8>)
 8001788:	69db      	ldr	r3, [r3, #28]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d003      	beq.n	8001796 <rfalStartTransceive+0x182>
 800178e:	4b0b      	ldr	r3, [pc, #44]	@ (80017bc <rfalStartTransceive+0x1a8>)
 8001790:	8c1b      	ldrh	r3, [r3, #32]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10a      	bne.n	80017ac <rfalStartTransceive+0x198>
        {
            /* Clear FIFO, Clear and Enable the Interrupts */
            rfalPrepareTransceive( );
 8001796:	f000 f98b 	bl	8001ab0 <rfalPrepareTransceive>
            
            /* No Tx done, enable the Receiver */
            st25r200ExecuteCommand( ST25R200_CMD_UNMASK_RECEIVE_DATA );
 800179a:	2072      	movs	r0, #114	@ 0x72
 800179c:	f002 f958 	bl	8003a50 <st25r200ExecuteCommand>

            /* Start NRT manually, if FWT = 0 (wait endlessly for Rx) chip will ignore anyhow */
            st25r200ExecuteCommand( ST25R200_CMD_START_NO_RESPONSE_TIMER );
 80017a0:	20e8      	movs	r0, #232	@ 0xe8
 80017a2:	f002 f955 	bl	8003a50 <st25r200ExecuteCommand>

            gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_IDLE;
 80017a6:	4b05      	ldr	r3, [pc, #20]	@ (80017bc <rfalStartTransceive+0x1a8>)
 80017a8:	2251      	movs	r2, #81	@ 0x51
 80017aa:	761a      	strb	r2, [r3, #24]
        }
        
        return RFAL_ERR_NONE;
 80017ac:	2300      	movs	r3, #0
 80017ae:	e000      	b.n	80017b2 <rfalStartTransceive+0x19e>
    }
    
    return RFAL_ERR_WRONG_STATE;
 80017b0:	2321      	movs	r3, #33	@ 0x21
}
 80017b2:	0018      	movs	r0, r3
 80017b4:	46bd      	mov	sp, r7
 80017b6:	b005      	add	sp, #20
 80017b8:	bd90      	pop	{r4, r7, pc}
 80017ba:	46c0      	nop			@ (mov r8, r8)
 80017bc:	200001a8 	.word	0x200001a8
 80017c0:	0ffff000 	.word	0x0ffff000

080017c4 <rfalIsTransceiveInTx>:


/*******************************************************************************/
bool rfalIsTransceiveInTx( void )
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
    return ( (gRFAL.TxRx.state >= RFAL_TXRX_STATE_TX_IDLE) && (gRFAL.TxRx.state < RFAL_TXRX_STATE_RX_IDLE) );
 80017c8:	4b08      	ldr	r3, [pc, #32]	@ (80017ec <rfalIsTransceiveInTx+0x28>)
 80017ca:	7e1b      	ldrb	r3, [r3, #24]
 80017cc:	2b0a      	cmp	r3, #10
 80017ce:	d905      	bls.n	80017dc <rfalIsTransceiveInTx+0x18>
 80017d0:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <rfalIsTransceiveInTx+0x28>)
 80017d2:	7e1b      	ldrb	r3, [r3, #24]
 80017d4:	2b50      	cmp	r3, #80	@ 0x50
 80017d6:	d801      	bhi.n	80017dc <rfalIsTransceiveInTx+0x18>
 80017d8:	2301      	movs	r3, #1
 80017da:	e000      	b.n	80017de <rfalIsTransceiveInTx+0x1a>
 80017dc:	2300      	movs	r3, #0
 80017de:	1c1a      	adds	r2, r3, #0
 80017e0:	2301      	movs	r3, #1
 80017e2:	4013      	ands	r3, r2
 80017e4:	b2db      	uxtb	r3, r3
}
 80017e6:	0018      	movs	r0, r3
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	200001a8 	.word	0x200001a8

080017f0 <rfalIsTransceiveInRx>:


/*******************************************************************************/
bool rfalIsTransceiveInRx( void )
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
    return (gRFAL.TxRx.state >= RFAL_TXRX_STATE_RX_IDLE);
 80017f4:	4b04      	ldr	r3, [pc, #16]	@ (8001808 <rfalIsTransceiveInRx+0x18>)
 80017f6:	7e1b      	ldrb	r3, [r3, #24]
 80017f8:	2250      	movs	r2, #80	@ 0x50
 80017fa:	429a      	cmp	r2, r3
 80017fc:	419b      	sbcs	r3, r3
 80017fe:	425b      	negs	r3, r3
 8001800:	b2db      	uxtb	r3, r3
}
 8001802:	0018      	movs	r0, r3
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	200001a8 	.word	0x200001a8

0800180c <rfalTransceiveBlockingTx>:


/*******************************************************************************/
ReturnCode rfalTransceiveBlockingTx( uint8_t* txBuf, uint16_t txBufLen, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t* actLen, uint32_t flags, uint32_t fwt )
{
 800180c:	b5b0      	push	{r4, r5, r7, lr}
 800180e:	b08c      	sub	sp, #48	@ 0x30
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	0008      	movs	r0, r1
 8001816:	607a      	str	r2, [r7, #4]
 8001818:	0019      	movs	r1, r3
 800181a:	240a      	movs	r4, #10
 800181c:	193b      	adds	r3, r7, r4
 800181e:	1c02      	adds	r2, r0, #0
 8001820:	801a      	strh	r2, [r3, #0]
 8001822:	2008      	movs	r0, #8
 8001824:	183b      	adds	r3, r7, r0
 8001826:	1c0a      	adds	r2, r1, #0
 8001828:	801a      	strh	r2, [r3, #0]
    ReturnCode               ret;
    rfalTransceiveContext    ctx;
    
    rfalCreateByteFlagsTxRxContext( ctx, txBuf, txBufLen, rxBuf, rxBufLen, actLen, flags, fwt );
 800182a:	2110      	movs	r1, #16
 800182c:	187b      	adds	r3, r7, r1
 800182e:	68fa      	ldr	r2, [r7, #12]
 8001830:	601a      	str	r2, [r3, #0]
 8001832:	193b      	adds	r3, r7, r4
 8001834:	881b      	ldrh	r3, [r3, #0]
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	b29a      	uxth	r2, r3
 800183a:	187b      	adds	r3, r7, r1
 800183c:	809a      	strh	r2, [r3, #4]
 800183e:	187b      	adds	r3, r7, r1
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	183b      	adds	r3, r7, r0
 8001846:	881b      	ldrh	r3, [r3, #0]
 8001848:	00db      	lsls	r3, r3, #3
 800184a:	b29a      	uxth	r2, r3
 800184c:	187b      	adds	r3, r7, r1
 800184e:	819a      	strh	r2, [r3, #12]
 8001850:	187b      	adds	r3, r7, r1
 8001852:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001854:	611a      	str	r2, [r3, #16]
 8001856:	187b      	adds	r3, r7, r1
 8001858:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800185a:	615a      	str	r2, [r3, #20]
 800185c:	187b      	adds	r3, r7, r1
 800185e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001860:	619a      	str	r2, [r3, #24]
    RFAL_EXIT_ON_ERR( ret, rfalStartTransceive( &ctx ) );
 8001862:	252e      	movs	r5, #46	@ 0x2e
 8001864:	197c      	adds	r4, r7, r5
 8001866:	187b      	adds	r3, r7, r1
 8001868:	0018      	movs	r0, r3
 800186a:	f7ff fed3 	bl	8001614 <rfalStartTransceive>
 800186e:	0003      	movs	r3, r0
 8001870:	8023      	strh	r3, [r4, #0]
 8001872:	197b      	adds	r3, r7, r5
 8001874:	881b      	ldrh	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d002      	beq.n	8001880 <rfalTransceiveBlockingTx+0x74>
 800187a:	197b      	adds	r3, r7, r5
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	e002      	b.n	8001886 <rfalTransceiveBlockingTx+0x7a>
    
    return rfalTransceiveRunBlockingTx();
 8001880:	f000 f805 	bl	800188e <rfalTransceiveRunBlockingTx>
 8001884:	0003      	movs	r3, r0
}
 8001886:	0018      	movs	r0, r3
 8001888:	46bd      	mov	sp, r7
 800188a:	b00c      	add	sp, #48	@ 0x30
 800188c:	bdb0      	pop	{r4, r5, r7, pc}

0800188e <rfalTransceiveRunBlockingTx>:


/*******************************************************************************/
static ReturnCode rfalTransceiveRunBlockingTx( void )
{
 800188e:	b590      	push	{r4, r7, lr}
 8001890:	b083      	sub	sp, #12
 8001892:	af00      	add	r7, sp, #0
    ReturnCode ret;
        
    do{
        rfalWorker();
 8001894:	f000 f8a2 	bl	80019dc <rfalWorker>
        ret = rfalGetTransceiveStatus();
 8001898:	1dbc      	adds	r4, r7, #6
 800189a:	f000 f88f 	bl	80019bc <rfalGetTransceiveStatus>
 800189e:	0003      	movs	r3, r0
 80018a0:	8023      	strh	r3, [r4, #0]
    }
    while( (rfalIsTransceiveInTx()) && (ret == RFAL_ERR_BUSY) );
 80018a2:	f7ff ff8f 	bl	80017c4 <rfalIsTransceiveInTx>
 80018a6:	1e03      	subs	r3, r0, #0
 80018a8:	d003      	beq.n	80018b2 <rfalTransceiveRunBlockingTx+0x24>
 80018aa:	1dbb      	adds	r3, r7, #6
 80018ac:	881b      	ldrh	r3, [r3, #0]
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d0f0      	beq.n	8001894 <rfalTransceiveRunBlockingTx+0x6>
    
    if( rfalIsTransceiveInRx() )
 80018b2:	f7ff ff9d 	bl	80017f0 <rfalIsTransceiveInRx>
 80018b6:	1e03      	subs	r3, r0, #0
 80018b8:	d001      	beq.n	80018be <rfalTransceiveRunBlockingTx+0x30>
    {
        return RFAL_ERR_NONE;
 80018ba:	2300      	movs	r3, #0
 80018bc:	e001      	b.n	80018c2 <rfalTransceiveRunBlockingTx+0x34>
    }
    
    return ret;
 80018be:	1dbb      	adds	r3, r7, #6
 80018c0:	881b      	ldrh	r3, [r3, #0]
}
 80018c2:	0018      	movs	r0, r3
 80018c4:	46bd      	mov	sp, r7
 80018c6:	b003      	add	sp, #12
 80018c8:	bd90      	pop	{r4, r7, pc}

080018ca <rfalTransceiveBlockingRx>:


/*******************************************************************************/
ReturnCode rfalTransceiveBlockingRx( void )
{
 80018ca:	b590      	push	{r4, r7, lr}
 80018cc:	b083      	sub	sp, #12
 80018ce:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    do{
        rfalWorker();
 80018d0:	f000 f884 	bl	80019dc <rfalWorker>
        ret = rfalGetTransceiveStatus();
 80018d4:	1dbc      	adds	r4, r7, #6
 80018d6:	f000 f871 	bl	80019bc <rfalGetTransceiveStatus>
 80018da:	0003      	movs	r3, r0
 80018dc:	8023      	strh	r3, [r4, #0]
    }
    while( (rfalIsTransceiveInRx()) || (ret == RFAL_ERR_BUSY) );
 80018de:	f7ff ff87 	bl	80017f0 <rfalIsTransceiveInRx>
 80018e2:	1e03      	subs	r3, r0, #0
 80018e4:	d1f4      	bne.n	80018d0 <rfalTransceiveBlockingRx+0x6>
 80018e6:	1dbb      	adds	r3, r7, #6
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d0f0      	beq.n	80018d0 <rfalTransceiveBlockingRx+0x6>
        
    return ret;
 80018ee:	1dbb      	adds	r3, r7, #6
 80018f0:	881b      	ldrh	r3, [r3, #0]
}
 80018f2:	0018      	movs	r0, r3
 80018f4:	46bd      	mov	sp, r7
 80018f6:	b003      	add	sp, #12
 80018f8:	bd90      	pop	{r4, r7, pc}

080018fa <rfalTransceiveBlockingTxRx>:


/*******************************************************************************/
ReturnCode rfalTransceiveBlockingTxRx( uint8_t* txBuf, uint16_t txBufLen, uint8_t* rxBuf, uint16_t rxBufLen, uint16_t* actLen, uint32_t flags, uint32_t fwt )
{
 80018fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018fc:	b08b      	sub	sp, #44	@ 0x2c
 80018fe:	af04      	add	r7, sp, #16
 8001900:	60f8      	str	r0, [r7, #12]
 8001902:	0008      	movs	r0, r1
 8001904:	607a      	str	r2, [r7, #4]
 8001906:	0019      	movs	r1, r3
 8001908:	230a      	movs	r3, #10
 800190a:	18fb      	adds	r3, r7, r3
 800190c:	1c02      	adds	r2, r0, #0
 800190e:	801a      	strh	r2, [r3, #0]
 8001910:	2008      	movs	r0, #8
 8001912:	183b      	adds	r3, r7, r0
 8001914:	1c0a      	adds	r2, r1, #0
 8001916:	801a      	strh	r2, [r3, #0]
    ReturnCode ret;
    
    RFAL_EXIT_ON_ERR( ret, rfalTransceiveBlockingTx( txBuf, txBufLen, rxBuf, rxBufLen, actLen, flags, fwt ) );
 8001918:	2616      	movs	r6, #22
 800191a:	19bc      	adds	r4, r7, r6
 800191c:	183b      	adds	r3, r7, r0
 800191e:	881d      	ldrh	r5, [r3, #0]
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	230a      	movs	r3, #10
 8001924:	18fb      	adds	r3, r7, r3
 8001926:	8819      	ldrh	r1, [r3, #0]
 8001928:	68f8      	ldr	r0, [r7, #12]
 800192a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800192c:	9302      	str	r3, [sp, #8]
 800192e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001930:	9301      	str	r3, [sp, #4]
 8001932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001934:	9300      	str	r3, [sp, #0]
 8001936:	002b      	movs	r3, r5
 8001938:	f7ff ff68 	bl	800180c <rfalTransceiveBlockingTx>
 800193c:	0003      	movs	r3, r0
 800193e:	8023      	strh	r3, [r4, #0]
 8001940:	19bb      	adds	r3, r7, r6
 8001942:	881b      	ldrh	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d002      	beq.n	800194e <rfalTransceiveBlockingTxRx+0x54>
 8001948:	19bb      	adds	r3, r7, r6
 800194a:	881b      	ldrh	r3, [r3, #0]
 800194c:	e012      	b.n	8001974 <rfalTransceiveBlockingTxRx+0x7a>
    ret = rfalTransceiveBlockingRx();
 800194e:	2316      	movs	r3, #22
 8001950:	18fc      	adds	r4, r7, r3
 8001952:	f7ff ffba 	bl	80018ca <rfalTransceiveBlockingRx>
 8001956:	0003      	movs	r3, r0
 8001958:	8023      	strh	r3, [r4, #0]
    
    /* Convert received bits to bytes */
    if( actLen != NULL )
 800195a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800195c:	2b00      	cmp	r3, #0
 800195e:	d006      	beq.n	800196e <rfalTransceiveBlockingTxRx+0x74>
    {
        *actLen = rfalConvBitsToBytes(*actLen);
 8001960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001962:	881b      	ldrh	r3, [r3, #0]
 8001964:	3307      	adds	r3, #7
 8001966:	08db      	lsrs	r3, r3, #3
 8001968:	b29a      	uxth	r2, r3
 800196a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800196c:	801a      	strh	r2, [r3, #0]
    }
    
    return ret;
 800196e:	2316      	movs	r3, #22
 8001970:	18fb      	adds	r3, r7, r3
 8001972:	881b      	ldrh	r3, [r3, #0]
}
 8001974:	0018      	movs	r0, r3
 8001976:	46bd      	mov	sp, r7
 8001978:	b007      	add	sp, #28
 800197a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800197c <rfalRunTransceiveWorker>:


/*******************************************************************************/
static ReturnCode rfalRunTransceiveWorker( void )
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
    if( gRFAL.state == RFAL_STATE_TXRX )
 8001980:	4b0d      	ldr	r3, [pc, #52]	@ (80019b8 <rfalRunTransceiveWorker+0x3c>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b03      	cmp	r3, #3
 8001986:	d113      	bne.n	80019b0 <rfalRunTransceiveWorker+0x34>
    {     
        /* Run Tx or Rx state machines */
        if( rfalIsTransceiveInTx() )
 8001988:	f7ff ff1c 	bl	80017c4 <rfalIsTransceiveInTx>
 800198c:	1e03      	subs	r3, r0, #0
 800198e:	d005      	beq.n	800199c <rfalRunTransceiveWorker+0x20>
        {
            rfalTransceiveTx();
 8001990:	f000 f938 	bl	8001c04 <rfalTransceiveTx>
            return rfalGetTransceiveStatus();
 8001994:	f000 f812 	bl	80019bc <rfalGetTransceiveStatus>
 8001998:	0003      	movs	r3, r0
 800199a:	e00a      	b.n	80019b2 <rfalRunTransceiveWorker+0x36>
        }
        if( rfalIsTransceiveInRx() )
 800199c:	f7ff ff28 	bl	80017f0 <rfalIsTransceiveInRx>
 80019a0:	1e03      	subs	r3, r0, #0
 80019a2:	d005      	beq.n	80019b0 <rfalRunTransceiveWorker+0x34>
        {
            rfalTransceiveRx();
 80019a4:	f000 fa8e 	bl	8001ec4 <rfalTransceiveRx>
            return rfalGetTransceiveStatus();
 80019a8:	f000 f808 	bl	80019bc <rfalGetTransceiveStatus>
 80019ac:	0003      	movs	r3, r0
 80019ae:	e000      	b.n	80019b2 <rfalRunTransceiveWorker+0x36>
        }
    }    
    return RFAL_ERR_WRONG_STATE;
 80019b0:	2321      	movs	r3, #33	@ 0x21
}
 80019b2:	0018      	movs	r0, r3
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	200001a8 	.word	0x200001a8

080019bc <rfalGetTransceiveStatus>:
}


/*******************************************************************************/
ReturnCode rfalGetTransceiveStatus( void )
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
    return ((gRFAL.TxRx.state == RFAL_TXRX_STATE_IDLE) ? gRFAL.TxRx.status : RFAL_ERR_BUSY);
 80019c0:	4b05      	ldr	r3, [pc, #20]	@ (80019d8 <rfalGetTransceiveStatus+0x1c>)
 80019c2:	7e1b      	ldrb	r3, [r3, #24]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d102      	bne.n	80019ce <rfalGetTransceiveStatus+0x12>
 80019c8:	4b03      	ldr	r3, [pc, #12]	@ (80019d8 <rfalGetTransceiveStatus+0x1c>)
 80019ca:	8b5b      	ldrh	r3, [r3, #26]
 80019cc:	e000      	b.n	80019d0 <rfalGetTransceiveStatus+0x14>
 80019ce:	2302      	movs	r3, #2
}
 80019d0:	0018      	movs	r0, r3
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	46c0      	nop			@ (mov r8, r8)
 80019d8:	200001a8 	.word	0x200001a8

080019dc <rfalWorker>:
}


/*******************************************************************************/
void rfalWorker( void )
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
    
#ifdef ST25R_POLL_IRQ
    st25r200CheckForReceivedInterrupts();
#endif /* ST25R_POLL_IRQ */
    
    switch( gRFAL.state )
 80019e0:	4b07      	ldr	r3, [pc, #28]	@ (8001a00 <rfalWorker+0x24>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b03      	cmp	r3, #3
 80019e6:	d002      	beq.n	80019ee <rfalWorker+0x12>
 80019e8:	2b05      	cmp	r3, #5
 80019ea:	d003      	beq.n	80019f4 <rfalWorker+0x18>
    #endif /* RFAL_FEATURE_WAKEUP_MODE */
            
        /* Nothing to be done */
        default:            
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 80019ec:	e005      	b.n	80019fa <rfalWorker+0x1e>
            rfalRunTransceiveWorker();
 80019ee:	f7ff ffc5 	bl	800197c <rfalRunTransceiveWorker>
            break;
 80019f2:	e002      	b.n	80019fa <rfalWorker+0x1e>
            rfalRunWakeUpModeWorker();
 80019f4:	f001 fb0c 	bl	8003010 <rfalRunWakeUpModeWorker>
            break;
 80019f8:	46c0      	nop			@ (mov r8, r8)
    }
    
    platformUnprotectWorker();             /* Unprotect RFAL Worker/Task/Process */
}
 80019fa:	46c0      	nop			@ (mov r8, r8)
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	200001a8 	.word	0x200001a8

08001a04 <rfalErrorHandling>:


/*******************************************************************************/
static void rfalErrorHandling( void )
{
 8001a04:	b590      	push	{r4, r7, lr}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
    uint16_t fifoBytesToRead;
 
    fifoBytesToRead = rfalFIFOStatusGetNumBytes();
 8001a0a:	1dbc      	adds	r4, r7, #6
 8001a0c:	f000 fc94 	bl	8002338 <rfalFIFOStatusGetNumBytes>
 8001a10:	0003      	movs	r3, r0
 8001a12:	8023      	strh	r3, [r4, #0]
    

    /*******************************************************************************/
    /* ISO14443A Mode                                                              */
    /*******************************************************************************/
    if( gRFAL.mode == RFAL_MODE_POLL_NFCA )
 8001a14:	4b18      	ldr	r3, [pc, #96]	@ (8001a78 <rfalErrorHandling+0x74>)
 8001a16:	785b      	ldrb	r3, [r3, #1]
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d128      	bne.n	8001a6e <rfalErrorHandling+0x6a>
    {
        /*******************************************************************************/
        /* If we received a frame with a incomplete byte we`ll raise a specific error  *
         * ( support for T2T 4 bit ACK / NAK, MIFARE and Kovio )                       */    
        /*******************************************************************************/
        if( (gRFAL.TxRx.status == RFAL_ERR_PAR) || (gRFAL.TxRx.status == RFAL_ERR_CRC) )
 8001a1c:	4b16      	ldr	r3, [pc, #88]	@ (8001a78 <rfalErrorHandling+0x74>)
 8001a1e:	8b5b      	ldrh	r3, [r3, #26]
 8001a20:	2b1b      	cmp	r3, #27
 8001a22:	d003      	beq.n	8001a2c <rfalErrorHandling+0x28>
 8001a24:	4b14      	ldr	r3, [pc, #80]	@ (8001a78 <rfalErrorHandling+0x74>)
 8001a26:	8b5b      	ldrh	r3, [r3, #26]
 8001a28:	2b15      	cmp	r3, #21
 8001a2a:	d120      	bne.n	8001a6e <rfalErrorHandling+0x6a>
        {
            if( (rfalFIFOStatusIsIncompleteByte()) && (fifoBytesToRead == RFAL_RX_INC_BYTE_LEN) )
 8001a2c:	f000 fca6 	bl	800237c <rfalFIFOStatusIsIncompleteByte>
 8001a30:	1e03      	subs	r3, r0, #0
 8001a32:	d01c      	beq.n	8001a6e <rfalErrorHandling+0x6a>
 8001a34:	1dbb      	adds	r3, r7, #6
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d118      	bne.n	8001a6e <rfalErrorHandling+0x6a>
            {
                st25r200ReadFifo( (uint8_t*)(gRFAL.TxRx.ctx.rxBuf), fifoBytesToRead );
 8001a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a78 <rfalErrorHandling+0x74>)
 8001a3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a40:	1dbb      	adds	r3, r7, #6
 8001a42:	881b      	ldrh	r3, [r3, #0]
 8001a44:	0019      	movs	r1, r3
 8001a46:	0010      	movs	r0, r2
 8001a48:	f001 ffe3 	bl	8003a12 <st25r200ReadFifo>
                if( (gRFAL.TxRx.ctx.rxRcvdLen) != NULL )
 8001a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a78 <rfalErrorHandling+0x74>)
 8001a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d006      	beq.n	8001a62 <rfalErrorHandling+0x5e>
                {
                    *gRFAL.TxRx.ctx.rxRcvdLen = rfalFIFOGetNumIncompleteBits();
 8001a54:	f000 fcb6 	bl	80023c4 <rfalFIFOGetNumIncompleteBits>
 8001a58:	0003      	movs	r3, r0
 8001a5a:	001a      	movs	r2, r3
 8001a5c:	4b06      	ldr	r3, [pc, #24]	@ (8001a78 <rfalErrorHandling+0x74>)
 8001a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a60:	801a      	strh	r2, [r3, #0]
                }
                
                gRFAL.TxRx.status = RFAL_ERR_INCOMPLETE_BYTE;
 8001a62:	4b05      	ldr	r3, [pc, #20]	@ (8001a78 <rfalErrorHandling+0x74>)
 8001a64:	2228      	movs	r2, #40	@ 0x28
 8001a66:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8001a68:	4b03      	ldr	r3, [pc, #12]	@ (8001a78 <rfalErrorHandling+0x74>)
 8001a6a:	225a      	movs	r2, #90	@ 0x5a
 8001a6c:	761a      	strb	r2, [r3, #24]
            }
        }
    }
}
 8001a6e:	46c0      	nop			@ (mov r8, r8)
 8001a70:	46bd      	mov	sp, r7
 8001a72:	b003      	add	sp, #12
 8001a74:	bd90      	pop	{r4, r7, pc}
 8001a76:	46c0      	nop			@ (mov r8, r8)
 8001a78:	200001a8 	.word	0x200001a8

08001a7c <rfalCleanupTransceive>:


/*******************************************************************************/
static void rfalCleanupTransceive( void )
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
    /*******************************************************************************/
    /* Transceive flags                                                            */
    /*******************************************************************************/
    
    /* Restore default settings on Tx Parity and CRC */
    st25r200SetRegisterBits( ST25R200_REG_PROTOCOL_TX1, (ST25R200_REG_PROTOCOL_TX1_a_tx_par | ST25R200_REG_PROTOCOL_TX1_tx_crc) );
 8001a80:	2160      	movs	r1, #96	@ 0x60
 8001a82:	2013      	movs	r0, #19
 8001a84:	f002 f8ba 	bl	8003bfc <st25r200SetRegisterBits>
    
    /* Restore default settings on Receiving parity + CRC bits */
    st25r200SetRegisterBits( ST25R200_REG_PROTOCOL_RX1, ( ST25R200_REG_PROTOCOL_RX1_a_rx_par | ST25R200_REG_PROTOCOL_RX1_rx_crc) );
 8001a88:	210c      	movs	r1, #12
 8001a8a:	2016      	movs	r0, #22
 8001a8c:	f002 f8b6 	bl	8003bfc <st25r200SetRegisterBits>
    
    /* Restore AGC enabled */
    st25r200SetRegisterBits( ST25R200_REG_RX_DIG, ST25R200_REG_RX_DIG_agc_en );
 8001a90:	2180      	movs	r1, #128	@ 0x80
 8001a92:	2008      	movs	r0, #8
 8001a94:	f002 f8b2 	bl	8003bfc <st25r200SetRegisterBits>
    
    /*******************************************************************************/
    /* Execute Post Transceive Callback                                            */
    /*******************************************************************************/
    if( gRFAL.callbacks.postTxRx != NULL )
 8001a98:	4b04      	ldr	r3, [pc, #16]	@ (8001aac <rfalCleanupTransceive+0x30>)
 8001a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d002      	beq.n	8001aa6 <rfalCleanupTransceive+0x2a>
    {
        gRFAL.callbacks.postTxRx();
 8001aa0:	4b02      	ldr	r3, [pc, #8]	@ (8001aac <rfalCleanupTransceive+0x30>)
 8001aa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aa4:	4798      	blx	r3
    }
    /*******************************************************************************/
}
 8001aa6:	46c0      	nop			@ (mov r8, r8)
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	200001a8 	.word	0x200001a8

08001ab0 <rfalPrepareTransceive>:


/*******************************************************************************/
static void rfalPrepareTransceive( void )
{
 8001ab0:	b590      	push	{r4, r7, lr}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
    uint32_t maskInterrupts;
    uint32_t clrMaskInterrupts;
    uint8_t  reg;
    
    /* Reset receive logic with STOP command */
    st25r200ExecuteCommand( ST25R200_CMD_STOP );
 8001ab6:	2062      	movs	r0, #98	@ 0x62
 8001ab8:	f001 ffca 	bl	8003a50 <st25r200ExecuteCommand>
    
    /* Reset Rx Gain */
    st25r200ExecuteCommand( ST25R200_CMD_CLEAR_RXGAIN );
 8001abc:	2066      	movs	r0, #102	@ 0x66
 8001abe:	f001 ffc7 	bl	8003a50 <st25r200ExecuteCommand>
    
    /*******************************************************************************/
    /* FDT Poll                                                                    */
    /*******************************************************************************/
    /* In Passive communications General Purpose Timer is used to measure FDT Poll */
    if( gRFAL.timings.FDTPoll != RFAL_TIMING_NONE )
 8001ac2:	4b4c      	ldr	r3, [pc, #304]	@ (8001bf4 <rfalPrepareTransceive+0x144>)
 8001ac4:	695b      	ldr	r3, [r3, #20]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d014      	beq.n	8001af4 <rfalPrepareTransceive+0x44>
    {
        /* Configure GPT to start at RX end */
        st25r200SetStartGPTimer( (uint16_t)rfalConv1fcTo8fc( ((gRFAL.timings.FDTPoll < RFAL_FDT_POLL_ADJUSTMENT) ? gRFAL.timings.FDTPoll : (gRFAL.timings.FDTPoll - RFAL_FDT_POLL_ADJUSTMENT)) ), ST25R200_REG_NRT_GPT_CONF_gptc_erx );
 8001aca:	4b4a      	ldr	r3, [pc, #296]	@ (8001bf4 <rfalPrepareTransceive+0x144>)
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	4a4a      	ldr	r2, [pc, #296]	@ (8001bf8 <rfalPrepareTransceive+0x148>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d804      	bhi.n	8001ade <rfalPrepareTransceive+0x2e>
 8001ad4:	4b47      	ldr	r3, [pc, #284]	@ (8001bf4 <rfalPrepareTransceive+0x144>)
 8001ad6:	695b      	ldr	r3, [r3, #20]
 8001ad8:	08db      	lsrs	r3, r3, #3
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	e006      	b.n	8001aec <rfalPrepareTransceive+0x3c>
 8001ade:	4b45      	ldr	r3, [pc, #276]	@ (8001bf4 <rfalPrepareTransceive+0x144>)
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	4a46      	ldr	r2, [pc, #280]	@ (8001bfc <rfalPrepareTransceive+0x14c>)
 8001ae4:	4694      	mov	ip, r2
 8001ae6:	4463      	add	r3, ip
 8001ae8:	08db      	lsrs	r3, r3, #3
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	2110      	movs	r1, #16
 8001aee:	0018      	movs	r0, r3
 8001af0:	f001 fdae 	bl	8003650 <st25r200SetStartGPTimer>
    }
    
    /*******************************************************************************/
    /* Execute Pre Transceive Callback                                             */
    /*******************************************************************************/
    if( gRFAL.callbacks.preTxRx != NULL )
 8001af4:	4b3f      	ldr	r3, [pc, #252]	@ (8001bf4 <rfalPrepareTransceive+0x144>)
 8001af6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d002      	beq.n	8001b02 <rfalPrepareTransceive+0x52>
    {
        gRFAL.callbacks.preTxRx();
 8001afc:	4b3d      	ldr	r3, [pc, #244]	@ (8001bf4 <rfalPrepareTransceive+0x144>)
 8001afe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b00:	4798      	blx	r3
    }
    /*******************************************************************************/
    
    /* IRQs that require immediate serving (ISR) for TxRx */
    maskInterrupts = ( ST25R200_IRQ_MASK_WL   | ST25R200_IRQ_MASK_TXE  |
 8001b02:	4b3f      	ldr	r3, [pc, #252]	@ (8001c00 <rfalPrepareTransceive+0x150>)
 8001b04:	60fb      	str	r3, [r7, #12]
                       ST25R200_IRQ_MASK_PAR  | ST25R200_IRQ_MASK_CRC  |
                       ST25R200_IRQ_MASK_HFE  | ST25R200_IRQ_MASK_SFE  |
                       ST25R200_IRQ_MASK_NRE                            );
    
    /* IRQs that do not require immediate serving but may be used for TxRx */
    clrMaskInterrupts = ST25R200_IRQ_MASK_SUBC_START;
 8001b06:	2380      	movs	r3, #128	@ 0x80
 8001b08:	607b      	str	r3, [r7, #4]
    
    /*******************************************************************************/
    /* Transceive flags                                                            */
    /*******************************************************************************/
    /* Transmission Flags */
    reg = (ST25R200_REG_PROTOCOL_TX1_tx_crc_on | ST25R200_REG_PROTOCOL_TX1_a_tx_par_on);
 8001b0a:	210b      	movs	r1, #11
 8001b0c:	187b      	adds	r3, r7, r1
 8001b0e:	2260      	movs	r2, #96	@ 0x60
 8001b10:	701a      	strb	r2, [r3, #0]
    

    /* Check if automatic Parity bits is to be disabled */
    if( (gRFAL.TxRx.ctx.flags & (uint8_t)RFAL_TXRX_FLAGS_PAR_TX_NONE) != 0U )
 8001b12:	4b38      	ldr	r3, [pc, #224]	@ (8001bf4 <rfalPrepareTransceive+0x144>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	2220      	movs	r2, #32
 8001b18:	4013      	ands	r3, r2
 8001b1a:	d005      	beq.n	8001b28 <rfalPrepareTransceive+0x78>
    {
        reg &= ~ST25R200_REG_PROTOCOL_TX1_a_tx_par;
 8001b1c:	187b      	adds	r3, r7, r1
 8001b1e:	187a      	adds	r2, r7, r1
 8001b20:	7812      	ldrb	r2, [r2, #0]
 8001b22:	2140      	movs	r1, #64	@ 0x40
 8001b24:	438a      	bics	r2, r1
 8001b26:	701a      	strb	r2, [r3, #0]
    }
    
    /* Check if automatic Parity bits is to be disabled */
    if( (gRFAL.TxRx.ctx.flags & (uint8_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL) != 0U )
 8001b28:	4b32      	ldr	r3, [pc, #200]	@ (8001bf4 <rfalPrepareTransceive+0x144>)
 8001b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	4013      	ands	r3, r2
 8001b30:	d006      	beq.n	8001b40 <rfalPrepareTransceive+0x90>
    {
        reg &= ~ST25R200_REG_PROTOCOL_TX1_tx_crc;
 8001b32:	220b      	movs	r2, #11
 8001b34:	18bb      	adds	r3, r7, r2
 8001b36:	18ba      	adds	r2, r7, r2
 8001b38:	7812      	ldrb	r2, [r2, #0]
 8001b3a:	2120      	movs	r1, #32
 8001b3c:	438a      	bics	r2, r1
 8001b3e:	701a      	strb	r2, [r3, #0]
    }
    
    /* Apply current TxRx flags on Tx Register */
    st25r200ChangeRegisterBits( ST25R200_REG_PROTOCOL_TX1, (ST25R200_REG_PROTOCOL_TX1_tx_crc | ST25R200_REG_PROTOCOL_TX1_a_tx_par), reg );
 8001b40:	240b      	movs	r4, #11
 8001b42:	193b      	adds	r3, r7, r4
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	001a      	movs	r2, r3
 8001b48:	2160      	movs	r1, #96	@ 0x60
 8001b4a:	2013      	movs	r0, #19
 8001b4c:	f002 f891 	bl	8003c72 <st25r200ChangeRegisterBits>
        /* No NFCIP1 HW handling: ignore */
    }
    
    
    /* Reception Flags */
    reg = (ST25R200_REG_PROTOCOL_RX1_a_rx_par_on | ST25R200_REG_PROTOCOL_RX1_rx_crc_on);
 8001b50:	0021      	movs	r1, r4
 8001b52:	187b      	adds	r3, r7, r1
 8001b54:	220c      	movs	r2, #12
 8001b56:	701a      	strb	r2, [r3, #0]
    
    /* Check if Parity check is to be skipped and to keep the parity bits in FIFO */
    if( (gRFAL.TxRx.ctx.flags & (uint8_t)RFAL_TXRX_FLAGS_PAR_RX_KEEP) != 0U )
 8001b58:	4b26      	ldr	r3, [pc, #152]	@ (8001bf4 <rfalPrepareTransceive+0x144>)
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5c:	2210      	movs	r2, #16
 8001b5e:	4013      	ands	r3, r2
 8001b60:	d005      	beq.n	8001b6e <rfalPrepareTransceive+0xbe>
    {
        reg &= ~ST25R200_REG_PROTOCOL_RX1_a_rx_par;
 8001b62:	187b      	adds	r3, r7, r1
 8001b64:	187a      	adds	r2, r7, r1
 8001b66:	7812      	ldrb	r2, [r2, #0]
 8001b68:	2108      	movs	r1, #8
 8001b6a:	438a      	bics	r2, r1
 8001b6c:	701a      	strb	r2, [r3, #0]
    }
    
    /* Check if CRC check is to be skipped */
    if( (gRFAL.TxRx.ctx.flags & (uint8_t)RFAL_TXRX_FLAGS_CRC_RX_MANUAL) != 0U )
 8001b6e:	4b21      	ldr	r3, [pc, #132]	@ (8001bf4 <rfalPrepareTransceive+0x144>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b72:	2280      	movs	r2, #128	@ 0x80
 8001b74:	4013      	ands	r3, r2
 8001b76:	d006      	beq.n	8001b86 <rfalPrepareTransceive+0xd6>
    {
        reg &= ~ST25R200_REG_PROTOCOL_RX1_rx_crc;
 8001b78:	220b      	movs	r2, #11
 8001b7a:	18bb      	adds	r3, r7, r2
 8001b7c:	18ba      	adds	r2, r7, r2
 8001b7e:	7812      	ldrb	r2, [r2, #0]
 8001b80:	2104      	movs	r1, #4
 8001b82:	438a      	bics	r2, r1
 8001b84:	701a      	strb	r2, [r3, #0]
    }
    
    /* Apply current TxRx flags on Tx Register */
    st25r200ChangeRegisterBits( ST25R200_REG_PROTOCOL_RX1, (ST25R200_REG_PROTOCOL_RX1_a_rx_par | ST25R200_REG_PROTOCOL_RX1_rx_crc), reg );
 8001b86:	230b      	movs	r3, #11
 8001b88:	18fb      	adds	r3, r7, r3
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	001a      	movs	r2, r3
 8001b8e:	210c      	movs	r1, #12
 8001b90:	2016      	movs	r0, #22
 8001b92:	f002 f86e 	bl	8003c72 <st25r200ChangeRegisterBits>
    
    
    /* Check if AGC is to be disabled */
    if( (gRFAL.TxRx.ctx.flags & (uint8_t)RFAL_TXRX_FLAGS_AGC_OFF) != 0U )
 8001b96:	4b17      	ldr	r3, [pc, #92]	@ (8001bf4 <rfalPrepareTransceive+0x144>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	2208      	movs	r2, #8
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	d004      	beq.n	8001baa <rfalPrepareTransceive+0xfa>
    {
        st25r200ClrRegisterBits( ST25R200_REG_RX_DIG, ST25R200_REG_RX_DIG_agc_en );
 8001ba0:	2180      	movs	r1, #128	@ 0x80
 8001ba2:	2008      	movs	r0, #8
 8001ba4:	f001 ffe5 	bl	8003b72 <st25r200ClrRegisterBits>
 8001ba8:	e003      	b.n	8001bb2 <rfalPrepareTransceive+0x102>
    }
    else
    {
        st25r200SetRegisterBits( ST25R200_REG_RX_DIG, ST25R200_REG_RX_DIG_agc_en );
 8001baa:	2180      	movs	r1, #128	@ 0x80
 8001bac:	2008      	movs	r0, #8
 8001bae:	f002 f825 	bl	8003bfc <st25r200SetRegisterBits>
    
    
    /*******************************************************************************/
    /* EMD NRT mode                                                              */
    /*******************************************************************************/
    if( gRFAL.conf.eHandling == RFAL_ERRORHANDLING_EMD )
 8001bb2:	4b10      	ldr	r3, [pc, #64]	@ (8001bf4 <rfalPrepareTransceive+0x144>)
 8001bb4:	7a9b      	ldrb	r3, [r3, #10]
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d108      	bne.n	8001bcc <rfalPrepareTransceive+0x11c>
    {
        st25r200SetRegisterBits( ST25R200_REG_NRT_GPT_CONF, ST25R200_REG_NRT_GPT_CONF_nrt_emd );
 8001bba:	2102      	movs	r1, #2
 8001bbc:	201e      	movs	r0, #30
 8001bbe:	f002 f81d 	bl	8003bfc <st25r200SetRegisterBits>
        maskInterrupts |= ST25R200_IRQ_MASK_RX_REST;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2210      	movs	r2, #16
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	e003      	b.n	8001bd4 <rfalPrepareTransceive+0x124>
    }
    else
    {
        st25r200ClrRegisterBits( ST25R200_REG_NRT_GPT_CONF, ST25R200_REG_NRT_GPT_CONF_nrt_emd );
 8001bcc:	2102      	movs	r1, #2
 8001bce:	201e      	movs	r0, #30
 8001bd0:	f001 ffcf 	bl	8003b72 <st25r200ClrRegisterBits>
    /*******************************************************************************/
    
    
    /*******************************************************************************/
    /* Clear and enable these interrupts */
    st25r200GetInterrupt( (maskInterrupts | clrMaskInterrupts) );
 8001bd4:	68fa      	ldr	r2, [r7, #12]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	0018      	movs	r0, r3
 8001bdc:	f002 fb82 	bl	80042e4 <st25r200GetInterrupt>
    st25r200EnableInterrupts( maskInterrupts );
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	0018      	movs	r0, r3
 8001be4:	f002 fbca 	bl	800437c <st25r200EnableInterrupts>
    
    /* Clear FIFO status local copy */
    rfalFIFOStatusClear();
 8001be8:	f000 fb9a 	bl	8002320 <rfalFIFOStatusClear>
}
 8001bec:	46c0      	nop			@ (mov r8, r8)
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	b005      	add	sp, #20
 8001bf2:	bd90      	pop	{r4, r7, pc}
 8001bf4:	200001a8 	.word	0x200001a8
 8001bf8:	0000043b 	.word	0x0000043b
 8001bfc:	fffffbc4 	.word	0xfffffbc4
 8001c00:	00004f2e 	.word	0x00004f2e

08001c04 <rfalTransceiveTx>:


/*******************************************************************************/
static void rfalTransceiveTx( void )
{
 8001c04:	b590      	push	{r4, r7, lr}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
    volatile uint32_t irqs;
    uint16_t          tmp;
    ReturnCode        ret;
    
    /* Suppress warning in case NFC-V feature is disabled */
    ret = RFAL_ERR_NONE;
 8001c0a:	230e      	movs	r3, #14
 8001c0c:	18fb      	adds	r3, r7, r3
 8001c0e:	2200      	movs	r2, #0
 8001c10:	801a      	strh	r2, [r3, #0]
    RFAL_NO_WARNING( ret );
    
    irqs = ST25R200_IRQ_MASK_NONE;
 8001c12:	2300      	movs	r3, #0
 8001c14:	60bb      	str	r3, [r7, #8]
    
    if( gRFAL.TxRx.state != gRFAL.TxRx.lastState )
 8001c16:	4ba9      	ldr	r3, [pc, #676]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001c18:	7e1a      	ldrb	r2, [r3, #24]
 8001c1a:	4ba8      	ldr	r3, [pc, #672]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001c1c:	7e5b      	ldrb	r3, [r3, #25]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d003      	beq.n	8001c2a <rfalTransceiveTx+0x26>
    {
        gRFAL.TxRx.lastState = gRFAL.TxRx.state;
 8001c22:	4ba6      	ldr	r3, [pc, #664]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001c24:	7e1a      	ldrb	r2, [r3, #24]
 8001c26:	4ba5      	ldr	r3, [pc, #660]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001c28:	765a      	strb	r2, [r3, #25]
    }
    
    switch( gRFAL.TxRx.state )
 8001c2a:	4ba4      	ldr	r3, [pc, #656]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001c2c:	7e1b      	ldrb	r3, [r3, #24]
 8001c2e:	3b0b      	subs	r3, #11
 8001c30:	2b09      	cmp	r3, #9
 8001c32:	d900      	bls.n	8001c36 <rfalTransceiveTx+0x32>
 8001c34:	e12c      	b.n	8001e90 <rfalTransceiveTx+0x28c>
 8001c36:	009a      	lsls	r2, r3, #2
 8001c38:	4ba1      	ldr	r3, [pc, #644]	@ (8001ec0 <rfalTransceiveTx+0x2bc>)
 8001c3a:	18d3      	adds	r3, r2, r3
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	469f      	mov	pc, r3
    {
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_IDLE:
            /* Nothing to do */
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_WAIT_GT ;
 8001c40:	4b9e      	ldr	r3, [pc, #632]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001c42:	220c      	movs	r2, #12
 8001c44:	761a      	strb	r2, [r3, #24]
            /* fall through */

        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_GT:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            if( !rfalIsGTExpired() )
 8001c46:	f7ff fc57 	bl	80014f8 <rfalIsGTExpired>
 8001c4a:	0003      	movs	r3, r0
 8001c4c:	001a      	movs	r2, r3
 8001c4e:	2301      	movs	r3, #1
 8001c50:	4053      	eors	r3, r2
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d000      	beq.n	8001c5a <rfalTransceiveTx+0x56>
 8001c58:	e121      	b.n	8001e9e <rfalTransceiveTx+0x29a>
            {
                break;
            }
            
            rfalTimerDestroy( gRFAL.tmr.GT );
            gRFAL.tmr.GT = RFAL_TIMING_NONE;
 8001c5a:	4b98      	ldr	r3, [pc, #608]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	641a      	str	r2, [r3, #64]	@ 0x40
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_WAIT_FDT;
 8001c60:	4b96      	ldr	r3, [pc, #600]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001c62:	220d      	movs	r2, #13
 8001c64:	761a      	strb	r2, [r3, #24]
            
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_FDT:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* In Passive communications GPT is used to measure FDT Poll */
            if( st25r200IsGPTRunning() )
 8001c66:	2240      	movs	r2, #64	@ 0x40
 8001c68:	2140      	movs	r1, #64	@ 0x40
 8001c6a:	2011      	movs	r0, #17
 8001c6c:	f002 f8c0 	bl	8003df0 <st25r200CheckReg>
 8001c70:	1e03      	subs	r3, r0, #0
 8001c72:	d000      	beq.n	8001c76 <rfalTransceiveTx+0x72>
 8001c74:	e115      	b.n	8001ea2 <rfalTransceiveTx+0x29e>
            {                
               break;
            }
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_PREP_TX;
 8001c76:	4b91      	ldr	r3, [pc, #580]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001c78:	220e      	movs	r2, #14
 8001c7a:	761a      	strb	r2, [r3, #24]
        
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_PREP_TX:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* Clear FIFO, Clear and Enable the Interrupts */
            rfalPrepareTransceive( );
 8001c7c:	f7ff ff18 	bl	8001ab0 <rfalPrepareTransceive>

            /* ST25R200 has a fixed FIFO water level */
            gRFAL.fifo.expWL = RFAL_FIFO_OUT_WL;
 8001c80:	4b8e      	ldr	r3, [pc, #568]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001c82:	2280      	movs	r2, #128	@ 0x80
 8001c84:	871a      	strh	r2, [r3, #56]	@ 0x38
        
            /* Calculate the bytes needed to be Written into FIFO (a incomplete byte will be added as 1byte) */
            gRFAL.fifo.bytesTotal = (uint16_t)rfalCalcNumBytes(gRFAL.TxRx.ctx.txBufLen);
 8001c86:	4b8d      	ldr	r3, [pc, #564]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001c88:	8c1b      	ldrh	r3, [r3, #32]
 8001c8a:	3307      	adds	r3, #7
 8001c8c:	08db      	lsrs	r3, r3, #3
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	4b8a      	ldr	r3, [pc, #552]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001c92:	875a      	strh	r2, [r3, #58]	@ 0x3a
            
            /* Set the number of full bytes and bits to be transmitted */
            st25r200SetNumTxBits( gRFAL.TxRx.ctx.txBufLen );
 8001c94:	4b89      	ldr	r3, [pc, #548]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001c96:	8c1b      	ldrh	r3, [r3, #32]
 8001c98:	0018      	movs	r0, r3
 8001c9a:	f001 fc59 	bl	8003550 <st25r200SetNumTxBits>
            
            /* Load FIFO with total length or FIFO's maximum */
            gRFAL.fifo.bytesWritten = RFAL_MIN( gRFAL.fifo.bytesTotal, ST25R200_FIFO_DEPTH );
 8001c9e:	4b87      	ldr	r3, [pc, #540]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001ca0:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8001ca2:	1c19      	adds	r1, r3, #0
 8001ca4:	b28a      	uxth	r2, r1
 8001ca6:	2380      	movs	r3, #128	@ 0x80
 8001ca8:	005b      	lsls	r3, r3, #1
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d902      	bls.n	8001cb4 <rfalTransceiveTx+0xb0>
 8001cae:	2380      	movs	r3, #128	@ 0x80
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	1c19      	adds	r1, r3, #0
 8001cb4:	b28a      	uxth	r2, r1
 8001cb6:	4b81      	ldr	r3, [pc, #516]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001cb8:	879a      	strh	r2, [r3, #60]	@ 0x3c
            st25r200WriteFifo( gRFAL.TxRx.ctx.txBuf, gRFAL.fifo.bytesWritten );
 8001cba:	4b80      	ldr	r3, [pc, #512]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001cbc:	69da      	ldr	r2, [r3, #28]
 8001cbe:	4b7f      	ldr	r3, [pc, #508]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001cc0:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8001cc2:	0019      	movs	r1, r3
 8001cc4:	0010      	movs	r0, r2
 8001cc6:	f001 fe89 	bl	80039dc <st25r200WriteFifo>
        
            /*Check if Observation Mode is enabled and set it on ST25R391x */
            rfalCheckEnableObsModeTx();
 8001cca:	4b7c      	ldr	r3, [pc, #496]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001ccc:	88db      	ldrh	r3, [r3, #6]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d011      	beq.n	8001cf6 <rfalTransceiveTx+0xf2>
 8001cd2:	4b7a      	ldr	r3, [pc, #488]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001cd4:	88db      	ldrh	r3, [r3, #6]
 8001cd6:	0a1b      	lsrs	r3, r3, #8
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	b2da      	uxtb	r2, r3
 8001cdc:	1d3b      	adds	r3, r7, #4
 8001cde:	701a      	strb	r2, [r3, #0]
 8001ce0:	4b76      	ldr	r3, [pc, #472]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001ce2:	88db      	ldrh	r3, [r3, #6]
 8001ce4:	b2da      	uxtb	r2, r3
 8001ce6:	1d3b      	adds	r3, r7, #4
 8001ce8:	705a      	strb	r2, [r3, #1]
 8001cea:	1d3b      	adds	r3, r7, #4
 8001cec:	2202      	movs	r2, #2
 8001cee:	0019      	movs	r1, r3
 8001cf0:	2002      	movs	r0, #2
 8001cf2:	f001 ff16 	bl	8003b22 <st25r200WriteMultipleTestRegister>
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_TRANSMIT;
 8001cf6:	4b71      	ldr	r3, [pc, #452]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001cf8:	220f      	movs	r2, #15
 8001cfa:	761a      	strb	r2, [r3, #24]
        case RFAL_TXRX_STATE_TX_TRANSMIT:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */            

            /*******************************************************************************/
            /* Execute Sync Transceive Callback                                             */
            /*******************************************************************************/
            if( gRFAL.callbacks.syncTxRx != NULL )
 8001cfc:	4b6f      	ldr	r3, [pc, #444]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001cfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d00a      	beq.n	8001d1a <rfalTransceiveTx+0x116>
            {
                /* If set, wait for sync callback to signal sync/trigger transmission */
                if( !gRFAL.callbacks.syncTxRx() )
 8001d04:	4b6d      	ldr	r3, [pc, #436]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d08:	4798      	blx	r3
 8001d0a:	0003      	movs	r3, r0
 8001d0c:	001a      	movs	r2, r3
 8001d0e:	2301      	movs	r3, #1
 8001d10:	4053      	eors	r3, r2
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d000      	beq.n	8001d1a <rfalTransceiveTx+0x116>
 8001d18:	e0c5      	b.n	8001ea6 <rfalTransceiveTx+0x2a2>
                }
            }
            
            /*******************************************************************************/
            /* Trigger/Start transmission                                                  */
            st25r200ExecuteCommand( ST25R200_CMD_TRANSMIT );
 8001d1a:	206a      	movs	r0, #106	@ 0x6a
 8001d1c:	f001 fe98 	bl	8003a50 <st25r200ExecuteCommand>
             
            /* Check if a WL level is expected or TXE should come */
            gRFAL.TxRx.state = (( gRFAL.fifo.bytesWritten < gRFAL.fifo.bytesTotal ) ? RFAL_TXRX_STATE_TX_WAIT_WL : RFAL_TXRX_STATE_TX_WAIT_TXE);
 8001d20:	4b66      	ldr	r3, [pc, #408]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001d22:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8001d24:	4b65      	ldr	r3, [pc, #404]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001d26:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d201      	bcs.n	8001d30 <rfalTransceiveTx+0x12c>
 8001d2c:	2210      	movs	r2, #16
 8001d2e:	e000      	b.n	8001d32 <rfalTransceiveTx+0x12e>
 8001d30:	2212      	movs	r2, #18
 8001d32:	4b62      	ldr	r3, [pc, #392]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001d34:	761a      	strb	r2, [r3, #24]
            break;
 8001d36:	e0bd      	b.n	8001eb4 <rfalTransceiveTx+0x2b0>

        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_WL:
            
            irqs = st25r200GetInterrupt( (ST25R200_IRQ_MASK_WL | ST25R200_IRQ_MASK_TXE) );
 8001d38:	2022      	movs	r0, #34	@ 0x22
 8001d3a:	f002 fad3 	bl	80042e4 <st25r200GetInterrupt>
 8001d3e:	0003      	movs	r3, r0
 8001d40:	60bb      	str	r3, [r7, #8]
            if( irqs == ST25R200_IRQ_MASK_NONE )
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d100      	bne.n	8001d4a <rfalTransceiveTx+0x146>
 8001d48:	e0af      	b.n	8001eaa <rfalTransceiveTx+0x2a6>
            {
               break;  /* No interrupt to process */
            }
            
            if( ((irqs & ST25R200_IRQ_MASK_WL) != 0U) && ((irqs & ST25R200_IRQ_MASK_TXE) == 0U) )
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	2220      	movs	r2, #32
 8001d4e:	4013      	ands	r3, r2
 8001d50:	d007      	beq.n	8001d62 <rfalTransceiveTx+0x15e>
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	2202      	movs	r2, #2
 8001d56:	4013      	ands	r3, r2
 8001d58:	d103      	bne.n	8001d62 <rfalTransceiveTx+0x15e>
            {
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_RELOAD_FIFO;
 8001d5a:	4b58      	ldr	r3, [pc, #352]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001d5c:	2211      	movs	r2, #17
 8001d5e:	761a      	strb	r2, [r3, #24]
 8001d60:	e006      	b.n	8001d70 <rfalTransceiveTx+0x16c>
            }
            else
            {
                gRFAL.TxRx.status = RFAL_ERR_IO;
 8001d62:	4b56      	ldr	r3, [pc, #344]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001d64:	2203      	movs	r2, #3
 8001d66:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 8001d68:	4b54      	ldr	r3, [pc, #336]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001d6a:	2214      	movs	r2, #20
 8001d6c:	761a      	strb	r2, [r3, #24]
                break;
 8001d6e:	e0a1      	b.n	8001eb4 <rfalTransceiveTx+0x2b0>
            
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_RELOAD_FIFO:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* Load FIFO with the remaining length or maximum available */
            tmp = RFAL_MIN( (gRFAL.fifo.bytesTotal - gRFAL.fifo.bytesWritten), gRFAL.fifo.expWL);       /* tmp holds the number of bytes written on this iteration */
 8001d70:	4b52      	ldr	r3, [pc, #328]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001d72:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8001d74:	0019      	movs	r1, r3
 8001d76:	4b51      	ldr	r3, [pc, #324]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001d78:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8001d7a:	001a      	movs	r2, r3
 8001d7c:	4b4f      	ldr	r3, [pc, #316]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001d7e:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	000a      	movs	r2, r1
 8001d84:	429a      	cmp	r2, r3
 8001d86:	dd00      	ble.n	8001d8a <rfalTransceiveTx+0x186>
 8001d88:	001a      	movs	r2, r3
 8001d8a:	210c      	movs	r1, #12
 8001d8c:	187b      	adds	r3, r7, r1
 8001d8e:	801a      	strh	r2, [r3, #0]
            st25r200WriteFifo( &gRFAL.TxRx.ctx.txBuf[gRFAL.fifo.bytesWritten], tmp );
 8001d90:	4b4a      	ldr	r3, [pc, #296]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001d92:	69db      	ldr	r3, [r3, #28]
 8001d94:	4a49      	ldr	r2, [pc, #292]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001d96:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 8001d98:	189a      	adds	r2, r3, r2
 8001d9a:	000c      	movs	r4, r1
 8001d9c:	187b      	adds	r3, r7, r1
 8001d9e:	881b      	ldrh	r3, [r3, #0]
 8001da0:	0019      	movs	r1, r3
 8001da2:	0010      	movs	r0, r2
 8001da4:	f001 fe1a 	bl	80039dc <st25r200WriteFifo>
            
            /* Update total written bytes to FIFO */
            gRFAL.fifo.bytesWritten += tmp;
 8001da8:	4b44      	ldr	r3, [pc, #272]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001daa:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8001dac:	193b      	adds	r3, r7, r4
 8001dae:	881b      	ldrh	r3, [r3, #0]
 8001db0:	18d3      	adds	r3, r2, r3
 8001db2:	b29a      	uxth	r2, r3
 8001db4:	4b41      	ldr	r3, [pc, #260]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001db6:	879a      	strh	r2, [r3, #60]	@ 0x3c
            
            /* Check if a WL level is expected or TXE should come */
            gRFAL.TxRx.state = (( gRFAL.fifo.bytesWritten < gRFAL.fifo.bytesTotal ) ? RFAL_TXRX_STATE_TX_WAIT_WL : RFAL_TXRX_STATE_TX_WAIT_TXE);
 8001db8:	4b40      	ldr	r3, [pc, #256]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001dba:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8001dbc:	4b3f      	ldr	r3, [pc, #252]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001dbe:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d201      	bcs.n	8001dc8 <rfalTransceiveTx+0x1c4>
 8001dc4:	2210      	movs	r2, #16
 8001dc6:	e000      	b.n	8001dca <rfalTransceiveTx+0x1c6>
 8001dc8:	2212      	movs	r2, #18
 8001dca:	4b3c      	ldr	r3, [pc, #240]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001dcc:	761a      	strb	r2, [r3, #24]
            break;
 8001dce:	e071      	b.n	8001eb4 <rfalTransceiveTx+0x2b0>
            
            
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_WAIT_TXE:
           
            irqs = st25r200GetInterrupt( (ST25R200_IRQ_MASK_WL | ST25R200_IRQ_MASK_TXE) );
 8001dd0:	2022      	movs	r0, #34	@ 0x22
 8001dd2:	f002 fa87 	bl	80042e4 <st25r200GetInterrupt>
 8001dd6:	0003      	movs	r3, r0
 8001dd8:	60bb      	str	r3, [r7, #8]
            if( irqs == ST25R200_IRQ_MASK_NONE )
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d100      	bne.n	8001de2 <rfalTransceiveTx+0x1de>
 8001de0:	e065      	b.n	8001eae <rfalTransceiveTx+0x2aa>
            {
               break;  /* No interrupt to process */
            }
                        
            
            if( (irqs & ST25R200_IRQ_MASK_TXE) != 0U )
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	2202      	movs	r2, #2
 8001de6:	4013      	ands	r3, r2
 8001de8:	d003      	beq.n	8001df2 <rfalTransceiveTx+0x1ee>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_TX_DONE;
 8001dea:	4b34      	ldr	r3, [pc, #208]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001dec:	2213      	movs	r2, #19
 8001dee:	761a      	strb	r2, [r3, #24]
 8001df0:	e00a      	b.n	8001e08 <rfalTransceiveTx+0x204>
            }
            else if( (irqs & ST25R200_IRQ_MASK_WL) != 0U )
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	2220      	movs	r2, #32
 8001df6:	4013      	ands	r3, r2
 8001df8:	d15b      	bne.n	8001eb2 <rfalTransceiveTx+0x2ae>
            {
                break;  /* Ignore ST25R200 FIFO WL if total TxLen is already on the FIFO */
            }
            else
            {
               gRFAL.TxRx.status = RFAL_ERR_IO;
 8001dfa:	4b30      	ldr	r3, [pc, #192]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001dfc:	2203      	movs	r2, #3
 8001dfe:	835a      	strh	r2, [r3, #26]
               gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 8001e00:	4b2e      	ldr	r3, [pc, #184]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e02:	2214      	movs	r2, #20
 8001e04:	761a      	strb	r2, [r3, #24]
               break;
 8001e06:	e055      	b.n	8001eb4 <rfalTransceiveTx+0x2b0>
                           
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_DONE:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* If no rxBuf is provided do not wait/expect Rx */
            if( gRFAL.TxRx.ctx.rxBuf == NULL )
 8001e08:	4b2c      	ldr	r3, [pc, #176]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d110      	bne.n	8001e32 <rfalTransceiveTx+0x22e>
            {
                /*Check if Observation Mode was enabled and disable it on ST25R391x */
                rfalCheckDisableObsMode();
 8001e10:	4b2a      	ldr	r3, [pc, #168]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e12:	891b      	ldrh	r3, [r3, #8]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d003      	beq.n	8001e20 <rfalTransceiveTx+0x21c>
 8001e18:	2100      	movs	r1, #0
 8001e1a:	2002      	movs	r0, #2
 8001e1c:	f001 fe58 	bl	8003ad0 <st25r200WriteTestRegister>
                
                /* Clean up Transceive */
                rfalCleanupTransceive();
 8001e20:	f7ff fe2c 	bl	8001a7c <rfalCleanupTransceive>
                                
                gRFAL.TxRx.status = RFAL_ERR_NONE;
 8001e24:	4b25      	ldr	r3, [pc, #148]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  =  RFAL_TXRX_STATE_IDLE;
 8001e2a:	4b24      	ldr	r3, [pc, #144]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	761a      	strb	r2, [r3, #24]
                break;
 8001e30:	e040      	b.n	8001eb4 <rfalTransceiveTx+0x2b0>
            }
            
            rfalCheckEnableObsModeRx();
 8001e32:	4b22      	ldr	r3, [pc, #136]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e34:	891b      	ldrh	r3, [r3, #8]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d011      	beq.n	8001e5e <rfalTransceiveTx+0x25a>
 8001e3a:	4b20      	ldr	r3, [pc, #128]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e3c:	891b      	ldrh	r3, [r3, #8]
 8001e3e:	0a1b      	lsrs	r3, r3, #8
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	003b      	movs	r3, r7
 8001e46:	701a      	strb	r2, [r3, #0]
 8001e48:	4b1c      	ldr	r3, [pc, #112]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e4a:	891b      	ldrh	r3, [r3, #8]
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	003b      	movs	r3, r7
 8001e50:	705a      	strb	r2, [r3, #1]
 8001e52:	003b      	movs	r3, r7
 8001e54:	2202      	movs	r2, #2
 8001e56:	0019      	movs	r1, r3
 8001e58:	2002      	movs	r0, #2
 8001e5a:	f001 fe62 	bl	8003b22 <st25r200WriteMultipleTestRegister>
            
            /* Goto Rx */
            gRFAL.TxRx.state  =  RFAL_TXRX_STATE_RX_IDLE;
 8001e5e:	4b17      	ldr	r3, [pc, #92]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e60:	2251      	movs	r2, #81	@ 0x51
 8001e62:	761a      	strb	r2, [r3, #24]
            break;
 8001e64:	e026      	b.n	8001eb4 <rfalTransceiveTx+0x2b0>
           
        /*******************************************************************************/
        case RFAL_TXRX_STATE_TX_FAIL:
            
            /* Error should be assigned by previous state */
            if( gRFAL.TxRx.status == RFAL_ERR_BUSY )
 8001e66:	4b15      	ldr	r3, [pc, #84]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e68:	8b5b      	ldrh	r3, [r3, #26]
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d102      	bne.n	8001e74 <rfalTransceiveTx+0x270>
            {                
                gRFAL.TxRx.status = RFAL_ERR_SYSTEM;
 8001e6e:	4b13      	ldr	r3, [pc, #76]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e70:	2208      	movs	r2, #8
 8001e72:	835a      	strh	r2, [r3, #26]
            }
            
            /*Check if Observation Mode was enabled and disable it on ST25R391x */
            rfalCheckDisableObsMode();
 8001e74:	4b11      	ldr	r3, [pc, #68]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e76:	891b      	ldrh	r3, [r3, #8]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <rfalTransceiveTx+0x280>
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	2002      	movs	r0, #2
 8001e80:	f001 fe26 	bl	8003ad0 <st25r200WriteTestRegister>
            
            /* Clean up Transceive */
            rfalCleanupTransceive();
 8001e84:	f7ff fdfa 	bl	8001a7c <rfalCleanupTransceive>
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_IDLE;
 8001e88:	4b0c      	ldr	r3, [pc, #48]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	761a      	strb	r2, [r3, #24]
            break;
 8001e8e:	e011      	b.n	8001eb4 <rfalTransceiveTx+0x2b0>
        
        /*******************************************************************************/
        default:
            gRFAL.TxRx.status = RFAL_ERR_SYSTEM;
 8001e90:	4b0a      	ldr	r3, [pc, #40]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e92:	2208      	movs	r2, #8
 8001e94:	835a      	strh	r2, [r3, #26]
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_TX_FAIL;
 8001e96:	4b09      	ldr	r3, [pc, #36]	@ (8001ebc <rfalTransceiveTx+0x2b8>)
 8001e98:	2214      	movs	r2, #20
 8001e9a:	761a      	strb	r2, [r3, #24]
            break;
 8001e9c:	e00a      	b.n	8001eb4 <rfalTransceiveTx+0x2b0>
                break;
 8001e9e:	46c0      	nop			@ (mov r8, r8)
 8001ea0:	e008      	b.n	8001eb4 <rfalTransceiveTx+0x2b0>
               break;
 8001ea2:	46c0      	nop			@ (mov r8, r8)
 8001ea4:	e006      	b.n	8001eb4 <rfalTransceiveTx+0x2b0>
                    break;
 8001ea6:	46c0      	nop			@ (mov r8, r8)
 8001ea8:	e004      	b.n	8001eb4 <rfalTransceiveTx+0x2b0>
               break;  /* No interrupt to process */
 8001eaa:	46c0      	nop			@ (mov r8, r8)
 8001eac:	e002      	b.n	8001eb4 <rfalTransceiveTx+0x2b0>
               break;  /* No interrupt to process */
 8001eae:	46c0      	nop			@ (mov r8, r8)
 8001eb0:	e000      	b.n	8001eb4 <rfalTransceiveTx+0x2b0>
                break;  /* Ignore ST25R200 FIFO WL if total TxLen is already on the FIFO */
 8001eb2:	46c0      	nop			@ (mov r8, r8)
    }
}
 8001eb4:	46c0      	nop			@ (mov r8, r8)
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	b005      	add	sp, #20
 8001eba:	bd90      	pop	{r4, r7, pc}
 8001ebc:	200001a8 	.word	0x200001a8
 8001ec0:	0800f25c 	.word	0x0800f25c

08001ec4 <rfalTransceiveRx>:


/*******************************************************************************/
static void rfalTransceiveRx( void )
{
 8001ec4:	b590      	push	{r4, r7, lr}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
    volatile uint32_t irqs;
    uint16_t          tmp;
    uint16_t          aux;
    
    irqs = ST25R200_IRQ_MASK_NONE;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	603b      	str	r3, [r7, #0]
    
    if( gRFAL.TxRx.state != gRFAL.TxRx.lastState )
 8001ece:	4bc2      	ldr	r3, [pc, #776]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001ed0:	7e1a      	ldrb	r2, [r3, #24]
 8001ed2:	4bc1      	ldr	r3, [pc, #772]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001ed4:	7e5b      	ldrb	r3, [r3, #25]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d003      	beq.n	8001ee2 <rfalTransceiveRx+0x1e>
    {
        gRFAL.TxRx.lastState = gRFAL.TxRx.state;
 8001eda:	4bbf      	ldr	r3, [pc, #764]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001edc:	7e1a      	ldrb	r2, [r3, #24]
 8001ede:	4bbe      	ldr	r3, [pc, #760]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001ee0:	765a      	strb	r2, [r3, #25]
    }
    
    switch( gRFAL.TxRx.state )
 8001ee2:	4bbd      	ldr	r3, [pc, #756]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001ee4:	7e1b      	ldrb	r3, [r3, #24]
 8001ee6:	3b51      	subs	r3, #81	@ 0x51
 8001ee8:	2b09      	cmp	r3, #9
 8001eea:	d900      	bls.n	8001eee <rfalTransceiveRx+0x2a>
 8001eec:	e1f4      	b.n	80022d8 <rfalTransceiveRx+0x414>
 8001eee:	009a      	lsls	r2, r3, #2
 8001ef0:	4bba      	ldr	r3, [pc, #744]	@ (80021dc <rfalTransceiveRx+0x318>)
 8001ef2:	18d3      	adds	r3, r2, r3
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	469f      	mov	pc, r3
    {
        /*******************************************************************************/
        case RFAL_TXRX_STATE_RX_IDLE:
            
            /* Clear rx counters */
            gRFAL.fifo.bytesWritten   = 0;            /* Total bytes written on RxBuffer         */
 8001ef8:	4bb7      	ldr	r3, [pc, #732]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	879a      	strh	r2, [r3, #60]	@ 0x3c
            gRFAL.fifo.bytesTotal     = 0;            /* Total bytes in FIFO will now be from Rx */
 8001efe:	4bb6      	ldr	r3, [pc, #728]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	875a      	strh	r2, [r3, #58]	@ 0x3a
            if( gRFAL.TxRx.ctx.rxRcvdLen != NULL )
 8001f04:	4bb4      	ldr	r3, [pc, #720]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d003      	beq.n	8001f14 <rfalTransceiveRx+0x50>
            {
                *gRFAL.TxRx.ctx.rxRcvdLen = 0;
 8001f0c:	4bb2      	ldr	r3, [pc, #712]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f10:	2200      	movs	r2, #0
 8001f12:	801a      	strh	r2, [r3, #0]
            }
           
            gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_WAIT_RXS;
 8001f14:	4bb0      	ldr	r3, [pc, #704]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001f16:	2253      	movs	r2, #83	@ 0x53
 8001f18:	761a      	strb	r2, [r3, #24]
           
        /*******************************************************************************/
        case RFAL_TXRX_STATE_RX_WAIT_RXS:    /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /*******************************************************************************/
            irqs = st25r200GetInterrupt( (ST25R200_IRQ_MASK_RXS | ST25R200_IRQ_MASK_NRE ) );
 8001f1a:	4bb1      	ldr	r3, [pc, #708]	@ (80021e0 <rfalTransceiveRx+0x31c>)
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f002 f9e1 	bl	80042e4 <st25r200GetInterrupt>
 8001f22:	0003      	movs	r3, r0
 8001f24:	603b      	str	r3, [r7, #0]
            if( irqs == ST25R200_IRQ_MASK_NONE )
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d100      	bne.n	8001f2e <rfalTransceiveRx+0x6a>
 8001f2c:	e1db      	b.n	80022e6 <rfalTransceiveRx+0x422>
            {
                break;  /* No interrupt to process */
            }
            
            /* Only raise Timeout if NRE is detected with no Rx Start (NRT EMD mode) */
            if( ((irqs & ST25R200_IRQ_MASK_NRE) != 0U) && ((irqs & ST25R200_IRQ_MASK_RXS) == 0U) )
 8001f2e:	683a      	ldr	r2, [r7, #0]
 8001f30:	2380      	movs	r3, #128	@ 0x80
 8001f32:	01db      	lsls	r3, r3, #7
 8001f34:	4013      	ands	r3, r2
 8001f36:	d00a      	beq.n	8001f4e <rfalTransceiveRx+0x8a>
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	2204      	movs	r2, #4
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	d106      	bne.n	8001f4e <rfalTransceiveRx+0x8a>
            {
                gRFAL.TxRx.status = RFAL_ERR_TIMEOUT;
 8001f40:	4ba5      	ldr	r3, [pc, #660]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001f42:	2204      	movs	r2, #4
 8001f44:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;                
 8001f46:	4ba4      	ldr	r3, [pc, #656]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001f48:	225a      	movs	r2, #90	@ 0x5a
 8001f4a:	761a      	strb	r2, [r3, #24]
                break;
 8001f4c:	e1ce      	b.n	80022ec <rfalTransceiveRx+0x428>
            }
            
            if( (irqs & ST25R200_IRQ_MASK_RXS) != 0U )
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	2204      	movs	r2, #4
 8001f52:	4013      	ands	r3, r2
 8001f54:	d007      	beq.n	8001f66 <rfalTransceiveRx+0xa2>
            {
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXE;
 8001f56:	4ba0      	ldr	r3, [pc, #640]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001f58:	2254      	movs	r2, #84	@ 0x54
 8001f5a:	761a      	strb	r2, [r3, #24]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
                break;
            }
            
            /* Remove NRE that might appear together (NRT EMD mode), and remove RXS */
            irqs &= ~(ST25R200_IRQ_MASK_RXS | ST25R200_IRQ_MASK_NRE);
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	4aa1      	ldr	r2, [pc, #644]	@ (80021e4 <rfalTransceiveRx+0x320>)
 8001f60:	4013      	ands	r3, r2
 8001f62:	603b      	str	r3, [r7, #0]
 8001f64:	e006      	b.n	8001f74 <rfalTransceiveRx+0xb0>
                gRFAL.TxRx.status = RFAL_ERR_IO;
 8001f66:	4b9c      	ldr	r3, [pc, #624]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001f68:	2203      	movs	r2, #3
 8001f6a:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8001f6c:	4b9a      	ldr	r3, [pc, #616]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001f6e:	225a      	movs	r2, #90	@ 0x5a
 8001f70:	761a      	strb	r2, [r3, #24]
                break;
 8001f72:	e1bb      	b.n	80022ec <rfalTransceiveRx+0x428>
            /* fall through */
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_WAIT_RXE:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            irqs |= st25r200GetInterrupt( ( ST25R200_IRQ_MASK_RXE  | ST25R200_IRQ_MASK_WL | ST25R200_IRQ_MASK_RX_REST ) );
 8001f74:	2038      	movs	r0, #56	@ 0x38
 8001f76:	f002 f9b5 	bl	80042e4 <st25r200GetInterrupt>
 8001f7a:	0002      	movs	r2, r0
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	603b      	str	r3, [r7, #0]
            if( irqs == ST25R200_IRQ_MASK_NONE )
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d100      	bne.n	8001f8a <rfalTransceiveRx+0xc6>
 8001f88:	e1af      	b.n	80022ea <rfalTransceiveRx+0x426>
            {
                break;  /* No interrupt to process */
            }
            
            if( (irqs & ST25R200_IRQ_MASK_RX_REST) != 0U )
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	2210      	movs	r2, #16
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d02e      	beq.n	8001ff0 <rfalTransceiveRx+0x12c>
            {
                /* RX_REST indicates that Receiver has been reseted due to EMD, therefore a RXS + RXE should *
                 * follow if a good reception is followed within the valid initial timeout                   */
                
                /* Check whether NRT has expired already, if so signal a timeout */
                if( st25r200GetInterrupt( ST25R200_IRQ_MASK_NRE ) != 0U )
 8001f92:	2380      	movs	r3, #128	@ 0x80
 8001f94:	01db      	lsls	r3, r3, #7
 8001f96:	0018      	movs	r0, r3
 8001f98:	f002 f9a4 	bl	80042e4 <st25r200GetInterrupt>
 8001f9c:	1e03      	subs	r3, r0, #0
 8001f9e:	d006      	beq.n	8001fae <rfalTransceiveRx+0xea>
                {
                    gRFAL.TxRx.status = RFAL_ERR_TIMEOUT;
 8001fa0:	4b8d      	ldr	r3, [pc, #564]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001fa2:	2204      	movs	r2, #4
 8001fa4:	835a      	strh	r2, [r3, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8001fa6:	4b8c      	ldr	r3, [pc, #560]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001fa8:	225a      	movs	r2, #90	@ 0x5a
 8001faa:	761a      	strb	r2, [r3, #24]
                    break;
 8001fac:	e19e      	b.n	80022ec <rfalTransceiveRx+0x428>
                }
                if( st25r200CheckReg( ST25R200_REG_STATUS, ST25R200_REG_STATUS_nrt_on, 0 ) )   /* MISRA 13.5 */
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2120      	movs	r1, #32
 8001fb2:	2011      	movs	r0, #17
 8001fb4:	f001 ff1c 	bl	8003df0 <st25r200CheckReg>
 8001fb8:	1e03      	subs	r3, r0, #0
 8001fba:	d006      	beq.n	8001fca <rfalTransceiveRx+0x106>
                {
                    gRFAL.TxRx.status = RFAL_ERR_TIMEOUT;
 8001fbc:	4b86      	ldr	r3, [pc, #536]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001fbe:	2204      	movs	r2, #4
 8001fc0:	835a      	strh	r2, [r3, #26]
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 8001fc2:	4b85      	ldr	r3, [pc, #532]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001fc4:	225a      	movs	r2, #90	@ 0x5a
 8001fc6:	761a      	strb	r2, [r3, #24]
                    break;
 8001fc8:	e190      	b.n	80022ec <rfalTransceiveRx+0x428>
                }
                
                /* Discard any previous RXS and transmission errors */
                st25r200GetInterrupt( (ST25R200_IRQ_MASK_RXS | ST25R200_IRQ_MASK_SFE | ST25R200_IRQ_MASK_HFE | ST25R200_IRQ_MASK_CRC) );
 8001fca:	4b87      	ldr	r3, [pc, #540]	@ (80021e8 <rfalTransceiveRx+0x324>)
 8001fcc:	0018      	movs	r0, r3
 8001fce:	f002 f989 	bl	80042e4 <st25r200GetInterrupt>
                
                /* Check whether a following reception has already started */
                if( st25r200CheckReg( ST25R200_REG_STATUS, ST25R200_REG_STATUS_rx_act, ST25R200_REG_STATUS_rx_act) )
 8001fd2:	2208      	movs	r2, #8
 8001fd4:	2108      	movs	r1, #8
 8001fd6:	2011      	movs	r0, #17
 8001fd8:	f001 ff0a 	bl	8003df0 <st25r200CheckReg>
 8001fdc:	1e03      	subs	r3, r0, #0
 8001fde:	d003      	beq.n	8001fe8 <rfalTransceiveRx+0x124>
                {
                    gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXE;
 8001fe0:	4b7d      	ldr	r3, [pc, #500]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001fe2:	2254      	movs	r2, #84	@ 0x54
 8001fe4:	761a      	strb	r2, [r3, #24]
                    break;
 8001fe6:	e181      	b.n	80022ec <rfalTransceiveRx+0x428>
                }
                
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXS;
 8001fe8:	4b7b      	ldr	r3, [pc, #492]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8001fea:	2253      	movs	r2, #83	@ 0x53
 8001fec:	761a      	strb	r2, [r3, #24]
                break;
 8001fee:	e17d      	b.n	80022ec <rfalTransceiveRx+0x428>
            }
            
            if( ((irqs & ST25R200_IRQ_MASK_WL) != 0U) && ((irqs & ST25R200_IRQ_MASK_RXE) == 0U) )
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	2220      	movs	r2, #32
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	d007      	beq.n	8002008 <rfalTransceiveRx+0x144>
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	2208      	movs	r2, #8
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	d103      	bne.n	8002008 <rfalTransceiveRx+0x144>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_READ_FIFO;
 8002000:	4b75      	ldr	r3, [pc, #468]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002002:	2255      	movs	r2, #85	@ 0x55
 8002004:	761a      	strb	r2, [r3, #24]
                break;
 8002006:	e171      	b.n	80022ec <rfalTransceiveRx+0x428>
            }
            
            /* After RXE retrieve and check for any error irqs */
            irqs |= st25r200GetInterrupt( (ST25R200_IRQ_MASK_CRC | ST25R200_IRQ_MASK_PAR | ST25R200_IRQ_MASK_HFE | ST25R200_IRQ_MASK_SFE | ST25R200_IRQ_MASK_COL) );
 8002008:	23f4      	movs	r3, #244	@ 0xf4
 800200a:	011b      	lsls	r3, r3, #4
 800200c:	0018      	movs	r0, r3
 800200e:	f002 f969 	bl	80042e4 <st25r200GetInterrupt>
 8002012:	0002      	movs	r2, r0
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	4313      	orrs	r3, r2
 8002018:	603b      	str	r3, [r7, #0]
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_ERR_CHECK;
 800201a:	4b6f      	ldr	r3, [pc, #444]	@ (80021d8 <rfalTransceiveRx+0x314>)
 800201c:	2256      	movs	r2, #86	@ 0x56
 800201e:	761a      	strb	r2, [r3, #24]
            
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_ERR_CHECK:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            if( (irqs & ST25R200_IRQ_MASK_HFE) != 0U )
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	2380      	movs	r3, #128	@ 0x80
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	4013      	ands	r3, r2
 8002028:	d008      	beq.n	800203c <rfalTransceiveRx+0x178>
            {
                gRFAL.TxRx.status = RFAL_ERR_FRAMING;
 800202a:	4b6b      	ldr	r3, [pc, #428]	@ (80021d8 <rfalTransceiveRx+0x314>)
 800202c:	2209      	movs	r2, #9
 800202e:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 8002030:	4b69      	ldr	r3, [pc, #420]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002032:	2257      	movs	r2, #87	@ 0x57
 8002034:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 8002036:	f7ff fce5 	bl	8001a04 <rfalErrorHandling>
                break;
 800203a:	e157      	b.n	80022ec <rfalTransceiveRx+0x428>
            }
            else if( ((irqs & ST25R200_IRQ_MASK_SFE) != 0U) )
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	2380      	movs	r3, #128	@ 0x80
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	4013      	ands	r3, r2
 8002044:	d008      	beq.n	8002058 <rfalTransceiveRx+0x194>
            {
                gRFAL.TxRx.status = RFAL_ERR_FRAMING;
 8002046:	4b64      	ldr	r3, [pc, #400]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002048:	2209      	movs	r2, #9
 800204a:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 800204c:	4b62      	ldr	r3, [pc, #392]	@ (80021d8 <rfalTransceiveRx+0x314>)
 800204e:	2257      	movs	r2, #87	@ 0x57
 8002050:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 8002052:	f7ff fcd7 	bl	8001a04 <rfalErrorHandling>
                break;
 8002056:	e149      	b.n	80022ec <rfalTransceiveRx+0x428>
            }
            else if( (irqs & ST25R200_IRQ_MASK_PAR) != 0U )
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	2380      	movs	r3, #128	@ 0x80
 800205c:	00db      	lsls	r3, r3, #3
 800205e:	4013      	ands	r3, r2
 8002060:	d008      	beq.n	8002074 <rfalTransceiveRx+0x1b0>
            {
                gRFAL.TxRx.status = RFAL_ERR_PAR;
 8002062:	4b5d      	ldr	r3, [pc, #372]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002064:	221b      	movs	r2, #27
 8002066:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 8002068:	4b5b      	ldr	r3, [pc, #364]	@ (80021d8 <rfalTransceiveRx+0x314>)
 800206a:	2257      	movs	r2, #87	@ 0x57
 800206c:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 800206e:	f7ff fcc9 	bl	8001a04 <rfalErrorHandling>
                break;
 8002072:	e13b      	b.n	80022ec <rfalTransceiveRx+0x428>
            }
            else if( (irqs & ST25R200_IRQ_MASK_COL) != 0U )
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	2240      	movs	r2, #64	@ 0x40
 8002078:	4013      	ands	r3, r2
 800207a:	d008      	beq.n	800208e <rfalTransceiveRx+0x1ca>
            {
                gRFAL.TxRx.status = RFAL_ERR_RF_COLLISION;
 800207c:	4b56      	ldr	r3, [pc, #344]	@ (80021d8 <rfalTransceiveRx+0x314>)
 800207e:	221d      	movs	r2, #29
 8002080:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 8002082:	4b55      	ldr	r3, [pc, #340]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002084:	2257      	movs	r2, #87	@ 0x57
 8002086:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 8002088:	f7ff fcbc 	bl	8001a04 <rfalErrorHandling>
                break;
 800208c:	e12e      	b.n	80022ec <rfalTransceiveRx+0x428>
            }
            else if( (irqs & ST25R200_IRQ_MASK_CRC) != 0U )
 800208e:	683a      	ldr	r2, [r7, #0]
 8002090:	2380      	movs	r3, #128	@ 0x80
 8002092:	011b      	lsls	r3, r3, #4
 8002094:	4013      	ands	r3, r2
 8002096:	d008      	beq.n	80020aa <rfalTransceiveRx+0x1e6>
            {
                gRFAL.TxRx.status = RFAL_ERR_CRC;
 8002098:	4b4f      	ldr	r3, [pc, #316]	@ (80021d8 <rfalTransceiveRx+0x314>)
 800209a:	2215      	movs	r2, #21
 800209c:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_READ_DATA;
 800209e:	4b4e      	ldr	r3, [pc, #312]	@ (80021d8 <rfalTransceiveRx+0x314>)
 80020a0:	2257      	movs	r2, #87	@ 0x57
 80020a2:	761a      	strb	r2, [r3, #24]
                
                /* Check if there's a specific error handling for this */
                rfalErrorHandling();
 80020a4:	f7ff fcae 	bl	8001a04 <rfalErrorHandling>
                break;
 80020a8:	e120      	b.n	80022ec <rfalTransceiveRx+0x428>
            }
            else if( (irqs & ST25R200_IRQ_MASK_RXE) != 0U )
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	2208      	movs	r2, #8
 80020ae:	4013      	ands	r3, r2
 80020b0:	d012      	beq.n	80020d8 <rfalTransceiveRx+0x214>
            {
                /* Reception ended without any error indication,                  *
                 * check FIFO status for malformed or incomplete frames           */
                
                /* Check if the reception ends with an incomplete byte (residual bits) */
                if( rfalFIFOStatusIsIncompleteByte() )
 80020b2:	f000 f963 	bl	800237c <rfalFIFOStatusIsIncompleteByte>
 80020b6:	1e03      	subs	r3, r0, #0
 80020b8:	d003      	beq.n	80020c2 <rfalTransceiveRx+0x1fe>
                {
                   gRFAL.TxRx.status = RFAL_ERR_INCOMPLETE_BYTE;
 80020ba:	4b47      	ldr	r3, [pc, #284]	@ (80021d8 <rfalTransceiveRx+0x314>)
 80020bc:	2228      	movs	r2, #40	@ 0x28
 80020be:	835a      	strh	r2, [r3, #26]
 80020c0:	e006      	b.n	80020d0 <rfalTransceiveRx+0x20c>
                }
                /* Check if the reception ends missing parity bit */
                else if( rfalFIFOStatusIsMissingPar() )
 80020c2:	f000 f96d 	bl	80023a0 <rfalFIFOStatusIsMissingPar>
 80020c6:	1e03      	subs	r3, r0, #0
 80020c8:	d002      	beq.n	80020d0 <rfalTransceiveRx+0x20c>
                {
                   gRFAL.TxRx.status = RFAL_ERR_FRAMING;
 80020ca:	4b43      	ldr	r3, [pc, #268]	@ (80021d8 <rfalTransceiveRx+0x314>)
 80020cc:	2209      	movs	r2, #9
 80020ce:	835a      	strh	r2, [r3, #26]
                else
                {
                    /* MISRA 15.7 - Empty else */
                }
                
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_READ_DATA;
 80020d0:	4b41      	ldr	r3, [pc, #260]	@ (80021d8 <rfalTransceiveRx+0x314>)
 80020d2:	2257      	movs	r2, #87	@ 0x57
 80020d4:	761a      	strb	r2, [r3, #24]
 80020d6:	e006      	b.n	80020e6 <rfalTransceiveRx+0x222>
            }
            else
            {
                gRFAL.TxRx.status = RFAL_ERR_IO;
 80020d8:	4b3f      	ldr	r3, [pc, #252]	@ (80021d8 <rfalTransceiveRx+0x314>)
 80020da:	2203      	movs	r2, #3
 80020dc:	835a      	strh	r2, [r3, #26]
                gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 80020de:	4b3e      	ldr	r3, [pc, #248]	@ (80021d8 <rfalTransceiveRx+0x314>)
 80020e0:	225a      	movs	r2, #90	@ 0x5a
 80020e2:	761a      	strb	r2, [r3, #24]
                break;
 80020e4:	e102      	b.n	80022ec <rfalTransceiveRx+0x428>
            
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_READ_DATA:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
                      
            tmp = rfalFIFOStatusGetNumBytes();
 80020e6:	1dbc      	adds	r4, r7, #6
 80020e8:	f000 f926 	bl	8002338 <rfalFIFOStatusGetNumBytes>
 80020ec:	0003      	movs	r3, r0
 80020ee:	8023      	strh	r3, [r4, #0]
                        
            /*******************************************************************************/
            /* Check if CRC should not be placed in rxBuf                                  */
            if( ((gRFAL.TxRx.ctx.flags & (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP) == 0U) )
 80020f0:	4b39      	ldr	r3, [pc, #228]	@ (80021d8 <rfalTransceiveRx+0x314>)
 80020f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f4:	2202      	movs	r2, #2
 80020f6:	4013      	ands	r3, r2
 80020f8:	d11b      	bne.n	8002132 <rfalTransceiveRx+0x26e>
            {
                /* if received frame was bigger than CRC */
                if( (uint16_t)(gRFAL.fifo.bytesTotal + tmp) > 0U )
 80020fa:	4b37      	ldr	r3, [pc, #220]	@ (80021d8 <rfalTransceiveRx+0x314>)
 80020fc:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 80020fe:	1dbb      	adds	r3, r7, #6
 8002100:	881b      	ldrh	r3, [r3, #0]
 8002102:	18d3      	adds	r3, r2, r3
 8002104:	b29b      	uxth	r3, r3
 8002106:	2b00      	cmp	r3, #0
 8002108:	d013      	beq.n	8002132 <rfalTransceiveRx+0x26e>
                {
                    /* By default CRC will not be placed into the rxBuffer */
                    if( ( tmp > RFAL_CRC_LEN) )  
 800210a:	1dbb      	adds	r3, r7, #6
 800210c:	881b      	ldrh	r3, [r3, #0]
 800210e:	2b02      	cmp	r3, #2
 8002110:	d905      	bls.n	800211e <rfalTransceiveRx+0x25a>
                    {
                        tmp -= RFAL_CRC_LEN;
 8002112:	1dbb      	adds	r3, r7, #6
 8002114:	1dba      	adds	r2, r7, #6
 8002116:	8812      	ldrh	r2, [r2, #0]
 8002118:	3a02      	subs	r2, #2
 800211a:	801a      	strh	r2, [r3, #0]
 800211c:	e009      	b.n	8002132 <rfalTransceiveRx+0x26e>
                    }
                    /* If the CRC was already placed into rxBuffer (due to WL interrupt where CRC was already in FIFO Read)
                     * cannot remove it from rxBuf. Can only remove it from rxBufLen not indicate the presence of CRC    */ 
                    else if(gRFAL.fifo.bytesTotal > RFAL_CRC_LEN)                       
 800211e:	4b2e      	ldr	r3, [pc, #184]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002120:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002122:	2b02      	cmp	r3, #2
 8002124:	d905      	bls.n	8002132 <rfalTransceiveRx+0x26e>
                    {                        
                        gRFAL.fifo.bytesTotal -= RFAL_CRC_LEN;
 8002126:	4b2c      	ldr	r3, [pc, #176]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002128:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 800212a:	3b02      	subs	r3, #2
 800212c:	b29a      	uxth	r2, r3
 800212e:	4b2a      	ldr	r3, [pc, #168]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002130:	875a      	strh	r2, [r3, #58]	@ 0x3a
                        /* MISRA 15.7 - Empty else */
                    }
                }
            }
            
            gRFAL.fifo.bytesTotal += tmp;                    /* add to total bytes counter */
 8002132:	4b29      	ldr	r3, [pc, #164]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002134:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8002136:	1dbb      	adds	r3, r7, #6
 8002138:	881b      	ldrh	r3, [r3, #0]
 800213a:	18d3      	adds	r3, r2, r3
 800213c:	b29a      	uxth	r2, r3
 800213e:	4b26      	ldr	r3, [pc, #152]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002140:	875a      	strh	r2, [r3, #58]	@ 0x3a
            
            /*******************************************************************************/
            /* Check if remaining bytes fit on the rxBuf available                         */
            if( gRFAL.fifo.bytesTotal > rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) )
 8002142:	4b25      	ldr	r3, [pc, #148]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002144:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8002146:	4b24      	ldr	r3, [pc, #144]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002148:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800214a:	3307      	adds	r3, #7
 800214c:	08db      	lsrs	r3, r3, #3
 800214e:	b29b      	uxth	r3, r3
 8002150:	429a      	cmp	r2, r3
 8002152:	d910      	bls.n	8002176 <rfalTransceiveRx+0x2b2>
            {
                tmp = (uint16_t)( rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) - gRFAL.fifo.bytesWritten);
 8002154:	4b20      	ldr	r3, [pc, #128]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002158:	3307      	adds	r3, #7
 800215a:	08db      	lsrs	r3, r3, #3
 800215c:	b299      	uxth	r1, r3
 800215e:	4b1e      	ldr	r3, [pc, #120]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002160:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8002162:	1dbb      	adds	r3, r7, #6
 8002164:	1a8a      	subs	r2, r1, r2
 8002166:	801a      	strh	r2, [r3, #0]
                
                /* Transmission errors have precedence over buffer error */
                if( gRFAL.TxRx.status == RFAL_ERR_BUSY )
 8002168:	4b1b      	ldr	r3, [pc, #108]	@ (80021d8 <rfalTransceiveRx+0x314>)
 800216a:	8b5b      	ldrh	r3, [r3, #26]
 800216c:	2b02      	cmp	r3, #2
 800216e:	d102      	bne.n	8002176 <rfalTransceiveRx+0x2b2>
                {
                    gRFAL.TxRx.status = RFAL_ERR_NOMEM;
 8002170:	4b19      	ldr	r3, [pc, #100]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002172:	2201      	movs	r2, #1
 8002174:	835a      	strh	r2, [r3, #26]
                }
            }

            /*******************************************************************************/
            /* Retrieve remaining bytes from FIFO to rxBuf, and assign total length rcvd   */
            st25r200ReadFifo( &gRFAL.TxRx.ctx.rxBuf[gRFAL.fifo.bytesWritten], tmp);
 8002176:	4b18      	ldr	r3, [pc, #96]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800217a:	4a17      	ldr	r2, [pc, #92]	@ (80021d8 <rfalTransceiveRx+0x314>)
 800217c:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 800217e:	189a      	adds	r2, r3, r2
 8002180:	1dbb      	adds	r3, r7, #6
 8002182:	881b      	ldrh	r3, [r3, #0]
 8002184:	0019      	movs	r1, r3
 8002186:	0010      	movs	r0, r2
 8002188:	f001 fc43 	bl	8003a12 <st25r200ReadFifo>
            if( gRFAL.TxRx.ctx.rxRcvdLen != NULL )
 800218c:	4b12      	ldr	r3, [pc, #72]	@ (80021d8 <rfalTransceiveRx+0x314>)
 800218e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002190:	2b00      	cmp	r3, #0
 8002192:	d019      	beq.n	80021c8 <rfalTransceiveRx+0x304>
            {
                (*gRFAL.TxRx.ctx.rxRcvdLen) = (uint16_t)rfalConvBytesToBits( gRFAL.fifo.bytesTotal );
 8002194:	4b10      	ldr	r3, [pc, #64]	@ (80021d8 <rfalTransceiveRx+0x314>)
 8002196:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8002198:	4b0f      	ldr	r3, [pc, #60]	@ (80021d8 <rfalTransceiveRx+0x314>)
 800219a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800219c:	00d2      	lsls	r2, r2, #3
 800219e:	b292      	uxth	r2, r2
 80021a0:	801a      	strh	r2, [r3, #0]
                if( rfalFIFOStatusIsIncompleteByte() )
 80021a2:	f000 f8eb 	bl	800237c <rfalFIFOStatusIsIncompleteByte>
 80021a6:	1e03      	subs	r3, r0, #0
 80021a8:	d00e      	beq.n	80021c8 <rfalTransceiveRx+0x304>
                {
                    (*gRFAL.TxRx.ctx.rxRcvdLen) -= (RFAL_BITS_IN_BYTE - rfalFIFOGetNumIncompleteBits());
 80021aa:	f000 f90b 	bl	80023c4 <rfalFIFOGetNumIncompleteBits>
 80021ae:	0003      	movs	r3, r0
 80021b0:	001a      	movs	r2, r3
 80021b2:	2308      	movs	r3, #8
 80021b4:	1a9a      	subs	r2, r3, r2
 80021b6:	4b08      	ldr	r3, [pc, #32]	@ (80021d8 <rfalTransceiveRx+0x314>)
 80021b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ba:	8819      	ldrh	r1, [r3, #0]
 80021bc:	b292      	uxth	r2, r2
 80021be:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <rfalTransceiveRx+0x314>)
 80021c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c2:	1a8a      	subs	r2, r1, r2
 80021c4:	b292      	uxth	r2, r2
 80021c6:	801a      	strh	r2, [r3, #0]
                }
            }
            
            /*******************************************************************************/
            /* If an error as been marked/detected don't fall into to RX_DONE  */
            if( gRFAL.TxRx.status != RFAL_ERR_BUSY )
 80021c8:	4b03      	ldr	r3, [pc, #12]	@ (80021d8 <rfalTransceiveRx+0x314>)
 80021ca:	8b5b      	ldrh	r3, [r3, #26]
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d00d      	beq.n	80021ec <rfalTransceiveRx+0x328>
            {
                gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_FAIL;
 80021d0:	4b01      	ldr	r3, [pc, #4]	@ (80021d8 <rfalTransceiveRx+0x314>)
 80021d2:	225a      	movs	r2, #90	@ 0x5a
 80021d4:	761a      	strb	r2, [r3, #24]
                break;
 80021d6:	e089      	b.n	80022ec <rfalTransceiveRx+0x428>
 80021d8:	200001a8 	.word	0x200001a8
 80021dc:	0800f284 	.word	0x0800f284
 80021e0:	00004004 	.word	0x00004004
 80021e4:	ffffbffb 	.word	0xffffbffb
 80021e8:	00000b04 	.word	0x00000b04
            }
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_RX_DONE;
 80021ec:	4b41      	ldr	r3, [pc, #260]	@ (80022f4 <rfalTransceiveRx+0x430>)
 80021ee:	2259      	movs	r2, #89	@ 0x59
 80021f0:	761a      	strb	r2, [r3, #24]
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_DONE:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /*Check if Observation Mode was enabled and disable it on ST25R391x */
            rfalCheckDisableObsMode();
 80021f2:	4b40      	ldr	r3, [pc, #256]	@ (80022f4 <rfalTransceiveRx+0x430>)
 80021f4:	891b      	ldrh	r3, [r3, #8]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d003      	beq.n	8002202 <rfalTransceiveRx+0x33e>
 80021fa:	2100      	movs	r1, #0
 80021fc:	2002      	movs	r0, #2
 80021fe:	f001 fc67 	bl	8003ad0 <st25r200WriteTestRegister>
            
            /* Clean up Transceive */
            rfalCleanupTransceive();
 8002202:	f7ff fc3b 	bl	8001a7c <rfalCleanupTransceive>
            
            gRFAL.TxRx.status = RFAL_ERR_NONE;
 8002206:	4b3b      	ldr	r3, [pc, #236]	@ (80022f4 <rfalTransceiveRx+0x430>)
 8002208:	2200      	movs	r2, #0
 800220a:	835a      	strh	r2, [r3, #26]
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_IDLE;
 800220c:	4b39      	ldr	r3, [pc, #228]	@ (80022f4 <rfalTransceiveRx+0x430>)
 800220e:	2200      	movs	r2, #0
 8002210:	761a      	strb	r2, [r3, #24]
            break;
 8002212:	e06b      	b.n	80022ec <rfalTransceiveRx+0x428>
            
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_READ_FIFO:
            
            tmp = rfalFIFOStatusGetNumBytes();
 8002214:	1dbc      	adds	r4, r7, #6
 8002216:	f000 f88f 	bl	8002338 <rfalFIFOStatusGetNumBytes>
 800221a:	0003      	movs	r3, r0
 800221c:	8023      	strh	r3, [r4, #0]
            gRFAL.fifo.bytesTotal += tmp;
 800221e:	4b35      	ldr	r3, [pc, #212]	@ (80022f4 <rfalTransceiveRx+0x430>)
 8002220:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8002222:	1dbb      	adds	r3, r7, #6
 8002224:	881b      	ldrh	r3, [r3, #0]
 8002226:	18d3      	adds	r3, r2, r3
 8002228:	b29a      	uxth	r2, r3
 800222a:	4b32      	ldr	r3, [pc, #200]	@ (80022f4 <rfalTransceiveRx+0x430>)
 800222c:	875a      	strh	r2, [r3, #58]	@ 0x3a
            
            /*******************************************************************************/
            /* Calculate the amount of bytes that still fits in rxBuf                      */
            aux = (( gRFAL.fifo.bytesTotal > rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) ) ? (rfalConvBitsToBytes(gRFAL.TxRx.ctx.rxBufLen) - gRFAL.fifo.bytesWritten) : tmp);
 800222e:	4b31      	ldr	r3, [pc, #196]	@ (80022f4 <rfalTransceiveRx+0x430>)
 8002230:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 8002232:	4b30      	ldr	r3, [pc, #192]	@ (80022f4 <rfalTransceiveRx+0x430>)
 8002234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002236:	3307      	adds	r3, #7
 8002238:	08db      	lsrs	r3, r3, #3
 800223a:	b29b      	uxth	r3, r3
 800223c:	429a      	cmp	r2, r3
 800223e:	d909      	bls.n	8002254 <rfalTransceiveRx+0x390>
 8002240:	4b2c      	ldr	r3, [pc, #176]	@ (80022f4 <rfalTransceiveRx+0x430>)
 8002242:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002244:	3307      	adds	r3, #7
 8002246:	08db      	lsrs	r3, r3, #3
 8002248:	b29a      	uxth	r2, r3
 800224a:	4b2a      	ldr	r3, [pc, #168]	@ (80022f4 <rfalTransceiveRx+0x430>)
 800224c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	b29b      	uxth	r3, r3
 8002252:	e001      	b.n	8002258 <rfalTransceiveRx+0x394>
 8002254:	1dbb      	adds	r3, r7, #6
 8002256:	881b      	ldrh	r3, [r3, #0]
 8002258:	1d3a      	adds	r2, r7, #4
 800225a:	8013      	strh	r3, [r2, #0]
            
            /*******************************************************************************/
            /* Retrieve incoming bytes from FIFO to rxBuf, and store already read amount   */
            st25r200ReadFifo( &gRFAL.TxRx.ctx.rxBuf[gRFAL.fifo.bytesWritten], aux);
 800225c:	4b25      	ldr	r3, [pc, #148]	@ (80022f4 <rfalTransceiveRx+0x430>)
 800225e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002260:	4a24      	ldr	r2, [pc, #144]	@ (80022f4 <rfalTransceiveRx+0x430>)
 8002262:	8f92      	ldrh	r2, [r2, #60]	@ 0x3c
 8002264:	189a      	adds	r2, r3, r2
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	0019      	movs	r1, r3
 800226c:	0010      	movs	r0, r2
 800226e:	f001 fbd0 	bl	8003a12 <st25r200ReadFifo>
            gRFAL.fifo.bytesWritten += aux;
 8002272:	4b20      	ldr	r3, [pc, #128]	@ (80022f4 <rfalTransceiveRx+0x430>)
 8002274:	8f9a      	ldrh	r2, [r3, #60]	@ 0x3c
 8002276:	1d3b      	adds	r3, r7, #4
 8002278:	881b      	ldrh	r3, [r3, #0]
 800227a:	18d3      	adds	r3, r2, r3
 800227c:	b29a      	uxth	r2, r3
 800227e:	4b1d      	ldr	r3, [pc, #116]	@ (80022f4 <rfalTransceiveRx+0x430>)
 8002280:	879a      	strh	r2, [r3, #60]	@ 0x3c
            
            /*******************************************************************************/
            /* If the bytes already read were not the full FIFO WL, dump the remaining     *
             * FIFO so that ST25R391x can continue with reception                          */
            if( aux < tmp )
 8002282:	1d3a      	adds	r2, r7, #4
 8002284:	1dbb      	adds	r3, r7, #6
 8002286:	8812      	ldrh	r2, [r2, #0]
 8002288:	881b      	ldrh	r3, [r3, #0]
 800228a:	429a      	cmp	r2, r3
 800228c:	d209      	bcs.n	80022a2 <rfalTransceiveRx+0x3de>
            {
                st25r200ReadFifo( NULL, (tmp - aux) );
 800228e:	1dba      	adds	r2, r7, #6
 8002290:	1d3b      	adds	r3, r7, #4
 8002292:	8812      	ldrh	r2, [r2, #0]
 8002294:	881b      	ldrh	r3, [r3, #0]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	b29b      	uxth	r3, r3
 800229a:	0019      	movs	r1, r3
 800229c:	2000      	movs	r0, #0
 800229e:	f001 fbb8 	bl	8003a12 <st25r200ReadFifo>
            }
            
            rfalFIFOStatusClear();
 80022a2:	f000 f83d 	bl	8002320 <rfalFIFOStatusClear>
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_WAIT_RXE;
 80022a6:	4b13      	ldr	r3, [pc, #76]	@ (80022f4 <rfalTransceiveRx+0x430>)
 80022a8:	2254      	movs	r2, #84	@ 0x54
 80022aa:	761a      	strb	r2, [r3, #24]
            break;
 80022ac:	e01e      	b.n	80022ec <rfalTransceiveRx+0x428>
            
        /*******************************************************************************/    
        case RFAL_TXRX_STATE_RX_FAIL:
            
            /*Check if Observation Mode was enabled and disable it on ST25R391x */
            rfalCheckDisableObsMode();
 80022ae:	4b11      	ldr	r3, [pc, #68]	@ (80022f4 <rfalTransceiveRx+0x430>)
 80022b0:	891b      	ldrh	r3, [r3, #8]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d003      	beq.n	80022be <rfalTransceiveRx+0x3fa>
 80022b6:	2100      	movs	r1, #0
 80022b8:	2002      	movs	r0, #2
 80022ba:	f001 fc09 	bl	8003ad0 <st25r200WriteTestRegister>
            
            /* Clean up Transceive */
            rfalCleanupTransceive();
 80022be:	f7ff fbdd 	bl	8001a7c <rfalCleanupTransceive>
            
            /* Error should be assigned by previous state */
            if( gRFAL.TxRx.status == RFAL_ERR_BUSY )
 80022c2:	4b0c      	ldr	r3, [pc, #48]	@ (80022f4 <rfalTransceiveRx+0x430>)
 80022c4:	8b5b      	ldrh	r3, [r3, #26]
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d102      	bne.n	80022d0 <rfalTransceiveRx+0x40c>
            {                
                gRFAL.TxRx.status = RFAL_ERR_SYSTEM;
 80022ca:	4b0a      	ldr	r3, [pc, #40]	@ (80022f4 <rfalTransceiveRx+0x430>)
 80022cc:	2208      	movs	r2, #8
 80022ce:	835a      	strh	r2, [r3, #26]
            }
            
            gRFAL.TxRx.state = RFAL_TXRX_STATE_IDLE;
 80022d0:	4b08      	ldr	r3, [pc, #32]	@ (80022f4 <rfalTransceiveRx+0x430>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	761a      	strb	r2, [r3, #24]
            break;
 80022d6:	e009      	b.n	80022ec <rfalTransceiveRx+0x428>
            
        /*******************************************************************************/
        default:
            gRFAL.TxRx.status = RFAL_ERR_SYSTEM;
 80022d8:	4b06      	ldr	r3, [pc, #24]	@ (80022f4 <rfalTransceiveRx+0x430>)
 80022da:	2208      	movs	r2, #8
 80022dc:	835a      	strh	r2, [r3, #26]
            gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_FAIL;
 80022de:	4b05      	ldr	r3, [pc, #20]	@ (80022f4 <rfalTransceiveRx+0x430>)
 80022e0:	225a      	movs	r2, #90	@ 0x5a
 80022e2:	761a      	strb	r2, [r3, #24]
            break;           
 80022e4:	e002      	b.n	80022ec <rfalTransceiveRx+0x428>
                break;  /* No interrupt to process */
 80022e6:	46c0      	nop			@ (mov r8, r8)
 80022e8:	e000      	b.n	80022ec <rfalTransceiveRx+0x428>
                break;  /* No interrupt to process */
 80022ea:	46c0      	nop			@ (mov r8, r8)
    }    
}
 80022ec:	46c0      	nop			@ (mov r8, r8)
 80022ee:	46bd      	mov	sp, r7
 80022f0:	b003      	add	sp, #12
 80022f2:	bd90      	pop	{r4, r7, pc}
 80022f4:	200001a8 	.word	0x200001a8

080022f8 <rfalFIFOStatusUpdate>:

/*******************************************************************************/
static void rfalFIFOStatusUpdate( void )
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
    if(gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] == RFAL_FIFO_STATUS_INVALID)
 80022fc:	4b06      	ldr	r3, [pc, #24]	@ (8002318 <rfalFIFOStatusUpdate+0x20>)
 80022fe:	223f      	movs	r2, #63	@ 0x3f
 8002300:	5c9b      	ldrb	r3, [r3, r2]
 8002302:	2bff      	cmp	r3, #255	@ 0xff
 8002304:	d105      	bne.n	8002312 <rfalFIFOStatusUpdate+0x1a>
    {
        st25r200ReadMultipleRegisters( ST25R200_REG_FIFO_STATUS1, gRFAL.fifo.status, ST25R200_FIFO_STATUS_LEN );
 8002306:	4b05      	ldr	r3, [pc, #20]	@ (800231c <rfalFIFOStatusUpdate+0x24>)
 8002308:	2202      	movs	r2, #2
 800230a:	0019      	movs	r1, r3
 800230c:	2036      	movs	r0, #54	@ 0x36
 800230e:	f001 faf2 	bl	80038f6 <st25r200ReadMultipleRegisters>
    }
}
 8002312:	46c0      	nop			@ (mov r8, r8)
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	200001a8 	.word	0x200001a8
 800231c:	200001e6 	.word	0x200001e6

08002320 <rfalFIFOStatusClear>:


/*******************************************************************************/
static void rfalFIFOStatusClear( void )
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
    gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] = RFAL_FIFO_STATUS_INVALID;
 8002324:	4b03      	ldr	r3, [pc, #12]	@ (8002334 <rfalFIFOStatusClear+0x14>)
 8002326:	223f      	movs	r2, #63	@ 0x3f
 8002328:	21ff      	movs	r1, #255	@ 0xff
 800232a:	5499      	strb	r1, [r3, r2]
}
 800232c:	46c0      	nop			@ (mov r8, r8)
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	46c0      	nop			@ (mov r8, r8)
 8002334:	200001a8 	.word	0x200001a8

08002338 <rfalFIFOStatusGetNumBytes>:


/*******************************************************************************/
static uint16_t rfalFIFOStatusGetNumBytes( void )
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
    uint16_t result;
    
    rfalFIFOStatusUpdate();
 800233e:	f7ff ffdb 	bl	80022f8 <rfalFIFOStatusUpdate>
    
    result  = ((((uint16_t)gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R200_REG_FIFO_STATUS2_fifo_b8) >> ST25R200_REG_FIFO_STATUS2_fifo_b_shift) << RFAL_BITS_IN_BYTE);
 8002342:	4b0d      	ldr	r3, [pc, #52]	@ (8002378 <rfalFIFOStatusGetNumBytes+0x40>)
 8002344:	223f      	movs	r2, #63	@ 0x3f
 8002346:	5c9b      	ldrb	r3, [r3, r2]
 8002348:	099b      	lsrs	r3, r3, #6
 800234a:	b29b      	uxth	r3, r3
 800234c:	021b      	lsls	r3, r3, #8
 800234e:	b299      	uxth	r1, r3
 8002350:	1dbb      	adds	r3, r7, #6
 8002352:	2280      	movs	r2, #128	@ 0x80
 8002354:	0052      	lsls	r2, r2, #1
 8002356:	400a      	ands	r2, r1
 8002358:	801a      	strh	r2, [r3, #0]
    result |= (((uint16_t)gRFAL.fifo.status[RFAL_FIFO_STATUS_REG1]) & 0x00FFU);
 800235a:	4b07      	ldr	r3, [pc, #28]	@ (8002378 <rfalFIFOStatusGetNumBytes+0x40>)
 800235c:	223e      	movs	r2, #62	@ 0x3e
 800235e:	5c9b      	ldrb	r3, [r3, r2]
 8002360:	0019      	movs	r1, r3
 8002362:	1dbb      	adds	r3, r7, #6
 8002364:	1dba      	adds	r2, r7, #6
 8002366:	8812      	ldrh	r2, [r2, #0]
 8002368:	430a      	orrs	r2, r1
 800236a:	801a      	strh	r2, [r3, #0]
    return result;
 800236c:	1dbb      	adds	r3, r7, #6
 800236e:	881b      	ldrh	r3, [r3, #0]
}
 8002370:	0018      	movs	r0, r3
 8002372:	46bd      	mov	sp, r7
 8002374:	b002      	add	sp, #8
 8002376:	bd80      	pop	{r7, pc}
 8002378:	200001a8 	.word	0x200001a8

0800237c <rfalFIFOStatusIsIncompleteByte>:


/*******************************************************************************/
static bool rfalFIFOStatusIsIncompleteByte( void )
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
    rfalFIFOStatusUpdate();
 8002380:	f7ff ffba 	bl	80022f8 <rfalFIFOStatusUpdate>
    return ((gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R200_REG_FIFO_STATUS2_fifo_lb_mask) != 0U);
 8002384:	4b05      	ldr	r3, [pc, #20]	@ (800239c <rfalFIFOStatusIsIncompleteByte+0x20>)
 8002386:	223f      	movs	r2, #63	@ 0x3f
 8002388:	5c9b      	ldrb	r3, [r3, r2]
 800238a:	001a      	movs	r2, r3
 800238c:	230e      	movs	r3, #14
 800238e:	4013      	ands	r3, r2
 8002390:	1e5a      	subs	r2, r3, #1
 8002392:	4193      	sbcs	r3, r2
 8002394:	b2db      	uxtb	r3, r3
}
 8002396:	0018      	movs	r0, r3
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	200001a8 	.word	0x200001a8

080023a0 <rfalFIFOStatusIsMissingPar>:


/*******************************************************************************/
static bool rfalFIFOStatusIsMissingPar( void )
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
    rfalFIFOStatusUpdate();
 80023a4:	f7ff ffa8 	bl	80022f8 <rfalFIFOStatusUpdate>
    return ((gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R200_REG_FIFO_STATUS2_np_lb) != 0U);
 80023a8:	4b05      	ldr	r3, [pc, #20]	@ (80023c0 <rfalFIFOStatusIsMissingPar+0x20>)
 80023aa:	223f      	movs	r2, #63	@ 0x3f
 80023ac:	5c9b      	ldrb	r3, [r3, r2]
 80023ae:	001a      	movs	r2, r3
 80023b0:	2301      	movs	r3, #1
 80023b2:	4013      	ands	r3, r2
 80023b4:	1e5a      	subs	r2, r3, #1
 80023b6:	4193      	sbcs	r3, r2
 80023b8:	b2db      	uxtb	r3, r3
}
 80023ba:	0018      	movs	r0, r3
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	200001a8 	.word	0x200001a8

080023c4 <rfalFIFOGetNumIncompleteBits>:


/*******************************************************************************/
static uint8_t rfalFIFOGetNumIncompleteBits( void )
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
    rfalFIFOStatusUpdate();
 80023c8:	f7ff ff96 	bl	80022f8 <rfalFIFOStatusUpdate>
    return ((gRFAL.fifo.status[RFAL_FIFO_STATUS_REG2] & ST25R200_REG_FIFO_STATUS2_fifo_lb_mask) >> ST25R200_REG_FIFO_STATUS2_fifo_lb_shift);
 80023cc:	4b05      	ldr	r3, [pc, #20]	@ (80023e4 <rfalFIFOGetNumIncompleteBits+0x20>)
 80023ce:	223f      	movs	r2, #63	@ 0x3f
 80023d0:	5c9b      	ldrb	r3, [r3, r2]
 80023d2:	085b      	lsrs	r3, r3, #1
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2207      	movs	r2, #7
 80023d8:	4013      	ands	r3, r2
 80023da:	b2db      	uxtb	r3, r3
}
 80023dc:	0018      	movs	r0, r3
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	46c0      	nop			@ (mov r8, r8)
 80023e4:	200001a8 	.word	0x200001a8

080023e8 <rfalISO14443ATransceiveShortFrame>:

#if RFAL_FEATURE_NFCA

/*******************************************************************************/
ReturnCode rfalISO14443ATransceiveShortFrame( rfal14443AShortFrameCmd txCmd, uint8_t* rxBuf, uint8_t rxBufLen, uint16_t* rxRcvdLen, uint32_t fwt )
{
 80023e8:	b5b0      	push	{r4, r5, r7, lr}
 80023ea:	b08e      	sub	sp, #56	@ 0x38
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	60b9      	str	r1, [r7, #8]
 80023f0:	0011      	movs	r1, r2
 80023f2:	607b      	str	r3, [r7, #4]
 80023f4:	230f      	movs	r3, #15
 80023f6:	18fb      	adds	r3, r7, r3
 80023f8:	1c02      	adds	r2, r0, #0
 80023fa:	701a      	strb	r2, [r3, #0]
 80023fc:	230e      	movs	r3, #14
 80023fe:	18fb      	adds	r3, r7, r3
 8002400:	1c0a      	adds	r2, r1, #0
 8002402:	701a      	strb	r2, [r3, #0]
    rfalTransceiveContext ctx;
    ReturnCode            ret;
    uint8_t               cmd;

    /* Check if RFAL is properly initialized */
    if( (!st25r200IsTxEnabled()) || (gRFAL.state < RFAL_STATE_MODE_SET) || (( gRFAL.mode != RFAL_MODE_POLL_NFCA ) && ( gRFAL.mode != RFAL_MODE_POLL_NFCA_T1T )) )
 8002404:	2220      	movs	r2, #32
 8002406:	2120      	movs	r1, #32
 8002408:	2000      	movs	r0, #0
 800240a:	f001 fcf1 	bl	8003df0 <st25r200CheckReg>
 800240e:	0003      	movs	r3, r0
 8002410:	001a      	movs	r2, r3
 8002412:	2301      	movs	r3, #1
 8002414:	4053      	eors	r3, r2
 8002416:	b2db      	uxtb	r3, r3
 8002418:	2b00      	cmp	r3, #0
 800241a:	d10b      	bne.n	8002434 <rfalISO14443ATransceiveShortFrame+0x4c>
 800241c:	4b32      	ldr	r3, [pc, #200]	@ (80024e8 <rfalISO14443ATransceiveShortFrame+0x100>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d907      	bls.n	8002434 <rfalISO14443ATransceiveShortFrame+0x4c>
 8002424:	4b30      	ldr	r3, [pc, #192]	@ (80024e8 <rfalISO14443ATransceiveShortFrame+0x100>)
 8002426:	785b      	ldrb	r3, [r3, #1]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d005      	beq.n	8002438 <rfalISO14443ATransceiveShortFrame+0x50>
 800242c:	4b2e      	ldr	r3, [pc, #184]	@ (80024e8 <rfalISO14443ATransceiveShortFrame+0x100>)
 800242e:	785b      	ldrb	r3, [r3, #1]
 8002430:	2b02      	cmp	r3, #2
 8002432:	d001      	beq.n	8002438 <rfalISO14443ATransceiveShortFrame+0x50>
    {
        return RFAL_ERR_WRONG_STATE;
 8002434:	2321      	movs	r3, #33	@ 0x21
 8002436:	e052      	b.n	80024de <rfalISO14443ATransceiveShortFrame+0xf6>
    }
    
    /* Check for valid parameters */
    if( (rxBuf == NULL) || (rxRcvdLen == NULL) || (fwt == RFAL_FWT_NONE) )
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d005      	beq.n	800244a <rfalISO14443ATransceiveShortFrame+0x62>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d002      	beq.n	800244a <rfalISO14443ATransceiveShortFrame+0x62>
 8002444:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002446:	3301      	adds	r3, #1
 8002448:	d101      	bne.n	800244e <rfalISO14443ATransceiveShortFrame+0x66>
    {
        return RFAL_ERR_PARAM;
 800244a:	2307      	movs	r3, #7
 800244c:	e047      	b.n	80024de <rfalISO14443ATransceiveShortFrame+0xf6>
    }
    
    /*******************************************************************************/
    /* Enable collision recognition */
    st25r200SetRegisterBits( ST25R200_REG_PROTOCOL_RX1, ST25R200_REG_PROTOCOL_RX1_antcl );
 800244e:	2101      	movs	r1, #1
 8002450:	2016      	movs	r0, #22
 8002452:	f001 fbd3 	bl	8003bfc <st25r200SetRegisterBits>
    
    cmd = (uint8_t)txCmd;
 8002456:	2017      	movs	r0, #23
 8002458:	183b      	adds	r3, r7, r0
 800245a:	220f      	movs	r2, #15
 800245c:	18ba      	adds	r2, r7, r2
 800245e:	7812      	ldrb	r2, [r2, #0]
 8002460:	701a      	strb	r2, [r3, #0]
    ctx.txBuf    = &cmd;
 8002462:	2118      	movs	r1, #24
 8002464:	187b      	adds	r3, r7, r1
 8002466:	183a      	adds	r2, r7, r0
 8002468:	601a      	str	r2, [r3, #0]
    ctx.txBufLen = RFAL_ISO14443A_SHORTFRAME_LEN;
 800246a:	187b      	adds	r3, r7, r1
 800246c:	2207      	movs	r2, #7
 800246e:	809a      	strh	r2, [r3, #4]

    
    /*******************************************************************************/        
    /* Prepare for Transceive, Receive only (bypass Tx states) */
    ctx.flags     = ( (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL | (uint32_t)RFAL_TXRX_FLAGS_PAR_TX_NONE | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_MANUAL );
 8002470:	187b      	adds	r3, r7, r1
 8002472:	22a3      	movs	r2, #163	@ 0xa3
 8002474:	615a      	str	r2, [r3, #20]
    ctx.rxBuf     = rxBuf;
 8002476:	187b      	adds	r3, r7, r1
 8002478:	68ba      	ldr	r2, [r7, #8]
 800247a:	609a      	str	r2, [r3, #8]
    ctx.rxBufLen  = rxBufLen;
 800247c:	230e      	movs	r3, #14
 800247e:	18fb      	adds	r3, r7, r3
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	b29a      	uxth	r2, r3
 8002484:	187b      	adds	r3, r7, r1
 8002486:	819a      	strh	r2, [r3, #12]
    ctx.rxRcvdLen = rxRcvdLen;
 8002488:	187b      	adds	r3, r7, r1
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	611a      	str	r2, [r3, #16]
    ctx.fwt       = fwt;
 800248e:	187b      	adds	r3, r7, r1
 8002490:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002492:	619a      	str	r2, [r3, #24]
    
    RFAL_EXIT_ON_ERR( ret, rfalStartTransceive( &ctx ) );
 8002494:	2536      	movs	r5, #54	@ 0x36
 8002496:	197c      	adds	r4, r7, r5
 8002498:	187b      	adds	r3, r7, r1
 800249a:	0018      	movs	r0, r3
 800249c:	f7ff f8ba 	bl	8001614 <rfalStartTransceive>
 80024a0:	0003      	movs	r3, r0
 80024a2:	8023      	strh	r3, [r4, #0]
 80024a4:	197b      	adds	r3, r7, r5
 80024a6:	881b      	ldrh	r3, [r3, #0]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d002      	beq.n	80024b2 <rfalISO14443ATransceiveShortFrame+0xca>
 80024ac:	197b      	adds	r3, r7, r5
 80024ae:	881b      	ldrh	r3, [r3, #0]
 80024b0:	e015      	b.n	80024de <rfalISO14443ATransceiveShortFrame+0xf6>
    
    /*******************************************************************************/
    /* Run Transceive blocking */
    ret = rfalTransceiveRunBlockingTx();
 80024b2:	2536      	movs	r5, #54	@ 0x36
 80024b4:	197c      	adds	r4, r7, r5
 80024b6:	f7ff f9ea 	bl	800188e <rfalTransceiveRunBlockingTx>
 80024ba:	0003      	movs	r3, r0
 80024bc:	8023      	strh	r3, [r4, #0]
    if( ret == RFAL_ERR_NONE)
 80024be:	197b      	adds	r3, r7, r5
 80024c0:	881b      	ldrh	r3, [r3, #0]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d104      	bne.n	80024d0 <rfalISO14443ATransceiveShortFrame+0xe8>
    {
        ret = rfalTransceiveBlockingRx();
 80024c6:	197c      	adds	r4, r7, r5
 80024c8:	f7ff f9ff 	bl	80018ca <rfalTransceiveBlockingRx>
 80024cc:	0003      	movs	r3, r0
 80024ce:	8023      	strh	r3, [r4, #0]
    }
    
    /* Disable collision detection again */
    st25r200ClrRegisterBits( ST25R200_REG_PROTOCOL_RX1, ST25R200_REG_PROTOCOL_RX1_antcl );
 80024d0:	2101      	movs	r1, #1
 80024d2:	2016      	movs	r0, #22
 80024d4:	f001 fb4d 	bl	8003b72 <st25r200ClrRegisterBits>
    /*******************************************************************************/
        
    return ret;
 80024d8:	2336      	movs	r3, #54	@ 0x36
 80024da:	18fb      	adds	r3, r7, r3
 80024dc:	881b      	ldrh	r3, [r3, #0]
}
 80024de:	0018      	movs	r0, r3
 80024e0:	46bd      	mov	sp, r7
 80024e2:	b00e      	add	sp, #56	@ 0x38
 80024e4:	bdb0      	pop	{r4, r5, r7, pc}
 80024e6:	46c0      	nop			@ (mov r8, r8)
 80024e8:	200001a8 	.word	0x200001a8

080024ec <rfalISO14443AStartTransceiveAnticollisionFrame>:
}


/*******************************************************************************/
ReturnCode rfalISO14443AStartTransceiveAnticollisionFrame( uint8_t *buf, uint8_t *bytesToSend, uint8_t *bitsToSend, uint16_t *rxLength, uint32_t fwt )
{
 80024ec:	b5b0      	push	{r4, r5, r7, lr}
 80024ee:	b08c      	sub	sp, #48	@ 0x30
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
 80024f8:	603b      	str	r3, [r7, #0]
    ReturnCode            ret;
    rfalTransceiveContext ctx;
    
    /* Check if RFAL is properly initialized */
    if( (gRFAL.state < RFAL_STATE_MODE_SET) || ( gRFAL.mode != RFAL_MODE_POLL_NFCA ) )
 80024fa:	4b52      	ldr	r3, [pc, #328]	@ (8002644 <rfalISO14443AStartTransceiveAnticollisionFrame+0x158>)
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d903      	bls.n	800250a <rfalISO14443AStartTransceiveAnticollisionFrame+0x1e>
 8002502:	4b50      	ldr	r3, [pc, #320]	@ (8002644 <rfalISO14443AStartTransceiveAnticollisionFrame+0x158>)
 8002504:	785b      	ldrb	r3, [r3, #1]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d001      	beq.n	800250e <rfalISO14443AStartTransceiveAnticollisionFrame+0x22>
    {
        return RFAL_ERR_WRONG_STATE;
 800250a:	2321      	movs	r3, #33	@ 0x21
 800250c:	e095      	b.n	800263a <rfalISO14443AStartTransceiveAnticollisionFrame+0x14e>
    }
    
    /* Check for valid parameters */
    if( (buf == NULL) || (bytesToSend == NULL) || (bitsToSend == NULL) || (rxLength == NULL) )
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d008      	beq.n	8002526 <rfalISO14443AStartTransceiveAnticollisionFrame+0x3a>
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d005      	beq.n	8002526 <rfalISO14443AStartTransceiveAnticollisionFrame+0x3a>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d002      	beq.n	8002526 <rfalISO14443AStartTransceiveAnticollisionFrame+0x3a>
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d101      	bne.n	800252a <rfalISO14443AStartTransceiveAnticollisionFrame+0x3e>
    {
        return RFAL_ERR_PARAM;
 8002526:	2307      	movs	r3, #7
 8002528:	e087      	b.n	800263a <rfalISO14443AStartTransceiveAnticollisionFrame+0x14e>
    }
    
    /*******************************************************************************/
    /* Set speficic Analog Config for Anticolission if needed */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_ANTICOL) );
 800252a:	2304      	movs	r3, #4
 800252c:	33ff      	adds	r3, #255	@ 0xff
 800252e:	0018      	movs	r0, r3
 8002530:	f005 fe5a 	bl	80081e8 <rfalSetAnalogConfig>
    
    
    /*******************************************************************************/
    /* Enable collision recognition and place response next to request*/
    st25r200SetRegisterBits( ST25R200_REG_PROTOCOL_RX1, (ST25R200_REG_PROTOCOL_RX1_antcl | ST25R200_REG_PROTOCOL_RX1_rx_nbtx) );
 8002534:	2103      	movs	r1, #3
 8002536:	2016      	movs	r0, #22
 8002538:	f001 fb60 	bl	8003bfc <st25r200SetRegisterBits>
    
    
    /*******************************************************************************/
    /* Prepare for Transceive                                                      */
    ctx.flags     = ( (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_KEEP | (uint32_t)RFAL_TXRX_FLAGS_CRC_RX_MANUAL | (uint32_t)RFAL_TXRX_FLAGS_AGC_ON );
 800253c:	2110      	movs	r1, #16
 800253e:	187b      	adds	r3, r7, r1
 8002540:	2283      	movs	r2, #131	@ 0x83
 8002542:	615a      	str	r2, [r3, #20]
    ctx.txBuf     = buf;
 8002544:	187b      	adds	r3, r7, r1
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	601a      	str	r2, [r3, #0]
    ctx.txBufLen  = (uint16_t)(rfalConvBytesToBits( *bytesToSend ) + *bitsToSend );
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	00db      	lsls	r3, r3, #3
 8002550:	b29b      	uxth	r3, r3
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	7812      	ldrb	r2, [r2, #0]
 8002556:	189b      	adds	r3, r3, r2
 8002558:	b29a      	uxth	r2, r3
 800255a:	187b      	adds	r3, r7, r1
 800255c:	809a      	strh	r2, [r3, #4]
    ctx.rxBuf     = &buf[*bytesToSend];
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	001a      	movs	r2, r3
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	189a      	adds	r2, r3, r2
 8002568:	187b      	adds	r3, r7, r1
 800256a:	609a      	str	r2, [r3, #8]
    ctx.rxBufLen  = (uint16_t)rfalConvBytesToBits( RFAL_ISO14443A_SDD_RES_LEN );
 800256c:	187b      	adds	r3, r7, r1
 800256e:	2228      	movs	r2, #40	@ 0x28
 8002570:	819a      	strh	r2, [r3, #12]
    ctx.rxRcvdLen = rxLength;
 8002572:	187b      	adds	r3, r7, r1
 8002574:	683a      	ldr	r2, [r7, #0]
 8002576:	611a      	str	r2, [r3, #16]
    ctx.fwt       = fwt;
 8002578:	187b      	adds	r3, r7, r1
 800257a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800257c:	619a      	str	r2, [r3, #24]
    
    RFAL_EXIT_ON_ERR( ret, rfalStartTransceive( &ctx ) );
 800257e:	252e      	movs	r5, #46	@ 0x2e
 8002580:	197c      	adds	r4, r7, r5
 8002582:	187b      	adds	r3, r7, r1
 8002584:	0018      	movs	r0, r3
 8002586:	f7ff f845 	bl	8001614 <rfalStartTransceive>
 800258a:	0003      	movs	r3, r0
 800258c:	8023      	strh	r3, [r4, #0]
 800258e:	197b      	adds	r3, r7, r5
 8002590:	881b      	ldrh	r3, [r3, #0]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d002      	beq.n	800259c <rfalISO14443AStartTransceiveAnticollisionFrame+0xb0>
 8002596:	197b      	adds	r3, r7, r5
 8002598:	881b      	ldrh	r3, [r3, #0]
 800259a:	e04e      	b.n	800263a <rfalISO14443AStartTransceiveAnticollisionFrame+0x14e>
    
    /* Additionally enable bit collision interrupt */
    st25r200GetInterrupt( ST25R200_IRQ_MASK_COL );
 800259c:	2040      	movs	r0, #64	@ 0x40
 800259e:	f001 fea1 	bl	80042e4 <st25r200GetInterrupt>
    st25r200EnableInterrupts( ST25R200_IRQ_MASK_COL );
 80025a2:	2040      	movs	r0, #64	@ 0x40
 80025a4:	f001 feea 	bl	800437c <st25r200EnableInterrupts>
    
    /*******************************************************************************/
    gRFAL.nfcaData.collByte = 0;
 80025a8:	4b26      	ldr	r3, [pc, #152]	@ (8002644 <rfalISO14443AStartTransceiveAnticollisionFrame+0x158>)
 80025aa:	2270      	movs	r2, #112	@ 0x70
 80025ac:	2100      	movs	r1, #0
 80025ae:	5499      	strb	r1, [r3, r2]
    
    /* Save the collision byte */
    if ((*bitsToSend) > 0U)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d030      	beq.n	800261a <rfalISO14443AStartTransceiveAnticollisionFrame+0x12e>
    {
        buf[(*bytesToSend)] <<= (RFAL_BITS_IN_BYTE - (*bitsToSend));
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	001a      	movs	r2, r3
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	189b      	adds	r3, r3, r2
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	001a      	movs	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	0019      	movs	r1, r3
 80025cc:	2308      	movs	r3, #8
 80025ce:	1a5b      	subs	r3, r3, r1
 80025d0:	409a      	lsls	r2, r3
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	0019      	movs	r1, r3
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	185b      	adds	r3, r3, r1
 80025dc:	b2d2      	uxtb	r2, r2
 80025de:	701a      	strb	r2, [r3, #0]
        buf[(*bytesToSend)] >>= (RFAL_BITS_IN_BYTE - (*bitsToSend));
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	001a      	movs	r2, r3
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	189b      	adds	r3, r3, r2
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	001a      	movs	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	0019      	movs	r1, r3
 80025f4:	2308      	movs	r3, #8
 80025f6:	1a5b      	subs	r3, r3, r1
 80025f8:	411a      	asrs	r2, r3
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	0019      	movs	r1, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	185b      	adds	r3, r3, r1
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	701a      	strb	r2, [r3, #0]
        gRFAL.nfcaData.collByte = buf[(*bytesToSend)];
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	001a      	movs	r2, r3
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	189b      	adds	r3, r3, r2
 8002612:	7819      	ldrb	r1, [r3, #0]
 8002614:	4b0b      	ldr	r3, [pc, #44]	@ (8002644 <rfalISO14443AStartTransceiveAnticollisionFrame+0x158>)
 8002616:	2270      	movs	r2, #112	@ 0x70
 8002618:	5499      	strb	r1, [r3, r2]
    }
    
    gRFAL.nfcaData.buf         = buf;
 800261a:	4b0a      	ldr	r3, [pc, #40]	@ (8002644 <rfalISO14443AStartTransceiveAnticollisionFrame+0x158>)
 800261c:	68fa      	ldr	r2, [r7, #12]
 800261e:	675a      	str	r2, [r3, #116]	@ 0x74
    gRFAL.nfcaData.bytesToSend = bytesToSend;
 8002620:	4b08      	ldr	r3, [pc, #32]	@ (8002644 <rfalISO14443AStartTransceiveAnticollisionFrame+0x158>)
 8002622:	68ba      	ldr	r2, [r7, #8]
 8002624:	679a      	str	r2, [r3, #120]	@ 0x78
    gRFAL.nfcaData.bitsToSend  = bitsToSend;
 8002626:	4b07      	ldr	r3, [pc, #28]	@ (8002644 <rfalISO14443AStartTransceiveAnticollisionFrame+0x158>)
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	67da      	str	r2, [r3, #124]	@ 0x7c
    gRFAL.nfcaData.rxLength    = rxLength;
 800262c:	4b05      	ldr	r3, [pc, #20]	@ (8002644 <rfalISO14443AStartTransceiveAnticollisionFrame+0x158>)
 800262e:	2180      	movs	r1, #128	@ 0x80
 8002630:	683a      	ldr	r2, [r7, #0]
 8002632:	505a      	str	r2, [r3, r1]
    
    /*******************************************************************************/
    /* Run Transceive Tx */
    return rfalTransceiveRunBlockingTx();
 8002634:	f7ff f92b 	bl	800188e <rfalTransceiveRunBlockingTx>
 8002638:	0003      	movs	r3, r0
}
 800263a:	0018      	movs	r0, r3
 800263c:	46bd      	mov	sp, r7
 800263e:	b00c      	add	sp, #48	@ 0x30
 8002640:	bdb0      	pop	{r4, r5, r7, pc}
 8002642:	46c0      	nop			@ (mov r8, r8)
 8002644:	200001a8 	.word	0x200001a8

08002648 <rfalISO14443AGetTransceiveAnticollisionFrameStatus>:


/*******************************************************************************/
ReturnCode rfalISO14443AGetTransceiveAnticollisionFrameStatus( void )
{
 8002648:	b590      	push	{r4, r7, lr}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
    ReturnCode   ret;
    uint8_t      collData;
    
    RFAL_EXIT_ON_BUSY( ret, rfalGetTransceiveStatus() );
 800264e:	1dbc      	adds	r4, r7, #6
 8002650:	f7ff f9b4 	bl	80019bc <rfalGetTransceiveStatus>
 8002654:	0003      	movs	r3, r0
 8002656:	8023      	strh	r3, [r4, #0]
 8002658:	1dbb      	adds	r3, r7, #6
 800265a:	881b      	ldrh	r3, [r3, #0]
 800265c:	2b02      	cmp	r3, #2
 800265e:	d102      	bne.n	8002666 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x1e>
 8002660:	1dbb      	adds	r3, r7, #6
 8002662:	881b      	ldrh	r3, [r3, #0]
 8002664:	e0a4      	b.n	80027b0 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x168>
    
    /*******************************************************************************/
    if ((*gRFAL.nfcaData.bitsToSend) > 0U)
 8002666:	4b54      	ldr	r3, [pc, #336]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 8002668:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d03c      	beq.n	80026ea <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0xa2>
    {
       gRFAL.nfcaData.buf[(*gRFAL.nfcaData.bytesToSend)] >>= (*gRFAL.nfcaData.bitsToSend);
 8002670:	4b51      	ldr	r3, [pc, #324]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 8002672:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8002674:	4b50      	ldr	r3, [pc, #320]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 8002676:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	18d3      	adds	r3, r2, r3
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	001a      	movs	r2, r3
 8002680:	4b4d      	ldr	r3, [pc, #308]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 8002682:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	411a      	asrs	r2, r3
 8002688:	0011      	movs	r1, r2
 800268a:	4b4b      	ldr	r3, [pc, #300]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 800268c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800268e:	4b4a      	ldr	r3, [pc, #296]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 8002690:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	18d3      	adds	r3, r2, r3
 8002696:	b2ca      	uxtb	r2, r1
 8002698:	701a      	strb	r2, [r3, #0]
       gRFAL.nfcaData.buf[(*gRFAL.nfcaData.bytesToSend)] <<= (*gRFAL.nfcaData.bitsToSend);
 800269a:	4b47      	ldr	r3, [pc, #284]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 800269c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800269e:	4b46      	ldr	r3, [pc, #280]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 80026a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	18d3      	adds	r3, r2, r3
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	001a      	movs	r2, r3
 80026aa:	4b43      	ldr	r3, [pc, #268]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 80026ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	409a      	lsls	r2, r3
 80026b2:	0011      	movs	r1, r2
 80026b4:	4b40      	ldr	r3, [pc, #256]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 80026b6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80026b8:	4b3f      	ldr	r3, [pc, #252]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 80026ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	18d3      	adds	r3, r2, r3
 80026c0:	b2ca      	uxtb	r2, r1
 80026c2:	701a      	strb	r2, [r3, #0]
       gRFAL.nfcaData.buf[(*gRFAL.nfcaData.bytesToSend)] |= gRFAL.nfcaData.collByte;
 80026c4:	4b3c      	ldr	r3, [pc, #240]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 80026c6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80026c8:	4b3b      	ldr	r3, [pc, #236]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 80026ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	18d3      	adds	r3, r2, r3
 80026d0:	7819      	ldrb	r1, [r3, #0]
 80026d2:	4b39      	ldr	r3, [pc, #228]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 80026d4:	2270      	movs	r2, #112	@ 0x70
 80026d6:	5c9a      	ldrb	r2, [r3, r2]
 80026d8:	4b37      	ldr	r3, [pc, #220]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 80026da:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80026dc:	4b36      	ldr	r3, [pc, #216]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 80026de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	18c3      	adds	r3, r0, r3
 80026e4:	430a      	orrs	r2, r1
 80026e6:	b2d2      	uxtb	r2, r2
 80026e8:	701a      	strb	r2, [r3, #0]
    }

    if( (RFAL_ERR_RF_COLLISION == ret) )
 80026ea:	1dbb      	adds	r3, r7, #6
 80026ec:	881b      	ldrh	r3, [r3, #0]
 80026ee:	2b1d      	cmp	r3, #29
 80026f0:	d115      	bne.n	800271e <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0xd6>
    {                      
       /* Read out collision register */
       st25r200ReadRegister( ST25R200_REG_COLLISION, &collData);
 80026f2:	1d7b      	adds	r3, r7, #5
 80026f4:	0019      	movs	r1, r3
 80026f6:	2038      	movs	r0, #56	@ 0x38
 80026f8:	f001 f8ea 	bl	80038d0 <st25r200ReadRegister>

       (*gRFAL.nfcaData.bytesToSend) = ((collData >> ST25R200_REG_COLLISION_c_byte_shift) & 0x0FU); // 4-bits Byte information
 80026fc:	1d7b      	adds	r3, r7, #5
 80026fe:	781a      	ldrb	r2, [r3, #0]
 8002700:	4b2d      	ldr	r3, [pc, #180]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 8002702:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002704:	0912      	lsrs	r2, r2, #4
 8002706:	b2d2      	uxtb	r2, r2
 8002708:	701a      	strb	r2, [r3, #0]
       (*gRFAL.nfcaData.bitsToSend)  = ((collData >> ST25R200_REG_COLLISION_c_bit_shift)  & 0x07U); // 3-bits bit information
 800270a:	1d7b      	adds	r3, r7, #5
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	085b      	lsrs	r3, r3, #1
 8002710:	b2da      	uxtb	r2, r3
 8002712:	4b29      	ldr	r3, [pc, #164]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 8002714:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002716:	2107      	movs	r1, #7
 8002718:	400a      	ands	r2, r1
 800271a:	b2d2      	uxtb	r2, r2
 800271c:	701a      	strb	r2, [r3, #0]
    }
    
   
    /*******************************************************************************/
    /* Disable Collision interrupt */
    st25r200DisableInterrupts( (ST25R200_IRQ_MASK_COL) );
 800271e:	2040      	movs	r0, #64	@ 0x40
 8002720:	f001 fe39 	bl	8004396 <st25r200DisableInterrupts>
    
    /* Disable collision detection again */
    st25r200ClrRegisterBits( ST25R200_REG_PROTOCOL_RX1, (ST25R200_REG_PROTOCOL_RX1_antcl | ST25R200_REG_PROTOCOL_RX1_rx_nbtx) );
 8002724:	2103      	movs	r1, #3
 8002726:	2016      	movs	r0, #22
 8002728:	f001 fa23 	bl	8003b72 <st25r200ClrRegisterBits>
    /*******************************************************************************/
    
    /* Restore common Analog configurations for this mode */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX) );
 800272c:	4b22      	ldr	r3, [pc, #136]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 800272e:	789b      	ldrb	r3, [r3, #2]
 8002730:	2bea      	cmp	r3, #234	@ 0xea
 8002732:	d90b      	bls.n	800274c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x104>
 8002734:	4b20      	ldr	r3, [pc, #128]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 8002736:	789b      	ldrb	r3, [r3, #2]
 8002738:	011b      	lsls	r3, r3, #4
 800273a:	b29b      	uxth	r3, r3
 800273c:	22ff      	movs	r2, #255	@ 0xff
 800273e:	4013      	ands	r3, r2
 8002740:	b29b      	uxth	r3, r3
 8002742:	2202      	movs	r2, #2
 8002744:	32ff      	adds	r2, #255	@ 0xff
 8002746:	4313      	orrs	r3, r2
 8002748:	b29b      	uxth	r3, r3
 800274a:	e00c      	b.n	8002766 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x11e>
 800274c:	4b1a      	ldr	r3, [pc, #104]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 800274e:	789b      	ldrb	r3, [r3, #2]
 8002750:	3301      	adds	r3, #1
 8002752:	b29b      	uxth	r3, r3
 8002754:	011b      	lsls	r3, r3, #4
 8002756:	b29b      	uxth	r3, r3
 8002758:	22ff      	movs	r2, #255	@ 0xff
 800275a:	4013      	ands	r3, r2
 800275c:	b29b      	uxth	r3, r3
 800275e:	2202      	movs	r2, #2
 8002760:	32ff      	adds	r2, #255	@ 0xff
 8002762:	4313      	orrs	r3, r2
 8002764:	b29b      	uxth	r3, r3
 8002766:	0018      	movs	r0, r3
 8002768:	f005 fd3e 	bl	80081e8 <rfalSetAnalogConfig>
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCA | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX) );
 800276c:	4b12      	ldr	r3, [pc, #72]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 800276e:	78db      	ldrb	r3, [r3, #3]
 8002770:	2bea      	cmp	r3, #234	@ 0xea
 8002772:	d90b      	bls.n	800278c <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x144>
 8002774:	4b10      	ldr	r3, [pc, #64]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 8002776:	78db      	ldrb	r3, [r3, #3]
 8002778:	011b      	lsls	r3, r3, #4
 800277a:	b29b      	uxth	r3, r3
 800277c:	22ff      	movs	r2, #255	@ 0xff
 800277e:	4013      	ands	r3, r2
 8002780:	b29b      	uxth	r3, r3
 8002782:	2281      	movs	r2, #129	@ 0x81
 8002784:	0052      	lsls	r2, r2, #1
 8002786:	4313      	orrs	r3, r2
 8002788:	b29b      	uxth	r3, r3
 800278a:	e00c      	b.n	80027a6 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x15e>
 800278c:	4b0a      	ldr	r3, [pc, #40]	@ (80027b8 <rfalISO14443AGetTransceiveAnticollisionFrameStatus+0x170>)
 800278e:	78db      	ldrb	r3, [r3, #3]
 8002790:	3301      	adds	r3, #1
 8002792:	b29b      	uxth	r3, r3
 8002794:	011b      	lsls	r3, r3, #4
 8002796:	b29b      	uxth	r3, r3
 8002798:	22ff      	movs	r2, #255	@ 0xff
 800279a:	4013      	ands	r3, r2
 800279c:	b29b      	uxth	r3, r3
 800279e:	2281      	movs	r2, #129	@ 0x81
 80027a0:	0052      	lsls	r2, r2, #1
 80027a2:	4313      	orrs	r3, r2
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	0018      	movs	r0, r3
 80027a8:	f005 fd1e 	bl	80081e8 <rfalSetAnalogConfig>
    
    return ret;
 80027ac:	1dbb      	adds	r3, r7, #6
 80027ae:	881b      	ldrh	r3, [r3, #0]
}
 80027b0:	0018      	movs	r0, r3
 80027b2:	46bd      	mov	sp, r7
 80027b4:	b003      	add	sp, #12
 80027b6:	bd90      	pop	{r4, r7, pc}
 80027b8:	200001a8 	.word	0x200001a8

080027bc <rfalISO15693TransceiveAnticollisionFrame>:

#if RFAL_FEATURE_NFCV

/*******************************************************************************/
ReturnCode rfalISO15693TransceiveAnticollisionFrame( uint8_t *txBuf, uint8_t txBufLen, uint8_t *rxBuf, uint8_t rxBufLen, uint16_t *actLen )
{
 80027bc:	b5b0      	push	{r4, r5, r7, lr}
 80027be:	b08c      	sub	sp, #48	@ 0x30
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	0008      	movs	r0, r1
 80027c6:	607a      	str	r2, [r7, #4]
 80027c8:	0019      	movs	r1, r3
 80027ca:	230b      	movs	r3, #11
 80027cc:	18fb      	adds	r3, r7, r3
 80027ce:	1c02      	adds	r2, r0, #0
 80027d0:	701a      	strb	r2, [r3, #0]
 80027d2:	230a      	movs	r3, #10
 80027d4:	18fb      	adds	r3, r7, r3
 80027d6:	1c0a      	adds	r2, r1, #0
 80027d8:	701a      	strb	r2, [r3, #0]
    ReturnCode            ret;
    rfalTransceiveContext ctx;
    
    /* Check if RFAL is properly initialized */
    if( (gRFAL.state < RFAL_STATE_MODE_SET) || ( gRFAL.mode != RFAL_MODE_POLL_NFCV ) )
 80027da:	4b57      	ldr	r3, [pc, #348]	@ (8002938 <rfalISO15693TransceiveAnticollisionFrame+0x17c>)
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d903      	bls.n	80027ea <rfalISO15693TransceiveAnticollisionFrame+0x2e>
 80027e2:	4b55      	ldr	r3, [pc, #340]	@ (8002938 <rfalISO15693TransceiveAnticollisionFrame+0x17c>)
 80027e4:	785b      	ldrb	r3, [r3, #1]
 80027e6:	2b07      	cmp	r3, #7
 80027e8:	d001      	beq.n	80027ee <rfalISO15693TransceiveAnticollisionFrame+0x32>
    {
        return RFAL_ERR_WRONG_STATE;
 80027ea:	2321      	movs	r3, #33	@ 0x21
 80027ec:	e0a0      	b.n	8002930 <rfalISO15693TransceiveAnticollisionFrame+0x174>
    }
    
    /*******************************************************************************/
    /* Set speficic Analog Config for Anticolission if needed */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | RFAL_ANALOG_CONFIG_BITRATE_COMMON | RFAL_ANALOG_CONFIG_ANTICOL) );
 80027ee:	4b53      	ldr	r3, [pc, #332]	@ (800293c <rfalISO15693TransceiveAnticollisionFrame+0x180>)
 80027f0:	0018      	movs	r0, r3
 80027f2:	f005 fcf9 	bl	80081e8 <rfalSetAnalogConfig>
    
    
    /*******************************************************************************/
    /* Enable anti collision to recognise bit collisions  */
    st25r200SetRegisterBits( ST25R200_REG_PROTOCOL_RX1, ST25R200_REG_PROTOCOL_RX1_antcl );
 80027f6:	2101      	movs	r1, #1
 80027f8:	2016      	movs	r0, #22
 80027fa:	f001 f9ff 	bl	8003bfc <st25r200SetRegisterBits>
    
    /* REMARK: Flag RFAL_TXRX_FLAGS_NFCV_FLAG_MANUAL disregarded */
    /*******************************************************************************/
    /* Prepare for Transceive  */
    ctx.flags     = (RFAL_TXRX_FLAGS_DEFAULT | (uint32_t)RFAL_TXRX_FLAGS_AGC_ON); /* Disable Automatic Gain Control (AGC) for better detection of collision */
 80027fe:	2110      	movs	r1, #16
 8002800:	187b      	adds	r3, r7, r1
 8002802:	2200      	movs	r2, #0
 8002804:	615a      	str	r2, [r3, #20]
    ctx.txBuf     = txBuf;
 8002806:	187b      	adds	r3, r7, r1
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	601a      	str	r2, [r3, #0]
    ctx.txBufLen  = (uint16_t)rfalConvBytesToBits(txBufLen);
 800280c:	230b      	movs	r3, #11
 800280e:	18fb      	adds	r3, r7, r3
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	b29b      	uxth	r3, r3
 8002814:	00db      	lsls	r3, r3, #3
 8002816:	b29a      	uxth	r2, r3
 8002818:	187b      	adds	r3, r7, r1
 800281a:	809a      	strh	r2, [r3, #4]
    ctx.rxBuf     = rxBuf;
 800281c:	187b      	adds	r3, r7, r1
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	609a      	str	r2, [r3, #8]
    ctx.rxBufLen  = (uint16_t)rfalConvBytesToBits(rxBufLen);
 8002822:	230a      	movs	r3, #10
 8002824:	18fb      	adds	r3, r7, r3
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	b29b      	uxth	r3, r3
 800282a:	00db      	lsls	r3, r3, #3
 800282c:	b29a      	uxth	r2, r3
 800282e:	187b      	adds	r3, r7, r1
 8002830:	819a      	strh	r2, [r3, #12]
    ctx.rxRcvdLen = actLen;
 8002832:	187b      	adds	r3, r7, r1
 8002834:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002836:	611a      	str	r2, [r3, #16]
    ctx.fwt       = RFAL_ISO15693_FWT;
 8002838:	187b      	adds	r3, r7, r1
 800283a:	22a2      	movs	r2, #162	@ 0xa2
 800283c:	0152      	lsls	r2, r2, #5
 800283e:	619a      	str	r2, [r3, #24]
    
    RFAL_EXIT_ON_ERR( ret, rfalStartTransceive( &ctx ) );
 8002840:	252e      	movs	r5, #46	@ 0x2e
 8002842:	197c      	adds	r4, r7, r5
 8002844:	187b      	adds	r3, r7, r1
 8002846:	0018      	movs	r0, r3
 8002848:	f7fe fee4 	bl	8001614 <rfalStartTransceive>
 800284c:	0003      	movs	r3, r0
 800284e:	8023      	strh	r3, [r4, #0]
 8002850:	197b      	adds	r3, r7, r5
 8002852:	881b      	ldrh	r3, [r3, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d002      	beq.n	800285e <rfalISO15693TransceiveAnticollisionFrame+0xa2>
 8002858:	197b      	adds	r3, r7, r5
 800285a:	881b      	ldrh	r3, [r3, #0]
 800285c:	e068      	b.n	8002930 <rfalISO15693TransceiveAnticollisionFrame+0x174>
    
    /* Additionally enable bit collision interrupt */
    st25r200GetInterrupt( ST25R200_IRQ_MASK_COL );
 800285e:	2040      	movs	r0, #64	@ 0x40
 8002860:	f001 fd40 	bl	80042e4 <st25r200GetInterrupt>
    st25r200EnableInterrupts( ST25R200_IRQ_MASK_COL );
 8002864:	2040      	movs	r0, #64	@ 0x40
 8002866:	f001 fd89 	bl	800437c <st25r200EnableInterrupts>
    
    /*******************************************************************************/
    /* Run Transceive blocking */
    ret = rfalTransceiveRunBlockingTx();
 800286a:	252e      	movs	r5, #46	@ 0x2e
 800286c:	197c      	adds	r4, r7, r5
 800286e:	f7ff f80e 	bl	800188e <rfalTransceiveRunBlockingTx>
 8002872:	0003      	movs	r3, r0
 8002874:	8023      	strh	r3, [r4, #0]
    if( ret == RFAL_ERR_NONE)
 8002876:	197b      	adds	r3, r7, r5
 8002878:	881b      	ldrh	r3, [r3, #0]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d104      	bne.n	8002888 <rfalISO15693TransceiveAnticollisionFrame+0xcc>
    {
        ret = rfalTransceiveBlockingRx();
 800287e:	197c      	adds	r4, r7, r5
 8002880:	f7ff f823 	bl	80018ca <rfalTransceiveBlockingRx>
 8002884:	0003      	movs	r3, r0
 8002886:	8023      	strh	r3, [r4, #0]
    }
    
    /* REMARK: CRC is being returned to keep alignment with ST25R3911/ST25R3916 (due to stream mode limitations) */
    if( ret == RFAL_ERR_NONE )
 8002888:	232e      	movs	r3, #46	@ 0x2e
 800288a:	18fb      	adds	r3, r7, r3
 800288c:	881b      	ldrh	r3, [r3, #0]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d108      	bne.n	80028a4 <rfalISO15693TransceiveAnticollisionFrame+0xe8>
    {
        (*ctx.rxRcvdLen) += (uint16_t)rfalConvBytesToBits(RFAL_CRC_LEN);
 8002892:	2110      	movs	r1, #16
 8002894:	187b      	adds	r3, r7, r1
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	881a      	ldrh	r2, [r3, #0]
 800289a:	187b      	adds	r3, r7, r1
 800289c:	691b      	ldr	r3, [r3, #16]
 800289e:	3210      	adds	r2, #16
 80028a0:	b292      	uxth	r2, r2
 80028a2:	801a      	strh	r2, [r3, #0]
    }   
    
    /*******************************************************************************/
    /* Disable Collision interrupt */
    st25r200DisableInterrupts( (ST25R200_IRQ_MASK_COL) );
 80028a4:	2040      	movs	r0, #64	@ 0x40
 80028a6:	f001 fd76 	bl	8004396 <st25r200DisableInterrupts>
    
    /* Disable collision detection again */
    st25r200ClrRegisterBits( ST25R200_REG_PROTOCOL_RX1, ST25R200_REG_PROTOCOL_RX1_antcl );
 80028aa:	2101      	movs	r1, #1
 80028ac:	2016      	movs	r0, #22
 80028ae:	f001 f960 	bl	8003b72 <st25r200ClrRegisterBits>
    /*******************************************************************************/
    
    /* Restore common Analog configurations for this mode */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.txBR) | RFAL_ANALOG_CONFIG_TX) );
 80028b2:	4b21      	ldr	r3, [pc, #132]	@ (8002938 <rfalISO15693TransceiveAnticollisionFrame+0x17c>)
 80028b4:	789b      	ldrb	r3, [r3, #2]
 80028b6:	2bea      	cmp	r3, #234	@ 0xea
 80028b8:	d90a      	bls.n	80028d0 <rfalISO15693TransceiveAnticollisionFrame+0x114>
 80028ba:	4b1f      	ldr	r3, [pc, #124]	@ (8002938 <rfalISO15693TransceiveAnticollisionFrame+0x17c>)
 80028bc:	789b      	ldrb	r3, [r3, #2]
 80028be:	011b      	lsls	r3, r3, #4
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	22ff      	movs	r2, #255	@ 0xff
 80028c4:	4013      	ands	r3, r2
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002940 <rfalISO15693TransceiveAnticollisionFrame+0x184>)
 80028ca:	4313      	orrs	r3, r2
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	e00b      	b.n	80028e8 <rfalISO15693TransceiveAnticollisionFrame+0x12c>
 80028d0:	4b19      	ldr	r3, [pc, #100]	@ (8002938 <rfalISO15693TransceiveAnticollisionFrame+0x17c>)
 80028d2:	789b      	ldrb	r3, [r3, #2]
 80028d4:	3301      	adds	r3, #1
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	011b      	lsls	r3, r3, #4
 80028da:	b29b      	uxth	r3, r3
 80028dc:	22ff      	movs	r2, #255	@ 0xff
 80028de:	4013      	ands	r3, r2
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	4a17      	ldr	r2, [pc, #92]	@ (8002940 <rfalISO15693TransceiveAnticollisionFrame+0x184>)
 80028e4:	4313      	orrs	r3, r2
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	0018      	movs	r0, r3
 80028ea:	f005 fc7d 	bl	80081e8 <rfalSetAnalogConfig>
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_POLL | RFAL_ANALOG_CONFIG_TECH_NFCV | rfalConvBR2ACBR(gRFAL.rxBR) | RFAL_ANALOG_CONFIG_RX) );
 80028ee:	4b12      	ldr	r3, [pc, #72]	@ (8002938 <rfalISO15693TransceiveAnticollisionFrame+0x17c>)
 80028f0:	78db      	ldrb	r3, [r3, #3]
 80028f2:	2bea      	cmp	r3, #234	@ 0xea
 80028f4:	d90a      	bls.n	800290c <rfalISO15693TransceiveAnticollisionFrame+0x150>
 80028f6:	4b10      	ldr	r3, [pc, #64]	@ (8002938 <rfalISO15693TransceiveAnticollisionFrame+0x17c>)
 80028f8:	78db      	ldrb	r3, [r3, #3]
 80028fa:	011b      	lsls	r3, r3, #4
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	22ff      	movs	r2, #255	@ 0xff
 8002900:	4013      	ands	r3, r2
 8002902:	b29b      	uxth	r3, r3
 8002904:	4a0f      	ldr	r2, [pc, #60]	@ (8002944 <rfalISO15693TransceiveAnticollisionFrame+0x188>)
 8002906:	4313      	orrs	r3, r2
 8002908:	b29b      	uxth	r3, r3
 800290a:	e00b      	b.n	8002924 <rfalISO15693TransceiveAnticollisionFrame+0x168>
 800290c:	4b0a      	ldr	r3, [pc, #40]	@ (8002938 <rfalISO15693TransceiveAnticollisionFrame+0x17c>)
 800290e:	78db      	ldrb	r3, [r3, #3]
 8002910:	3301      	adds	r3, #1
 8002912:	b29b      	uxth	r3, r3
 8002914:	011b      	lsls	r3, r3, #4
 8002916:	b29b      	uxth	r3, r3
 8002918:	22ff      	movs	r2, #255	@ 0xff
 800291a:	4013      	ands	r3, r2
 800291c:	b29b      	uxth	r3, r3
 800291e:	4a09      	ldr	r2, [pc, #36]	@ (8002944 <rfalISO15693TransceiveAnticollisionFrame+0x188>)
 8002920:	4313      	orrs	r3, r2
 8002922:	b29b      	uxth	r3, r3
 8002924:	0018      	movs	r0, r3
 8002926:	f005 fc5f 	bl	80081e8 <rfalSetAnalogConfig>

    return ret;
 800292a:	232e      	movs	r3, #46	@ 0x2e
 800292c:	18fb      	adds	r3, r7, r3
 800292e:	881b      	ldrh	r3, [r3, #0]
}
 8002930:	0018      	movs	r0, r3
 8002932:	46bd      	mov	sp, r7
 8002934:	b00c      	add	sp, #48	@ 0x30
 8002936:	bdb0      	pop	{r4, r5, r7, pc}
 8002938:	200001a8 	.word	0x200001a8
 800293c:	00001003 	.word	0x00001003
 8002940:	00001001 	.word	0x00001001
 8002944:	00001002 	.word	0x00001002

08002948 <rfalISO15693TransceiveEOFAnticollision>:

/*******************************************************************************/
ReturnCode rfalISO15693TransceiveEOFAnticollision( uint8_t *rxBuf, uint8_t rxBufLen, uint16_t *actLen )
{
 8002948:	b5b0      	push	{r4, r5, r7, lr}
 800294a:	b086      	sub	sp, #24
 800294c:	af00      	add	r7, sp, #0
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	607a      	str	r2, [r7, #4]
 8002952:	200b      	movs	r0, #11
 8002954:	183b      	adds	r3, r7, r0
 8002956:	1c0a      	adds	r2, r1, #0
 8002958:	701a      	strb	r2, [r3, #0]
    ReturnCode ret;
    
    RFAL_EXIT_ON_ERR( ret, rfalISO15693TransceiveEOF( rxBuf, rxBufLen, actLen ) );
 800295a:	183b      	adds	r3, r7, r0
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	b299      	uxth	r1, r3
 8002960:	2516      	movs	r5, #22
 8002962:	197c      	adds	r4, r7, r5
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	0018      	movs	r0, r3
 800296a:	f000 f817 	bl	800299c <rfalISO15693TransceiveEOF>
 800296e:	0003      	movs	r3, r0
 8002970:	8023      	strh	r3, [r4, #0]
 8002972:	197b      	adds	r3, r7, r5
 8002974:	881b      	ldrh	r3, [r3, #0]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d002      	beq.n	8002980 <rfalISO15693TransceiveEOFAnticollision+0x38>
 800297a:	197b      	adds	r3, r7, r5
 800297c:	881b      	ldrh	r3, [r3, #0]
 800297e:	e008      	b.n	8002992 <rfalISO15693TransceiveEOFAnticollision+0x4a>
    (*actLen) = (uint16_t)rfalConvBytesToBits( (*actLen) );
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	881b      	ldrh	r3, [r3, #0]
 8002984:	00db      	lsls	r3, r3, #3
 8002986:	b29a      	uxth	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	801a      	strh	r2, [r3, #0]
    
    return ret;
 800298c:	2316      	movs	r3, #22
 800298e:	18fb      	adds	r3, r7, r3
 8002990:	881b      	ldrh	r3, [r3, #0]
}
 8002992:	0018      	movs	r0, r3
 8002994:	46bd      	mov	sp, r7
 8002996:	b006      	add	sp, #24
 8002998:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800299c <rfalISO15693TransceiveEOF>:

/*******************************************************************************/
ReturnCode rfalISO15693TransceiveEOF( uint8_t *rxBuf, uint16_t rxBufLen, uint16_t *actLen )
{
 800299c:	b590      	push	{r4, r7, lr}
 800299e:	b087      	sub	sp, #28
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	60f8      	str	r0, [r7, #12]
 80029a4:	607a      	str	r2, [r7, #4]
 80029a6:	230a      	movs	r3, #10
 80029a8:	18fb      	adds	r3, r7, r3
 80029aa:	1c0a      	adds	r2, r1, #0
 80029ac:	801a      	strh	r2, [r3, #0]
    ReturnCode ret;

    /* Check if RFAL is properly initialized */
    if( (!st25r200IsTxEnabled()) || (gRFAL.state < RFAL_STATE_MODE_SET) || ( gRFAL.mode != RFAL_MODE_POLL_NFCV ) )
 80029ae:	2220      	movs	r2, #32
 80029b0:	2120      	movs	r1, #32
 80029b2:	2000      	movs	r0, #0
 80029b4:	f001 fa1c 	bl	8003df0 <st25r200CheckReg>
 80029b8:	0003      	movs	r3, r0
 80029ba:	001a      	movs	r2, r3
 80029bc:	2301      	movs	r3, #1
 80029be:	4053      	eors	r3, r2
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d107      	bne.n	80029d6 <rfalISO15693TransceiveEOF+0x3a>
 80029c6:	4b59      	ldr	r3, [pc, #356]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d903      	bls.n	80029d6 <rfalISO15693TransceiveEOF+0x3a>
 80029ce:	4b57      	ldr	r3, [pc, #348]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 80029d0:	785b      	ldrb	r3, [r3, #1]
 80029d2:	2b07      	cmp	r3, #7
 80029d4:	d001      	beq.n	80029da <rfalISO15693TransceiveEOF+0x3e>
    {
        return RFAL_ERR_WRONG_STATE;
 80029d6:	2321      	movs	r3, #33	@ 0x21
 80029d8:	e0a3      	b.n	8002b22 <rfalISO15693TransceiveEOF+0x186>
    }
    
    /* Check for valid parameters */
    if( (rxBuf == NULL) || (actLen == NULL) )
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d002      	beq.n	80029e6 <rfalISO15693TransceiveEOF+0x4a>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <rfalISO15693TransceiveEOF+0x4e>
    {
        return RFAL_ERR_PARAM;
 80029e6:	2307      	movs	r3, #7
 80029e8:	e09b      	b.n	8002b22 <rfalISO15693TransceiveEOF+0x186>
    }
    
    
    /*******************************************************************************/
    /* Wait for GT and FDT */
    while( !rfalIsGTExpired() )      { /* MISRA 15.6: mandatory brackets */ };
 80029ea:	46c0      	nop			@ (mov r8, r8)
 80029ec:	f7fe fd84 	bl	80014f8 <rfalIsGTExpired>
 80029f0:	0003      	movs	r3, r0
 80029f2:	001a      	movs	r2, r3
 80029f4:	2301      	movs	r3, #1
 80029f6:	4053      	eors	r3, r2
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1f6      	bne.n	80029ec <rfalISO15693TransceiveEOF+0x50>
    while( st25r200IsGPTRunning() )  { /* MISRA 15.6: mandatory brackets */ };
 80029fe:	46c0      	nop			@ (mov r8, r8)
 8002a00:	2240      	movs	r2, #64	@ 0x40
 8002a02:	2140      	movs	r1, #64	@ 0x40
 8002a04:	2011      	movs	r0, #17
 8002a06:	f001 f9f3 	bl	8003df0 <st25r200CheckReg>
 8002a0a:	1e03      	subs	r3, r0, #0
 8002a0c:	d1f8      	bne.n	8002a00 <rfalISO15693TransceiveEOF+0x64>

    rfalTimerDestroy( gRFAL.tmr.GT );
    gRFAL.tmr.GT = RFAL_TIMING_NONE;
 8002a0e:	4b47      	ldr	r3, [pc, #284]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /*******************************************************************************/        
    /* Prepare for Transceive, Receive only (bypass Tx states) */
    gRFAL.TxRx.ctx.flags     = ( (uint32_t)RFAL_TXRX_FLAGS_CRC_TX_MANUAL );
 8002a14:	4b45      	ldr	r3, [pc, #276]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002a16:	2201      	movs	r2, #1
 8002a18:	631a      	str	r2, [r3, #48]	@ 0x30
    gRFAL.TxRx.ctx.rxBuf     = rxBuf;
 8002a1a:	4b44      	ldr	r3, [pc, #272]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	625a      	str	r2, [r3, #36]	@ 0x24
    gRFAL.TxRx.ctx.rxBufLen  = (uint16_t)rfalConvBytesToBits(rxBufLen);
 8002a20:	230a      	movs	r3, #10
 8002a22:	18fb      	adds	r3, r7, r3
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	00db      	lsls	r3, r3, #3
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	4b40      	ldr	r3, [pc, #256]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002a2c:	851a      	strh	r2, [r3, #40]	@ 0x28
    gRFAL.TxRx.ctx.rxRcvdLen = actLen;
 8002a2e:	4b3f      	ldr	r3, [pc, #252]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	62da      	str	r2, [r3, #44]	@ 0x2c
    gRFAL.TxRx.ctx.fwt       = RFAL_ISO15693_FWT;
 8002a34:	4b3d      	ldr	r3, [pc, #244]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002a36:	22a2      	movs	r2, #162	@ 0xa2
 8002a38:	0152      	lsls	r2, r2, #5
 8002a3a:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /*******************************************************************************/
    /* ISO15693 EOF frame shall come after Inventory or Write alike command        */
    /* FWT , FDT(Poll), FDT(Listen) must be loaded in the previous transceive      */
    /*******************************************************************************/
    rfalPrepareTransceive();
 8002a3c:	f7ff f838 	bl	8001ab0 <rfalPrepareTransceive>
    
    /*******************************************************************************/
    /* Enable anti collision to recognise bit collisions  */
    st25r200SetRegisterBits( ST25R200_REG_PROTOCOL_RX1, ST25R200_REG_PROTOCOL_RX1_antcl );
 8002a40:	2101      	movs	r1, #1
 8002a42:	2016      	movs	r0, #22
 8002a44:	f001 f8da 	bl	8003bfc <st25r200SetRegisterBits>
    
    /* Also enable bit collision interrupt */
    st25r200GetInterrupt( ST25R200_IRQ_MASK_COL );
 8002a48:	2040      	movs	r0, #64	@ 0x40
 8002a4a:	f001 fc4b 	bl	80042e4 <st25r200GetInterrupt>
    st25r200EnableInterrupts( ST25R200_IRQ_MASK_COL );
 8002a4e:	2040      	movs	r0, #64	@ 0x40
 8002a50:	f001 fc94 	bl	800437c <st25r200EnableInterrupts>
    
    /*Check if Observation Mode is enabled and set it on ST25R391x */
    rfalCheckEnableObsModeTx();
 8002a54:	4b35      	ldr	r3, [pc, #212]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002a56:	88db      	ldrh	r3, [r3, #6]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d012      	beq.n	8002a82 <rfalISO15693TransceiveEOF+0xe6>
 8002a5c:	4b33      	ldr	r3, [pc, #204]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002a5e:	88db      	ldrh	r3, [r3, #6]
 8002a60:	0a1b      	lsrs	r3, r3, #8
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	b2da      	uxtb	r2, r3
 8002a66:	2114      	movs	r1, #20
 8002a68:	187b      	adds	r3, r7, r1
 8002a6a:	701a      	strb	r2, [r3, #0]
 8002a6c:	4b2f      	ldr	r3, [pc, #188]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002a6e:	88db      	ldrh	r3, [r3, #6]
 8002a70:	b2da      	uxtb	r2, r3
 8002a72:	187b      	adds	r3, r7, r1
 8002a74:	705a      	strb	r2, [r3, #1]
 8002a76:	187b      	adds	r3, r7, r1
 8002a78:	2202      	movs	r2, #2
 8002a7a:	0019      	movs	r1, r3
 8002a7c:	2002      	movs	r0, #2
 8002a7e:	f001 f850 	bl	8003b22 <st25r200WriteMultipleTestRegister>
    
    /* Send EOF */
    st25r200ExecuteCommand( ST25R200_CMD_TRANSMIT_EOF );
 8002a82:	206c      	movs	r0, #108	@ 0x6c
 8002a84:	f000 ffe4 	bl	8003a50 <st25r200ExecuteCommand>
    
    /* Wait for TXE */
    if( st25r200WaitForInterruptsTimed( ST25R200_IRQ_MASK_TXE, (uint16_t)RFAL_MAX( rfalConv1fcToMs( RFAL_ISO15693_FWT ), RFAL_ST25R200_SW_TMR_MIN_1MS ) ) == 0U )
 8002a88:	2101      	movs	r1, #1
 8002a8a:	2002      	movs	r0, #2
 8002a8c:	f001 fbd0 	bl	8004230 <st25r200WaitForInterruptsTimed>
 8002a90:	1e03      	subs	r3, r0, #0
 8002a92:	d104      	bne.n	8002a9e <rfalISO15693TransceiveEOF+0x102>
    {
        ret = RFAL_ERR_IO;
 8002a94:	2316      	movs	r3, #22
 8002a96:	18fb      	adds	r3, r7, r3
 8002a98:	2203      	movs	r2, #3
 8002a9a:	801a      	strh	r2, [r3, #0]
 8002a9c:	e025      	b.n	8002aea <rfalISO15693TransceiveEOF+0x14e>
    }
    else
    {
        /*Check if Observation Mode is enabled and set it on ST25R391x */
        rfalCheckEnableObsModeRx();
 8002a9e:	4b23      	ldr	r3, [pc, #140]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002aa0:	891b      	ldrh	r3, [r3, #8]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d012      	beq.n	8002acc <rfalISO15693TransceiveEOF+0x130>
 8002aa6:	4b21      	ldr	r3, [pc, #132]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002aa8:	891b      	ldrh	r3, [r3, #8]
 8002aaa:	0a1b      	lsrs	r3, r3, #8
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	b2da      	uxtb	r2, r3
 8002ab0:	2110      	movs	r1, #16
 8002ab2:	187b      	adds	r3, r7, r1
 8002ab4:	701a      	strb	r2, [r3, #0]
 8002ab6:	4b1d      	ldr	r3, [pc, #116]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002ab8:	891b      	ldrh	r3, [r3, #8]
 8002aba:	b2da      	uxtb	r2, r3
 8002abc:	187b      	adds	r3, r7, r1
 8002abe:	705a      	strb	r2, [r3, #1]
 8002ac0:	187b      	adds	r3, r7, r1
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	0019      	movs	r1, r3
 8002ac6:	2002      	movs	r0, #2
 8002ac8:	f001 f82b 	bl	8003b22 <st25r200WriteMultipleTestRegister>
        
        /* Jump into a transceive Rx state for reception (bypass Tx states) */
        gRFAL.state       = RFAL_STATE_TXRX;
 8002acc:	4b17      	ldr	r3, [pc, #92]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002ace:	2203      	movs	r2, #3
 8002ad0:	701a      	strb	r2, [r3, #0]
        gRFAL.TxRx.state  = RFAL_TXRX_STATE_RX_IDLE;
 8002ad2:	4b16      	ldr	r3, [pc, #88]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002ad4:	2251      	movs	r2, #81	@ 0x51
 8002ad6:	761a      	strb	r2, [r3, #24]
        gRFAL.TxRx.status = RFAL_ERR_BUSY;
 8002ad8:	4b14      	ldr	r3, [pc, #80]	@ (8002b2c <rfalISO15693TransceiveEOF+0x190>)
 8002ada:	2202      	movs	r2, #2
 8002adc:	835a      	strh	r2, [r3, #26]
        
        /* Execute Transceive Rx blocking */
        ret = rfalTransceiveBlockingRx();
 8002ade:	2316      	movs	r3, #22
 8002ae0:	18fc      	adds	r4, r7, r3
 8002ae2:	f7fe fef2 	bl	80018ca <rfalTransceiveBlockingRx>
 8002ae6:	0003      	movs	r3, r0
 8002ae8:	8023      	strh	r3, [r4, #0]
    }
    
    
    /* Converts received length to bytes */
    (*actLen) = rfalConvBitsToBytes( (*actLen) );
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	881b      	ldrh	r3, [r3, #0]
 8002aee:	3307      	adds	r3, #7
 8002af0:	08db      	lsrs	r3, r3, #3
 8002af2:	b29a      	uxth	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	801a      	strh	r2, [r3, #0]
    
    
    /* REMARK: CRC is being returned to keep alignment with ST25R3911/ST25R3916 (due to stream mode limitations) */
    if( ret == RFAL_ERR_NONE )
 8002af8:	2316      	movs	r3, #22
 8002afa:	18fb      	adds	r3, r7, r3
 8002afc:	881b      	ldrh	r3, [r3, #0]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d105      	bne.n	8002b0e <rfalISO15693TransceiveEOF+0x172>
    {
        (*actLen) += RFAL_CRC_LEN;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	881b      	ldrh	r3, [r3, #0]
 8002b06:	3302      	adds	r3, #2
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	801a      	strh	r2, [r3, #0]
    }  
    
    
    /* Disable collision detection again */
    st25r200ClrRegisterBits( ST25R200_REG_PROTOCOL_RX1, ST25R200_REG_PROTOCOL_RX1_antcl );
 8002b0e:	2101      	movs	r1, #1
 8002b10:	2016      	movs	r0, #22
 8002b12:	f001 f82e 	bl	8003b72 <st25r200ClrRegisterBits>
    
    /* Disable Collision interrupt */
    st25r200DisableInterrupts( (ST25R200_IRQ_MASK_COL) );
 8002b16:	2040      	movs	r0, #64	@ 0x40
 8002b18:	f001 fc3d 	bl	8004396 <st25r200DisableInterrupts>
    
    return ret;
 8002b1c:	2316      	movs	r3, #22
 8002b1e:	18fb      	adds	r3, r7, r3
 8002b20:	881b      	ldrh	r3, [r3, #0]
}
 8002b22:	0018      	movs	r0, r3
 8002b24:	46bd      	mov	sp, r7
 8002b26:	b007      	add	sp, #28
 8002b28:	bd90      	pop	{r4, r7, pc}
 8002b2a:	46c0      	nop			@ (mov r8, r8)
 8002b2c:	200001a8 	.word	0x200001a8

08002b30 <rfalWakeUpModeStart>:

#if RFAL_FEATURE_WAKEUP_MODE

/*******************************************************************************/
ReturnCode rfalWakeUpModeStart( const rfalWakeUpConfig *config )
{   
 8002b30:	b590      	push	{r4, r7, lr}
 8002b32:	b087      	sub	sp, #28
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
    uint32_t               irqs;
    
    
    /* The Wake-Up procedure is further detailled in Application Note: AN5993 */
    
    if( config == NULL )
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d154      	bne.n	8002be8 <rfalWakeUpModeStart+0xb8>
    {
        gRFAL.wum.cfg.period       = RFAL_WUM_PERIOD_215MS;
 8002b3e:	4be0      	ldr	r3, [pc, #896]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002b40:	2255      	movs	r2, #85	@ 0x55
 8002b42:	2109      	movs	r1, #9
 8002b44:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.irqTout      = false;
 8002b46:	4bde      	ldr	r3, [pc, #888]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002b48:	2256      	movs	r2, #86	@ 0x56
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.skipCal      = false;
 8002b4e:	4bdc      	ldr	r3, [pc, #880]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002b50:	2258      	movs	r2, #88	@ 0x58
 8002b52:	2100      	movs	r1, #0
 8002b54:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.skipReCal    = false;
 8002b56:	4bda      	ldr	r3, [pc, #872]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002b58:	2259      	movs	r2, #89	@ 0x59
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.delCal       = true;
 8002b5e:	4bd8      	ldr	r3, [pc, #864]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002b60:	225a      	movs	r2, #90	@ 0x5a
 8002b62:	2101      	movs	r1, #1
 8002b64:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.delRef       = true;
 8002b66:	4bd6      	ldr	r3, [pc, #856]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002b68:	225b      	movs	r2, #91	@ 0x5b
 8002b6a:	2101      	movs	r1, #1
 8002b6c:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.autoAvg      = true;
 8002b6e:	4bd4      	ldr	r3, [pc, #848]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002b70:	2257      	movs	r2, #87	@ 0x57
 8002b72:	2101      	movs	r1, #1
 8002b74:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.measFil      = RFAL_WUM_MEAS_FIL_SLOW;
 8002b76:	4bd2      	ldr	r3, [pc, #840]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002b78:	225d      	movs	r2, #93	@ 0x5d
 8002b7a:	2100      	movs	r1, #0
 8002b7c:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.measDur      = RFAL_WUM_MEAS_DUR_44_28;
 8002b7e:	4bd0      	ldr	r3, [pc, #832]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002b80:	225c      	movs	r2, #92	@ 0x5c
 8002b82:	2103      	movs	r1, #3
 8002b84:	5499      	strb	r1, [r3, r2]
                                   
        gRFAL.wum.cfg.I.enabled    = true;
 8002b86:	4bce      	ldr	r3, [pc, #824]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002b88:	225e      	movs	r2, #94	@ 0x5e
 8002b8a:	2101      	movs	r1, #1
 8002b8c:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.Q.enabled    = true;
 8002b8e:	4bcc      	ldr	r3, [pc, #816]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002b90:	2264      	movs	r2, #100	@ 0x64
 8002b92:	2101      	movs	r1, #1
 8002b94:	5499      	strb	r1, [r3, r2]
                                   
        gRFAL.wum.cfg.I.delta      = 4U;
 8002b96:	4bca      	ldr	r3, [pc, #808]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002b98:	225f      	movs	r2, #95	@ 0x5f
 8002b9a:	2104      	movs	r1, #4
 8002b9c:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.I.reference  = RFAL_WUM_REFERENCE_AUTO;
 8002b9e:	4bc8      	ldr	r3, [pc, #800]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002ba0:	2260      	movs	r2, #96	@ 0x60
 8002ba2:	21ff      	movs	r1, #255	@ 0xff
 8002ba4:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.I.threshold  = ( (uint8_t)RFAL_WUM_TRE_ABOVE | (uint8_t)RFAL_WUM_TRE_BELOW );
 8002ba6:	4bc6      	ldr	r3, [pc, #792]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002ba8:	2261      	movs	r2, #97	@ 0x61
 8002baa:	2105      	movs	r1, #5
 8002bac:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.I.aaWeight   = RFAL_WUM_AA_WEIGHT_32;
 8002bae:	4bc4      	ldr	r3, [pc, #784]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002bb0:	2263      	movs	r2, #99	@ 0x63
 8002bb2:	2103      	movs	r1, #3
 8002bb4:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.I.aaInclMeas = true;
 8002bb6:	4bc2      	ldr	r3, [pc, #776]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002bb8:	2262      	movs	r2, #98	@ 0x62
 8002bba:	2101      	movs	r1, #1
 8002bbc:	5499      	strb	r1, [r3, r2]
        
        gRFAL.wum.cfg.Q.delta      = 4U;
 8002bbe:	4bc0      	ldr	r3, [pc, #768]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002bc0:	2265      	movs	r2, #101	@ 0x65
 8002bc2:	2104      	movs	r1, #4
 8002bc4:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.Q.reference  = RFAL_WUM_REFERENCE_AUTO;
 8002bc6:	4bbe      	ldr	r3, [pc, #760]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002bc8:	2266      	movs	r2, #102	@ 0x66
 8002bca:	21ff      	movs	r1, #255	@ 0xff
 8002bcc:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.Q.threshold  = ( (uint8_t)RFAL_WUM_TRE_ABOVE | (uint8_t)RFAL_WUM_TRE_BELOW );
 8002bce:	4bbc      	ldr	r3, [pc, #752]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002bd0:	2267      	movs	r2, #103	@ 0x67
 8002bd2:	2105      	movs	r1, #5
 8002bd4:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.Q.aaWeight   = RFAL_WUM_AA_WEIGHT_32;
 8002bd6:	4bba      	ldr	r3, [pc, #744]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002bd8:	2269      	movs	r2, #105	@ 0x69
 8002bda:	2103      	movs	r1, #3
 8002bdc:	5499      	strb	r1, [r3, r2]
        gRFAL.wum.cfg.Q.aaInclMeas = true;
 8002bde:	4bb8      	ldr	r3, [pc, #736]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002be0:	2268      	movs	r2, #104	@ 0x68
 8002be2:	2101      	movs	r1, #1
 8002be4:	5499      	strb	r1, [r3, r2]
 8002be6:	e007      	b.n	8002bf8 <rfalWakeUpModeStart+0xc8>
    }
    else
    {
        gRFAL.wum.cfg = *config;
 8002be8:	4bb5      	ldr	r3, [pc, #724]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002bea:	2255      	movs	r2, #85	@ 0x55
 8002bec:	6879      	ldr	r1, [r7, #4]
 8002bee:	189b      	adds	r3, r3, r2
 8002bf0:	2215      	movs	r2, #21
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	f00b fe1e 	bl	800e834 <memcpy>
    }

    /* Check for valid configuration */
    if( ( (gRFAL.wum.cfg.I.enabled == false) &&  (gRFAL.wum.cfg.Q.enabled == false) )   ||            /* Running wake-up requires one of the modes being enabled      */
 8002bf8:	4bb1      	ldr	r3, [pc, #708]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002bfa:	225e      	movs	r2, #94	@ 0x5e
 8002bfc:	5c9b      	ldrb	r3, [r3, r2]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	4053      	eors	r3, r2
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d007      	beq.n	8002c18 <rfalWakeUpModeStart+0xe8>
 8002c08:	4bad      	ldr	r3, [pc, #692]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002c0a:	2264      	movs	r2, #100	@ 0x64
 8002c0c:	5c9b      	ldrb	r3, [r3, r2]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	4053      	eors	r3, r2
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d113      	bne.n	8002c40 <rfalWakeUpModeStart+0x110>
        ( (gRFAL.wum.cfg.I.enabled == true)  &&  (gRFAL.wum.cfg.I.threshold == 0U) )    ||            /* If none of the treshold bits is set the WU will not executed */
 8002c18:	4ba9      	ldr	r3, [pc, #676]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002c1a:	225e      	movs	r2, #94	@ 0x5e
 8002c1c:	5c9b      	ldrb	r3, [r3, r2]
    if( ( (gRFAL.wum.cfg.I.enabled == false) &&  (gRFAL.wum.cfg.Q.enabled == false) )   ||            /* Running wake-up requires one of the modes being enabled      */
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d004      	beq.n	8002c2c <rfalWakeUpModeStart+0xfc>
        ( (gRFAL.wum.cfg.I.enabled == true)  &&  (gRFAL.wum.cfg.I.threshold == 0U) )    ||            /* If none of the treshold bits is set the WU will not executed */
 8002c22:	4ba7      	ldr	r3, [pc, #668]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002c24:	2261      	movs	r2, #97	@ 0x61
 8002c26:	5c9b      	ldrb	r3, [r3, r2]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d009      	beq.n	8002c40 <rfalWakeUpModeStart+0x110>
        ( (gRFAL.wum.cfg.Q.enabled == true)  &&  (gRFAL.wum.cfg.Q.threshold == 0U) )
 8002c2c:	4ba4      	ldr	r3, [pc, #656]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002c2e:	2264      	movs	r2, #100	@ 0x64
 8002c30:	5c9b      	ldrb	r3, [r3, r2]
        ( (gRFAL.wum.cfg.I.enabled == true)  &&  (gRFAL.wum.cfg.I.threshold == 0U) )    ||            /* If none of the treshold bits is set the WU will not executed */
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d006      	beq.n	8002c44 <rfalWakeUpModeStart+0x114>
        ( (gRFAL.wum.cfg.Q.enabled == true)  &&  (gRFAL.wum.cfg.Q.threshold == 0U) )
 8002c36:	4ba2      	ldr	r3, [pc, #648]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002c38:	2267      	movs	r2, #103	@ 0x67
 8002c3a:	5c9b      	ldrb	r3, [r3, r2]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <rfalWakeUpModeStart+0x114>
        )
    {
        return RFAL_ERR_PARAM;
 8002c40:	2307      	movs	r3, #7
 8002c42:	e1cd      	b.n	8002fe0 <rfalWakeUpModeStart+0x4b0>
    }


    irqs  = ST25R200_IRQ_MASK_NONE;
 8002c44:	2300      	movs	r3, #0
 8002c46:	613b      	str	r3, [r7, #16]
    measI = 0U;
 8002c48:	230f      	movs	r3, #15
 8002c4a:	18fb      	adds	r3, r7, r3
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	701a      	strb	r2, [r3, #0]
    measQ = 0U;
 8002c50:	230e      	movs	r3, #14
 8002c52:	18fb      	adds	r3, r7, r3
 8002c54:	2200      	movs	r2, #0
 8002c56:	701a      	strb	r2, [r3, #0]
    
    /* Disable Tx, Rx */
    st25r200TxRxOff();
 8002c58:	2130      	movs	r1, #48	@ 0x30
 8002c5a:	2000      	movs	r0, #0
 8002c5c:	f000 ff89 	bl	8003b72 <st25r200ClrRegisterBits>
    
    /* Set Analog configurations for Wake-up On event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_WAKEUP_ON) );
 8002c60:	2004      	movs	r0, #4
 8002c62:	f005 fac1 	bl	80081e8 <rfalSetAnalogConfig>
    
    
    /*******************************************************************************/
    /* Prepare Wake-Up Timer Control Register */
    aux = (uint8_t)(((uint8_t)gRFAL.wum.cfg.period & 0x0FU) << ST25R200_REG_WAKEUP_CONF1_wut_shift);
 8002c66:	4b96      	ldr	r3, [pc, #600]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002c68:	2255      	movs	r2, #85	@ 0x55
 8002c6a:	5c9a      	ldrb	r2, [r3, r2]
 8002c6c:	2117      	movs	r1, #23
 8002c6e:	187b      	adds	r3, r7, r1
 8002c70:	0112      	lsls	r2, r2, #4
 8002c72:	701a      	strb	r2, [r3, #0]
    
    if( gRFAL.wum.cfg.irqTout )
 8002c74:	4b92      	ldr	r3, [pc, #584]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002c76:	2256      	movs	r2, #86	@ 0x56
 8002c78:	5c9b      	ldrb	r3, [r3, r2]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00a      	beq.n	8002c94 <rfalWakeUpModeStart+0x164>
    {
        aux  |= ST25R200_REG_WAKEUP_CONF1_wuti;
 8002c7e:	187b      	adds	r3, r7, r1
 8002c80:	187a      	adds	r2, r7, r1
 8002c82:	7812      	ldrb	r2, [r2, #0]
 8002c84:	2108      	movs	r1, #8
 8002c86:	430a      	orrs	r2, r1
 8002c88:	701a      	strb	r2, [r3, #0]
        irqs |= ST25R200_IRQ_MASK_WUT;
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	2280      	movs	r2, #128	@ 0x80
 8002c8e:	0292      	lsls	r2, r2, #10
 8002c90:	4313      	orrs	r3, r2
 8002c92:	613b      	str	r3, [r7, #16]
    }
    
    st25r200WriteRegister( ST25R200_REG_WAKEUP_CONF1, aux );
 8002c94:	2417      	movs	r4, #23
 8002c96:	193b      	adds	r3, r7, r4
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	0019      	movs	r1, r3
 8002c9c:	2028      	movs	r0, #40	@ 0x28
 8002c9e:	f000 fe54 	bl	800394a <st25r200WriteRegister>
    
    
    /* Prepare Wake-Up  Control Register 2 */
    aux  = 0U;
 8002ca2:	193b      	adds	r3, r7, r4
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	701a      	strb	r2, [r3, #0]
    aux |= (uint8_t)( gRFAL.wum.cfg.skipReCal                           ? ST25R200_REG_WAKEUP_CONF2_skip_recal : 0x00U );
 8002ca8:	4b85      	ldr	r3, [pc, #532]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002caa:	2259      	movs	r2, #89	@ 0x59
 8002cac:	5c9b      	ldrb	r3, [r3, r2]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d002      	beq.n	8002cb8 <rfalWakeUpModeStart+0x188>
 8002cb2:	2380      	movs	r3, #128	@ 0x80
 8002cb4:	425b      	negs	r3, r3
 8002cb6:	e000      	b.n	8002cba <rfalWakeUpModeStart+0x18a>
 8002cb8:	2300      	movs	r3, #0
 8002cba:	2117      	movs	r1, #23
 8002cbc:	187a      	adds	r2, r7, r1
 8002cbe:	7812      	ldrb	r2, [r2, #0]
 8002cc0:	b252      	sxtb	r2, r2
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	b25a      	sxtb	r2, r3
 8002cc6:	187b      	adds	r3, r7, r1
 8002cc8:	701a      	strb	r2, [r3, #0]
    aux |= (uint8_t)( gRFAL.wum.cfg.skipCal                             ? ST25R200_REG_WAKEUP_CONF2_skip_cal   : 0x00U );
 8002cca:	4b7d      	ldr	r3, [pc, #500]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002ccc:	2258      	movs	r2, #88	@ 0x58
 8002cce:	5c9b      	ldrb	r3, [r3, r2]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d001      	beq.n	8002cd8 <rfalWakeUpModeStart+0x1a8>
 8002cd4:	2340      	movs	r3, #64	@ 0x40
 8002cd6:	e000      	b.n	8002cda <rfalWakeUpModeStart+0x1aa>
 8002cd8:	2300      	movs	r3, #0
 8002cda:	2117      	movs	r1, #23
 8002cdc:	187a      	adds	r2, r7, r1
 8002cde:	7812      	ldrb	r2, [r2, #0]
 8002ce0:	b252      	sxtb	r2, r2
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	b25a      	sxtb	r2, r3
 8002ce6:	187b      	adds	r3, r7, r1
 8002ce8:	701a      	strb	r2, [r3, #0]
    aux |= (uint8_t)( gRFAL.wum.cfg.delCal                              ? 0x00U : ST25R200_REG_WAKEUP_CONF2_skip_twcal );
 8002cea:	4b75      	ldr	r3, [pc, #468]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002cec:	225a      	movs	r2, #90	@ 0x5a
 8002cee:	5c9b      	ldrb	r3, [r3, r2]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d001      	beq.n	8002cf8 <rfalWakeUpModeStart+0x1c8>
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	e000      	b.n	8002cfa <rfalWakeUpModeStart+0x1ca>
 8002cf8:	2320      	movs	r3, #32
 8002cfa:	2117      	movs	r1, #23
 8002cfc:	187a      	adds	r2, r7, r1
 8002cfe:	7812      	ldrb	r2, [r2, #0]
 8002d00:	b252      	sxtb	r2, r2
 8002d02:	4313      	orrs	r3, r2
 8002d04:	b25a      	sxtb	r2, r3
 8002d06:	187b      	adds	r3, r7, r1
 8002d08:	701a      	strb	r2, [r3, #0]
    aux |= (uint8_t)( gRFAL.wum.cfg.delRef                              ? 0x00U : ST25R200_REG_WAKEUP_CONF2_skip_twref );
 8002d0a:	4b6d      	ldr	r3, [pc, #436]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002d0c:	225b      	movs	r2, #91	@ 0x5b
 8002d0e:	5c9b      	ldrb	r3, [r3, r2]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <rfalWakeUpModeStart+0x1e8>
 8002d14:	2300      	movs	r3, #0
 8002d16:	e000      	b.n	8002d1a <rfalWakeUpModeStart+0x1ea>
 8002d18:	2310      	movs	r3, #16
 8002d1a:	2117      	movs	r1, #23
 8002d1c:	187a      	adds	r2, r7, r1
 8002d1e:	7812      	ldrb	r2, [r2, #0]
 8002d20:	b252      	sxtb	r2, r2
 8002d22:	4313      	orrs	r3, r2
 8002d24:	b25a      	sxtb	r2, r3
 8002d26:	187b      	adds	r3, r7, r1
 8002d28:	701a      	strb	r2, [r3, #0]
    aux |= (uint8_t)( gRFAL.wum.cfg.autoAvg                             ? ST25R200_REG_WAKEUP_CONF2_iq_uaaref  : 0x00U );
 8002d2a:	4b65      	ldr	r3, [pc, #404]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002d2c:	2257      	movs	r2, #87	@ 0x57
 8002d2e:	5c9b      	ldrb	r3, [r3, r2]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d001      	beq.n	8002d38 <rfalWakeUpModeStart+0x208>
 8002d34:	2308      	movs	r3, #8
 8002d36:	e000      	b.n	8002d3a <rfalWakeUpModeStart+0x20a>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	2117      	movs	r1, #23
 8002d3c:	187a      	adds	r2, r7, r1
 8002d3e:	7812      	ldrb	r2, [r2, #0]
 8002d40:	b252      	sxtb	r2, r2
 8002d42:	4313      	orrs	r3, r2
 8002d44:	b25a      	sxtb	r2, r3
 8002d46:	187b      	adds	r3, r7, r1
 8002d48:	701a      	strb	r2, [r3, #0]
    aux |= (uint8_t)( (gRFAL.wum.cfg.measFil == RFAL_WUM_MEAS_FIL_FAST) ? ST25R200_REG_WAKEUP_CONF2_td_mf      : 0x00U );
 8002d4a:	4b5d      	ldr	r3, [pc, #372]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002d4c:	225d      	movs	r2, #93	@ 0x5d
 8002d4e:	5c9b      	ldrb	r3, [r3, r2]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d101      	bne.n	8002d58 <rfalWakeUpModeStart+0x228>
 8002d54:	2304      	movs	r3, #4
 8002d56:	e000      	b.n	8002d5a <rfalWakeUpModeStart+0x22a>
 8002d58:	2300      	movs	r3, #0
 8002d5a:	2117      	movs	r1, #23
 8002d5c:	187a      	adds	r2, r7, r1
 8002d5e:	7812      	ldrb	r2, [r2, #0]
 8002d60:	b252      	sxtb	r2, r2
 8002d62:	4313      	orrs	r3, r2
 8002d64:	b25a      	sxtb	r2, r3
 8002d66:	187b      	adds	r3, r7, r1
 8002d68:	701a      	strb	r2, [r3, #0]
    aux |= (uint8_t)( (uint8_t)gRFAL.wum.cfg.measDur & ST25R200_REG_WAKEUP_CONF2_td_mt_mask );
 8002d6a:	4b55      	ldr	r3, [pc, #340]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002d6c:	225c      	movs	r2, #92	@ 0x5c
 8002d6e:	5c9b      	ldrb	r3, [r3, r2]
 8002d70:	b25b      	sxtb	r3, r3
 8002d72:	2203      	movs	r2, #3
 8002d74:	4013      	ands	r3, r2
 8002d76:	b25a      	sxtb	r2, r3
 8002d78:	187b      	adds	r3, r7, r1
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	b25b      	sxtb	r3, r3
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	b25a      	sxtb	r2, r3
 8002d82:	187b      	adds	r3, r7, r1
 8002d84:	701a      	strb	r2, [r3, #0]
    
    st25r200WriteRegister( ST25R200_REG_WAKEUP_CONF2, aux );
 8002d86:	187b      	adds	r3, r7, r1
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	0019      	movs	r1, r3
 8002d8c:	2029      	movs	r0, #41	@ 0x29
 8002d8e:	f000 fddc 	bl	800394a <st25r200WriteRegister>
    
    
    /* Check if a manual reference is to be obtained */
    if( (!gRFAL.wum.cfg.autoAvg)                                                                  && 
 8002d92:	4b4b      	ldr	r3, [pc, #300]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002d94:	2257      	movs	r2, #87	@ 0x57
 8002d96:	5c9b      	ldrb	r3, [r3, r2]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	4053      	eors	r3, r2
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d02a      	beq.n	8002df8 <rfalWakeUpModeStart+0x2c8>
        (( (gRFAL.wum.cfg.I.reference == RFAL_WUM_REFERENCE_AUTO) && (gRFAL.wum.cfg.I.enabled) )  || 
 8002da2:	4b47      	ldr	r3, [pc, #284]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002da4:	2260      	movs	r2, #96	@ 0x60
 8002da6:	5c9b      	ldrb	r3, [r3, r2]
    if( (!gRFAL.wum.cfg.autoAvg)                                                                  && 
 8002da8:	2bff      	cmp	r3, #255	@ 0xff
 8002daa:	d104      	bne.n	8002db6 <rfalWakeUpModeStart+0x286>
        (( (gRFAL.wum.cfg.I.reference == RFAL_WUM_REFERENCE_AUTO) && (gRFAL.wum.cfg.I.enabled) )  || 
 8002dac:	4b44      	ldr	r3, [pc, #272]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002dae:	225e      	movs	r2, #94	@ 0x5e
 8002db0:	5c9b      	ldrb	r3, [r3, r2]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d109      	bne.n	8002dca <rfalWakeUpModeStart+0x29a>
         ( (gRFAL.wum.cfg.Q.reference == RFAL_WUM_REFERENCE_AUTO) && (gRFAL.wum.cfg.Q.enabled) ))    )
 8002db6:	4b42      	ldr	r3, [pc, #264]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002db8:	2266      	movs	r2, #102	@ 0x66
 8002dba:	5c9b      	ldrb	r3, [r3, r2]
        (( (gRFAL.wum.cfg.I.reference == RFAL_WUM_REFERENCE_AUTO) && (gRFAL.wum.cfg.I.enabled) )  || 
 8002dbc:	2bff      	cmp	r3, #255	@ 0xff
 8002dbe:	d11b      	bne.n	8002df8 <rfalWakeUpModeStart+0x2c8>
         ( (gRFAL.wum.cfg.Q.reference == RFAL_WUM_REFERENCE_AUTO) && (gRFAL.wum.cfg.Q.enabled) ))    )
 8002dc0:	4b3f      	ldr	r3, [pc, #252]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002dc2:	2264      	movs	r2, #100	@ 0x64
 8002dc4:	5c9b      	ldrb	r3, [r3, r2]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d016      	beq.n	8002df8 <rfalWakeUpModeStart+0x2c8>
    {
        /* Disable calibration automatics, perform manual calibration before reference measurement */
        st25r200SetRegisterBits( ST25R200_REG_WAKEUP_CONF2, (ST25R200_REG_WAKEUP_CONF2_skip_cal | ST25R200_REG_WAKEUP_CONF2_skip_recal) );
 8002dca:	21c0      	movs	r1, #192	@ 0xc0
 8002dcc:	2029      	movs	r0, #41	@ 0x29
 8002dce:	f000 ff15 	bl	8003bfc <st25r200SetRegisterBits>
        
        /* Perform Manual Calibration and enter PD mode*/
        st25r200CalibrateWU( NULL, NULL );
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	2000      	movs	r0, #0
 8002dd6:	f000 fb09 	bl	80033ec <st25r200CalibrateWU>
        st25r200ClrRegisterBits( ST25R200_REG_OPERATION, ST25R200_REG_OPERATION_en );
 8002dda:	2102      	movs	r1, #2
 8002ddc:	2000      	movs	r0, #0
 8002dde:	f000 fec8 	bl	8003b72 <st25r200ClrRegisterBits>
        
        platformDelay( RFAL_PD_SETTLE );
 8002de2:	2003      	movs	r0, #3
 8002de4:	f001 fbc6 	bl	8004574 <HAL_Delay>
        st25r200MeasureWU( &measI, &measQ );
 8002de8:	230e      	movs	r3, #14
 8002dea:	18fa      	adds	r2, r7, r3
 8002dec:	230f      	movs	r3, #15
 8002dee:	18fb      	adds	r3, r7, r3
 8002df0:	0011      	movs	r1, r2
 8002df2:	0018      	movs	r0, r3
 8002df4:	f000 fb26 	bl	8003444 <st25r200MeasureWU>
    }
    
    
    /*******************************************************************************/
    /* Check if I-Channel is to be checked */
    if( gRFAL.wum.cfg.I.enabled )
 8002df8:	4b31      	ldr	r3, [pc, #196]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002dfa:	225e      	movs	r2, #94	@ 0x5e
 8002dfc:	5c9b      	ldrb	r3, [r3, r2]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d060      	beq.n	8002ec4 <rfalWakeUpModeStart+0x394>
    {
        st25r200ChangeRegisterBits( ST25R200_REG_WU_I_DELTA, ST25R200_REG_WU_I_DELTA_i_diff_mask, gRFAL.wum.cfg.I.delta );
 8002e02:	4b2f      	ldr	r3, [pc, #188]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002e04:	225f      	movs	r2, #95	@ 0x5f
 8002e06:	5c9b      	ldrb	r3, [r3, r2]
 8002e08:	001a      	movs	r2, r3
 8002e0a:	213f      	movs	r1, #63	@ 0x3f
 8002e0c:	202b      	movs	r0, #43	@ 0x2b
 8002e0e:	f000 ff30 	bl	8003c72 <st25r200ChangeRegisterBits>
        
        aux  = 0U;
 8002e12:	2317      	movs	r3, #23
 8002e14:	18fb      	adds	r3, r7, r3
 8002e16:	2200      	movs	r2, #0
 8002e18:	701a      	strb	r2, [r3, #0]
        aux |= (uint8_t)(gRFAL.wum.cfg.I.aaInclMeas ? ST25R200_REG_WU_I_CONF_i_iirqm : 0x00U);
 8002e1a:	4b29      	ldr	r3, [pc, #164]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002e1c:	2262      	movs	r2, #98	@ 0x62
 8002e1e:	5c9b      	ldrb	r3, [r3, r2]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <rfalWakeUpModeStart+0x2f8>
 8002e24:	2340      	movs	r3, #64	@ 0x40
 8002e26:	e000      	b.n	8002e2a <rfalWakeUpModeStart+0x2fa>
 8002e28:	2300      	movs	r3, #0
 8002e2a:	2117      	movs	r1, #23
 8002e2c:	187a      	adds	r2, r7, r1
 8002e2e:	7812      	ldrb	r2, [r2, #0]
 8002e30:	b252      	sxtb	r2, r2
 8002e32:	4313      	orrs	r3, r2
 8002e34:	b25a      	sxtb	r2, r3
 8002e36:	187b      	adds	r3, r7, r1
 8002e38:	701a      	strb	r2, [r3, #0]
        aux |= (uint8_t)(((uint8_t)gRFAL.wum.cfg.I.aaWeight << ST25R200_REG_WU_I_CONF_i_aaw_shift) & ST25R200_REG_WU_I_CONF_i_aaw_mask);
 8002e3a:	4b21      	ldr	r3, [pc, #132]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002e3c:	2263      	movs	r2, #99	@ 0x63
 8002e3e:	5c9b      	ldrb	r3, [r3, r2]
 8002e40:	b25b      	sxtb	r3, r3
 8002e42:	011b      	lsls	r3, r3, #4
 8002e44:	b25b      	sxtb	r3, r3
 8002e46:	2230      	movs	r2, #48	@ 0x30
 8002e48:	4013      	ands	r3, r2
 8002e4a:	b25a      	sxtb	r2, r3
 8002e4c:	187b      	adds	r3, r7, r1
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	b25b      	sxtb	r3, r3
 8002e52:	4313      	orrs	r3, r2
 8002e54:	b25a      	sxtb	r2, r3
 8002e56:	187b      	adds	r3, r7, r1
 8002e58:	701a      	strb	r2, [r3, #0]
        aux |= (uint8_t)(gRFAL.wum.cfg.I.threshold & ST25R200_REG_WU_I_CONF_i_tdi_en_mask);
 8002e5a:	4b19      	ldr	r3, [pc, #100]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002e5c:	2261      	movs	r2, #97	@ 0x61
 8002e5e:	5c9b      	ldrb	r3, [r3, r2]
 8002e60:	b25b      	sxtb	r3, r3
 8002e62:	2207      	movs	r2, #7
 8002e64:	4013      	ands	r3, r2
 8002e66:	b25a      	sxtb	r2, r3
 8002e68:	187b      	adds	r3, r7, r1
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	b25b      	sxtb	r3, r3
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	b25a      	sxtb	r2, r3
 8002e72:	187b      	adds	r3, r7, r1
 8002e74:	701a      	strb	r2, [r3, #0]
        st25r200WriteRegister( ST25R200_REG_WU_I_CONF, aux );
 8002e76:	187b      	adds	r3, r7, r1
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	0019      	movs	r1, r3
 8002e7c:	202a      	movs	r0, #42	@ 0x2a
 8002e7e:	f000 fd64 	bl	800394a <st25r200WriteRegister>
        
        if( !gRFAL.wum.cfg.autoAvg )
 8002e82:	4b0f      	ldr	r3, [pc, #60]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002e84:	2257      	movs	r2, #87	@ 0x57
 8002e86:	5c9b      	ldrb	r3, [r3, r2]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	4053      	eors	r3, r2
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00f      	beq.n	8002eb2 <rfalWakeUpModeStart+0x382>
        {
            /* Set reference manually */
            st25r200WriteRegister(ST25R200_REG_WU_I_REF, ((gRFAL.wum.cfg.I.reference == RFAL_WUM_REFERENCE_AUTO) ? measI : gRFAL.wum.cfg.I.reference) );
 8002e92:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002e94:	2260      	movs	r2, #96	@ 0x60
 8002e96:	5c9b      	ldrb	r3, [r3, r2]
 8002e98:	2bff      	cmp	r3, #255	@ 0xff
 8002e9a:	d003      	beq.n	8002ea4 <rfalWakeUpModeStart+0x374>
 8002e9c:	4b08      	ldr	r3, [pc, #32]	@ (8002ec0 <rfalWakeUpModeStart+0x390>)
 8002e9e:	2260      	movs	r2, #96	@ 0x60
 8002ea0:	5c9b      	ldrb	r3, [r3, r2]
 8002ea2:	e002      	b.n	8002eaa <rfalWakeUpModeStart+0x37a>
 8002ea4:	230f      	movs	r3, #15
 8002ea6:	18fb      	adds	r3, r7, r3
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	0019      	movs	r1, r3
 8002eac:	202d      	movs	r0, #45	@ 0x2d
 8002eae:	f000 fd4c 	bl	800394a <st25r200WriteRegister>
        }
        
        irqs |= ST25R200_IRQ_MASK_WUI;
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	2280      	movs	r2, #128	@ 0x80
 8002eb6:	02d2      	lsls	r2, r2, #11
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
 8002ebc:	e006      	b.n	8002ecc <rfalWakeUpModeStart+0x39c>
 8002ebe:	46c0      	nop			@ (mov r8, r8)
 8002ec0:	200001a8 	.word	0x200001a8
    }
    else
    {
        st25r200ClrRegisterBits( ST25R200_REG_WU_I_CONF, ST25R200_REG_WU_I_CONF_i_tdi_en_mask );
 8002ec4:	2107      	movs	r1, #7
 8002ec6:	202a      	movs	r0, #42	@ 0x2a
 8002ec8:	f000 fe53 	bl	8003b72 <st25r200ClrRegisterBits>
    }
    
    /*******************************************************************************/
    /* Check if Q-Channel is to be checked */
    if( gRFAL.wum.cfg.Q.enabled )
 8002ecc:	4b46      	ldr	r3, [pc, #280]	@ (8002fe8 <rfalWakeUpModeStart+0x4b8>)
 8002ece:	2264      	movs	r2, #100	@ 0x64
 8002ed0:	5c9b      	ldrb	r3, [r3, r2]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d05d      	beq.n	8002f92 <rfalWakeUpModeStart+0x462>
    {
        st25r200ChangeRegisterBits( ST25R200_REG_WU_Q_DELTA, ST25R200_REG_WU_Q_DELTA_q_diff_mask, gRFAL.wum.cfg.Q.delta );
 8002ed6:	4b44      	ldr	r3, [pc, #272]	@ (8002fe8 <rfalWakeUpModeStart+0x4b8>)
 8002ed8:	2265      	movs	r2, #101	@ 0x65
 8002eda:	5c9b      	ldrb	r3, [r3, r2]
 8002edc:	001a      	movs	r2, r3
 8002ede:	213f      	movs	r1, #63	@ 0x3f
 8002ee0:	2030      	movs	r0, #48	@ 0x30
 8002ee2:	f000 fec6 	bl	8003c72 <st25r200ChangeRegisterBits>
        
        aux = 0U;
 8002ee6:	2317      	movs	r3, #23
 8002ee8:	18fb      	adds	r3, r7, r3
 8002eea:	2200      	movs	r2, #0
 8002eec:	701a      	strb	r2, [r3, #0]
        aux |= (uint8_t)(gRFAL.wum.cfg.Q.aaInclMeas ? ST25R200_REG_WU_Q_CONF_q_iirqm : 0x00U);
 8002eee:	4b3e      	ldr	r3, [pc, #248]	@ (8002fe8 <rfalWakeUpModeStart+0x4b8>)
 8002ef0:	2268      	movs	r2, #104	@ 0x68
 8002ef2:	5c9b      	ldrb	r3, [r3, r2]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d001      	beq.n	8002efc <rfalWakeUpModeStart+0x3cc>
 8002ef8:	2340      	movs	r3, #64	@ 0x40
 8002efa:	e000      	b.n	8002efe <rfalWakeUpModeStart+0x3ce>
 8002efc:	2300      	movs	r3, #0
 8002efe:	2117      	movs	r1, #23
 8002f00:	187a      	adds	r2, r7, r1
 8002f02:	7812      	ldrb	r2, [r2, #0]
 8002f04:	b252      	sxtb	r2, r2
 8002f06:	4313      	orrs	r3, r2
 8002f08:	b25a      	sxtb	r2, r3
 8002f0a:	187b      	adds	r3, r7, r1
 8002f0c:	701a      	strb	r2, [r3, #0]
        aux |= (uint8_t)(((uint8_t)gRFAL.wum.cfg.Q.aaWeight << ST25R200_REG_WU_Q_CONF_q_aaw_shift) & ST25R200_REG_WU_Q_CONF_q_aaw_mask);
 8002f0e:	4b36      	ldr	r3, [pc, #216]	@ (8002fe8 <rfalWakeUpModeStart+0x4b8>)
 8002f10:	2269      	movs	r2, #105	@ 0x69
 8002f12:	5c9b      	ldrb	r3, [r3, r2]
 8002f14:	b25b      	sxtb	r3, r3
 8002f16:	011b      	lsls	r3, r3, #4
 8002f18:	b25b      	sxtb	r3, r3
 8002f1a:	2230      	movs	r2, #48	@ 0x30
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	b25a      	sxtb	r2, r3
 8002f20:	187b      	adds	r3, r7, r1
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	b25b      	sxtb	r3, r3
 8002f26:	4313      	orrs	r3, r2
 8002f28:	b25a      	sxtb	r2, r3
 8002f2a:	187b      	adds	r3, r7, r1
 8002f2c:	701a      	strb	r2, [r3, #0]
        aux |= (uint8_t)(gRFAL.wum.cfg.Q.threshold & ST25R200_REG_WU_Q_CONF_q_tdi_en_mask);
 8002f2e:	4b2e      	ldr	r3, [pc, #184]	@ (8002fe8 <rfalWakeUpModeStart+0x4b8>)
 8002f30:	2267      	movs	r2, #103	@ 0x67
 8002f32:	5c9b      	ldrb	r3, [r3, r2]
 8002f34:	b25b      	sxtb	r3, r3
 8002f36:	2207      	movs	r2, #7
 8002f38:	4013      	ands	r3, r2
 8002f3a:	b25a      	sxtb	r2, r3
 8002f3c:	187b      	adds	r3, r7, r1
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	b25b      	sxtb	r3, r3
 8002f42:	4313      	orrs	r3, r2
 8002f44:	b25a      	sxtb	r2, r3
 8002f46:	187b      	adds	r3, r7, r1
 8002f48:	701a      	strb	r2, [r3, #0]
        st25r200WriteRegister( ST25R200_REG_WU_Q_CONF, aux );
 8002f4a:	187b      	adds	r3, r7, r1
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	0019      	movs	r1, r3
 8002f50:	202f      	movs	r0, #47	@ 0x2f
 8002f52:	f000 fcfa 	bl	800394a <st25r200WriteRegister>
        
        if( !gRFAL.wum.cfg.autoAvg )
 8002f56:	4b24      	ldr	r3, [pc, #144]	@ (8002fe8 <rfalWakeUpModeStart+0x4b8>)
 8002f58:	2257      	movs	r2, #87	@ 0x57
 8002f5a:	5c9b      	ldrb	r3, [r3, r2]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	4053      	eors	r3, r2
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00f      	beq.n	8002f86 <rfalWakeUpModeStart+0x456>
        {
            /* Set reference manually */
            st25r200WriteRegister(ST25R200_REG_WU_Q_REF, ((gRFAL.wum.cfg.Q.reference == RFAL_WUM_REFERENCE_AUTO) ? measQ : gRFAL.wum.cfg.Q.reference) );
 8002f66:	4b20      	ldr	r3, [pc, #128]	@ (8002fe8 <rfalWakeUpModeStart+0x4b8>)
 8002f68:	2266      	movs	r2, #102	@ 0x66
 8002f6a:	5c9b      	ldrb	r3, [r3, r2]
 8002f6c:	2bff      	cmp	r3, #255	@ 0xff
 8002f6e:	d003      	beq.n	8002f78 <rfalWakeUpModeStart+0x448>
 8002f70:	4b1d      	ldr	r3, [pc, #116]	@ (8002fe8 <rfalWakeUpModeStart+0x4b8>)
 8002f72:	2266      	movs	r2, #102	@ 0x66
 8002f74:	5c9b      	ldrb	r3, [r3, r2]
 8002f76:	e002      	b.n	8002f7e <rfalWakeUpModeStart+0x44e>
 8002f78:	230e      	movs	r3, #14
 8002f7a:	18fb      	adds	r3, r7, r3
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	0019      	movs	r1, r3
 8002f80:	2032      	movs	r0, #50	@ 0x32
 8002f82:	f000 fce2 	bl	800394a <st25r200WriteRegister>
        }
        
        irqs |= ST25R200_IRQ_MASK_WUQ;
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	2280      	movs	r2, #128	@ 0x80
 8002f8a:	0312      	lsls	r2, r2, #12
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	613b      	str	r3, [r7, #16]
 8002f90:	e003      	b.n	8002f9a <rfalWakeUpModeStart+0x46a>
    }
    else
    {
        st25r200ClrRegisterBits( ST25R200_REG_WU_Q_CONF, ST25R200_REG_WU_Q_CONF_q_tdi_en_mask );
 8002f92:	2107      	movs	r1, #7
 8002f94:	202f      	movs	r0, #47	@ 0x2f
 8002f96:	f000 fdec 	bl	8003b72 <st25r200ClrRegisterBits>
    }
    
    /* Disable and clear all interrupts except Wake-Up IRQs */
    st25r200DisableInterrupts( ST25R200_IRQ_MASK_ALL );
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	425b      	negs	r3, r3
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	f001 f9f9 	bl	8004396 <st25r200DisableInterrupts>
    st25r200GetInterrupt( irqs );
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	f001 f99c 	bl	80042e4 <st25r200GetInterrupt>
    st25r200EnableInterrupts( irqs );
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	0018      	movs	r0, r3
 8002fb0:	f001 f9e4 	bl	800437c <st25r200EnableInterrupts>
    
    /* Disable Oscilattor, Tx, Rx and Regulators */
    st25r200ClrRegisterBits( ST25R200_REG_OPERATION, (ST25R200_REG_OPERATION_tx_en | ST25R200_REG_OPERATION_rx_en | ST25R200_REG_OPERATION_am_en | ST25R200_REG_OPERATION_en) );
 8002fb4:	213a      	movs	r1, #58	@ 0x3a
 8002fb6:	2000      	movs	r0, #0
 8002fb8:	f000 fddb 	bl	8003b72 <st25r200ClrRegisterBits>
    
    /* Clear WU info struct */
    RFAL_MEMSET(&gRFAL.wum.info, 0x00, sizeof(gRFAL.wum.info)); 
 8002fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002fec <rfalWakeUpModeStart+0x4bc>)
 8002fbe:	2204      	movs	r2, #4
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	0018      	movs	r0, r3
 8002fc4:	f00b fc02 	bl	800e7cc <memset>
    
    gRFAL.wum.state = RFAL_WUM_STATE_ENABLED;
 8002fc8:	4b07      	ldr	r3, [pc, #28]	@ (8002fe8 <rfalWakeUpModeStart+0x4b8>)
 8002fca:	2254      	movs	r2, #84	@ 0x54
 8002fcc:	2102      	movs	r1, #2
 8002fce:	5499      	strb	r1, [r3, r2]
    gRFAL.state     = RFAL_STATE_WUM;
 8002fd0:	4b05      	ldr	r3, [pc, #20]	@ (8002fe8 <rfalWakeUpModeStart+0x4b8>)
 8002fd2:	2205      	movs	r2, #5
 8002fd4:	701a      	strb	r2, [r3, #0]
      
    /* Enable Low Power Wake-Up Mode */
    st25r200SetRegisterBits( ST25R200_REG_OPERATION, ST25R200_REG_OPERATION_wu_en );
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	2000      	movs	r0, #0
 8002fda:	f000 fe0f 	bl	8003bfc <st25r200SetRegisterBits>

    return RFAL_ERR_NONE;
 8002fde:	2300      	movs	r3, #0
}
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b007      	add	sp, #28
 8002fe6:	bd90      	pop	{r4, r7, pc}
 8002fe8:	200001a8 	.word	0x200001a8
 8002fec:	20000212 	.word	0x20000212

08002ff0 <rfalWakeUpModeHasWoke>:


/*******************************************************************************/
bool rfalWakeUpModeHasWoke( void )
{   
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	af00      	add	r7, sp, #0
    return (gRFAL.wum.state >= RFAL_WUM_STATE_ENABLED_WOKE);
 8002ff4:	4b05      	ldr	r3, [pc, #20]	@ (800300c <rfalWakeUpModeHasWoke+0x1c>)
 8002ff6:	2254      	movs	r2, #84	@ 0x54
 8002ff8:	5c9b      	ldrb	r3, [r3, r2]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	419b      	sbcs	r3, r3
 8003000:	425b      	negs	r3, r3
 8003002:	b2db      	uxtb	r3, r3
}
 8003004:	0018      	movs	r0, r3
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	46c0      	nop			@ (mov r8, r8)
 800300c:	200001a8 	.word	0x200001a8

08003010 <rfalRunWakeUpModeWorker>:
}


/*******************************************************************************/
static void rfalRunWakeUpModeWorker( void )
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
    uint32_t irqs;
    uint8_t  aux;
    
    if( gRFAL.state != RFAL_STATE_WUM )
 8003016:	4b26      	ldr	r3, [pc, #152]	@ (80030b0 <rfalRunWakeUpModeWorker+0xa0>)
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	2b05      	cmp	r3, #5
 800301c:	d13d      	bne.n	800309a <rfalRunWakeUpModeWorker+0x8a>
    {
        return;
    }

    switch( gRFAL.wum.state )
 800301e:	4b24      	ldr	r3, [pc, #144]	@ (80030b0 <rfalRunWakeUpModeWorker+0xa0>)
 8003020:	2254      	movs	r2, #84	@ 0x54
 8003022:	5c9b      	ldrb	r3, [r3, r2]
 8003024:	3b02      	subs	r3, #2
 8003026:	2b01      	cmp	r3, #1
 8003028:	d839      	bhi.n	800309e <rfalRunWakeUpModeWorker+0x8e>
    {
        case RFAL_WUM_STATE_ENABLED:
        case RFAL_WUM_STATE_ENABLED_WOKE:
            
            irqs = st25r200GetInterrupt( ( ST25R200_IRQ_MASK_WUT | ST25R200_IRQ_MASK_WUI | ST25R200_IRQ_MASK_WUQ ) );
 800302a:	23e0      	movs	r3, #224	@ 0xe0
 800302c:	031b      	lsls	r3, r3, #12
 800302e:	0018      	movs	r0, r3
 8003030:	f001 f958 	bl	80042e4 <st25r200GetInterrupt>
 8003034:	0003      	movs	r3, r0
 8003036:	607b      	str	r3, [r7, #4]
            if( irqs == ST25R200_IRQ_MASK_NONE )
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d031      	beq.n	80030a2 <rfalRunWakeUpModeWorker+0x92>
               break;  /* No interrupt to process */
            }
            
            /*******************************************************************************/
            /* Check and mark which measurement(s) cause interrupt */
            if((irqs & ST25R200_IRQ_MASK_WUI) != 0U)
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	2380      	movs	r3, #128	@ 0x80
 8003042:	02db      	lsls	r3, r3, #11
 8003044:	4013      	ands	r3, r2
 8003046:	d00c      	beq.n	8003062 <rfalRunWakeUpModeWorker+0x52>
            {
                gRFAL.wum.info.irqWui = true;
 8003048:	4b19      	ldr	r3, [pc, #100]	@ (80030b0 <rfalRunWakeUpModeWorker+0xa0>)
 800304a:	226b      	movs	r2, #107	@ 0x6b
 800304c:	2101      	movs	r1, #1
 800304e:	5499      	strb	r1, [r3, r2]
                st25r200ReadRegister( ST25R200_REG_WU_I_ADC, &aux );
 8003050:	1cfb      	adds	r3, r7, #3
 8003052:	0019      	movs	r1, r3
 8003054:	202c      	movs	r0, #44	@ 0x2c
 8003056:	f000 fc3b 	bl	80038d0 <st25r200ReadRegister>
                gRFAL.wum.state = RFAL_WUM_STATE_ENABLED_WOKE;
 800305a:	4b15      	ldr	r3, [pc, #84]	@ (80030b0 <rfalRunWakeUpModeWorker+0xa0>)
 800305c:	2254      	movs	r2, #84	@ 0x54
 800305e:	2103      	movs	r1, #3
 8003060:	5499      	strb	r1, [r3, r2]
            }
            
            if((irqs & ST25R200_IRQ_MASK_WUQ) != 0U)
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	2380      	movs	r3, #128	@ 0x80
 8003066:	031b      	lsls	r3, r3, #12
 8003068:	4013      	ands	r3, r2
 800306a:	d00c      	beq.n	8003086 <rfalRunWakeUpModeWorker+0x76>
            {
                gRFAL.wum.info.irqWuq = true;
 800306c:	4b10      	ldr	r3, [pc, #64]	@ (80030b0 <rfalRunWakeUpModeWorker+0xa0>)
 800306e:	226c      	movs	r2, #108	@ 0x6c
 8003070:	2101      	movs	r1, #1
 8003072:	5499      	strb	r1, [r3, r2]
                st25r200ReadRegister( ST25R200_REG_WU_Q_ADC, &aux );
 8003074:	1cfb      	adds	r3, r7, #3
 8003076:	0019      	movs	r1, r3
 8003078:	2031      	movs	r0, #49	@ 0x31
 800307a:	f000 fc29 	bl	80038d0 <st25r200ReadRegister>
                gRFAL.wum.state = RFAL_WUM_STATE_ENABLED_WOKE;
 800307e:	4b0c      	ldr	r3, [pc, #48]	@ (80030b0 <rfalRunWakeUpModeWorker+0xa0>)
 8003080:	2254      	movs	r2, #84	@ 0x54
 8003082:	2103      	movs	r1, #3
 8003084:	5499      	strb	r1, [r3, r2]
            }

            if((irqs & ST25R200_IRQ_MASK_WUT) != 0U)
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	2380      	movs	r3, #128	@ 0x80
 800308a:	029b      	lsls	r3, r3, #10
 800308c:	4013      	ands	r3, r2
 800308e:	d00a      	beq.n	80030a6 <rfalRunWakeUpModeWorker+0x96>
            {
                gRFAL.wum.info.irqWut = true;
 8003090:	4b07      	ldr	r3, [pc, #28]	@ (80030b0 <rfalRunWakeUpModeWorker+0xa0>)
 8003092:	226a      	movs	r2, #106	@ 0x6a
 8003094:	2101      	movs	r1, #1
 8003096:	5499      	strb	r1, [r3, r2]
            }
            
            break;
 8003098:	e005      	b.n	80030a6 <rfalRunWakeUpModeWorker+0x96>
        return;
 800309a:	46c0      	nop			@ (mov r8, r8)
 800309c:	e004      	b.n	80030a8 <rfalRunWakeUpModeWorker+0x98>
            
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 800309e:	46c0      	nop			@ (mov r8, r8)
 80030a0:	e002      	b.n	80030a8 <rfalRunWakeUpModeWorker+0x98>
               break;  /* No interrupt to process */
 80030a2:	46c0      	nop			@ (mov r8, r8)
 80030a4:	e000      	b.n	80030a8 <rfalRunWakeUpModeWorker+0x98>
            break;
 80030a6:	46c0      	nop			@ (mov r8, r8)
    }
}
 80030a8:	46bd      	mov	sp, r7
 80030aa:	b002      	add	sp, #8
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	46c0      	nop			@ (mov r8, r8)
 80030b0:	200001a8 	.word	0x200001a8

080030b4 <rfalWakeUpModeStop>:


/*******************************************************************************/
ReturnCode rfalWakeUpModeStop( void )
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
    if( gRFAL.wum.state == RFAL_WUM_STATE_NOT_INIT )
 80030b8:	4b0f      	ldr	r3, [pc, #60]	@ (80030f8 <rfalWakeUpModeStop+0x44>)
 80030ba:	2254      	movs	r2, #84	@ 0x54
 80030bc:	5c9b      	ldrb	r3, [r3, r2]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d101      	bne.n	80030c6 <rfalWakeUpModeStop+0x12>
    {
        return RFAL_ERR_WRONG_STATE;
 80030c2:	2321      	movs	r3, #33	@ 0x21
 80030c4:	e015      	b.n	80030f2 <rfalWakeUpModeStop+0x3e>
    }
    
    gRFAL.wum.state = RFAL_WUM_STATE_NOT_INIT;
 80030c6:	4b0c      	ldr	r3, [pc, #48]	@ (80030f8 <rfalWakeUpModeStop+0x44>)
 80030c8:	2254      	movs	r2, #84	@ 0x54
 80030ca:	2100      	movs	r1, #0
 80030cc:	5499      	strb	r1, [r3, r2]
    
    /* Disable Wake-Up Mode */
    st25r200ClrRegisterBits( ST25R200_REG_OPERATION, ST25R200_REG_OPERATION_wu_en );
 80030ce:	2101      	movs	r1, #1
 80030d0:	2000      	movs	r0, #0
 80030d2:	f000 fd4e 	bl	8003b72 <st25r200ClrRegisterBits>
    st25r200DisableInterrupts( (ST25R200_IRQ_MASK_WUT | ST25R200_IRQ_MASK_WUQ | ST25R200_IRQ_MASK_WUI ) );
 80030d6:	23e0      	movs	r3, #224	@ 0xe0
 80030d8:	031b      	lsls	r3, r3, #12
 80030da:	0018      	movs	r0, r3
 80030dc:	f001 f95b 	bl	8004396 <st25r200DisableInterrupts>
    
    /* Re-Enable the Oscillator and Regulators */
    st25r200OscOn();
 80030e0:	f000 f8bc 	bl	800325c <st25r200OscOn>
    
    /* Stop any ongoing activity */
    st25r200ExecuteCommand( ST25R200_CMD_STOP );
 80030e4:	2062      	movs	r0, #98	@ 0x62
 80030e6:	f000 fcb3 	bl	8003a50 <st25r200ExecuteCommand>
    
    /* Set Analog configurations for Wake-up Off event */
    rfalSetAnalogConfig( (RFAL_ANALOG_CONFIG_TECH_CHIP | RFAL_ANALOG_CONFIG_CHIP_WAKEUP_OFF) );
 80030ea:	2005      	movs	r0, #5
 80030ec:	f005 f87c 	bl	80081e8 <rfalSetAnalogConfig>
      
    return RFAL_ERR_NONE;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	0018      	movs	r0, r3
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	200001a8 	.word	0x200001a8

080030fc <rfalChipChangeRegBits>:
}


/*******************************************************************************/
ReturnCode rfalChipChangeRegBits( uint16_t reg, uint8_t valueMask, uint8_t value )
{
 80030fc:	b590      	push	{r4, r7, lr}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	0004      	movs	r4, r0
 8003104:	0008      	movs	r0, r1
 8003106:	0011      	movs	r1, r2
 8003108:	1dbb      	adds	r3, r7, #6
 800310a:	1c22      	adds	r2, r4, #0
 800310c:	801a      	strh	r2, [r3, #0]
 800310e:	1d7b      	adds	r3, r7, #5
 8003110:	1c02      	adds	r2, r0, #0
 8003112:	701a      	strb	r2, [r3, #0]
 8003114:	1d3b      	adds	r3, r7, #4
 8003116:	1c0a      	adds	r2, r1, #0
 8003118:	701a      	strb	r2, [r3, #0]
    if( !st25r200IsRegValid( (uint8_t)reg) )
 800311a:	1dbb      	adds	r3, r7, #6
 800311c:	881b      	ldrh	r3, [r3, #0]
 800311e:	b2db      	uxtb	r3, r3
 8003120:	0018      	movs	r0, r3
 8003122:	f000 fe8f 	bl	8003e44 <st25r200IsRegValid>
 8003126:	0003      	movs	r3, r0
 8003128:	001a      	movs	r2, r3
 800312a:	2301      	movs	r3, #1
 800312c:	4053      	eors	r3, r2
 800312e:	b2db      	uxtb	r3, r3
 8003130:	2b00      	cmp	r3, #0
 8003132:	d001      	beq.n	8003138 <rfalChipChangeRegBits+0x3c>
    {
        return RFAL_ERR_PARAM;
 8003134:	2307      	movs	r3, #7
 8003136:	e00a      	b.n	800314e <rfalChipChangeRegBits+0x52>
    }
    
    return st25r200ChangeRegisterBits( (uint8_t)reg, valueMask, value );
 8003138:	1dbb      	adds	r3, r7, #6
 800313a:	881b      	ldrh	r3, [r3, #0]
 800313c:	b2d8      	uxtb	r0, r3
 800313e:	1d3b      	adds	r3, r7, #4
 8003140:	781a      	ldrb	r2, [r3, #0]
 8003142:	1d7b      	adds	r3, r7, #5
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	0019      	movs	r1, r3
 8003148:	f000 fd93 	bl	8003c72 <st25r200ChangeRegisterBits>
 800314c:	0003      	movs	r3, r0
}
 800314e:	0018      	movs	r0, r3
 8003150:	46bd      	mov	sp, r7
 8003152:	b003      	add	sp, #12
 8003154:	bd90      	pop	{r4, r7, pc}

08003156 <rfalChipChangeTestRegBits>:


/*******************************************************************************/
ReturnCode rfalChipChangeTestRegBits( uint16_t reg, uint8_t valueMask, uint8_t value )
{
 8003156:	b590      	push	{r4, r7, lr}
 8003158:	b083      	sub	sp, #12
 800315a:	af00      	add	r7, sp, #0
 800315c:	0004      	movs	r4, r0
 800315e:	0008      	movs	r0, r1
 8003160:	0011      	movs	r1, r2
 8003162:	1dbb      	adds	r3, r7, #6
 8003164:	1c22      	adds	r2, r4, #0
 8003166:	801a      	strh	r2, [r3, #0]
 8003168:	1d7b      	adds	r3, r7, #5
 800316a:	1c02      	adds	r2, r0, #0
 800316c:	701a      	strb	r2, [r3, #0]
 800316e:	1d3b      	adds	r3, r7, #4
 8003170:	1c0a      	adds	r2, r1, #0
 8003172:	701a      	strb	r2, [r3, #0]
    return st25r200ChangeTestRegisterBits( (uint8_t)reg, valueMask, value );
 8003174:	1dbb      	adds	r3, r7, #6
 8003176:	881b      	ldrh	r3, [r3, #0]
 8003178:	b2d8      	uxtb	r0, r3
 800317a:	1d3b      	adds	r3, r7, #4
 800317c:	781a      	ldrb	r2, [r3, #0]
 800317e:	1d7b      	adds	r3, r7, #5
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	0019      	movs	r1, r3
 8003184:	f000 fde3 	bl	8003d4e <st25r200ChangeTestRegisterBits>
 8003188:	0003      	movs	r3, r0
}
 800318a:	0018      	movs	r0, r3
 800318c:	46bd      	mov	sp, r7
 800318e:	b003      	add	sp, #12
 8003190:	bd90      	pop	{r4, r7, pc}

08003192 <st25r200WaitAgd>:
 ******************************************************************************
 */
 
/*******************************************************************************/
static ReturnCode st25r200WaitAgd( void )
{
 8003192:	b580      	push	{r7, lr}
 8003194:	b082      	sub	sp, #8
 8003196:	af00      	add	r7, sp, #0
    uint32_t ts;
    
    /* Wait for AGD to become stable whithin a max ST25R200_TOUT_AGD_OK */
    ts = platformGetSysTick();
 8003198:	f7fd fd88 	bl	8000cac <BSP_GetTick>
 800319c:	0003      	movs	r3, r0
 800319e:	607b      	str	r3, [r7, #4]
    while( (platformGetSysTick() < (ts + ST25R200_TOUT_AGD_OK)) )
 80031a0:	e008      	b.n	80031b4 <st25r200WaitAgd+0x22>
    {
        if( st25r200CheckReg( ST25R200_REG_DISPLAY1, ST25R200_REG_DISPLAY1_agd_ok, ST25R200_REG_DISPLAY1_agd_ok ) )
 80031a2:	2240      	movs	r2, #64	@ 0x40
 80031a4:	2140      	movs	r1, #64	@ 0x40
 80031a6:	200f      	movs	r0, #15
 80031a8:	f000 fe22 	bl	8003df0 <st25r200CheckReg>
 80031ac:	1e03      	subs	r3, r0, #0
 80031ae:	d001      	beq.n	80031b4 <st25r200WaitAgd+0x22>
        {
            return RFAL_ERR_NONE;
 80031b0:	2300      	movs	r3, #0
 80031b2:	e008      	b.n	80031c6 <st25r200WaitAgd+0x34>
    while( (platformGetSysTick() < (ts + ST25R200_TOUT_AGD_OK)) )
 80031b4:	f7fd fd7a 	bl	8000cac <BSP_GetTick>
 80031b8:	0003      	movs	r3, r0
 80031ba:	001a      	movs	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	3302      	adds	r3, #2
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d3ee      	bcc.n	80031a2 <st25r200WaitAgd+0x10>
        }
    }
    
    return RFAL_ERR_SYSTEM;
 80031c4:	2308      	movs	r3, #8
}
 80031c6:	0018      	movs	r0, r3
 80031c8:	46bd      	mov	sp, r7
 80031ca:	b002      	add	sp, #8
 80031cc:	bd80      	pop	{r7, pc}
	...

080031d0 <st25r200Initialize>:
* GLOBAL FUNCTIONS
******************************************************************************
*/

ReturnCode st25r200Initialize( void )
{
 80031d0:	b590      	push	{r4, r7, lr}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    /* Ensure a defined chip select state */
    platformSpiDeselect();
 80031d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003250 <st25r200Initialize+0x80>)
 80031d8:	2201      	movs	r2, #1
 80031da:	2101      	movs	r1, #1
 80031dc:	0018      	movs	r0, r3
 80031de:	f001 fdc0 	bl	8004d62 <HAL_GPIO_WritePin>
    platformGpioClear( ST25R_RESET_PORT, ST25R_RESET_PIN );
    platformDelay( ST25R200_RESET_DUR );
#endif /* ST25R_RESET_PIN */
    
    /* Set default state on the ST25R200 */
    st25r200ExecuteCommand( ST25R200_CMD_SET_DEFAULT );
 80031e2:	2060      	movs	r0, #96	@ 0x60
 80031e4:	f000 fc34 	bl	8003a50 <st25r200ExecuteCommand>
    if( !st25r200CheckChipID( NULL ) )
 80031e8:	2000      	movs	r0, #0
 80031ea:	f000 fa52 	bl	8003692 <st25r200CheckChipID>
 80031ee:	0003      	movs	r3, r0
 80031f0:	001a      	movs	r2, r3
 80031f2:	2301      	movs	r3, #1
 80031f4:	4053      	eors	r3, r2
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d006      	beq.n	800320a <st25r200Initialize+0x3a>
    {
        platformErrorHandle();
 80031fc:	4b15      	ldr	r3, [pc, #84]	@ (8003254 <st25r200Initialize+0x84>)
 80031fe:	2187      	movs	r1, #135	@ 0x87
 8003200:	0018      	movs	r0, r3
 8003202:	f00b fa91 	bl	800e728 <_Error_Handler>
        return RFAL_ERR_HW_MISMATCH;
 8003206:	2324      	movs	r3, #36	@ 0x24
 8003208:	e01e      	b.n	8003248 <st25r200Initialize+0x78>
    }
    
    st25r200InitInterrupts();
 800320a:	f000 ff3d 	bl	8004088 <st25r200InitInterrupts>
    st25r200ledInit();
 800320e:	f000 fe2b 	bl	8003e68 <st25r200ledInit>
    
    gST25R200NRT_64fcs = 0;
 8003212:	4b11      	ldr	r3, [pc, #68]	@ (8003258 <st25r200Initialize+0x88>)
 8003214:	2200      	movs	r2, #0
 8003216:	601a      	str	r2, [r3, #0]
    
#endif /* ST25R_SELFTEST */


    /* Enable Oscillator and wait until it gets stable */
    RFAL_EXIT_ON_ERR( ret, st25r200OscOn() );
 8003218:	1dbc      	adds	r4, r7, #6
 800321a:	f000 f81f 	bl	800325c <st25r200OscOn>
 800321e:	0003      	movs	r3, r0
 8003220:	8023      	strh	r3, [r4, #0]
 8003222:	1dbb      	adds	r3, r7, #6
 8003224:	881b      	ldrh	r3, [r3, #0]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d002      	beq.n	8003230 <st25r200Initialize+0x60>
 800322a:	1dbb      	adds	r3, r7, #6
 800322c:	881b      	ldrh	r3, [r3, #0]
 800322e:	e00b      	b.n	8003248 <st25r200Initialize+0x78>
    
    /* Make sure Transmitter and Receiver are disabled */
    st25r200TxRxOff();
 8003230:	2130      	movs	r1, #48	@ 0x30
 8003232:	2000      	movs	r0, #0
 8003234:	f000 fc9d 	bl	8003b72 <st25r200ClrRegisterBits>
    /*******************************************************************************/
#endif /* ST25R_SELFTEST_TIMER */
    
    
    /* After reset all interrupts are enabled, so disable them at first */
    st25r200DisableInterrupts( ST25R200_IRQ_MASK_ALL );
 8003238:	2301      	movs	r3, #1
 800323a:	425b      	negs	r3, r3
 800323c:	0018      	movs	r0, r3
 800323e:	f001 f8aa 	bl	8004396 <st25r200DisableInterrupts>
    
    /* And clear them, just to be sure */
    st25r200ClearInterrupts();
 8003242:	f001 f8b5 	bl	80043b0 <st25r200ClearInterrupts>
    
    return RFAL_ERR_NONE;
 8003246:	2300      	movs	r3, #0
}
 8003248:	0018      	movs	r0, r3
 800324a:	46bd      	mov	sp, r7
 800324c:	b003      	add	sp, #12
 800324e:	bd90      	pop	{r4, r7, pc}
 8003250:	50000400 	.word	0x50000400
 8003254:	0800f0b8 	.word	0x0800f0b8
 8003258:	2000022c 	.word	0x2000022c

0800325c <st25r200OscOn>:
}


/*******************************************************************************/
ReturnCode st25r200OscOn( void )
{
 800325c:	b590      	push	{r4, r7, lr}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
    ReturnCode ret;
    uint8_t    reg;
    
    /* Check if oscillator is already turned on and stable                                              */
    /* Use ST25R200_REG_OP_CONTROL_en instead of ST25R200_REG_AUX_DISPLAY_osc_ok to be on the safe side */
    if( !st25r200IsOscOn() )
 8003262:	2202      	movs	r2, #2
 8003264:	2102      	movs	r1, #2
 8003266:	2000      	movs	r0, #0
 8003268:	f000 fdc2 	bl	8003df0 <st25r200CheckReg>
 800326c:	0003      	movs	r3, r0
 800326e:	001a      	movs	r2, r3
 8003270:	2301      	movs	r3, #1
 8003272:	4053      	eors	r3, r2
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b00      	cmp	r3, #0
 8003278:	d018      	beq.n	80032ac <st25r200OscOn+0x50>
    {
        /* Clear any eventual previous oscillator frequency stable IRQ and enable it */
        st25r200ClearAndEnableInterrupts( ST25R200_IRQ_MASK_OSC );
 800327a:	2380      	movs	r3, #128	@ 0x80
 800327c:	025b      	lsls	r3, r3, #9
 800327e:	0018      	movs	r0, r3
 8003280:	f001 f86c 	bl	800435c <st25r200ClearAndEnableInterrupts>
        
        /* Clear any oscillator IRQ that was potentially pending on ST25R */
        st25r200GetInterrupt( ST25R200_IRQ_MASK_OSC );
 8003284:	2380      	movs	r3, #128	@ 0x80
 8003286:	025b      	lsls	r3, r3, #9
 8003288:	0018      	movs	r0, r3
 800328a:	f001 f82b 	bl	80042e4 <st25r200GetInterrupt>

        /* Enable oscillator and regulator output */
        st25r200SetRegisterBits( ST25R200_REG_OPERATION, ST25R200_REG_OPERATION_en );
 800328e:	2102      	movs	r1, #2
 8003290:	2000      	movs	r0, #0
 8003292:	f000 fcb3 	bl	8003bfc <st25r200SetRegisterBits>

        /* Wait for the oscillator interrupt */
        st25r200WaitForInterruptsTimed( ST25R200_IRQ_MASK_OSC, ST25R200_TOUT_OSC_STABLE );
 8003296:	2380      	movs	r3, #128	@ 0x80
 8003298:	025b      	lsls	r3, r3, #9
 800329a:	2105      	movs	r1, #5
 800329c:	0018      	movs	r0, r3
 800329e:	f000 ffc7 	bl	8004230 <st25r200WaitForInterruptsTimed>
        st25r200DisableInterrupts( ST25R200_IRQ_MASK_OSC );
 80032a2:	2380      	movs	r3, #128	@ 0x80
 80032a4:	025b      	lsls	r3, r3, #9
 80032a6:	0018      	movs	r0, r3
 80032a8:	f001 f875 	bl	8004396 <st25r200DisableInterrupts>
    }
    
    st25r200ReadRegister( ST25R200_REG_DISPLAY1, &reg );
 80032ac:	1d7b      	adds	r3, r7, #5
 80032ae:	0019      	movs	r1, r3
 80032b0:	200f      	movs	r0, #15
 80032b2:	f000 fb0d 	bl	80038d0 <st25r200ReadRegister>
    
    /* Ensure osc_ok flag is set */
    if( (reg & ST25R200_REG_DISPLAY1_osc_ok) != ST25R200_REG_DISPLAY1_osc_ok )
 80032b6:	1d7b      	adds	r3, r7, #5
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	001a      	movs	r2, r3
 80032bc:	2320      	movs	r3, #32
 80032be:	4013      	ands	r3, r2
 80032c0:	d101      	bne.n	80032c6 <st25r200OscOn+0x6a>
    {
        return RFAL_ERR_SYSTEM;
 80032c2:	2308      	movs	r3, #8
 80032c4:	e012      	b.n	80032ec <st25r200OscOn+0x90>
    }
    
    /* Check whether AGD has become stable and wait if needed */
    if( (reg & ST25R200_REG_DISPLAY1_agd_ok) != ST25R200_REG_DISPLAY1_agd_ok )
 80032c6:	1d7b      	adds	r3, r7, #5
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	001a      	movs	r2, r3
 80032cc:	2340      	movs	r3, #64	@ 0x40
 80032ce:	4013      	ands	r3, r2
 80032d0:	d10b      	bne.n	80032ea <st25r200OscOn+0x8e>
    {
        RFAL_EXIT_ON_ERR( ret, st25r200WaitAgd() );
 80032d2:	1dbc      	adds	r4, r7, #6
 80032d4:	f7ff ff5d 	bl	8003192 <st25r200WaitAgd>
 80032d8:	0003      	movs	r3, r0
 80032da:	8023      	strh	r3, [r4, #0]
 80032dc:	1dbb      	adds	r3, r7, #6
 80032de:	881b      	ldrh	r3, [r3, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d002      	beq.n	80032ea <st25r200OscOn+0x8e>
 80032e4:	1dbb      	adds	r3, r7, #6
 80032e6:	881b      	ldrh	r3, [r3, #0]
 80032e8:	e000      	b.n	80032ec <st25r200OscOn+0x90>
    }
    
    return RFAL_ERR_NONE;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	0018      	movs	r0, r3
 80032ee:	46bd      	mov	sp, r7
 80032f0:	b003      	add	sp, #12
 80032f2:	bd90      	pop	{r4, r7, pc}

080032f4 <st25r200AdjustRegulators>:


/*******************************************************************************/
ReturnCode st25r200AdjustRegulators( uint8_t drop, uint16_t* result )
{
 80032f4:	b590      	push	{r4, r7, lr}
 80032f6:	b085      	sub	sp, #20
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	0002      	movs	r2, r0
 80032fc:	6039      	str	r1, [r7, #0]
 80032fe:	1dfb      	adds	r3, r7, #7
 8003300:	701a      	strb	r2, [r3, #0]
    uint8_t res;

    /* Check if target drop is to be updated */
    if( drop != ST25R200_REG_DROP_DO_NOT_SET )
 8003302:	1dfb      	adds	r3, r7, #7
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	2bff      	cmp	r3, #255	@ 0xff
 8003308:	d008      	beq.n	800331c <st25r200AdjustRegulators+0x28>
    {
        st25r200ChangeRegisterBits( ST25R200_REG_REGULATOR, ST25R200_REG_REGULATOR_regd_mask, (drop << ST25R200_REG_REGULATOR_regd_shift) );
 800330a:	1dfb      	adds	r3, r7, #7
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	015b      	lsls	r3, r3, #5
 8003310:	b2db      	uxtb	r3, r3
 8003312:	001a      	movs	r2, r3
 8003314:	21e0      	movs	r1, #224	@ 0xe0
 8003316:	2002      	movs	r0, #2
 8003318:	f000 fcab 	bl	8003c72 <st25r200ChangeRegisterBits>
    }
    
    /* Set voltages to be defined by result of Adjust Regulators command */
    st25r200ClrRegisterBits( ST25R200_REG_GENERAL, ST25R200_REG_GENERAL_reg_s );
 800331c:	2101      	movs	r1, #1
 800331e:	2001      	movs	r0, #1
 8003320:	f000 fc27 	bl	8003b72 <st25r200ClrRegisterBits>

    /* Execute Adjust regulators cmd and retrieve result */
    st25r200ExecuteCommandAndGetResult( ST25R200_CMD_ADJUST_REGULATORS, ST25R200_REG_DISPLAY1, ST25R200_TOUT_ADJUST_REGULATORS, &res );
 8003324:	240f      	movs	r4, #15
 8003326:	193b      	adds	r3, r7, r4
 8003328:	220a      	movs	r2, #10
 800332a:	210f      	movs	r1, #15
 800332c:	2068      	movs	r0, #104	@ 0x68
 800332e:	f000 f821 	bl	8003374 <st25r200ExecuteCommandAndGetResult>

    /* Calculate result in mV */
    res = ((res&ST25R200_REG_DISPLAY1_regc_mask)>>ST25R200_REG_DISPLAY1_regc_shift);
 8003332:	0021      	movs	r1, r4
 8003334:	187b      	adds	r3, r7, r1
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	221f      	movs	r2, #31
 800333a:	4013      	ands	r3, r2
 800333c:	b2da      	uxtb	r2, r3
 800333e:	187b      	adds	r3, r7, r1
 8003340:	701a      	strb	r2, [r3, #0]
    
    if( result != NULL )
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00e      	beq.n	8003366 <st25r200AdjustRegulators+0x72>
    {
        *result  = 2620U;                      /* Minimum regulated voltage 2.62V */
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	4a09      	ldr	r2, [pc, #36]	@ (8003370 <st25r200AdjustRegulators+0x7c>)
 800334c:	801a      	strh	r2, [r3, #0]
        *result += ((uint16_t)res * 80U);      /* 80mV steps                      */
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	881a      	ldrh	r2, [r3, #0]
 8003352:	187b      	adds	r3, r7, r1
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	0019      	movs	r1, r3
 8003358:	2350      	movs	r3, #80	@ 0x50
 800335a:	434b      	muls	r3, r1
 800335c:	b29b      	uxth	r3, r3
 800335e:	18d3      	adds	r3, r2, r3
 8003360:	b29a      	uxth	r2, r3
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	801a      	strh	r2, [r3, #0]
    }
    return RFAL_ERR_NONE;
 8003366:	2300      	movs	r3, #0
}
 8003368:	0018      	movs	r0, r3
 800336a:	46bd      	mov	sp, r7
 800336c:	b005      	add	sp, #20
 800336e:	bd90      	pop	{r4, r7, pc}
 8003370:	00000a3c 	.word	0x00000a3c

08003374 <st25r200ExecuteCommandAndGetResult>:


/*******************************************************************************/
ReturnCode st25r200ExecuteCommandAndGetResult( uint8_t cmd, uint8_t resReg, uint8_t tOut, uint8_t* result )
{
 8003374:	b590      	push	{r4, r7, lr}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	0004      	movs	r4, r0
 800337c:	0008      	movs	r0, r1
 800337e:	0011      	movs	r1, r2
 8003380:	603b      	str	r3, [r7, #0]
 8003382:	1dfb      	adds	r3, r7, #7
 8003384:	1c22      	adds	r2, r4, #0
 8003386:	701a      	strb	r2, [r3, #0]
 8003388:	1dbb      	adds	r3, r7, #6
 800338a:	1c02      	adds	r2, r0, #0
 800338c:	701a      	strb	r2, [r3, #0]
 800338e:	1d7b      	adds	r3, r7, #5
 8003390:	1c0a      	adds	r2, r1, #0
 8003392:	701a      	strb	r2, [r3, #0]
    /* Clear and enable Direct Command interrupt */
    st25r200GetInterrupt( ST25R200_IRQ_MASK_DCT );
 8003394:	2380      	movs	r3, #128	@ 0x80
 8003396:	035b      	lsls	r3, r3, #13
 8003398:	0018      	movs	r0, r3
 800339a:	f000 ffa3 	bl	80042e4 <st25r200GetInterrupt>
    st25r200EnableInterrupts( ST25R200_IRQ_MASK_DCT );
 800339e:	2380      	movs	r3, #128	@ 0x80
 80033a0:	035b      	lsls	r3, r3, #13
 80033a2:	0018      	movs	r0, r3
 80033a4:	f000 ffea 	bl	800437c <st25r200EnableInterrupts>

    st25r200ExecuteCommand( cmd );
 80033a8:	1dfb      	adds	r3, r7, #7
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	0018      	movs	r0, r3
 80033ae:	f000 fb4f 	bl	8003a50 <st25r200ExecuteCommand>

    st25r200WaitForInterruptsTimed( ST25R200_IRQ_MASK_DCT, tOut );
 80033b2:	1d7b      	adds	r3, r7, #5
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	2380      	movs	r3, #128	@ 0x80
 80033ba:	035b      	lsls	r3, r3, #13
 80033bc:	0011      	movs	r1, r2
 80033be:	0018      	movs	r0, r3
 80033c0:	f000 ff36 	bl	8004230 <st25r200WaitForInterruptsTimed>
    st25r200DisableInterrupts( ST25R200_IRQ_MASK_DCT );
 80033c4:	2380      	movs	r3, #128	@ 0x80
 80033c6:	035b      	lsls	r3, r3, #13
 80033c8:	0018      	movs	r0, r3
 80033ca:	f000 ffe4 	bl	8004396 <st25r200DisableInterrupts>

    /* After execution read out the result if the pointer is not NULL */
    if( result != NULL )
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d006      	beq.n	80033e2 <st25r200ExecuteCommandAndGetResult+0x6e>
    {
        st25r200ReadRegister( resReg, result );
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	1dbb      	adds	r3, r7, #6
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	0011      	movs	r1, r2
 80033dc:	0018      	movs	r0, r3
 80033de:	f000 fa77 	bl	80038d0 <st25r200ReadRegister>
    }

    return RFAL_ERR_NONE;
 80033e2:	2300      	movs	r3, #0

}
 80033e4:	0018      	movs	r0, r3
 80033e6:	46bd      	mov	sp, r7
 80033e8:	b003      	add	sp, #12
 80033ea:	bd90      	pop	{r4, r7, pc}

080033ec <st25r200CalibrateWU>:
}


/*******************************************************************************/
ReturnCode st25r200CalibrateWU( uint8_t* resI, uint8_t* resQ )
{
 80033ec:	b5b0      	push	{r4, r5, r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
    ReturnCode ret;
    
    RFAL_EXIT_ON_ERR( ret, st25r200ExecuteCommandAndGetResult( ST25R200_CMD_CALIBRATE_WU, 0, ST25R200_TOUT_MEASUREMENT, NULL ) );
 80033f6:	250e      	movs	r5, #14
 80033f8:	197c      	adds	r4, r7, r5
 80033fa:	2300      	movs	r3, #0
 80033fc:	2202      	movs	r2, #2
 80033fe:	2100      	movs	r1, #0
 8003400:	2074      	movs	r0, #116	@ 0x74
 8003402:	f7ff ffb7 	bl	8003374 <st25r200ExecuteCommandAndGetResult>
 8003406:	0003      	movs	r3, r0
 8003408:	8023      	strh	r3, [r4, #0]
 800340a:	002a      	movs	r2, r5
 800340c:	18bb      	adds	r3, r7, r2
 800340e:	881b      	ldrh	r3, [r3, #0]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d002      	beq.n	800341a <st25r200CalibrateWU+0x2e>
 8003414:	18bb      	adds	r3, r7, r2
 8003416:	881b      	ldrh	r3, [r3, #0]
 8003418:	e010      	b.n	800343c <st25r200CalibrateWU+0x50>
    
    if( resI != NULL )
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d004      	beq.n	800342a <st25r200CalibrateWU+0x3e>
    {
        st25r200ReadRegister( ST25R200_REG_WU_I_CAL, resI );
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	0019      	movs	r1, r3
 8003424:	202e      	movs	r0, #46	@ 0x2e
 8003426:	f000 fa53 	bl	80038d0 <st25r200ReadRegister>
    }
    
    if( resQ != NULL )
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d004      	beq.n	800343a <st25r200CalibrateWU+0x4e>
    {
        st25r200ReadRegister( ST25R200_REG_WU_Q_CAL, resQ );
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	0019      	movs	r1, r3
 8003434:	2033      	movs	r0, #51	@ 0x33
 8003436:	f000 fa4b 	bl	80038d0 <st25r200ReadRegister>
    }
    
    return RFAL_ERR_NONE;
 800343a:	2300      	movs	r3, #0
}
 800343c:	0018      	movs	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	b004      	add	sp, #16
 8003442:	bdb0      	pop	{r4, r5, r7, pc}

08003444 <st25r200MeasureWU>:


/*******************************************************************************/
ReturnCode st25r200MeasureWU( uint8_t* resI, uint8_t* resQ )
{
 8003444:	b5b0      	push	{r4, r5, r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	6039      	str	r1, [r7, #0]
    ReturnCode ret;
    
    RFAL_EXIT_ON_ERR( ret, st25r200ExecuteCommandAndGetResult( ST25R200_CMD_MEASURE_WU, 0, ST25R200_TOUT_MEASUREMENT, NULL ) );
 800344e:	250e      	movs	r5, #14
 8003450:	197c      	adds	r4, r7, r5
 8003452:	2300      	movs	r3, #0
 8003454:	2202      	movs	r2, #2
 8003456:	2100      	movs	r1, #0
 8003458:	2078      	movs	r0, #120	@ 0x78
 800345a:	f7ff ff8b 	bl	8003374 <st25r200ExecuteCommandAndGetResult>
 800345e:	0003      	movs	r3, r0
 8003460:	8023      	strh	r3, [r4, #0]
 8003462:	002a      	movs	r2, r5
 8003464:	18bb      	adds	r3, r7, r2
 8003466:	881b      	ldrh	r3, [r3, #0]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d002      	beq.n	8003472 <st25r200MeasureWU+0x2e>
 800346c:	18bb      	adds	r3, r7, r2
 800346e:	881b      	ldrh	r3, [r3, #0]
 8003470:	e010      	b.n	8003494 <st25r200MeasureWU+0x50>
    
    if( resI != NULL )
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d004      	beq.n	8003482 <st25r200MeasureWU+0x3e>
    {
        st25r200ReadRegister( ST25R200_REG_WU_I_ADC, resI );
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	0019      	movs	r1, r3
 800347c:	202c      	movs	r0, #44	@ 0x2c
 800347e:	f000 fa27 	bl	80038d0 <st25r200ReadRegister>
    }
    
    if( resQ != NULL )
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d004      	beq.n	8003492 <st25r200MeasureWU+0x4e>
    {
        st25r200ReadRegister( ST25R200_REG_WU_Q_ADC, resQ );
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	0019      	movs	r1, r3
 800348c:	2031      	movs	r0, #49	@ 0x31
 800348e:	f000 fa1f 	bl	80038d0 <st25r200ReadRegister>
    }
    
    return RFAL_ERR_NONE;
 8003492:	2300      	movs	r3, #0
}
 8003494:	0018      	movs	r0, r3
 8003496:	46bd      	mov	sp, r7
 8003498:	b004      	add	sp, #16
 800349a:	bdb0      	pop	{r4, r5, r7, pc}

0800349c <st25r200SetBitrate>:
}


/*******************************************************************************/
ReturnCode st25r200SetBitrate( uint8_t txRate, uint8_t rxRate )
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	0002      	movs	r2, r0
 80034a4:	1dfb      	adds	r3, r7, #7
 80034a6:	701a      	strb	r2, [r3, #0]
 80034a8:	1dbb      	adds	r3, r7, #6
 80034aa:	1c0a      	adds	r2, r1, #0
 80034ac:	701a      	strb	r2, [r3, #0]
    uint8_t reg;

    st25r200ReadRegister( ST25R200_REG_PROTOCOL, &reg );
 80034ae:	230f      	movs	r3, #15
 80034b0:	18fb      	adds	r3, r7, r3
 80034b2:	0019      	movs	r1, r3
 80034b4:	2012      	movs	r0, #18
 80034b6:	f000 fa0b 	bl	80038d0 <st25r200ReadRegister>
    if( rxRate != ST25R200_BR_DO_NOT_SET )
 80034ba:	1dbb      	adds	r3, r7, #6
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	2bff      	cmp	r3, #255	@ 0xff
 80034c0:	d01a      	beq.n	80034f8 <st25r200SetBitrate+0x5c>
    {
        if(rxRate > ST25R200_BR_424_53)
 80034c2:	1dbb      	adds	r3, r7, #6
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d901      	bls.n	80034ce <st25r200SetBitrate+0x32>
        {
            return RFAL_ERR_PARAM;
 80034ca:	2307      	movs	r3, #7
 80034cc:	e03c      	b.n	8003548 <st25r200SetBitrate+0xac>
        }

        reg  = (uint8_t)(reg & ~ST25R200_REG_PROTOCOL_rx_rate_mask);     /* MISRA 10.3 */
 80034ce:	210f      	movs	r1, #15
 80034d0:	187b      	adds	r3, r7, r1
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	223f      	movs	r2, #63	@ 0x3f
 80034d6:	4013      	ands	r3, r2
 80034d8:	b2da      	uxtb	r2, r3
 80034da:	187b      	adds	r3, r7, r1
 80034dc:	701a      	strb	r2, [r3, #0]
        reg |= (rxRate << ST25R200_REG_PROTOCOL_rx_rate_shift);
 80034de:	1dbb      	adds	r3, r7, #6
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	b25b      	sxtb	r3, r3
 80034e4:	019b      	lsls	r3, r3, #6
 80034e6:	b25a      	sxtb	r2, r3
 80034e8:	187b      	adds	r3, r7, r1
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	b25b      	sxtb	r3, r3
 80034ee:	4313      	orrs	r3, r2
 80034f0:	b25b      	sxtb	r3, r3
 80034f2:	b2da      	uxtb	r2, r3
 80034f4:	187b      	adds	r3, r7, r1
 80034f6:	701a      	strb	r2, [r3, #0]
    }
    
    if( txRate != ST25R200_BR_DO_NOT_SET )
 80034f8:	1dfb      	adds	r3, r7, #7
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	2bff      	cmp	r3, #255	@ 0xff
 80034fe:	d01a      	beq.n	8003536 <st25r200SetBitrate+0x9a>
    {
        if(txRate > ST25R200_BR_106_26)
 8003500:	1dfb      	adds	r3, r7, #7
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d001      	beq.n	800350c <st25r200SetBitrate+0x70>
        {
            return RFAL_ERR_PARAM;
 8003508:	2307      	movs	r3, #7
 800350a:	e01d      	b.n	8003548 <st25r200SetBitrate+0xac>
        }
        
        reg  = (uint8_t)(reg & ~ST25R200_REG_PROTOCOL_tx_rate_mask);     /* MISRA 10.3 */
 800350c:	210f      	movs	r1, #15
 800350e:	187b      	adds	r3, r7, r1
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	2230      	movs	r2, #48	@ 0x30
 8003514:	4393      	bics	r3, r2
 8003516:	b2da      	uxtb	r2, r3
 8003518:	187b      	adds	r3, r7, r1
 800351a:	701a      	strb	r2, [r3, #0]
        reg |= (txRate << ST25R200_REG_PROTOCOL_rx_rate_shift);
 800351c:	1dfb      	adds	r3, r7, #7
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	b25b      	sxtb	r3, r3
 8003522:	019b      	lsls	r3, r3, #6
 8003524:	b25a      	sxtb	r2, r3
 8003526:	187b      	adds	r3, r7, r1
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	b25b      	sxtb	r3, r3
 800352c:	4313      	orrs	r3, r2
 800352e:	b25b      	sxtb	r3, r3
 8003530:	b2da      	uxtb	r2, r3
 8003532:	187b      	adds	r3, r7, r1
 8003534:	701a      	strb	r2, [r3, #0]
    }
    return st25r200ChangeRegisterBits( ST25R200_REG_PROTOCOL, (ST25R200_REG_PROTOCOL_rx_rate_mask | ST25R200_REG_PROTOCOL_tx_rate_mask), reg );
 8003536:	230f      	movs	r3, #15
 8003538:	18fb      	adds	r3, r7, r3
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	001a      	movs	r2, r3
 800353e:	21f0      	movs	r1, #240	@ 0xf0
 8003540:	2012      	movs	r0, #18
 8003542:	f000 fb96 	bl	8003c72 <st25r200ChangeRegisterBits>
 8003546:	0003      	movs	r3, r0
}
 8003548:	0018      	movs	r0, r3
 800354a:	46bd      	mov	sp, r7
 800354c:	b004      	add	sp, #16
 800354e:	bd80      	pop	{r7, pc}

08003550 <st25r200SetNumTxBits>:
}


/*******************************************************************************/
void st25r200SetNumTxBits( uint16_t nBits )
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	0002      	movs	r2, r0
 8003558:	1dbb      	adds	r3, r7, #6
 800355a:	801a      	strh	r2, [r3, #0]
    st25r200WriteRegister( ST25R200_REG_TX_FRAME2, (uint8_t)((nBits >> 0) & 0xFFU) );
 800355c:	1dbb      	adds	r3, r7, #6
 800355e:	881b      	ldrh	r3, [r3, #0]
 8003560:	b2db      	uxtb	r3, r3
 8003562:	0019      	movs	r1, r3
 8003564:	2035      	movs	r0, #53	@ 0x35
 8003566:	f000 f9f0 	bl	800394a <st25r200WriteRegister>
    st25r200WriteRegister( ST25R200_REG_TX_FRAME1, (uint8_t)((nBits >> 8) & 0xFFU) );
 800356a:	1dbb      	adds	r3, r7, #6
 800356c:	881b      	ldrh	r3, [r3, #0]
 800356e:	0a1b      	lsrs	r3, r3, #8
 8003570:	b29b      	uxth	r3, r3
 8003572:	b2db      	uxtb	r3, r3
 8003574:	0019      	movs	r1, r3
 8003576:	2034      	movs	r0, #52	@ 0x34
 8003578:	f000 f9e7 	bl	800394a <st25r200WriteRegister>
}
 800357c:	46c0      	nop			@ (mov r8, r8)
 800357e:	46bd      	mov	sp, r7
 8003580:	b002      	add	sp, #8
 8003582:	bd80      	pop	{r7, pc}

08003584 <st25r200SetNoResponseTime>:
}


/*******************************************************************************/
ReturnCode st25r200SetNoResponseTime( uint32_t nrt )
{    
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
    ReturnCode err;
    uint8_t    nrt_step;    
    uint32_t   tmpNRT;

    tmpNRT = nrt;                                                     /* MISRA 17.8 */
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	60bb      	str	r3, [r7, #8]
    err    = RFAL_ERR_NONE;
 8003590:	210e      	movs	r1, #14
 8003592:	187b      	adds	r3, r7, r1
 8003594:	2200      	movs	r2, #0
 8003596:	801a      	strh	r2, [r3, #0]
    
    gST25R200NRT_64fcs = tmpNRT;                                      /* Store given NRT value in 64/fc into local var       */
 8003598:	4b1e      	ldr	r3, [pc, #120]	@ (8003614 <st25r200SetNoResponseTime+0x90>)
 800359a:	68ba      	ldr	r2, [r7, #8]
 800359c:	601a      	str	r2, [r3, #0]
    nrt_step = ST25R200_REG_NRT_GPT_CONF_nrt_step_64fc;               /* Set default NRT in steps of 64/fc                   */
 800359e:	200d      	movs	r0, #13
 80035a0:	183b      	adds	r3, r7, r0
 80035a2:	2200      	movs	r2, #0
 80035a4:	701a      	strb	r2, [r3, #0]
    
    
    if( tmpNRT > ST25R200_NRT_MAX )                                   /* Check if the given NRT value fits using 64/fc steps */
 80035a6:	68ba      	ldr	r2, [r7, #8]
 80035a8:	2380      	movs	r3, #128	@ 0x80
 80035aa:	025b      	lsls	r3, r3, #9
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d314      	bcc.n	80035da <st25r200SetNoResponseTime+0x56>
    {
        nrt_step  = ST25R200_REG_NRT_GPT_CONF_nrt_step_4096fc;        /* If not, change NRT set to 4096/fc                   */
 80035b0:	183b      	adds	r3, r7, r0
 80035b2:	2201      	movs	r2, #1
 80035b4:	701a      	strb	r2, [r3, #0]
        tmpNRT = ((tmpNRT + 63U) / 64U);                              /* Calculate number of steps in 4096/fc                */
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	333f      	adds	r3, #63	@ 0x3f
 80035ba:	099b      	lsrs	r3, r3, #6
 80035bc:	60bb      	str	r3, [r7, #8]
        
        if( tmpNRT > ST25R200_NRT_MAX )                               /* Check if the NRT value fits using 64/fc steps       */
 80035be:	68ba      	ldr	r2, [r7, #8]
 80035c0:	2380      	movs	r3, #128	@ 0x80
 80035c2:	025b      	lsls	r3, r3, #9
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d304      	bcc.n	80035d2 <st25r200SetNoResponseTime+0x4e>
        {
            tmpNRT = ST25R200_NRT_MAX;                                /* Assign the maximum possible                         */
 80035c8:	4b13      	ldr	r3, [pc, #76]	@ (8003618 <st25r200SetNoResponseTime+0x94>)
 80035ca:	60bb      	str	r3, [r7, #8]
            err = RFAL_ERR_PARAM;                                     /* Signal parameter error                              */
 80035cc:	187b      	adds	r3, r7, r1
 80035ce:	2207      	movs	r2, #7
 80035d0:	801a      	strh	r2, [r3, #0]
        }
        gST25R200NRT_64fcs = (64U * tmpNRT);
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	019a      	lsls	r2, r3, #6
 80035d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003614 <st25r200SetNoResponseTime+0x90>)
 80035d8:	601a      	str	r2, [r3, #0]
    }

    /* Set the ST25R200 NRT step units and the value */
    st25r200ChangeRegisterBits( ST25R200_REG_NRT_GPT_CONF, ST25R200_REG_NRT_GPT_CONF_nrt_step, nrt_step );
 80035da:	230d      	movs	r3, #13
 80035dc:	18fb      	adds	r3, r7, r3
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	001a      	movs	r2, r3
 80035e2:	2101      	movs	r1, #1
 80035e4:	201e      	movs	r0, #30
 80035e6:	f000 fb44 	bl	8003c72 <st25r200ChangeRegisterBits>
    st25r200WriteRegister( ST25R200_REG_NRT1, (uint8_t)(tmpNRT >> 8U) );
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	0a1b      	lsrs	r3, r3, #8
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	0019      	movs	r1, r3
 80035f2:	201f      	movs	r0, #31
 80035f4:	f000 f9a9 	bl	800394a <st25r200WriteRegister>
    st25r200WriteRegister( ST25R200_REG_NRT2, (uint8_t)(tmpNRT & 0xFFU) );
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	0019      	movs	r1, r3
 80035fe:	2020      	movs	r0, #32
 8003600:	f000 f9a3 	bl	800394a <st25r200WriteRegister>

    return err;
 8003604:	230e      	movs	r3, #14
 8003606:	18fb      	adds	r3, r7, r3
 8003608:	881b      	ldrh	r3, [r3, #0]
}
 800360a:	0018      	movs	r0, r3
 800360c:	46bd      	mov	sp, r7
 800360e:	b004      	add	sp, #16
 8003610:	bd80      	pop	{r7, pc}
 8003612:	46c0      	nop			@ (mov r8, r8)
 8003614:	2000022c 	.word	0x2000022c
 8003618:	0000ffff 	.word	0x0000ffff

0800361c <st25r200SetGPTime>:
}


/*******************************************************************************/
void st25r200SetGPTime( uint16_t gpt )
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
 8003622:	0002      	movs	r2, r0
 8003624:	1dbb      	adds	r3, r7, #6
 8003626:	801a      	strh	r2, [r3, #0]
    st25r200WriteRegister( ST25R200_REG_GPT1, (uint8_t)(gpt >> 8) );
 8003628:	1dbb      	adds	r3, r7, #6
 800362a:	881b      	ldrh	r3, [r3, #0]
 800362c:	0a1b      	lsrs	r3, r3, #8
 800362e:	b29b      	uxth	r3, r3
 8003630:	b2db      	uxtb	r3, r3
 8003632:	0019      	movs	r1, r3
 8003634:	2021      	movs	r0, #33	@ 0x21
 8003636:	f000 f988 	bl	800394a <st25r200WriteRegister>
    st25r200WriteRegister( ST25R200_REG_GPT2, (uint8_t)(gpt & 0xFFU) );
 800363a:	1dbb      	adds	r3, r7, #6
 800363c:	881b      	ldrh	r3, [r3, #0]
 800363e:	b2db      	uxtb	r3, r3
 8003640:	0019      	movs	r1, r3
 8003642:	2022      	movs	r0, #34	@ 0x22
 8003644:	f000 f981 	bl	800394a <st25r200WriteRegister>
}
 8003648:	46c0      	nop			@ (mov r8, r8)
 800364a:	46bd      	mov	sp, r7
 800364c:	b002      	add	sp, #8
 800364e:	bd80      	pop	{r7, pc}

08003650 <st25r200SetStartGPTimer>:


/*******************************************************************************/
ReturnCode st25r200SetStartGPTimer( uint16_t gpt, uint8_t trigger )
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	0002      	movs	r2, r0
 8003658:	1dbb      	adds	r3, r7, #6
 800365a:	801a      	strh	r2, [r3, #0]
 800365c:	1d7b      	adds	r3, r7, #5
 800365e:	1c0a      	adds	r2, r1, #0
 8003660:	701a      	strb	r2, [r3, #0]
    st25r200SetGPTime( gpt );
 8003662:	1dbb      	adds	r3, r7, #6
 8003664:	881b      	ldrh	r3, [r3, #0]
 8003666:	0018      	movs	r0, r3
 8003668:	f7ff ffd8 	bl	800361c <st25r200SetGPTime>
    st25r200ChangeRegisterBits( ST25R200_REG_NRT_GPT_CONF, ST25R200_REG_NRT_GPT_CONF_gptc_mask, trigger );
 800366c:	1d7b      	adds	r3, r7, #5
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	001a      	movs	r2, r3
 8003672:	2170      	movs	r1, #112	@ 0x70
 8003674:	201e      	movs	r0, #30
 8003676:	f000 fafc 	bl	8003c72 <st25r200ChangeRegisterBits>
    
    /* If there's no trigger source, start GPT immediately */
    if( trigger == ST25R200_REG_NRT_GPT_CONF_gptc_no_trigger )
 800367a:	1d7b      	adds	r3, r7, #5
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d102      	bne.n	8003688 <st25r200SetStartGPTimer+0x38>
    {
        st25r200ExecuteCommand( ST25R200_CMD_START_GP_TIMER );
 8003682:	20e2      	movs	r0, #226	@ 0xe2
 8003684:	f000 f9e4 	bl	8003a50 <st25r200ExecuteCommand>
    }

    return RFAL_ERR_NONE;
 8003688:	2300      	movs	r3, #0
}
 800368a:	0018      	movs	r0, r3
 800368c:	46bd      	mov	sp, r7
 800368e:	b002      	add	sp, #8
 8003690:	bd80      	pop	{r7, pc}

08003692 <st25r200CheckChipID>:


/*******************************************************************************/
bool st25r200CheckChipID( uint8_t *rev )
{
 8003692:	b590      	push	{r4, r7, lr}
 8003694:	b085      	sub	sp, #20
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
    uint8_t ID;
    
    ID = 0;    
 800369a:	210f      	movs	r1, #15
 800369c:	187b      	adds	r3, r7, r1
 800369e:	2200      	movs	r2, #0
 80036a0:	701a      	strb	r2, [r3, #0]
    st25r200ReadRegister( ST25R200_REG_IC_ID, &ID );
 80036a2:	000c      	movs	r4, r1
 80036a4:	187b      	adds	r3, r7, r1
 80036a6:	0019      	movs	r1, r3
 80036a8:	203f      	movs	r0, #63	@ 0x3f
 80036aa:	f000 f911 	bl	80038d0 <st25r200ReadRegister>
    
    /* Check if IC Identity Register contains ST25R200's IC type code */
    if( (ID & ST25R200_REG_IC_ID_ic_type_mask) != ST25R200_REG_IC_ID_ic_type_st25r200 )
 80036ae:	193b      	adds	r3, r7, r4
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	001a      	movs	r2, r3
 80036b4:	23f8      	movs	r3, #248	@ 0xf8
 80036b6:	4013      	ands	r3, r2
 80036b8:	2ba8      	cmp	r3, #168	@ 0xa8
 80036ba:	d001      	beq.n	80036c0 <st25r200CheckChipID+0x2e>
    {
        return false;
 80036bc:	2300      	movs	r3, #0
 80036be:	e00b      	b.n	80036d8 <st25r200CheckChipID+0x46>
    }
        
    if(rev != NULL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d007      	beq.n	80036d6 <st25r200CheckChipID+0x44>
    {
        *rev = (ID & ST25R200_REG_IC_ID_ic_rev_mask);
 80036c6:	230f      	movs	r3, #15
 80036c8:	18fb      	adds	r3, r7, r3
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	2207      	movs	r2, #7
 80036ce:	4013      	ands	r3, r2
 80036d0:	b2da      	uxtb	r2, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	701a      	strb	r2, [r3, #0]
    }
    
    return true;
 80036d6:	2301      	movs	r3, #1
}
 80036d8:	0018      	movs	r0, r3
 80036da:	46bd      	mov	sp, r7
 80036dc:	b005      	add	sp, #20
 80036de:	bd90      	pop	{r4, r7, pc}

080036e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	0002      	movs	r2, r0
 80036e8:	1dfb      	adds	r3, r7, #7
 80036ea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80036ec:	1dfb      	adds	r3, r7, #7
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80036f2:	d809      	bhi.n	8003708 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036f4:	1dfb      	adds	r3, r7, #7
 80036f6:	781b      	ldrb	r3, [r3, #0]
 80036f8:	001a      	movs	r2, r3
 80036fa:	231f      	movs	r3, #31
 80036fc:	401a      	ands	r2, r3
 80036fe:	4b04      	ldr	r3, [pc, #16]	@ (8003710 <__NVIC_EnableIRQ+0x30>)
 8003700:	2101      	movs	r1, #1
 8003702:	4091      	lsls	r1, r2
 8003704:	000a      	movs	r2, r1
 8003706:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003708:	46c0      	nop			@ (mov r8, r8)
 800370a:	46bd      	mov	sp, r7
 800370c:	b002      	add	sp, #8
 800370e:	bd80      	pop	{r7, pc}
 8003710:	e000e100 	.word	0xe000e100

08003714 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	0002      	movs	r2, r0
 800371c:	1dfb      	adds	r3, r7, #7
 800371e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003720:	1dfb      	adds	r3, r7, #7
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	2b7f      	cmp	r3, #127	@ 0x7f
 8003726:	d810      	bhi.n	800374a <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003728:	1dfb      	adds	r3, r7, #7
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	001a      	movs	r2, r3
 800372e:	231f      	movs	r3, #31
 8003730:	4013      	ands	r3, r2
 8003732:	4908      	ldr	r1, [pc, #32]	@ (8003754 <__NVIC_DisableIRQ+0x40>)
 8003734:	2201      	movs	r2, #1
 8003736:	409a      	lsls	r2, r3
 8003738:	0013      	movs	r3, r2
 800373a:	2280      	movs	r2, #128	@ 0x80
 800373c:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800373e:	f3bf 8f4f 	dsb	sy
}
 8003742:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8003744:	f3bf 8f6f 	isb	sy
}
 8003748:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 800374a:	46c0      	nop			@ (mov r8, r8)
 800374c:	46bd      	mov	sp, r7
 800374e:	b002      	add	sp, #8
 8003750:	bd80      	pop	{r7, pc}
 8003752:	46c0      	nop			@ (mov r8, r8)
 8003754:	e000e100 	.word	0xe000e100

08003758 <st25r200comStart>:
 ******************************************************************************
 * LOCAL FUNCTION
 ******************************************************************************
 */
static void st25r200comStart( void )
{
 8003758:	b580      	push	{r7, lr}
 800375a:	af00      	add	r7, sp, #0
    /* Make this operation atomic, disabling ST25R200 interrupt during communications*/
    platformProtectST25RComm();
 800375c:	4b0d      	ldr	r3, [pc, #52]	@ (8003794 <st25r200comStart+0x3c>)
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	3301      	adds	r3, #1
 8003762:	b2da      	uxtb	r2, r3
 8003764:	4b0b      	ldr	r3, [pc, #44]	@ (8003794 <st25r200comStart+0x3c>)
 8003766:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8003768:	f3bf 8f4f 	dsb	sy
}
 800376c:	46c0      	nop			@ (mov r8, r8)
 800376e:	2005      	movs	r0, #5
 8003770:	f7ff ffd0 	bl	8003714 <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 8003774:	f3bf 8f4f 	dsb	sy
}
 8003778:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 800377a:	f3bf 8f6f 	isb	sy
}
 800377e:	46c0      	nop			@ (mov r8, r8)
    
    /* Perform the chip select */
    platformSpiSelect();
 8003780:	4b05      	ldr	r3, [pc, #20]	@ (8003798 <st25r200comStart+0x40>)
 8003782:	2200      	movs	r2, #0
 8003784:	2101      	movs	r1, #1
 8003786:	0018      	movs	r0, r3
 8003788:	f001 faeb 	bl	8004d62 <HAL_GPIO_WritePin>
    
    #if defined(ST25R_COM_SINGLETXRX)
        comBufIt = 0;                                  /* Reset local buffer position   */
    #endif /* ST25R_COM_SINGLETXRX */
}
 800378c:	46c0      	nop			@ (mov r8, r8)
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	46c0      	nop			@ (mov r8, r8)
 8003794:	20000c88 	.word	0x20000c88
 8003798:	50000400 	.word	0x50000400

0800379c <st25r200comStop>:


/*******************************************************************************/
static void st25r200comStop( void )
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0
    /* Release the chip select */
    platformSpiDeselect();
 80037a0:	4b0a      	ldr	r3, [pc, #40]	@ (80037cc <st25r200comStop+0x30>)
 80037a2:	2201      	movs	r2, #1
 80037a4:	2101      	movs	r1, #1
 80037a6:	0018      	movs	r0, r3
 80037a8:	f001 fadb 	bl	8004d62 <HAL_GPIO_WritePin>
    
    /* reEnable the ST25R200 interrupt */
    platformUnprotectST25RComm();
 80037ac:	4b08      	ldr	r3, [pc, #32]	@ (80037d0 <st25r200comStop+0x34>)
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	3b01      	subs	r3, #1
 80037b2:	b2da      	uxtb	r2, r3
 80037b4:	4b06      	ldr	r3, [pc, #24]	@ (80037d0 <st25r200comStop+0x34>)
 80037b6:	701a      	strb	r2, [r3, #0]
 80037b8:	4b05      	ldr	r3, [pc, #20]	@ (80037d0 <st25r200comStop+0x34>)
 80037ba:	781b      	ldrb	r3, [r3, #0]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d102      	bne.n	80037c6 <st25r200comStop+0x2a>
 80037c0:	2005      	movs	r0, #5
 80037c2:	f7ff ff8d 	bl	80036e0 <__NVIC_EnableIRQ>
}
 80037c6:	46c0      	nop			@ (mov r8, r8)
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	50000400 	.word	0x50000400
 80037d0:	20000c88 	.word	0x20000c88

080037d4 <st25r200comTx>:



/*******************************************************************************/
static void st25r200comTx( const uint8_t* txBuf, uint16_t txLen, bool last, bool txOnly )
{
 80037d4:	b590      	push	{r4, r7, lr}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	000c      	movs	r4, r1
 80037de:	0010      	movs	r0, r2
 80037e0:	0019      	movs	r1, r3
 80037e2:	1cbb      	adds	r3, r7, #2
 80037e4:	1c22      	adds	r2, r4, #0
 80037e6:	801a      	strh	r2, [r3, #0]
 80037e8:	1c7b      	adds	r3, r7, #1
 80037ea:	1c02      	adds	r2, r0, #0
 80037ec:	701a      	strb	r2, [r3, #0]
 80037ee:	003b      	movs	r3, r7
 80037f0:	1c0a      	adds	r2, r1, #0
 80037f2:	701a      	strb	r2, [r3, #0]
    RFAL_NO_WARNING(last);
    RFAL_NO_WARNING(txOnly);
    
    if( txLen > 0U )
 80037f4:	1cbb      	adds	r3, r7, #2
 80037f6:	881b      	ldrh	r3, [r3, #0]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d006      	beq.n	800380a <st25r200comTx+0x36>
            {
                platformSpiTxRx( comBuf, NULL, comBufIt );
            }
            
        #else
            platformSpiTxRx( txBuf, NULL, txLen );
 80037fc:	1cbb      	adds	r3, r7, #2
 80037fe:	881a      	ldrh	r2, [r3, #0]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2100      	movs	r1, #0
 8003804:	0018      	movs	r0, r3
 8003806:	f00a fd8d 	bl	800e324 <BSP_NFC0XCOMM_SendRecv>
        #endif /* ST25R_COM_SINGLETXRX */
    }
}
 800380a:	46c0      	nop			@ (mov r8, r8)
 800380c:	46bd      	mov	sp, r7
 800380e:	b003      	add	sp, #12
 8003810:	bd90      	pop	{r4, r7, pc}

08003812 <st25r200comRx>:


/*******************************************************************************/
static void st25r200comRx( uint8_t* rxBuf, uint16_t rxLen )
{
 8003812:	b580      	push	{r7, lr}
 8003814:	b084      	sub	sp, #16
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
 800381a:	000a      	movs	r2, r1
 800381c:	1cbb      	adds	r3, r7, #2
 800381e:	801a      	strh	r2, [r3, #0]
#ifndef ST25R_COM_SINGLETXRX
    uint8_t  dummyBuf;
    uint16_t rxIt;
#endif /* ST25R_COM_SINGLETXRX */
    
    if( rxLen > 0U )
 8003820:	1cbb      	adds	r3, r7, #2
 8003822:	881b      	ldrh	r3, [r3, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d02e      	beq.n	8003886 <st25r200comRx+0x74>
    #else
        
        /* In case rxBuf is not provided, ensure that SPI operation is executed. *
         * Depending on the HAL used, the SPI driver may not support             *
         * NULL as Rx buffer, do single byte SPI transactions to a dummy buffer  */
        if( rxBuf == NULL )
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d11d      	bne.n	800386a <st25r200comRx+0x58>
        {
            for( rxIt = 0; (rxIt < rxLen); rxIt++ )
 800382e:	230e      	movs	r3, #14
 8003830:	18fb      	adds	r3, r7, r3
 8003832:	2200      	movs	r2, #0
 8003834:	801a      	strh	r2, [r3, #0]
 8003836:	e010      	b.n	800385a <st25r200comRx+0x48>
            {
                dummyBuf = ST25R200_MOSI_IDLE;                                                                   /* Clear outgoing|incoming buffer                         */
 8003838:	210d      	movs	r1, #13
 800383a:	187b      	adds	r3, r7, r1
 800383c:	2200      	movs	r2, #0
 800383e:	701a      	strb	r2, [r3, #0]
                platformSpiTxRx( &dummyBuf, &dummyBuf, 1U );                                                     /* Re-use the buffer as SPI outputs data first then reads */
 8003840:	000b      	movs	r3, r1
 8003842:	18f9      	adds	r1, r7, r3
 8003844:	18fb      	adds	r3, r7, r3
 8003846:	2201      	movs	r2, #1
 8003848:	0018      	movs	r0, r3
 800384a:	f00a fd6b 	bl	800e324 <BSP_NFC0XCOMM_SendRecv>
            for( rxIt = 0; (rxIt < rxLen); rxIt++ )
 800384e:	210e      	movs	r1, #14
 8003850:	187b      	adds	r3, r7, r1
 8003852:	881a      	ldrh	r2, [r3, #0]
 8003854:	187b      	adds	r3, r7, r1
 8003856:	3201      	adds	r2, #1
 8003858:	801a      	strh	r2, [r3, #0]
 800385a:	230e      	movs	r3, #14
 800385c:	18fa      	adds	r2, r7, r3
 800385e:	1cbb      	adds	r3, r7, #2
 8003860:	8812      	ldrh	r2, [r2, #0]
 8003862:	881b      	ldrh	r3, [r3, #0]
 8003864:	429a      	cmp	r2, r3
 8003866:	d3e7      	bcc.n	8003838 <st25r200comRx+0x26>
        }
        
    #endif /* ST25R_COM_SINGLETXRX */

    }
}
 8003868:	e00d      	b.n	8003886 <st25r200comRx+0x74>
            RFAL_MEMSET( rxBuf, ST25R200_MOSI_IDLE, rxLen );                                                     /* Clear outgoing|incoming buffer                         */
 800386a:	1cbb      	adds	r3, r7, #2
 800386c:	881a      	ldrh	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2100      	movs	r1, #0
 8003872:	0018      	movs	r0, r3
 8003874:	f00a ffaa 	bl	800e7cc <memset>
            platformSpiTxRx( rxBuf, rxBuf, rxLen );                                                              /* Re-use the rxBuf as SPI outputs data first then reads  */
 8003878:	1cbb      	adds	r3, r7, #2
 800387a:	881a      	ldrh	r2, [r3, #0]
 800387c:	6879      	ldr	r1, [r7, #4]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	0018      	movs	r0, r3
 8003882:	f00a fd4f 	bl	800e324 <BSP_NFC0XCOMM_SendRecv>
}
 8003886:	46c0      	nop			@ (mov r8, r8)
 8003888:	46bd      	mov	sp, r7
 800388a:	b004      	add	sp, #16
 800388c:	bd80      	pop	{r7, pc}

0800388e <st25r200comTxByte>:


/*******************************************************************************/
static void st25r200comTxByte( uint8_t txByte, bool last, bool txOnly )
{
 800388e:	b590      	push	{r4, r7, lr}
 8003890:	b085      	sub	sp, #20
 8003892:	af00      	add	r7, sp, #0
 8003894:	0004      	movs	r4, r0
 8003896:	0008      	movs	r0, r1
 8003898:	0011      	movs	r1, r2
 800389a:	1dfb      	adds	r3, r7, #7
 800389c:	1c22      	adds	r2, r4, #0
 800389e:	701a      	strb	r2, [r3, #0]
 80038a0:	1dbb      	adds	r3, r7, #6
 80038a2:	1c02      	adds	r2, r0, #0
 80038a4:	701a      	strb	r2, [r3, #0]
 80038a6:	1d7b      	adds	r3, r7, #5
 80038a8:	1c0a      	adds	r2, r1, #0
 80038aa:	701a      	strb	r2, [r3, #0]
    uint8_t val = txByte;               /* MISRA 17.8: use intermediate variable */
 80038ac:	200f      	movs	r0, #15
 80038ae:	183b      	adds	r3, r7, r0
 80038b0:	1dfa      	adds	r2, r7, #7
 80038b2:	7812      	ldrb	r2, [r2, #0]
 80038b4:	701a      	strb	r2, [r3, #0]
    st25r200comTx( &val, ST25R200_REG_LEN, last, txOnly );
 80038b6:	1d7b      	adds	r3, r7, #5
 80038b8:	7819      	ldrb	r1, [r3, #0]
 80038ba:	1dbb      	adds	r3, r7, #6
 80038bc:	781a      	ldrb	r2, [r3, #0]
 80038be:	1838      	adds	r0, r7, r0
 80038c0:	000b      	movs	r3, r1
 80038c2:	2101      	movs	r1, #1
 80038c4:	f7ff ff86 	bl	80037d4 <st25r200comTx>
}
 80038c8:	46c0      	nop			@ (mov r8, r8)
 80038ca:	46bd      	mov	sp, r7
 80038cc:	b005      	add	sp, #20
 80038ce:	bd90      	pop	{r4, r7, pc}

080038d0 <st25r200ReadRegister>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode st25r200ReadRegister( uint8_t reg, uint8_t* val )
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	0002      	movs	r2, r0
 80038d8:	6039      	str	r1, [r7, #0]
 80038da:	1dfb      	adds	r3, r7, #7
 80038dc:	701a      	strb	r2, [r3, #0]
    return st25r200ReadMultipleRegisters( reg, val, ST25R200_REG_LEN );
 80038de:	6839      	ldr	r1, [r7, #0]
 80038e0:	1dfb      	adds	r3, r7, #7
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	2201      	movs	r2, #1
 80038e6:	0018      	movs	r0, r3
 80038e8:	f000 f805 	bl	80038f6 <st25r200ReadMultipleRegisters>
 80038ec:	0003      	movs	r3, r0
}
 80038ee:	0018      	movs	r0, r3
 80038f0:	46bd      	mov	sp, r7
 80038f2:	b002      	add	sp, #8
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <st25r200ReadMultipleRegisters>:


/*******************************************************************************/
ReturnCode st25r200ReadMultipleRegisters( uint8_t reg, uint8_t* values, uint16_t length )
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b082      	sub	sp, #8
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6039      	str	r1, [r7, #0]
 80038fe:	0011      	movs	r1, r2
 8003900:	1dfb      	adds	r3, r7, #7
 8003902:	1c02      	adds	r2, r0, #0
 8003904:	701a      	strb	r2, [r3, #0]
 8003906:	1d3b      	adds	r3, r7, #4
 8003908:	1c0a      	adds	r2, r1, #0
 800390a:	801a      	strh	r2, [r3, #0]
    if( length > 0U )
 800390c:	1d3b      	adds	r3, r7, #4
 800390e:	881b      	ldrh	r3, [r3, #0]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d015      	beq.n	8003940 <st25r200ReadMultipleRegisters+0x4a>
    {
        st25r200comStart();
 8003914:	f7ff ff20 	bl	8003758 <st25r200comStart>
        st25r200comTxByte( (reg | ST25R200_READ_MODE), true, false );
 8003918:	1dfb      	adds	r3, r7, #7
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	2280      	movs	r2, #128	@ 0x80
 800391e:	4252      	negs	r2, r2
 8003920:	4313      	orrs	r3, r2
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2200      	movs	r2, #0
 8003926:	2101      	movs	r1, #1
 8003928:	0018      	movs	r0, r3
 800392a:	f7ff ffb0 	bl	800388e <st25r200comTxByte>
        st25r200comRepeatStart();
        st25r200comRx( values, length );
 800392e:	1d3b      	adds	r3, r7, #4
 8003930:	881a      	ldrh	r2, [r3, #0]
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	0011      	movs	r1, r2
 8003936:	0018      	movs	r0, r3
 8003938:	f7ff ff6b 	bl	8003812 <st25r200comRx>
        st25r200comStop();
 800393c:	f7ff ff2e 	bl	800379c <st25r200comStop>
    }
    
    return RFAL_ERR_NONE;
 8003940:	2300      	movs	r3, #0
}
 8003942:	0018      	movs	r0, r3
 8003944:	46bd      	mov	sp, r7
 8003946:	b002      	add	sp, #8
 8003948:	bd80      	pop	{r7, pc}

0800394a <st25r200WriteRegister>:


/*******************************************************************************/
ReturnCode st25r200WriteRegister( uint8_t reg, uint8_t val )
{
 800394a:	b580      	push	{r7, lr}
 800394c:	b084      	sub	sp, #16
 800394e:	af00      	add	r7, sp, #0
 8003950:	0002      	movs	r2, r0
 8003952:	1dfb      	adds	r3, r7, #7
 8003954:	701a      	strb	r2, [r3, #0]
 8003956:	1dbb      	adds	r3, r7, #6
 8003958:	1c0a      	adds	r2, r1, #0
 800395a:	701a      	strb	r2, [r3, #0]
    uint8_t value = val;               /* MISRA 17.8: use intermediate variable */
 800395c:	210f      	movs	r1, #15
 800395e:	187b      	adds	r3, r7, r1
 8003960:	1dba      	adds	r2, r7, #6
 8003962:	7812      	ldrb	r2, [r2, #0]
 8003964:	701a      	strb	r2, [r3, #0]
    return st25r200WriteMultipleRegisters( reg, &value, ST25R200_REG_LEN );
 8003966:	1879      	adds	r1, r7, r1
 8003968:	1dfb      	adds	r3, r7, #7
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	2201      	movs	r2, #1
 800396e:	0018      	movs	r0, r3
 8003970:	f000 f805 	bl	800397e <st25r200WriteMultipleRegisters>
 8003974:	0003      	movs	r3, r0
}
 8003976:	0018      	movs	r0, r3
 8003978:	46bd      	mov	sp, r7
 800397a:	b004      	add	sp, #16
 800397c:	bd80      	pop	{r7, pc}

0800397e <st25r200WriteMultipleRegisters>:


/*******************************************************************************/
ReturnCode st25r200WriteMultipleRegisters( uint8_t reg, const uint8_t* values, uint16_t length )
{
 800397e:	b580      	push	{r7, lr}
 8003980:	b082      	sub	sp, #8
 8003982:	af00      	add	r7, sp, #0
 8003984:	6039      	str	r1, [r7, #0]
 8003986:	0011      	movs	r1, r2
 8003988:	1dfb      	adds	r3, r7, #7
 800398a:	1c02      	adds	r2, r0, #0
 800398c:	701a      	strb	r2, [r3, #0]
 800398e:	1d3b      	adds	r3, r7, #4
 8003990:	1c0a      	adds	r2, r1, #0
 8003992:	801a      	strh	r2, [r3, #0]
    if( length > 0U )
 8003994:	1d3b      	adds	r3, r7, #4
 8003996:	881b      	ldrh	r3, [r3, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d01a      	beq.n	80039d2 <st25r200WriteMultipleRegisters+0x54>
    {
        st25r200comStart();
 800399c:	f7ff fedc 	bl	8003758 <st25r200comStart>
        st25r200comTxByte( (reg | ST25R200_WRITE_MODE), false, true );
 80039a0:	1dfb      	adds	r3, r7, #7
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	2201      	movs	r2, #1
 80039a6:	2100      	movs	r1, #0
 80039a8:	0018      	movs	r0, r3
 80039aa:	f7ff ff70 	bl	800388e <st25r200comTxByte>
        st25r200comTx( values, length, true, true );
 80039ae:	1d3b      	adds	r3, r7, #4
 80039b0:	8819      	ldrh	r1, [r3, #0]
 80039b2:	6838      	ldr	r0, [r7, #0]
 80039b4:	2301      	movs	r3, #1
 80039b6:	2201      	movs	r2, #1
 80039b8:	f7ff ff0c 	bl	80037d4 <st25r200comTx>
        st25r200comStop();
 80039bc:	f7ff feee 	bl	800379c <st25r200comStop>
        
        /* Send a WriteMultiReg event to LED handling */
        st25r200ledEvtWrMultiReg( reg, values, (uint8_t)length );
 80039c0:	1d3b      	adds	r3, r7, #4
 80039c2:	881b      	ldrh	r3, [r3, #0]
 80039c4:	b2da      	uxtb	r2, r3
 80039c6:	6839      	ldr	r1, [r7, #0]
 80039c8:	1dfb      	adds	r3, r7, #7
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	0018      	movs	r0, r3
 80039ce:	f000 fabb 	bl	8003f48 <st25r200ledEvtWrMultiReg>
    }
    
    return RFAL_ERR_NONE;
 80039d2:	2300      	movs	r3, #0
}
 80039d4:	0018      	movs	r0, r3
 80039d6:	46bd      	mov	sp, r7
 80039d8:	b002      	add	sp, #8
 80039da:	bd80      	pop	{r7, pc}

080039dc <st25r200WriteFifo>:


/*******************************************************************************/
ReturnCode st25r200WriteFifo( const uint8_t* values, uint16_t length )
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	000a      	movs	r2, r1
 80039e6:	1cbb      	adds	r3, r7, #2
 80039e8:	801a      	strh	r2, [r3, #0]
    if( length > ST25R200_FIFO_DEPTH )
 80039ea:	1cbb      	adds	r3, r7, #2
 80039ec:	881a      	ldrh	r2, [r3, #0]
 80039ee:	2380      	movs	r3, #128	@ 0x80
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d901      	bls.n	80039fa <st25r200WriteFifo+0x1e>
    {
        return RFAL_ERR_PARAM;
 80039f6:	2307      	movs	r3, #7
 80039f8:	e007      	b.n	8003a0a <st25r200WriteFifo+0x2e>
    }
    
    st25r200WriteMultipleRegisters( ST25R200_FIFO_ACCESS, values, length );
 80039fa:	1cbb      	adds	r3, r7, #2
 80039fc:	881a      	ldrh	r2, [r3, #0]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	0019      	movs	r1, r3
 8003a02:	205f      	movs	r0, #95	@ 0x5f
 8003a04:	f7ff ffbb 	bl	800397e <st25r200WriteMultipleRegisters>

    return RFAL_ERR_NONE;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	0018      	movs	r0, r3
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	b002      	add	sp, #8
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <st25r200ReadFifo>:


/*******************************************************************************/
ReturnCode st25r200ReadFifo( uint8_t* buf, uint16_t length )
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b082      	sub	sp, #8
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
 8003a1a:	000a      	movs	r2, r1
 8003a1c:	1cbb      	adds	r3, r7, #2
 8003a1e:	801a      	strh	r2, [r3, #0]
    if( length > 0U )
 8003a20:	1cbb      	adds	r3, r7, #2
 8003a22:	881b      	ldrh	r3, [r3, #0]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00e      	beq.n	8003a46 <st25r200ReadFifo+0x34>
    {
        if( length > ST25R200_FIFO_DEPTH )
 8003a28:	1cbb      	adds	r3, r7, #2
 8003a2a:	881a      	ldrh	r2, [r3, #0]
 8003a2c:	2380      	movs	r3, #128	@ 0x80
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d901      	bls.n	8003a38 <st25r200ReadFifo+0x26>
        {
            return RFAL_ERR_PARAM;
 8003a34:	2307      	movs	r3, #7
 8003a36:	e007      	b.n	8003a48 <st25r200ReadFifo+0x36>
        }
        
        st25r200ReadMultipleRegisters( ST25R200_FIFO_ACCESS, buf, length );
 8003a38:	1cbb      	adds	r3, r7, #2
 8003a3a:	881a      	ldrh	r2, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	0019      	movs	r1, r3
 8003a40:	205f      	movs	r0, #95	@ 0x5f
 8003a42:	f7ff ff58 	bl	80038f6 <st25r200ReadMultipleRegisters>
    }

    return RFAL_ERR_NONE;
 8003a46:	2300      	movs	r3, #0
}
 8003a48:	0018      	movs	r0, r3
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	b002      	add	sp, #8
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <st25r200ExecuteCommand>:


/*******************************************************************************/
ReturnCode st25r200ExecuteCommand( uint8_t cmd )
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	0002      	movs	r2, r0
 8003a58:	1dfb      	adds	r3, r7, #7
 8003a5a:	701a      	strb	r2, [r3, #0]
    st25r200comStart();
 8003a5c:	f7ff fe7c 	bl	8003758 <st25r200comStart>
    st25r200comTxByte( (cmd | ST25R200_CMD_MODE ), true, true );
 8003a60:	1dfb      	adds	r3, r7, #7
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	2201      	movs	r2, #1
 8003a66:	2101      	movs	r1, #1
 8003a68:	0018      	movs	r0, r3
 8003a6a:	f7ff ff10 	bl	800388e <st25r200comTxByte>
    st25r200comStop();
 8003a6e:	f7ff fe95 	bl	800379c <st25r200comStop>
    
    /* Send a cmd event to LED handling */
    st25r200ledEvtCmd(cmd);
 8003a72:	1dfb      	adds	r3, r7, #7
 8003a74:	781b      	ldrb	r3, [r3, #0]
 8003a76:	0018      	movs	r0, r3
 8003a78:	f000 fa98 	bl	8003fac <st25r200ledEvtCmd>
    
    return RFAL_ERR_NONE;
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	0018      	movs	r0, r3
 8003a80:	46bd      	mov	sp, r7
 8003a82:	b002      	add	sp, #8
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <st25r200ReadTestRegister>:


/*******************************************************************************/
ReturnCode st25r200ReadTestRegister( uint8_t reg, uint8_t* val )
{
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b082      	sub	sp, #8
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	0002      	movs	r2, r0
 8003a8e:	6039      	str	r1, [r7, #0]
 8003a90:	1dfb      	adds	r3, r7, #7
 8003a92:	701a      	strb	r2, [r3, #0]
    st25r200comStart();
 8003a94:	f7ff fe60 	bl	8003758 <st25r200comStart>
    st25r200comTxByte( ST25R200_CMD_TEST_ACCESS, false, false );
 8003a98:	2200      	movs	r2, #0
 8003a9a:	2100      	movs	r1, #0
 8003a9c:	20fc      	movs	r0, #252	@ 0xfc
 8003a9e:	f7ff fef6 	bl	800388e <st25r200comTxByte>
    st25r200comTxByte( (reg | ST25R200_READ_MODE), true, false );
 8003aa2:	1dfb      	adds	r3, r7, #7
 8003aa4:	781b      	ldrb	r3, [r3, #0]
 8003aa6:	2280      	movs	r2, #128	@ 0x80
 8003aa8:	4252      	negs	r2, r2
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2200      	movs	r2, #0
 8003ab0:	2101      	movs	r1, #1
 8003ab2:	0018      	movs	r0, r3
 8003ab4:	f7ff feeb 	bl	800388e <st25r200comTxByte>
    st25r200comRepeatStart();
    st25r200comRx( val, ST25R200_REG_LEN );
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	2101      	movs	r1, #1
 8003abc:	0018      	movs	r0, r3
 8003abe:	f7ff fea8 	bl	8003812 <st25r200comRx>
    st25r200comStop();
 8003ac2:	f7ff fe6b 	bl	800379c <st25r200comStop>
    
    return RFAL_ERR_NONE;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	0018      	movs	r0, r3
 8003aca:	46bd      	mov	sp, r7
 8003acc:	b002      	add	sp, #8
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <st25r200WriteTestRegister>:


/*******************************************************************************/
ReturnCode st25r200WriteTestRegister( uint8_t reg, uint8_t val )
{
 8003ad0:	b590      	push	{r4, r7, lr}
 8003ad2:	b085      	sub	sp, #20
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	0002      	movs	r2, r0
 8003ad8:	1dfb      	adds	r3, r7, #7
 8003ada:	701a      	strb	r2, [r3, #0]
 8003adc:	1dbb      	adds	r3, r7, #6
 8003ade:	1c0a      	adds	r2, r1, #0
 8003ae0:	701a      	strb	r2, [r3, #0]
    uint8_t value = val;               /* MISRA 17.8: use intermediate variable */
 8003ae2:	240f      	movs	r4, #15
 8003ae4:	193b      	adds	r3, r7, r4
 8003ae6:	1dba      	adds	r2, r7, #6
 8003ae8:	7812      	ldrb	r2, [r2, #0]
 8003aea:	701a      	strb	r2, [r3, #0]

    st25r200comStart();
 8003aec:	f7ff fe34 	bl	8003758 <st25r200comStart>
    st25r200comTxByte( ST25R200_CMD_TEST_ACCESS, false, true );
 8003af0:	2201      	movs	r2, #1
 8003af2:	2100      	movs	r1, #0
 8003af4:	20fc      	movs	r0, #252	@ 0xfc
 8003af6:	f7ff feca 	bl	800388e <st25r200comTxByte>
    st25r200comTxByte( (reg | ST25R200_WRITE_MODE), false, true );
 8003afa:	1dfb      	adds	r3, r7, #7
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	2201      	movs	r2, #1
 8003b00:	2100      	movs	r1, #0
 8003b02:	0018      	movs	r0, r3
 8003b04:	f7ff fec3 	bl	800388e <st25r200comTxByte>
    st25r200comTx( &value, ST25R200_REG_LEN, true, true );
 8003b08:	1938      	adds	r0, r7, r4
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	2101      	movs	r1, #1
 8003b10:	f7ff fe60 	bl	80037d4 <st25r200comTx>
    st25r200comStop();
 8003b14:	f7ff fe42 	bl	800379c <st25r200comStop>
    
    return RFAL_ERR_NONE;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	b005      	add	sp, #20
 8003b20:	bd90      	pop	{r4, r7, pc}

08003b22 <st25r200WriteMultipleTestRegister>:


/*******************************************************************************/
ReturnCode st25r200WriteMultipleTestRegister( uint8_t reg, const uint8_t* values, uint8_t length )
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b082      	sub	sp, #8
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6039      	str	r1, [r7, #0]
 8003b2a:	0011      	movs	r1, r2
 8003b2c:	1dfb      	adds	r3, r7, #7
 8003b2e:	1c02      	adds	r2, r0, #0
 8003b30:	701a      	strb	r2, [r3, #0]
 8003b32:	1dbb      	adds	r3, r7, #6
 8003b34:	1c0a      	adds	r2, r1, #0
 8003b36:	701a      	strb	r2, [r3, #0]
    st25r200comStart();
 8003b38:	f7ff fe0e 	bl	8003758 <st25r200comStart>
    st25r200comTxByte( ST25R200_CMD_TEST_ACCESS, false, true );
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	2100      	movs	r1, #0
 8003b40:	20fc      	movs	r0, #252	@ 0xfc
 8003b42:	f7ff fea4 	bl	800388e <st25r200comTxByte>
    st25r200comTxByte( (reg | ST25R200_WRITE_MODE), false, true );
 8003b46:	1dfb      	adds	r3, r7, #7
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	0018      	movs	r0, r3
 8003b50:	f7ff fe9d 	bl	800388e <st25r200comTxByte>
    st25r200comTx( values, length, true, true );
 8003b54:	1dbb      	adds	r3, r7, #6
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	b299      	uxth	r1, r3
 8003b5a:	6838      	ldr	r0, [r7, #0]
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f7ff fe38 	bl	80037d4 <st25r200comTx>
    st25r200comStop();
 8003b64:	f7ff fe1a 	bl	800379c <st25r200comStop>
    
    return RFAL_ERR_NONE;
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	0018      	movs	r0, r3
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	b002      	add	sp, #8
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <st25r200ClrRegisterBits>:


/*******************************************************************************/
ReturnCode st25r200ClrRegisterBits( uint8_t reg, uint8_t clr_mask )
{
 8003b72:	b5b0      	push	{r4, r5, r7, lr}
 8003b74:	b084      	sub	sp, #16
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	0002      	movs	r2, r0
 8003b7a:	1dfb      	adds	r3, r7, #7
 8003b7c:	701a      	strb	r2, [r3, #0]
 8003b7e:	1dbb      	adds	r3, r7, #6
 8003b80:	1c0a      	adds	r2, r1, #0
 8003b82:	701a      	strb	r2, [r3, #0]
    ReturnCode ret;
    uint8_t    rdVal;
    
    /* Read current reg value */
    RFAL_EXIT_ON_ERR( ret, st25r200ReadRegister(reg, &rdVal) );
 8003b84:	250e      	movs	r5, #14
 8003b86:	197c      	adds	r4, r7, r5
 8003b88:	230d      	movs	r3, #13
 8003b8a:	18fa      	adds	r2, r7, r3
 8003b8c:	1dfb      	adds	r3, r7, #7
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	0011      	movs	r1, r2
 8003b92:	0018      	movs	r0, r3
 8003b94:	f7ff fe9c 	bl	80038d0 <st25r200ReadRegister>
 8003b98:	0003      	movs	r3, r0
 8003b9a:	8023      	strh	r3, [r4, #0]
 8003b9c:	197b      	adds	r3, r7, r5
 8003b9e:	881b      	ldrh	r3, [r3, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d002      	beq.n	8003baa <st25r200ClrRegisterBits+0x38>
 8003ba4:	197b      	adds	r3, r7, r5
 8003ba6:	881b      	ldrh	r3, [r3, #0]
 8003ba8:	e024      	b.n	8003bf4 <st25r200ClrRegisterBits+0x82>
    
    /* Only perform a Write if value to be written is different */
    if( ST25R200_OPTIMIZE && (rdVal == (uint8_t)(rdVal & ~clr_mask)) )
 8003baa:	1dbb      	adds	r3, r7, #6
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	b25b      	sxtb	r3, r3
 8003bb0:	43db      	mvns	r3, r3
 8003bb2:	b25b      	sxtb	r3, r3
 8003bb4:	210d      	movs	r1, #13
 8003bb6:	187a      	adds	r2, r7, r1
 8003bb8:	7812      	ldrb	r2, [r2, #0]
 8003bba:	b252      	sxtb	r2, r2
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	b25a      	sxtb	r2, r3
 8003bc0:	187b      	adds	r3, r7, r1
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	b25b      	sxtb	r3, r3
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d101      	bne.n	8003bce <st25r200ClrRegisterBits+0x5c>
    {
        return RFAL_ERR_NONE;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	e012      	b.n	8003bf4 <st25r200ClrRegisterBits+0x82>
    }
    
    /* Write new reg value */
    return st25r200WriteRegister(reg, (uint8_t)(rdVal & ~clr_mask) );
 8003bce:	1dbb      	adds	r3, r7, #6
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	b25b      	sxtb	r3, r3
 8003bd4:	43db      	mvns	r3, r3
 8003bd6:	b25b      	sxtb	r3, r3
 8003bd8:	220d      	movs	r2, #13
 8003bda:	18ba      	adds	r2, r7, r2
 8003bdc:	7812      	ldrb	r2, [r2, #0]
 8003bde:	b252      	sxtb	r2, r2
 8003be0:	4013      	ands	r3, r2
 8003be2:	b25b      	sxtb	r3, r3
 8003be4:	b2da      	uxtb	r2, r3
 8003be6:	1dfb      	adds	r3, r7, #7
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	0011      	movs	r1, r2
 8003bec:	0018      	movs	r0, r3
 8003bee:	f7ff feac 	bl	800394a <st25r200WriteRegister>
 8003bf2:	0003      	movs	r3, r0
}
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	b004      	add	sp, #16
 8003bfa:	bdb0      	pop	{r4, r5, r7, pc}

08003bfc <st25r200SetRegisterBits>:


/*******************************************************************************/
ReturnCode st25r200SetRegisterBits( uint8_t reg, uint8_t set_mask )
{
 8003bfc:	b5b0      	push	{r4, r5, r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	0002      	movs	r2, r0
 8003c04:	1dfb      	adds	r3, r7, #7
 8003c06:	701a      	strb	r2, [r3, #0]
 8003c08:	1dbb      	adds	r3, r7, #6
 8003c0a:	1c0a      	adds	r2, r1, #0
 8003c0c:	701a      	strb	r2, [r3, #0]
    ReturnCode ret;
    uint8_t    rdVal;
    
    /* Read current reg value */
    RFAL_EXIT_ON_ERR( ret, st25r200ReadRegister(reg, &rdVal) );
 8003c0e:	250e      	movs	r5, #14
 8003c10:	197c      	adds	r4, r7, r5
 8003c12:	230d      	movs	r3, #13
 8003c14:	18fa      	adds	r2, r7, r3
 8003c16:	1dfb      	adds	r3, r7, #7
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	0011      	movs	r1, r2
 8003c1c:	0018      	movs	r0, r3
 8003c1e:	f7ff fe57 	bl	80038d0 <st25r200ReadRegister>
 8003c22:	0003      	movs	r3, r0
 8003c24:	8023      	strh	r3, [r4, #0]
 8003c26:	197b      	adds	r3, r7, r5
 8003c28:	881b      	ldrh	r3, [r3, #0]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d002      	beq.n	8003c34 <st25r200SetRegisterBits+0x38>
 8003c2e:	197b      	adds	r3, r7, r5
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	e01a      	b.n	8003c6a <st25r200SetRegisterBits+0x6e>
    
    /* Only perform a Write if the value to be written is different */
    if( ST25R200_OPTIMIZE && (rdVal == (rdVal | set_mask)) )
 8003c34:	210d      	movs	r1, #13
 8003c36:	187b      	adds	r3, r7, r1
 8003c38:	781a      	ldrb	r2, [r3, #0]
 8003c3a:	1dbb      	adds	r3, r7, #6
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	b2da      	uxtb	r2, r3
 8003c42:	187b      	adds	r3, r7, r1
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d101      	bne.n	8003c4e <st25r200SetRegisterBits+0x52>
    {
        return RFAL_ERR_NONE;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	e00d      	b.n	8003c6a <st25r200SetRegisterBits+0x6e>
    }
    
    /* Write new reg value */
    return st25r200WriteRegister(reg, (rdVal | set_mask) );
 8003c4e:	230d      	movs	r3, #13
 8003c50:	18fb      	adds	r3, r7, r3
 8003c52:	781a      	ldrb	r2, [r3, #0]
 8003c54:	1dbb      	adds	r3, r7, #6
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	b2da      	uxtb	r2, r3
 8003c5c:	1dfb      	adds	r3, r7, #7
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	0011      	movs	r1, r2
 8003c62:	0018      	movs	r0, r3
 8003c64:	f7ff fe71 	bl	800394a <st25r200WriteRegister>
 8003c68:	0003      	movs	r3, r0
}
 8003c6a:	0018      	movs	r0, r3
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	b004      	add	sp, #16
 8003c70:	bdb0      	pop	{r4, r5, r7, pc}

08003c72 <st25r200ChangeRegisterBits>:


/*******************************************************************************/
ReturnCode st25r200ChangeRegisterBits( uint8_t reg, uint8_t valueMask, uint8_t value )
{
 8003c72:	b590      	push	{r4, r7, lr}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	0004      	movs	r4, r0
 8003c7a:	0008      	movs	r0, r1
 8003c7c:	0011      	movs	r1, r2
 8003c7e:	1dfb      	adds	r3, r7, #7
 8003c80:	1c22      	adds	r2, r4, #0
 8003c82:	701a      	strb	r2, [r3, #0]
 8003c84:	1dbb      	adds	r3, r7, #6
 8003c86:	1c02      	adds	r2, r0, #0
 8003c88:	701a      	strb	r2, [r3, #0]
 8003c8a:	1d7b      	adds	r3, r7, #5
 8003c8c:	1c0a      	adds	r2, r1, #0
 8003c8e:	701a      	strb	r2, [r3, #0]
    return st25r200ModifyRegister(reg, valueMask, (valueMask & value) );
 8003c90:	1dbb      	adds	r3, r7, #6
 8003c92:	1d7a      	adds	r2, r7, #5
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	7812      	ldrb	r2, [r2, #0]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	b2da      	uxtb	r2, r3
 8003c9c:	1dbb      	adds	r3, r7, #6
 8003c9e:	7819      	ldrb	r1, [r3, #0]
 8003ca0:	1dfb      	adds	r3, r7, #7
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	f000 f805 	bl	8003cb4 <st25r200ModifyRegister>
 8003caa:	0003      	movs	r3, r0
}
 8003cac:	0018      	movs	r0, r3
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	b003      	add	sp, #12
 8003cb2:	bd90      	pop	{r4, r7, pc}

08003cb4 <st25r200ModifyRegister>:


/*******************************************************************************/
ReturnCode st25r200ModifyRegister( uint8_t reg, uint8_t clr_mask, uint8_t set_mask )
{
 8003cb4:	b5b0      	push	{r4, r5, r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	0004      	movs	r4, r0
 8003cbc:	0008      	movs	r0, r1
 8003cbe:	0011      	movs	r1, r2
 8003cc0:	1dfb      	adds	r3, r7, #7
 8003cc2:	1c22      	adds	r2, r4, #0
 8003cc4:	701a      	strb	r2, [r3, #0]
 8003cc6:	1dbb      	adds	r3, r7, #6
 8003cc8:	1c02      	adds	r2, r0, #0
 8003cca:	701a      	strb	r2, [r3, #0]
 8003ccc:	1d7b      	adds	r3, r7, #5
 8003cce:	1c0a      	adds	r2, r1, #0
 8003cd0:	701a      	strb	r2, [r3, #0]
    ReturnCode ret;
    uint8_t    rdVal;
    uint8_t    wrVal;
    
    /* Read current reg value */
    RFAL_EXIT_ON_ERR( ret, st25r200ReadRegister(reg, &rdVal) );
 8003cd2:	250e      	movs	r5, #14
 8003cd4:	197c      	adds	r4, r7, r5
 8003cd6:	230c      	movs	r3, #12
 8003cd8:	18fa      	adds	r2, r7, r3
 8003cda:	1dfb      	adds	r3, r7, #7
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	0011      	movs	r1, r2
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	f7ff fdf5 	bl	80038d0 <st25r200ReadRegister>
 8003ce6:	0003      	movs	r3, r0
 8003ce8:	8023      	strh	r3, [r4, #0]
 8003cea:	197b      	adds	r3, r7, r5
 8003cec:	881b      	ldrh	r3, [r3, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d002      	beq.n	8003cf8 <st25r200ModifyRegister+0x44>
 8003cf2:	197b      	adds	r3, r7, r5
 8003cf4:	881b      	ldrh	r3, [r3, #0]
 8003cf6:	e026      	b.n	8003d46 <st25r200ModifyRegister+0x92>
    
    /* Compute new value */
    wrVal  = (uint8_t)(rdVal & ~clr_mask);
 8003cf8:	1dbb      	adds	r3, r7, #6
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	b25b      	sxtb	r3, r3
 8003cfe:	43db      	mvns	r3, r3
 8003d00:	b25b      	sxtb	r3, r3
 8003d02:	240c      	movs	r4, #12
 8003d04:	193a      	adds	r2, r7, r4
 8003d06:	7812      	ldrb	r2, [r2, #0]
 8003d08:	b252      	sxtb	r2, r2
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	b25a      	sxtb	r2, r3
 8003d0e:	200d      	movs	r0, #13
 8003d10:	183b      	adds	r3, r7, r0
 8003d12:	701a      	strb	r2, [r3, #0]
    wrVal |= set_mask;
 8003d14:	183b      	adds	r3, r7, r0
 8003d16:	1839      	adds	r1, r7, r0
 8003d18:	1d7a      	adds	r2, r7, #5
 8003d1a:	7809      	ldrb	r1, [r1, #0]
 8003d1c:	7812      	ldrb	r2, [r2, #0]
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	701a      	strb	r2, [r3, #0]
    
    /* Only perform a Write if the value to be written is different */
    if( ST25R200_OPTIMIZE && (rdVal == wrVal) )
 8003d22:	193b      	adds	r3, r7, r4
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	183a      	adds	r2, r7, r0
 8003d28:	7812      	ldrb	r2, [r2, #0]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d101      	bne.n	8003d32 <st25r200ModifyRegister+0x7e>
    {
        return RFAL_ERR_NONE;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	e009      	b.n	8003d46 <st25r200ModifyRegister+0x92>
    }
    
    /* Write new reg value */
    return st25r200WriteRegister(reg, wrVal );
 8003d32:	230d      	movs	r3, #13
 8003d34:	18fb      	adds	r3, r7, r3
 8003d36:	781a      	ldrb	r2, [r3, #0]
 8003d38:	1dfb      	adds	r3, r7, #7
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	0011      	movs	r1, r2
 8003d3e:	0018      	movs	r0, r3
 8003d40:	f7ff fe03 	bl	800394a <st25r200WriteRegister>
 8003d44:	0003      	movs	r3, r0
}
 8003d46:	0018      	movs	r0, r3
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	b004      	add	sp, #16
 8003d4c:	bdb0      	pop	{r4, r5, r7, pc}

08003d4e <st25r200ChangeTestRegisterBits>:


/*******************************************************************************/
ReturnCode st25r200ChangeTestRegisterBits( uint8_t reg, uint8_t valueMask, uint8_t value )
{
 8003d4e:	b5b0      	push	{r4, r5, r7, lr}
 8003d50:	b084      	sub	sp, #16
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	0004      	movs	r4, r0
 8003d56:	0008      	movs	r0, r1
 8003d58:	0011      	movs	r1, r2
 8003d5a:	1dfb      	adds	r3, r7, #7
 8003d5c:	1c22      	adds	r2, r4, #0
 8003d5e:	701a      	strb	r2, [r3, #0]
 8003d60:	1dbb      	adds	r3, r7, #6
 8003d62:	1c02      	adds	r2, r0, #0
 8003d64:	701a      	strb	r2, [r3, #0]
 8003d66:	1d7b      	adds	r3, r7, #5
 8003d68:	1c0a      	adds	r2, r1, #0
 8003d6a:	701a      	strb	r2, [r3, #0]
    ReturnCode ret;
    uint8_t    rdVal;
    uint8_t    wrVal;
    
    /* Read current reg value */
    RFAL_EXIT_ON_ERR( ret, st25r200ReadTestRegister(reg, &rdVal) );
 8003d6c:	250e      	movs	r5, #14
 8003d6e:	197c      	adds	r4, r7, r5
 8003d70:	230c      	movs	r3, #12
 8003d72:	18fa      	adds	r2, r7, r3
 8003d74:	1dfb      	adds	r3, r7, #7
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	0011      	movs	r1, r2
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	f7ff fe83 	bl	8003a86 <st25r200ReadTestRegister>
 8003d80:	0003      	movs	r3, r0
 8003d82:	8023      	strh	r3, [r4, #0]
 8003d84:	197b      	adds	r3, r7, r5
 8003d86:	881b      	ldrh	r3, [r3, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d002      	beq.n	8003d92 <st25r200ChangeTestRegisterBits+0x44>
 8003d8c:	197b      	adds	r3, r7, r5
 8003d8e:	881b      	ldrh	r3, [r3, #0]
 8003d90:	e02a      	b.n	8003de8 <st25r200ChangeTestRegisterBits+0x9a>
    
    /* Compute new value */
    wrVal  = (uint8_t)(rdVal & ~valueMask);
 8003d92:	1dbb      	adds	r3, r7, #6
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	b25b      	sxtb	r3, r3
 8003d98:	43db      	mvns	r3, r3
 8003d9a:	b25b      	sxtb	r3, r3
 8003d9c:	240c      	movs	r4, #12
 8003d9e:	193a      	adds	r2, r7, r4
 8003da0:	7812      	ldrb	r2, [r2, #0]
 8003da2:	b252      	sxtb	r2, r2
 8003da4:	4013      	ands	r3, r2
 8003da6:	b25a      	sxtb	r2, r3
 8003da8:	200d      	movs	r0, #13
 8003daa:	183b      	adds	r3, r7, r0
 8003dac:	701a      	strb	r2, [r3, #0]
    wrVal |= (uint8_t)(value & valueMask);
 8003dae:	1d7b      	adds	r3, r7, #5
 8003db0:	1dba      	adds	r2, r7, #6
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	7812      	ldrb	r2, [r2, #0]
 8003db6:	4013      	ands	r3, r2
 8003db8:	b2d9      	uxtb	r1, r3
 8003dba:	183b      	adds	r3, r7, r0
 8003dbc:	183a      	adds	r2, r7, r0
 8003dbe:	7812      	ldrb	r2, [r2, #0]
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	701a      	strb	r2, [r3, #0]
    
    /* Only perform a Write if the value to be written is different */
    if( ST25R200_OPTIMIZE && (rdVal == wrVal) )
 8003dc4:	193b      	adds	r3, r7, r4
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	183a      	adds	r2, r7, r0
 8003dca:	7812      	ldrb	r2, [r2, #0]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d101      	bne.n	8003dd4 <st25r200ChangeTestRegisterBits+0x86>
    {
        return RFAL_ERR_NONE;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	e009      	b.n	8003de8 <st25r200ChangeTestRegisterBits+0x9a>
    }
    
    /* Write new reg value */
    return st25r200WriteTestRegister(reg, wrVal );
 8003dd4:	230d      	movs	r3, #13
 8003dd6:	18fb      	adds	r3, r7, r3
 8003dd8:	781a      	ldrb	r2, [r3, #0]
 8003dda:	1dfb      	adds	r3, r7, #7
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	0011      	movs	r1, r2
 8003de0:	0018      	movs	r0, r3
 8003de2:	f7ff fe75 	bl	8003ad0 <st25r200WriteTestRegister>
 8003de6:	0003      	movs	r3, r0
}
 8003de8:	0018      	movs	r0, r3
 8003dea:	46bd      	mov	sp, r7
 8003dec:	b004      	add	sp, #16
 8003dee:	bdb0      	pop	{r4, r5, r7, pc}

08003df0 <st25r200CheckReg>:


/*******************************************************************************/
bool st25r200CheckReg( uint8_t reg, uint8_t mask, uint8_t val )
{
 8003df0:	b590      	push	{r4, r7, lr}
 8003df2:	b085      	sub	sp, #20
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	0004      	movs	r4, r0
 8003df8:	0008      	movs	r0, r1
 8003dfa:	0011      	movs	r1, r2
 8003dfc:	1dfb      	adds	r3, r7, #7
 8003dfe:	1c22      	adds	r2, r4, #0
 8003e00:	701a      	strb	r2, [r3, #0]
 8003e02:	1dbb      	adds	r3, r7, #6
 8003e04:	1c02      	adds	r2, r0, #0
 8003e06:	701a      	strb	r2, [r3, #0]
 8003e08:	1d7b      	adds	r3, r7, #5
 8003e0a:	1c0a      	adds	r2, r1, #0
 8003e0c:	701a      	strb	r2, [r3, #0]
    uint8_t regVal;
    
    regVal = 0;
 8003e0e:	240f      	movs	r4, #15
 8003e10:	193b      	adds	r3, r7, r4
 8003e12:	2200      	movs	r2, #0
 8003e14:	701a      	strb	r2, [r3, #0]
    st25r200ReadRegister( reg, &regVal );
 8003e16:	193a      	adds	r2, r7, r4
 8003e18:	1dfb      	adds	r3, r7, #7
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	0011      	movs	r1, r2
 8003e1e:	0018      	movs	r0, r3
 8003e20:	f7ff fd56 	bl	80038d0 <st25r200ReadRegister>
    
    return ( (regVal & mask) == val );
 8003e24:	193b      	adds	r3, r7, r4
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	1dba      	adds	r2, r7, #6
 8003e2a:	7812      	ldrb	r2, [r2, #0]
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	1d7a      	adds	r2, r7, #5
 8003e32:	7812      	ldrb	r2, [r2, #0]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	425a      	negs	r2, r3
 8003e38:	4153      	adcs	r3, r2
 8003e3a:	b2db      	uxtb	r3, r3
}
 8003e3c:	0018      	movs	r0, r3
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	b005      	add	sp, #20
 8003e42:	bd90      	pop	{r4, r7, pc}

08003e44 <st25r200IsRegValid>:


/*******************************************************************************/
bool st25r200IsRegValid( uint8_t reg )
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	0002      	movs	r2, r0
 8003e4c:	1dfb      	adds	r3, r7, #7
 8003e4e:	701a      	strb	r2, [r3, #0]
    if( !( ((int16_t)reg >= (int16_t)ST25R200_REG_OPERATION) && (reg < ST25R200_FIFO_ACCESS) ) )
 8003e50:	1dfb      	adds	r3, r7, #7
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	2b5e      	cmp	r3, #94	@ 0x5e
 8003e56:	d901      	bls.n	8003e5c <st25r200IsRegValid+0x18>
    {
        return false;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	e000      	b.n	8003e5e <st25r200IsRegValid+0x1a>
    }    
    return true;
 8003e5c:	2301      	movs	r3, #1
}
 8003e5e:	0018      	movs	r0, r3
 8003e60:	46bd      	mov	sp, r7
 8003e62:	b002      	add	sp, #8
 8003e64:	bd80      	pop	{r7, pc}
	...

08003e68 <st25r200ledInit>:
* GLOBAL FUNCTIONS
******************************************************************************
*/

void st25r200ledInit( void )
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	af00      	add	r7, sp, #0
    /* Initialize LEDs if existing and defined */
    platformLedsInitialize();
    
    st25r200ledRxOff();
 8003e6c:	4b07      	ldr	r3, [pc, #28]	@ (8003e8c <st25r200ledInit+0x24>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	2110      	movs	r1, #16
 8003e72:	0018      	movs	r0, r3
 8003e74:	f000 ff75 	bl	8004d62 <HAL_GPIO_WritePin>
    st25r200ledFieldOff();
 8003e78:	23a0      	movs	r3, #160	@ 0xa0
 8003e7a:	05db      	lsls	r3, r3, #23
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	2102      	movs	r1, #2
 8003e80:	0018      	movs	r0, r3
 8003e82:	f000 ff6e 	bl	8004d62 <HAL_GPIO_WritePin>
    st25r200ledErrOff();
}
 8003e86:	46c0      	nop			@ (mov r8, r8)
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	50000400 	.word	0x50000400

08003e90 <st25r200ledEvtIrq>:


/*******************************************************************************/
void st25r200ledEvtIrq( uint32_t irqs )
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
    if( (irqs & ST25R200_IRQ_MASK_TXE ) != 0U )
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2202      	movs	r2, #2
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	d006      	beq.n	8003eae <st25r200ledEvtIrq+0x1e>
    {
        st25r200ledFieldOn();
 8003ea0:	23a0      	movs	r3, #160	@ 0xa0
 8003ea2:	05db      	lsls	r3, r3, #23
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	2102      	movs	r1, #2
 8003ea8:	0018      	movs	r0, r3
 8003eaa:	f000 ff5a 	bl	8004d62 <HAL_GPIO_WritePin>
        st25r200ledErrOff();
    }
    
    if( (irqs & (ST25R200_IRQ_MASK_RXS | ST25R200_IRQ_MASK_SUBC_START) ) != 0U )
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2284      	movs	r2, #132	@ 0x84
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	d005      	beq.n	8003ec2 <st25r200ledEvtIrq+0x32>
    {
        st25r200ledRxOn();
 8003eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee0 <st25r200ledEvtIrq+0x50>)
 8003eb8:	2201      	movs	r2, #1
 8003eba:	2110      	movs	r1, #16
 8003ebc:	0018      	movs	r0, r3
 8003ebe:	f000 ff50 	bl	8004d62 <HAL_GPIO_WritePin>
    }
    
    if( ((irqs & (ST25R200_IRQ_MASK_RXE | ST25R200_IRQ_MASK_NRE | ST25R200_IRQ_MASK_RX_REST | ST25R200_IRQ_MASK_OSC )) != 0U ) ) 
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a07      	ldr	r2, [pc, #28]	@ (8003ee4 <st25r200ledEvtIrq+0x54>)
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	d005      	beq.n	8003ed6 <st25r200ledEvtIrq+0x46>
    {
        st25r200ledRxOff();
 8003eca:	4b05      	ldr	r3, [pc, #20]	@ (8003ee0 <st25r200ledEvtIrq+0x50>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	2110      	movs	r1, #16
 8003ed0:	0018      	movs	r0, r3
 8003ed2:	f000 ff46 	bl	8004d62 <HAL_GPIO_WritePin>
    
    if( ((irqs & (ST25R200_IRQ_MASK_CRC | ST25R200_IRQ_MASK_PAR | ST25R200_IRQ_MASK_HFE | ST25R200_IRQ_MASK_SFE)) != 0U) )
    {
        st25r200ledErrOn();
    }
}
 8003ed6:	46c0      	nop			@ (mov r8, r8)
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	b002      	add	sp, #8
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	46c0      	nop			@ (mov r8, r8)
 8003ee0:	50000400 	.word	0x50000400
 8003ee4:	00014018 	.word	0x00014018

08003ee8 <st25r200ledEvtWrReg>:


/*******************************************************************************/
void st25r200ledEvtWrReg( uint8_t reg, uint8_t val )
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	0002      	movs	r2, r0
 8003ef0:	1dfb      	adds	r3, r7, #7
 8003ef2:	701a      	strb	r2, [r3, #0]
 8003ef4:	1dbb      	adds	r3, r7, #6
 8003ef6:	1c0a      	adds	r2, r1, #0
 8003ef8:	701a      	strb	r2, [r3, #0]
    if( reg == ST25R200_REG_OPERATION )
 8003efa:	1dfb      	adds	r3, r7, #7
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d11b      	bne.n	8003f3a <st25r200ledEvtWrReg+0x52>
    {
        if( (ST25R200_REG_OPERATION_tx_en & val) != 0U )
 8003f02:	1dbb      	adds	r3, r7, #6
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	2220      	movs	r2, #32
 8003f08:	4013      	ands	r3, r2
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d007      	beq.n	8003f20 <st25r200ledEvtWrReg+0x38>
        {
            st25r200ledFieldOn();
 8003f10:	23a0      	movs	r3, #160	@ 0xa0
 8003f12:	05db      	lsls	r3, r3, #23
 8003f14:	2201      	movs	r2, #1
 8003f16:	2102      	movs	r1, #2
 8003f18:	0018      	movs	r0, r3
 8003f1a:	f000 ff22 	bl	8004d62 <HAL_GPIO_WritePin>
        {
            st25r200ledFieldOff();
            st25r200ledRxOff();
        }
    }
}
 8003f1e:	e00c      	b.n	8003f3a <st25r200ledEvtWrReg+0x52>
            st25r200ledFieldOff();
 8003f20:	23a0      	movs	r3, #160	@ 0xa0
 8003f22:	05db      	lsls	r3, r3, #23
 8003f24:	2200      	movs	r2, #0
 8003f26:	2102      	movs	r1, #2
 8003f28:	0018      	movs	r0, r3
 8003f2a:	f000 ff1a 	bl	8004d62 <HAL_GPIO_WritePin>
            st25r200ledRxOff();
 8003f2e:	4b05      	ldr	r3, [pc, #20]	@ (8003f44 <st25r200ledEvtWrReg+0x5c>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	2110      	movs	r1, #16
 8003f34:	0018      	movs	r0, r3
 8003f36:	f000 ff14 	bl	8004d62 <HAL_GPIO_WritePin>
}
 8003f3a:	46c0      	nop			@ (mov r8, r8)
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	b002      	add	sp, #8
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	46c0      	nop			@ (mov r8, r8)
 8003f44:	50000400 	.word	0x50000400

08003f48 <st25r200ledEvtWrMultiReg>:


/*******************************************************************************/
void st25r200ledEvtWrMultiReg( uint8_t reg, const uint8_t* vals, uint8_t len )
{
 8003f48:	b590      	push	{r4, r7, lr}
 8003f4a:	b085      	sub	sp, #20
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6039      	str	r1, [r7, #0]
 8003f50:	0011      	movs	r1, r2
 8003f52:	1dfb      	adds	r3, r7, #7
 8003f54:	1c02      	adds	r2, r0, #0
 8003f56:	701a      	strb	r2, [r3, #0]
 8003f58:	1dbb      	adds	r3, r7, #6
 8003f5a:	1c0a      	adds	r2, r1, #0
 8003f5c:	701a      	strb	r2, [r3, #0]
    uint8_t i;
    
    for(i=0; i<(len); i++)
 8003f5e:	230f      	movs	r3, #15
 8003f60:	18fb      	adds	r3, r7, r3
 8003f62:	2200      	movs	r2, #0
 8003f64:	701a      	strb	r2, [r3, #0]
 8003f66:	e014      	b.n	8003f92 <st25r200ledEvtWrMultiReg+0x4a>
    {
        st25r200ledEvtWrReg( (reg+i), vals[i] );
 8003f68:	1dfa      	adds	r2, r7, #7
 8003f6a:	210f      	movs	r1, #15
 8003f6c:	187b      	adds	r3, r7, r1
 8003f6e:	7812      	ldrb	r2, [r2, #0]
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	18d3      	adds	r3, r2, r3
 8003f74:	b2d8      	uxtb	r0, r3
 8003f76:	000c      	movs	r4, r1
 8003f78:	187b      	adds	r3, r7, r1
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	18d3      	adds	r3, r2, r3
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	0019      	movs	r1, r3
 8003f84:	f7ff ffb0 	bl	8003ee8 <st25r200ledEvtWrReg>
    for(i=0; i<(len); i++)
 8003f88:	193b      	adds	r3, r7, r4
 8003f8a:	781a      	ldrb	r2, [r3, #0]
 8003f8c:	193b      	adds	r3, r7, r4
 8003f8e:	3201      	adds	r2, #1
 8003f90:	701a      	strb	r2, [r3, #0]
 8003f92:	230f      	movs	r3, #15
 8003f94:	18fa      	adds	r2, r7, r3
 8003f96:	1dbb      	adds	r3, r7, #6
 8003f98:	7812      	ldrb	r2, [r2, #0]
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d3e3      	bcc.n	8003f68 <st25r200ledEvtWrMultiReg+0x20>
    }
}
 8003fa0:	46c0      	nop			@ (mov r8, r8)
 8003fa2:	46c0      	nop			@ (mov r8, r8)
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	b005      	add	sp, #20
 8003fa8:	bd90      	pop	{r4, r7, pc}
	...

08003fac <st25r200ledEvtCmd>:


/*******************************************************************************/
void st25r200ledEvtCmd( uint8_t cmd )
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	0002      	movs	r2, r0
 8003fb4:	1dfb      	adds	r3, r7, #7
 8003fb6:	701a      	strb	r2, [r3, #0]
    if( cmd == ST25R200_CMD_TRANSMIT )
 8003fb8:	1dfb      	adds	r3, r7, #7
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	2b6a      	cmp	r3, #106	@ 0x6a
 8003fbe:	d106      	bne.n	8003fce <st25r200ledEvtCmd+0x22>
    {
        st25r200ledFieldOff();
 8003fc0:	23a0      	movs	r3, #160	@ 0xa0
 8003fc2:	05db      	lsls	r3, r3, #23
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	2102      	movs	r1, #2
 8003fc8:	0018      	movs	r0, r3
 8003fca:	f000 feca 	bl	8004d62 <HAL_GPIO_WritePin>
    }
    
    if( cmd == ST25R200_CMD_UNMASK_RECEIVE_DATA )
 8003fce:	1dfb      	adds	r3, r7, #7
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	2b72      	cmp	r3, #114	@ 0x72
 8003fd4:	d105      	bne.n	8003fe2 <st25r200ledEvtCmd+0x36>
    {
        st25r200ledRxOff();
 8003fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800400c <st25r200ledEvtCmd+0x60>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	2110      	movs	r1, #16
 8003fdc:	0018      	movs	r0, r3
 8003fde:	f000 fec0 	bl	8004d62 <HAL_GPIO_WritePin>
    }
    
    if( cmd == ST25R200_CMD_SET_DEFAULT )
 8003fe2:	1dfb      	adds	r3, r7, #7
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	2b60      	cmp	r3, #96	@ 0x60
 8003fe8:	d10c      	bne.n	8004004 <st25r200ledEvtCmd+0x58>
    {
        st25r200ledFieldOff();
 8003fea:	23a0      	movs	r3, #160	@ 0xa0
 8003fec:	05db      	lsls	r3, r3, #23
 8003fee:	2200      	movs	r2, #0
 8003ff0:	2102      	movs	r1, #2
 8003ff2:	0018      	movs	r0, r3
 8003ff4:	f000 feb5 	bl	8004d62 <HAL_GPIO_WritePin>
        st25r200ledRxOff();
 8003ff8:	4b04      	ldr	r3, [pc, #16]	@ (800400c <st25r200ledEvtCmd+0x60>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	2110      	movs	r1, #16
 8003ffe:	0018      	movs	r0, r3
 8004000:	f000 feaf 	bl	8004d62 <HAL_GPIO_WritePin>
        st25r200ledErrOff();
    }
}
 8004004:	46c0      	nop			@ (mov r8, r8)
 8004006:	46bd      	mov	sp, r7
 8004008:	b002      	add	sp, #8
 800400a:	bd80      	pop	{r7, pc}
 800400c:	50000400 	.word	0x50000400

08004010 <__NVIC_EnableIRQ>:
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	0002      	movs	r2, r0
 8004018:	1dfb      	adds	r3, r7, #7
 800401a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800401c:	1dfb      	adds	r3, r7, #7
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	2b7f      	cmp	r3, #127	@ 0x7f
 8004022:	d809      	bhi.n	8004038 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004024:	1dfb      	adds	r3, r7, #7
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	001a      	movs	r2, r3
 800402a:	231f      	movs	r3, #31
 800402c:	401a      	ands	r2, r3
 800402e:	4b04      	ldr	r3, [pc, #16]	@ (8004040 <__NVIC_EnableIRQ+0x30>)
 8004030:	2101      	movs	r1, #1
 8004032:	4091      	lsls	r1, r2
 8004034:	000a      	movs	r2, r1
 8004036:	601a      	str	r2, [r3, #0]
}
 8004038:	46c0      	nop			@ (mov r8, r8)
 800403a:	46bd      	mov	sp, r7
 800403c:	b002      	add	sp, #8
 800403e:	bd80      	pop	{r7, pc}
 8004040:	e000e100 	.word	0xe000e100

08004044 <__NVIC_DisableIRQ>:
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	0002      	movs	r2, r0
 800404c:	1dfb      	adds	r3, r7, #7
 800404e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004050:	1dfb      	adds	r3, r7, #7
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	2b7f      	cmp	r3, #127	@ 0x7f
 8004056:	d810      	bhi.n	800407a <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004058:	1dfb      	adds	r3, r7, #7
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	001a      	movs	r2, r3
 800405e:	231f      	movs	r3, #31
 8004060:	4013      	ands	r3, r2
 8004062:	4908      	ldr	r1, [pc, #32]	@ (8004084 <__NVIC_DisableIRQ+0x40>)
 8004064:	2201      	movs	r2, #1
 8004066:	409a      	lsls	r2, r3
 8004068:	0013      	movs	r3, r2
 800406a:	2280      	movs	r2, #128	@ 0x80
 800406c:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 800406e:	f3bf 8f4f 	dsb	sy
}
 8004072:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8004074:	f3bf 8f6f 	isb	sy
}
 8004078:	46c0      	nop			@ (mov r8, r8)
}
 800407a:	46c0      	nop			@ (mov r8, r8)
 800407c:	46bd      	mov	sp, r7
 800407e:	b002      	add	sp, #8
 8004080:	bd80      	pop	{r7, pc}
 8004082:	46c0      	nop			@ (mov r8, r8)
 8004084:	e000e100 	.word	0xe000e100

08004088 <st25r200InitInterrupts>:
******************************************************************************
* GLOBAL FUNCTIONS
******************************************************************************
*/
void st25r200InitInterrupts( void )
{
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
    platformIrqST25RPinInitialize();
    platformIrqST25RSetCallback( st25r200Isr );
    
    st25r200interrupt.callback     = NULL;
 800408c:	4b07      	ldr	r3, [pc, #28]	@ (80040ac <st25r200InitInterrupts+0x24>)
 800408e:	2200      	movs	r2, #0
 8004090:	605a      	str	r2, [r3, #4]
    st25r200interrupt.prevCallback = NULL;
 8004092:	4b06      	ldr	r3, [pc, #24]	@ (80040ac <st25r200InitInterrupts+0x24>)
 8004094:	2200      	movs	r2, #0
 8004096:	601a      	str	r2, [r3, #0]
    st25r200interrupt.status       = ST25R200_IRQ_MASK_NONE;
 8004098:	4b04      	ldr	r3, [pc, #16]	@ (80040ac <st25r200InitInterrupts+0x24>)
 800409a:	2200      	movs	r2, #0
 800409c:	609a      	str	r2, [r3, #8]
    st25r200interrupt.mask         = ST25R200_IRQ_MASK_NONE;
 800409e:	4b03      	ldr	r3, [pc, #12]	@ (80040ac <st25r200InitInterrupts+0x24>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	60da      	str	r2, [r3, #12]
}
 80040a4:	46c0      	nop			@ (mov r8, r8)
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	46c0      	nop			@ (mov r8, r8)
 80040ac:	20000230 	.word	0x20000230

080040b0 <st25r200Isr>:


/*******************************************************************************/
void st25r200Isr( void )
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	af00      	add	r7, sp, #0
    st25r200CheckForReceivedInterrupts();
 80040b4:	f000 f80c 	bl	80040d0 <st25r200CheckForReceivedInterrupts>
    
    /* Check if callback is set and run it */
    if( NULL != st25r200interrupt.callback )
 80040b8:	4b04      	ldr	r3, [pc, #16]	@ (80040cc <st25r200Isr+0x1c>)
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d002      	beq.n	80040c6 <st25r200Isr+0x16>
    {
        st25r200interrupt.callback();
 80040c0:	4b02      	ldr	r3, [pc, #8]	@ (80040cc <st25r200Isr+0x1c>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	4798      	blx	r3
    }
}
 80040c6:	46c0      	nop			@ (mov r8, r8)
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	20000230 	.word	0x20000230

080040d0 <st25r200CheckForReceivedInterrupts>:


/*******************************************************************************/
void st25r200CheckForReceivedInterrupts( void )
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
        return;
    }
#endif /* ST25R_POLL_IRQ */  
    
    /* Initialize iregs */
    irqStatus = ST25R200_IRQ_MASK_NONE;
 80040d6:	2300      	movs	r3, #0
 80040d8:	607b      	str	r3, [r7, #4]
    RFAL_MEMSET( iregs, (int32_t)(ST25R200_IRQ_MASK_ALL & 0xFFU), ST25R200_INT_REGS_LEN );
 80040da:	003b      	movs	r3, r7
 80040dc:	2203      	movs	r2, #3
 80040de:	21ff      	movs	r1, #255	@ 0xff
 80040e0:	0018      	movs	r0, r3
 80040e2:	f00a fb73 	bl	800e7cc <memset>
    
    /* In case the IRQ is Edge (not Level) triggered read IRQs until done */
    while( platformGpioIsHigh( ST25R_INT_PORT, ST25R_INT_PIN ) )
 80040e6:	e017      	b.n	8004118 <st25r200CheckForReceivedInterrupts+0x48>
    {
       st25r200ReadMultipleRegisters( ST25R200_REG_IRQ1, iregs, ST25R200_INT_REGS_LEN );
 80040e8:	003b      	movs	r3, r7
 80040ea:	2203      	movs	r2, #3
 80040ec:	0019      	movs	r1, r3
 80040ee:	203c      	movs	r0, #60	@ 0x3c
 80040f0:	f7ff fc01 	bl	80038f6 <st25r200ReadMultipleRegisters>
       
       irqStatus |= (uint32_t)iregs[0];
 80040f4:	003b      	movs	r3, r7
 80040f6:	781b      	ldrb	r3, [r3, #0]
 80040f8:	001a      	movs	r2, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	607b      	str	r3, [r7, #4]
       irqStatus |= (uint32_t)iregs[1]<<8;
 8004100:	003b      	movs	r3, r7
 8004102:	785b      	ldrb	r3, [r3, #1]
 8004104:	021b      	lsls	r3, r3, #8
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	4313      	orrs	r3, r2
 800410a:	607b      	str	r3, [r7, #4]
       irqStatus |= (uint32_t)iregs[2]<<16;
 800410c:	003b      	movs	r3, r7
 800410e:	789b      	ldrb	r3, [r3, #2]
 8004110:	041b      	lsls	r3, r3, #16
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	4313      	orrs	r3, r2
 8004116:	607b      	str	r3, [r7, #4]
    while( platformGpioIsHigh( ST25R_INT_PORT, ST25R_INT_PIN ) )
 8004118:	23a0      	movs	r3, #160	@ 0xa0
 800411a:	05db      	lsls	r3, r3, #23
 800411c:	2101      	movs	r1, #1
 800411e:	0018      	movs	r0, r3
 8004120:	f000 fe02 	bl	8004d28 <HAL_GPIO_ReadPin>
 8004124:	0003      	movs	r3, r0
 8004126:	2b01      	cmp	r3, #1
 8004128:	d0de      	beq.n	80040e8 <st25r200CheckForReceivedInterrupts+0x18>
    }

    /* Forward all interrupts, even masked ones to application */
    platformProtectST25RIrqStatus();
 800412a:	4b17      	ldr	r3, [pc, #92]	@ (8004188 <st25r200CheckForReceivedInterrupts+0xb8>)
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	3301      	adds	r3, #1
 8004130:	b2da      	uxtb	r2, r3
 8004132:	4b15      	ldr	r3, [pc, #84]	@ (8004188 <st25r200CheckForReceivedInterrupts+0xb8>)
 8004134:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004136:	f3bf 8f4f 	dsb	sy
}
 800413a:	46c0      	nop			@ (mov r8, r8)
 800413c:	2005      	movs	r0, #5
 800413e:	f7ff ff81 	bl	8004044 <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 8004142:	f3bf 8f4f 	dsb	sy
}
 8004146:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8004148:	f3bf 8f6f 	isb	sy
}
 800414c:	46c0      	nop			@ (mov r8, r8)
    st25r200interrupt.status |= irqStatus;
 800414e:	4b0f      	ldr	r3, [pc, #60]	@ (800418c <st25r200CheckForReceivedInterrupts+0xbc>)
 8004150:	689a      	ldr	r2, [r3, #8]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	431a      	orrs	r2, r3
 8004156:	4b0d      	ldr	r3, [pc, #52]	@ (800418c <st25r200CheckForReceivedInterrupts+0xbc>)
 8004158:	609a      	str	r2, [r3, #8]
    platformUnprotectST25RIrqStatus();
 800415a:	4b0b      	ldr	r3, [pc, #44]	@ (8004188 <st25r200CheckForReceivedInterrupts+0xb8>)
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	3b01      	subs	r3, #1
 8004160:	b2da      	uxtb	r2, r3
 8004162:	4b09      	ldr	r3, [pc, #36]	@ (8004188 <st25r200CheckForReceivedInterrupts+0xb8>)
 8004164:	701a      	strb	r2, [r3, #0]
 8004166:	4b08      	ldr	r3, [pc, #32]	@ (8004188 <st25r200CheckForReceivedInterrupts+0xb8>)
 8004168:	781b      	ldrb	r3, [r3, #0]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d102      	bne.n	8004174 <st25r200CheckForReceivedInterrupts+0xa4>
 800416e:	2005      	movs	r0, #5
 8004170:	f7ff ff4e 	bl	8004010 <__NVIC_EnableIRQ>

    /* Send an IRQ event to LED handling */
    st25r200ledEvtIrq( st25r200interrupt.status );
 8004174:	4b05      	ldr	r3, [pc, #20]	@ (800418c <st25r200CheckForReceivedInterrupts+0xbc>)
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	0018      	movs	r0, r3
 800417a:	f7ff fe89 	bl	8003e90 <st25r200ledEvtIrq>
}
 800417e:	46c0      	nop			@ (mov r8, r8)
 8004180:	46bd      	mov	sp, r7
 8004182:	b002      	add	sp, #8
 8004184:	bd80      	pop	{r7, pc}
 8004186:	46c0      	nop			@ (mov r8, r8)
 8004188:	20000c88 	.word	0x20000c88
 800418c:	20000230 	.word	0x20000230

08004190 <st25r200ModifyInterrupts>:


/*******************************************************************************/
void st25r200ModifyInterrupts(uint32_t clr_mask, uint32_t set_mask)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]
    uint8_t  i;
    uint32_t old_mask;
    uint32_t new_mask;

    old_mask = st25r200interrupt.mask;
 800419a:	4b24      	ldr	r3, [pc, #144]	@ (800422c <st25r200ModifyInterrupts+0x9c>)
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	613b      	str	r3, [r7, #16]
    new_mask = ((~old_mask & set_mask) | (old_mask & clr_mask));
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	43db      	mvns	r3, r3
 80041a4:	683a      	ldr	r2, [r7, #0]
 80041a6:	401a      	ands	r2, r3
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	6879      	ldr	r1, [r7, #4]
 80041ac:	400b      	ands	r3, r1
 80041ae:	4313      	orrs	r3, r2
 80041b0:	60fb      	str	r3, [r7, #12]
    st25r200interrupt.mask &= ~clr_mask;
 80041b2:	4b1e      	ldr	r3, [pc, #120]	@ (800422c <st25r200ModifyInterrupts+0x9c>)
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	43d2      	mvns	r2, r2
 80041ba:	401a      	ands	r2, r3
 80041bc:	4b1b      	ldr	r3, [pc, #108]	@ (800422c <st25r200ModifyInterrupts+0x9c>)
 80041be:	60da      	str	r2, [r3, #12]
    st25r200interrupt.mask |= set_mask;
 80041c0:	4b1a      	ldr	r3, [pc, #104]	@ (800422c <st25r200ModifyInterrupts+0x9c>)
 80041c2:	68da      	ldr	r2, [r3, #12]
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	431a      	orrs	r2, r3
 80041c8:	4b18      	ldr	r3, [pc, #96]	@ (800422c <st25r200ModifyInterrupts+0x9c>)
 80041ca:	60da      	str	r2, [r3, #12]
    
    for(i=0; i<ST25R200_INT_REGS_LEN; i++)
 80041cc:	2317      	movs	r3, #23
 80041ce:	18fb      	adds	r3, r7, r3
 80041d0:	2200      	movs	r2, #0
 80041d2:	701a      	strb	r2, [r3, #0]
 80041d4:	e020      	b.n	8004218 <st25r200ModifyInterrupts+0x88>
    { 
        if( ((new_mask >> (8U*i)) & 0xFFU) == 0U )
 80041d6:	2117      	movs	r1, #23
 80041d8:	187b      	adds	r3, r7, r1
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	00db      	lsls	r3, r3, #3
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	40da      	lsrs	r2, r3
 80041e2:	0013      	movs	r3, r2
 80041e4:	22ff      	movs	r2, #255	@ 0xff
 80041e6:	4013      	ands	r3, r2
 80041e8:	d00f      	beq.n	800420a <st25r200ModifyInterrupts+0x7a>
        {
            continue;
        }
        
        st25r200WriteRegister(ST25R200_REG_IRQ_MASK1 + i, (uint8_t)((st25r200interrupt.mask>>(8U*i)) & 0xFFU) );
 80041ea:	187b      	adds	r3, r7, r1
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	3339      	adds	r3, #57	@ 0x39
 80041f0:	b2d8      	uxtb	r0, r3
 80041f2:	4b0e      	ldr	r3, [pc, #56]	@ (800422c <st25r200ModifyInterrupts+0x9c>)
 80041f4:	68da      	ldr	r2, [r3, #12]
 80041f6:	187b      	adds	r3, r7, r1
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	00db      	lsls	r3, r3, #3
 80041fc:	40da      	lsrs	r2, r3
 80041fe:	0013      	movs	r3, r2
 8004200:	b2db      	uxtb	r3, r3
 8004202:	0019      	movs	r1, r3
 8004204:	f7ff fba1 	bl	800394a <st25r200WriteRegister>
 8004208:	e000      	b.n	800420c <st25r200ModifyInterrupts+0x7c>
            continue;
 800420a:	46c0      	nop			@ (mov r8, r8)
    for(i=0; i<ST25R200_INT_REGS_LEN; i++)
 800420c:	2117      	movs	r1, #23
 800420e:	187b      	adds	r3, r7, r1
 8004210:	781a      	ldrb	r2, [r3, #0]
 8004212:	187b      	adds	r3, r7, r1
 8004214:	3201      	adds	r2, #1
 8004216:	701a      	strb	r2, [r3, #0]
 8004218:	2317      	movs	r3, #23
 800421a:	18fb      	adds	r3, r7, r3
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	2b02      	cmp	r3, #2
 8004220:	d9d9      	bls.n	80041d6 <st25r200ModifyInterrupts+0x46>
    }
    return;
 8004222:	46c0      	nop			@ (mov r8, r8)
}
 8004224:	46bd      	mov	sp, r7
 8004226:	b006      	add	sp, #24
 8004228:	bd80      	pop	{r7, pc}
 800422a:	46c0      	nop			@ (mov r8, r8)
 800422c:	20000230 	.word	0x20000230

08004230 <st25r200WaitForInterruptsTimed>:


/*******************************************************************************/
uint32_t st25r200WaitForInterruptsTimed( uint32_t mask, uint16_t tmo )
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	000a      	movs	r2, r1
 800423a:	1cbb      	adds	r3, r7, #2
 800423c:	801a      	strh	r2, [r3, #0]
    uint32_t tmrDelay;
    uint32_t status;
    
    tmrDelay = platformTimerCreate( tmo );
 800423e:	1cbb      	adds	r3, r7, #2
 8004240:	881b      	ldrh	r3, [r3, #0]
 8004242:	0018      	movs	r0, r3
 8004244:	f000 f8e8 	bl	8004418 <timerCalculateTimer>
 8004248:	0003      	movs	r3, r0
 800424a:	60fb      	str	r3, [r7, #12]
    {
    #ifdef ST25R_POLL_IRQ
        st25r200CheckForReceivedInterrupts();
    #endif /* ST25R_POLL_IRQ */ 
        
        status = (st25r200interrupt.status & mask);
 800424c:	4b23      	ldr	r3, [pc, #140]	@ (80042dc <st25r200WaitForInterruptsTimed+0xac>)
 800424e:	689a      	ldr	r2, [r3, #8]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4013      	ands	r3, r2
 8004254:	60bb      	str	r3, [r7, #8]
    } while( ( (!platformTimerIsExpired( tmrDelay )) || (tmo == 0U)) && (status == 0U) );
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	0018      	movs	r0, r3
 800425a:	f000 f8ed 	bl	8004438 <timerIsExpired>
 800425e:	0003      	movs	r3, r0
 8004260:	001a      	movs	r2, r3
 8004262:	2301      	movs	r3, #1
 8004264:	4053      	eors	r3, r2
 8004266:	b2db      	uxtb	r3, r3
 8004268:	2b00      	cmp	r3, #0
 800426a:	d103      	bne.n	8004274 <st25r200WaitForInterruptsTimed+0x44>
 800426c:	1cbb      	adds	r3, r7, #2
 800426e:	881b      	ldrh	r3, [r3, #0]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d102      	bne.n	800427a <st25r200WaitForInterruptsTimed+0x4a>
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d0e8      	beq.n	800424c <st25r200WaitForInterruptsTimed+0x1c>

    platformTimerDestroy( tmrDelay );
    
    status = st25r200interrupt.status & mask;
 800427a:	4b18      	ldr	r3, [pc, #96]	@ (80042dc <st25r200WaitForInterruptsTimed+0xac>)
 800427c:	689a      	ldr	r2, [r3, #8]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4013      	ands	r3, r2
 8004282:	60bb      	str	r3, [r7, #8]
    
    platformProtectST25RIrqStatus();
 8004284:	4b16      	ldr	r3, [pc, #88]	@ (80042e0 <st25r200WaitForInterruptsTimed+0xb0>)
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	3301      	adds	r3, #1
 800428a:	b2da      	uxtb	r2, r3
 800428c:	4b14      	ldr	r3, [pc, #80]	@ (80042e0 <st25r200WaitForInterruptsTimed+0xb0>)
 800428e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004290:	f3bf 8f4f 	dsb	sy
}
 8004294:	46c0      	nop			@ (mov r8, r8)
 8004296:	2005      	movs	r0, #5
 8004298:	f7ff fed4 	bl	8004044 <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 800429c:	f3bf 8f4f 	dsb	sy
}
 80042a0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 80042a2:	f3bf 8f6f 	isb	sy
}
 80042a6:	46c0      	nop			@ (mov r8, r8)
    st25r200interrupt.status &= ~status;
 80042a8:	4b0c      	ldr	r3, [pc, #48]	@ (80042dc <st25r200WaitForInterruptsTimed+0xac>)
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	68ba      	ldr	r2, [r7, #8]
 80042ae:	43d2      	mvns	r2, r2
 80042b0:	401a      	ands	r2, r3
 80042b2:	4b0a      	ldr	r3, [pc, #40]	@ (80042dc <st25r200WaitForInterruptsTimed+0xac>)
 80042b4:	609a      	str	r2, [r3, #8]
    platformUnprotectST25RIrqStatus();
 80042b6:	4b0a      	ldr	r3, [pc, #40]	@ (80042e0 <st25r200WaitForInterruptsTimed+0xb0>)
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	3b01      	subs	r3, #1
 80042bc:	b2da      	uxtb	r2, r3
 80042be:	4b08      	ldr	r3, [pc, #32]	@ (80042e0 <st25r200WaitForInterruptsTimed+0xb0>)
 80042c0:	701a      	strb	r2, [r3, #0]
 80042c2:	4b07      	ldr	r3, [pc, #28]	@ (80042e0 <st25r200WaitForInterruptsTimed+0xb0>)
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d102      	bne.n	80042d0 <st25r200WaitForInterruptsTimed+0xa0>
 80042ca:	2005      	movs	r0, #5
 80042cc:	f7ff fea0 	bl	8004010 <__NVIC_EnableIRQ>
    
    return status;
 80042d0:	68bb      	ldr	r3, [r7, #8]
}
 80042d2:	0018      	movs	r0, r3
 80042d4:	46bd      	mov	sp, r7
 80042d6:	b004      	add	sp, #16
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	46c0      	nop			@ (mov r8, r8)
 80042dc:	20000230 	.word	0x20000230
 80042e0:	20000c88 	.word	0x20000c88

080042e4 <st25r200GetInterrupt>:


/*******************************************************************************/
uint32_t st25r200GetInterrupt( uint32_t mask )
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
    uint32_t irqs;

    irqs = (st25r200interrupt.status & mask);
 80042ec:	4b19      	ldr	r3, [pc, #100]	@ (8004354 <st25r200GetInterrupt+0x70>)
 80042ee:	689a      	ldr	r2, [r3, #8]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	4013      	ands	r3, r2
 80042f4:	60fb      	str	r3, [r7, #12]
    if(irqs != ST25R200_IRQ_MASK_NONE)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d025      	beq.n	8004348 <st25r200GetInterrupt+0x64>
    {
        platformProtectST25RIrqStatus();
 80042fc:	4b16      	ldr	r3, [pc, #88]	@ (8004358 <st25r200GetInterrupt+0x74>)
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	3301      	adds	r3, #1
 8004302:	b2da      	uxtb	r2, r3
 8004304:	4b14      	ldr	r3, [pc, #80]	@ (8004358 <st25r200GetInterrupt+0x74>)
 8004306:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004308:	f3bf 8f4f 	dsb	sy
}
 800430c:	46c0      	nop			@ (mov r8, r8)
 800430e:	2005      	movs	r0, #5
 8004310:	f7ff fe98 	bl	8004044 <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 8004314:	f3bf 8f4f 	dsb	sy
}
 8004318:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 800431a:	f3bf 8f6f 	isb	sy
}
 800431e:	46c0      	nop			@ (mov r8, r8)
        st25r200interrupt.status &= ~irqs;
 8004320:	4b0c      	ldr	r3, [pc, #48]	@ (8004354 <st25r200GetInterrupt+0x70>)
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	43d2      	mvns	r2, r2
 8004328:	401a      	ands	r2, r3
 800432a:	4b0a      	ldr	r3, [pc, #40]	@ (8004354 <st25r200GetInterrupt+0x70>)
 800432c:	609a      	str	r2, [r3, #8]
        platformUnprotectST25RIrqStatus();
 800432e:	4b0a      	ldr	r3, [pc, #40]	@ (8004358 <st25r200GetInterrupt+0x74>)
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	3b01      	subs	r3, #1
 8004334:	b2da      	uxtb	r2, r3
 8004336:	4b08      	ldr	r3, [pc, #32]	@ (8004358 <st25r200GetInterrupt+0x74>)
 8004338:	701a      	strb	r2, [r3, #0]
 800433a:	4b07      	ldr	r3, [pc, #28]	@ (8004358 <st25r200GetInterrupt+0x74>)
 800433c:	781b      	ldrb	r3, [r3, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d102      	bne.n	8004348 <st25r200GetInterrupt+0x64>
 8004342:	2005      	movs	r0, #5
 8004344:	f7ff fe64 	bl	8004010 <__NVIC_EnableIRQ>
    }

    return irqs;
 8004348:	68fb      	ldr	r3, [r7, #12]
}
 800434a:	0018      	movs	r0, r3
 800434c:	46bd      	mov	sp, r7
 800434e:	b004      	add	sp, #16
 8004350:	bd80      	pop	{r7, pc}
 8004352:	46c0      	nop			@ (mov r8, r8)
 8004354:	20000230 	.word	0x20000230
 8004358:	20000c88 	.word	0x20000c88

0800435c <st25r200ClearAndEnableInterrupts>:


/*******************************************************************************/
void st25r200ClearAndEnableInterrupts( uint32_t mask )
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
    st25r200GetInterrupt( mask );
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	0018      	movs	r0, r3
 8004368:	f7ff ffbc 	bl	80042e4 <st25r200GetInterrupt>
    st25r200EnableInterrupts( mask );
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	0018      	movs	r0, r3
 8004370:	f000 f804 	bl	800437c <st25r200EnableInterrupts>
}
 8004374:	46c0      	nop			@ (mov r8, r8)
 8004376:	46bd      	mov	sp, r7
 8004378:	b002      	add	sp, #8
 800437a:	bd80      	pop	{r7, pc}

0800437c <st25r200EnableInterrupts>:


/*******************************************************************************/
void st25r200EnableInterrupts(uint32_t mask)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
    st25r200ModifyInterrupts(mask, 0);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2100      	movs	r1, #0
 8004388:	0018      	movs	r0, r3
 800438a:	f7ff ff01 	bl	8004190 <st25r200ModifyInterrupts>
}
 800438e:	46c0      	nop			@ (mov r8, r8)
 8004390:	46bd      	mov	sp, r7
 8004392:	b002      	add	sp, #8
 8004394:	bd80      	pop	{r7, pc}

08004396 <st25r200DisableInterrupts>:


/*******************************************************************************/
void st25r200DisableInterrupts(uint32_t mask)
{
 8004396:	b580      	push	{r7, lr}
 8004398:	b082      	sub	sp, #8
 800439a:	af00      	add	r7, sp, #0
 800439c:	6078      	str	r0, [r7, #4]
    st25r200ModifyInterrupts(0, mask);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	0019      	movs	r1, r3
 80043a2:	2000      	movs	r0, #0
 80043a4:	f7ff fef4 	bl	8004190 <st25r200ModifyInterrupts>
}
 80043a8:	46c0      	nop			@ (mov r8, r8)
 80043aa:	46bd      	mov	sp, r7
 80043ac:	b002      	add	sp, #8
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <st25r200ClearInterrupts>:

/*******************************************************************************/
void st25r200ClearInterrupts( void )
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
    uint8_t iregs[ST25R200_INT_REGS_LEN];

    st25r200ReadMultipleRegisters(ST25R200_REG_IRQ1, iregs, ST25R200_INT_REGS_LEN);
 80043b6:	1d3b      	adds	r3, r7, #4
 80043b8:	2203      	movs	r2, #3
 80043ba:	0019      	movs	r1, r3
 80043bc:	203c      	movs	r0, #60	@ 0x3c
 80043be:	f7ff fa9a 	bl	80038f6 <st25r200ReadMultipleRegisters>

    platformProtectST25RIrqStatus();
 80043c2:	4b13      	ldr	r3, [pc, #76]	@ (8004410 <st25r200ClearInterrupts+0x60>)
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	3301      	adds	r3, #1
 80043c8:	b2da      	uxtb	r2, r3
 80043ca:	4b11      	ldr	r3, [pc, #68]	@ (8004410 <st25r200ClearInterrupts+0x60>)
 80043cc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80043ce:	f3bf 8f4f 	dsb	sy
}
 80043d2:	46c0      	nop			@ (mov r8, r8)
 80043d4:	2005      	movs	r0, #5
 80043d6:	f7ff fe35 	bl	8004044 <__NVIC_DisableIRQ>
  __ASM volatile ("dsb 0xF":::"memory");
 80043da:	f3bf 8f4f 	dsb	sy
}
 80043de:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 80043e0:	f3bf 8f6f 	isb	sy
}
 80043e4:	46c0      	nop			@ (mov r8, r8)
    st25r200interrupt.status = ST25R200_IRQ_MASK_NONE;
 80043e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004414 <st25r200ClearInterrupts+0x64>)
 80043e8:	2200      	movs	r2, #0
 80043ea:	609a      	str	r2, [r3, #8]
    platformUnprotectST25RIrqStatus();
 80043ec:	4b08      	ldr	r3, [pc, #32]	@ (8004410 <st25r200ClearInterrupts+0x60>)
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	3b01      	subs	r3, #1
 80043f2:	b2da      	uxtb	r2, r3
 80043f4:	4b06      	ldr	r3, [pc, #24]	@ (8004410 <st25r200ClearInterrupts+0x60>)
 80043f6:	701a      	strb	r2, [r3, #0]
 80043f8:	4b05      	ldr	r3, [pc, #20]	@ (8004410 <st25r200ClearInterrupts+0x60>)
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d103      	bne.n	8004408 <st25r200ClearInterrupts+0x58>
 8004400:	2005      	movs	r0, #5
 8004402:	f7ff fe05 	bl	8004010 <__NVIC_EnableIRQ>
    return;
 8004406:	46c0      	nop			@ (mov r8, r8)
 8004408:	46c0      	nop			@ (mov r8, r8)
}
 800440a:	46bd      	mov	sp, r7
 800440c:	b002      	add	sp, #8
 800440e:	bd80      	pop	{r7, pc}
 8004410:	20000c88 	.word	0x20000c88
 8004414:	20000230 	.word	0x20000230

08004418 <timerCalculateTimer>:
*/


/*******************************************************************************/
uint32_t timerCalculateTimer( uint16_t time )
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	0002      	movs	r2, r0
 8004420:	1dbb      	adds	r3, r7, #6
 8004422:	801a      	strh	r2, [r3, #0]
  return (platformGetSysTick() + time);
 8004424:	f7fc fc42 	bl	8000cac <BSP_GetTick>
 8004428:	0002      	movs	r2, r0
 800442a:	1dbb      	adds	r3, r7, #6
 800442c:	881b      	ldrh	r3, [r3, #0]
 800442e:	18d3      	adds	r3, r2, r3
}
 8004430:	0018      	movs	r0, r3
 8004432:	46bd      	mov	sp, r7
 8004434:	b002      	add	sp, #8
 8004436:	bd80      	pop	{r7, pc}

08004438 <timerIsExpired>:


/*******************************************************************************/
bool timerIsExpired( uint32_t timer )
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  uint32_t uDiff;
  int32_t sDiff;
  
  uDiff = (timer - platformGetSysTick());   /* Calculate the diff between the timers */
 8004440:	f7fc fc34 	bl	8000cac <BSP_GetTick>
 8004444:	0003      	movs	r3, r0
 8004446:	001a      	movs	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	1a9b      	subs	r3, r3, r2
 800444c:	60fb      	str	r3, [r7, #12]
  sDiff = uDiff;                            /* Convert the diff to a signed var      */
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	60bb      	str	r3, [r7, #8]
   *    Signaling not expired: acceptable!
   * 2) Time roll-over case will be handled correctly: super!
   */
  
  /* Check if the given timer has expired already */
  if( sDiff < 0 )
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	2b00      	cmp	r3, #0
 8004456:	da01      	bge.n	800445c <timerIsExpired+0x24>
  {
    return true;
 8004458:	2301      	movs	r3, #1
 800445a:	e000      	b.n	800445e <timerIsExpired+0x26>
  }
  
  return false;
 800445c:	2300      	movs	r3, #0
}
 800445e:	0018      	movs	r0, r3
 8004460:	46bd      	mov	sp, r7
 8004462:	b004      	add	sp, #16
 8004464:	bd80      	pop	{r7, pc}
	...

08004468 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800446e:	1dfb      	adds	r3, r7, #7
 8004470:	2200      	movs	r2, #0
 8004472:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004474:	4b0b      	ldr	r3, [pc, #44]	@ (80044a4 <HAL_Init+0x3c>)
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	4b0a      	ldr	r3, [pc, #40]	@ (80044a4 <HAL_Init+0x3c>)
 800447a:	2180      	movs	r1, #128	@ 0x80
 800447c:	0049      	lsls	r1, r1, #1
 800447e:	430a      	orrs	r2, r1
 8004480:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004482:	2000      	movs	r0, #0
 8004484:	f000 f810 	bl	80044a8 <HAL_InitTick>
 8004488:	1e03      	subs	r3, r0, #0
 800448a:	d003      	beq.n	8004494 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800448c:	1dfb      	adds	r3, r7, #7
 800448e:	2201      	movs	r2, #1
 8004490:	701a      	strb	r2, [r3, #0]
 8004492:	e001      	b.n	8004498 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004494:	f7fc f9ce 	bl	8000834 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004498:	1dfb      	adds	r3, r7, #7
 800449a:	781b      	ldrb	r3, [r3, #0]
}
 800449c:	0018      	movs	r0, r3
 800449e:	46bd      	mov	sp, r7
 80044a0:	b002      	add	sp, #8
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	40022000 	.word	0x40022000

080044a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80044a8:	b590      	push	{r4, r7, lr}
 80044aa:	b085      	sub	sp, #20
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80044b0:	230f      	movs	r3, #15
 80044b2:	18fb      	adds	r3, r7, r3
 80044b4:	2200      	movs	r2, #0
 80044b6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80044b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004530 <HAL_InitTick+0x88>)
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d02b      	beq.n	8004518 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80044c0:	4b1c      	ldr	r3, [pc, #112]	@ (8004534 <HAL_InitTick+0x8c>)
 80044c2:	681c      	ldr	r4, [r3, #0]
 80044c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004530 <HAL_InitTick+0x88>)
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	0019      	movs	r1, r3
 80044ca:	23fa      	movs	r3, #250	@ 0xfa
 80044cc:	0098      	lsls	r0, r3, #2
 80044ce:	f7fb fe2b 	bl	8000128 <__udivsi3>
 80044d2:	0003      	movs	r3, r0
 80044d4:	0019      	movs	r1, r3
 80044d6:	0020      	movs	r0, r4
 80044d8:	f7fb fe26 	bl	8000128 <__udivsi3>
 80044dc:	0003      	movs	r3, r0
 80044de:	0018      	movs	r0, r3
 80044e0:	f000 f953 	bl	800478a <HAL_SYSTICK_Config>
 80044e4:	1e03      	subs	r3, r0, #0
 80044e6:	d112      	bne.n	800450e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b03      	cmp	r3, #3
 80044ec:	d80a      	bhi.n	8004504 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80044ee:	6879      	ldr	r1, [r7, #4]
 80044f0:	2301      	movs	r3, #1
 80044f2:	425b      	negs	r3, r3
 80044f4:	2200      	movs	r2, #0
 80044f6:	0018      	movs	r0, r3
 80044f8:	f000 f922 	bl	8004740 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80044fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004538 <HAL_InitTick+0x90>)
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	601a      	str	r2, [r3, #0]
 8004502:	e00d      	b.n	8004520 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8004504:	230f      	movs	r3, #15
 8004506:	18fb      	adds	r3, r7, r3
 8004508:	2201      	movs	r2, #1
 800450a:	701a      	strb	r2, [r3, #0]
 800450c:	e008      	b.n	8004520 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800450e:	230f      	movs	r3, #15
 8004510:	18fb      	adds	r3, r7, r3
 8004512:	2201      	movs	r2, #1
 8004514:	701a      	strb	r2, [r3, #0]
 8004516:	e003      	b.n	8004520 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004518:	230f      	movs	r3, #15
 800451a:	18fb      	adds	r3, r7, r3
 800451c:	2201      	movs	r2, #1
 800451e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004520:	230f      	movs	r3, #15
 8004522:	18fb      	adds	r3, r7, r3
 8004524:	781b      	ldrb	r3, [r3, #0]
}
 8004526:	0018      	movs	r0, r3
 8004528:	46bd      	mov	sp, r7
 800452a:	b005      	add	sp, #20
 800452c:	bd90      	pop	{r4, r7, pc}
 800452e:	46c0      	nop			@ (mov r8, r8)
 8004530:	20000018 	.word	0x20000018
 8004534:	20000010 	.word	0x20000010
 8004538:	20000014 	.word	0x20000014

0800453c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004540:	4b05      	ldr	r3, [pc, #20]	@ (8004558 <HAL_IncTick+0x1c>)
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	001a      	movs	r2, r3
 8004546:	4b05      	ldr	r3, [pc, #20]	@ (800455c <HAL_IncTick+0x20>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	18d2      	adds	r2, r2, r3
 800454c:	4b03      	ldr	r3, [pc, #12]	@ (800455c <HAL_IncTick+0x20>)
 800454e:	601a      	str	r2, [r3, #0]
}
 8004550:	46c0      	nop			@ (mov r8, r8)
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	46c0      	nop			@ (mov r8, r8)
 8004558:	20000018 	.word	0x20000018
 800455c:	20000240 	.word	0x20000240

08004560 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  return uwTick;
 8004564:	4b02      	ldr	r3, [pc, #8]	@ (8004570 <HAL_GetTick+0x10>)
 8004566:	681b      	ldr	r3, [r3, #0]
}
 8004568:	0018      	movs	r0, r3
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	46c0      	nop			@ (mov r8, r8)
 8004570:	20000240 	.word	0x20000240

08004574 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800457c:	f7ff fff0 	bl	8004560 <HAL_GetTick>
 8004580:	0003      	movs	r3, r0
 8004582:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	3301      	adds	r3, #1
 800458c:	d005      	beq.n	800459a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800458e:	4b0a      	ldr	r3, [pc, #40]	@ (80045b8 <HAL_Delay+0x44>)
 8004590:	781b      	ldrb	r3, [r3, #0]
 8004592:	001a      	movs	r2, r3
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	189b      	adds	r3, r3, r2
 8004598:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800459a:	46c0      	nop			@ (mov r8, r8)
 800459c:	f7ff ffe0 	bl	8004560 <HAL_GetTick>
 80045a0:	0002      	movs	r2, r0
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	68fa      	ldr	r2, [r7, #12]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d8f7      	bhi.n	800459c <HAL_Delay+0x28>
  {
  }
}
 80045ac:	46c0      	nop			@ (mov r8, r8)
 80045ae:	46c0      	nop			@ (mov r8, r8)
 80045b0:	46bd      	mov	sp, r7
 80045b2:	b004      	add	sp, #16
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	46c0      	nop			@ (mov r8, r8)
 80045b8:	20000018 	.word	0x20000018

080045bc <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80045c4:	4b06      	ldr	r3, [pc, #24]	@ (80045e0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a06      	ldr	r2, [pc, #24]	@ (80045e4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80045ca:	4013      	ands	r3, r2
 80045cc:	0019      	movs	r1, r3
 80045ce:	4b04      	ldr	r3, [pc, #16]	@ (80045e0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	430a      	orrs	r2, r1
 80045d4:	601a      	str	r2, [r3, #0]
}
 80045d6:	46c0      	nop			@ (mov r8, r8)
 80045d8:	46bd      	mov	sp, r7
 80045da:	b002      	add	sp, #8
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	46c0      	nop			@ (mov r8, r8)
 80045e0:	40010000 	.word	0x40010000
 80045e4:	fffff9ff 	.word	0xfffff9ff

080045e8 <__NVIC_EnableIRQ>:
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b082      	sub	sp, #8
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	0002      	movs	r2, r0
 80045f0:	1dfb      	adds	r3, r7, #7
 80045f2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80045f4:	1dfb      	adds	r3, r7, #7
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80045fa:	d809      	bhi.n	8004610 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045fc:	1dfb      	adds	r3, r7, #7
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	001a      	movs	r2, r3
 8004602:	231f      	movs	r3, #31
 8004604:	401a      	ands	r2, r3
 8004606:	4b04      	ldr	r3, [pc, #16]	@ (8004618 <__NVIC_EnableIRQ+0x30>)
 8004608:	2101      	movs	r1, #1
 800460a:	4091      	lsls	r1, r2
 800460c:	000a      	movs	r2, r1
 800460e:	601a      	str	r2, [r3, #0]
}
 8004610:	46c0      	nop			@ (mov r8, r8)
 8004612:	46bd      	mov	sp, r7
 8004614:	b002      	add	sp, #8
 8004616:	bd80      	pop	{r7, pc}
 8004618:	e000e100 	.word	0xe000e100

0800461c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800461c:	b590      	push	{r4, r7, lr}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	0002      	movs	r2, r0
 8004624:	6039      	str	r1, [r7, #0]
 8004626:	1dfb      	adds	r3, r7, #7
 8004628:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800462a:	1dfb      	adds	r3, r7, #7
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004630:	d828      	bhi.n	8004684 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004632:	4a2f      	ldr	r2, [pc, #188]	@ (80046f0 <__NVIC_SetPriority+0xd4>)
 8004634:	1dfb      	adds	r3, r7, #7
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	b25b      	sxtb	r3, r3
 800463a:	089b      	lsrs	r3, r3, #2
 800463c:	33c0      	adds	r3, #192	@ 0xc0
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	589b      	ldr	r3, [r3, r2]
 8004642:	1dfa      	adds	r2, r7, #7
 8004644:	7812      	ldrb	r2, [r2, #0]
 8004646:	0011      	movs	r1, r2
 8004648:	2203      	movs	r2, #3
 800464a:	400a      	ands	r2, r1
 800464c:	00d2      	lsls	r2, r2, #3
 800464e:	21ff      	movs	r1, #255	@ 0xff
 8004650:	4091      	lsls	r1, r2
 8004652:	000a      	movs	r2, r1
 8004654:	43d2      	mvns	r2, r2
 8004656:	401a      	ands	r2, r3
 8004658:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	019b      	lsls	r3, r3, #6
 800465e:	22ff      	movs	r2, #255	@ 0xff
 8004660:	401a      	ands	r2, r3
 8004662:	1dfb      	adds	r3, r7, #7
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	0018      	movs	r0, r3
 8004668:	2303      	movs	r3, #3
 800466a:	4003      	ands	r3, r0
 800466c:	00db      	lsls	r3, r3, #3
 800466e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004670:	481f      	ldr	r0, [pc, #124]	@ (80046f0 <__NVIC_SetPriority+0xd4>)
 8004672:	1dfb      	adds	r3, r7, #7
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	b25b      	sxtb	r3, r3
 8004678:	089b      	lsrs	r3, r3, #2
 800467a:	430a      	orrs	r2, r1
 800467c:	33c0      	adds	r3, #192	@ 0xc0
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004682:	e031      	b.n	80046e8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004684:	4a1b      	ldr	r2, [pc, #108]	@ (80046f4 <__NVIC_SetPriority+0xd8>)
 8004686:	1dfb      	adds	r3, r7, #7
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	0019      	movs	r1, r3
 800468c:	230f      	movs	r3, #15
 800468e:	400b      	ands	r3, r1
 8004690:	3b08      	subs	r3, #8
 8004692:	089b      	lsrs	r3, r3, #2
 8004694:	3306      	adds	r3, #6
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	18d3      	adds	r3, r2, r3
 800469a:	3304      	adds	r3, #4
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	1dfa      	adds	r2, r7, #7
 80046a0:	7812      	ldrb	r2, [r2, #0]
 80046a2:	0011      	movs	r1, r2
 80046a4:	2203      	movs	r2, #3
 80046a6:	400a      	ands	r2, r1
 80046a8:	00d2      	lsls	r2, r2, #3
 80046aa:	21ff      	movs	r1, #255	@ 0xff
 80046ac:	4091      	lsls	r1, r2
 80046ae:	000a      	movs	r2, r1
 80046b0:	43d2      	mvns	r2, r2
 80046b2:	401a      	ands	r2, r3
 80046b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	019b      	lsls	r3, r3, #6
 80046ba:	22ff      	movs	r2, #255	@ 0xff
 80046bc:	401a      	ands	r2, r3
 80046be:	1dfb      	adds	r3, r7, #7
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	0018      	movs	r0, r3
 80046c4:	2303      	movs	r3, #3
 80046c6:	4003      	ands	r3, r0
 80046c8:	00db      	lsls	r3, r3, #3
 80046ca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80046cc:	4809      	ldr	r0, [pc, #36]	@ (80046f4 <__NVIC_SetPriority+0xd8>)
 80046ce:	1dfb      	adds	r3, r7, #7
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	001c      	movs	r4, r3
 80046d4:	230f      	movs	r3, #15
 80046d6:	4023      	ands	r3, r4
 80046d8:	3b08      	subs	r3, #8
 80046da:	089b      	lsrs	r3, r3, #2
 80046dc:	430a      	orrs	r2, r1
 80046de:	3306      	adds	r3, #6
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	18c3      	adds	r3, r0, r3
 80046e4:	3304      	adds	r3, #4
 80046e6:	601a      	str	r2, [r3, #0]
}
 80046e8:	46c0      	nop			@ (mov r8, r8)
 80046ea:	46bd      	mov	sp, r7
 80046ec:	b003      	add	sp, #12
 80046ee:	bd90      	pop	{r4, r7, pc}
 80046f0:	e000e100 	.word	0xe000e100
 80046f4:	e000ed00 	.word	0xe000ed00

080046f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	1e5a      	subs	r2, r3, #1
 8004704:	2380      	movs	r3, #128	@ 0x80
 8004706:	045b      	lsls	r3, r3, #17
 8004708:	429a      	cmp	r2, r3
 800470a:	d301      	bcc.n	8004710 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800470c:	2301      	movs	r3, #1
 800470e:	e010      	b.n	8004732 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004710:	4b0a      	ldr	r3, [pc, #40]	@ (800473c <SysTick_Config+0x44>)
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	3a01      	subs	r2, #1
 8004716:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004718:	2301      	movs	r3, #1
 800471a:	425b      	negs	r3, r3
 800471c:	2103      	movs	r1, #3
 800471e:	0018      	movs	r0, r3
 8004720:	f7ff ff7c 	bl	800461c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004724:	4b05      	ldr	r3, [pc, #20]	@ (800473c <SysTick_Config+0x44>)
 8004726:	2200      	movs	r2, #0
 8004728:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800472a:	4b04      	ldr	r3, [pc, #16]	@ (800473c <SysTick_Config+0x44>)
 800472c:	2207      	movs	r2, #7
 800472e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004730:	2300      	movs	r3, #0
}
 8004732:	0018      	movs	r0, r3
 8004734:	46bd      	mov	sp, r7
 8004736:	b002      	add	sp, #8
 8004738:	bd80      	pop	{r7, pc}
 800473a:	46c0      	nop			@ (mov r8, r8)
 800473c:	e000e010 	.word	0xe000e010

08004740 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	60b9      	str	r1, [r7, #8]
 8004748:	607a      	str	r2, [r7, #4]
 800474a:	210f      	movs	r1, #15
 800474c:	187b      	adds	r3, r7, r1
 800474e:	1c02      	adds	r2, r0, #0
 8004750:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004752:	68ba      	ldr	r2, [r7, #8]
 8004754:	187b      	adds	r3, r7, r1
 8004756:	781b      	ldrb	r3, [r3, #0]
 8004758:	b25b      	sxtb	r3, r3
 800475a:	0011      	movs	r1, r2
 800475c:	0018      	movs	r0, r3
 800475e:	f7ff ff5d 	bl	800461c <__NVIC_SetPriority>
}
 8004762:	46c0      	nop			@ (mov r8, r8)
 8004764:	46bd      	mov	sp, r7
 8004766:	b004      	add	sp, #16
 8004768:	bd80      	pop	{r7, pc}

0800476a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800476a:	b580      	push	{r7, lr}
 800476c:	b082      	sub	sp, #8
 800476e:	af00      	add	r7, sp, #0
 8004770:	0002      	movs	r2, r0
 8004772:	1dfb      	adds	r3, r7, #7
 8004774:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004776:	1dfb      	adds	r3, r7, #7
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	b25b      	sxtb	r3, r3
 800477c:	0018      	movs	r0, r3
 800477e:	f7ff ff33 	bl	80045e8 <__NVIC_EnableIRQ>
}
 8004782:	46c0      	nop			@ (mov r8, r8)
 8004784:	46bd      	mov	sp, r7
 8004786:	b002      	add	sp, #8
 8004788:	bd80      	pop	{r7, pc}

0800478a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800478a:	b580      	push	{r7, lr}
 800478c:	b082      	sub	sp, #8
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	0018      	movs	r0, r3
 8004796:	f7ff ffaf 	bl	80046f8 <SysTick_Config>
 800479a:	0003      	movs	r3, r0
}
 800479c:	0018      	movs	r0, r3
 800479e:	46bd      	mov	sp, r7
 80047a0:	b002      	add	sp, #8
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d101      	bne.n	80047b6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e04f      	b.n	8004856 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2225      	movs	r2, #37	@ 0x25
 80047ba:	5c9b      	ldrb	r3, [r3, r2]
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d008      	beq.n	80047d4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2204      	movs	r2, #4
 80047c6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2224      	movs	r2, #36	@ 0x24
 80047cc:	2100      	movs	r1, #0
 80047ce:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e040      	b.n	8004856 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	210e      	movs	r1, #14
 80047e0:	438a      	bics	r2, r1
 80047e2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047ee:	491c      	ldr	r1, [pc, #112]	@ (8004860 <HAL_DMA_Abort+0xbc>)
 80047f0:	400a      	ands	r2, r1
 80047f2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2101      	movs	r1, #1
 8004800:	438a      	bics	r2, r1
 8004802:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004808:	221c      	movs	r2, #28
 800480a:	401a      	ands	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004810:	2101      	movs	r1, #1
 8004812:	4091      	lsls	r1, r2
 8004814:	000a      	movs	r2, r1
 8004816:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004820:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00c      	beq.n	8004844 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004834:	490a      	ldr	r1, [pc, #40]	@ (8004860 <HAL_DMA_Abort+0xbc>)
 8004836:	400a      	ands	r2, r1
 8004838:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004842:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2225      	movs	r2, #37	@ 0x25
 8004848:	2101      	movs	r1, #1
 800484a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2224      	movs	r2, #36	@ 0x24
 8004850:	2100      	movs	r1, #0
 8004852:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	0018      	movs	r0, r3
 8004858:	46bd      	mov	sp, r7
 800485a:	b002      	add	sp, #8
 800485c:	bd80      	pop	{r7, pc}
 800485e:	46c0      	nop			@ (mov r8, r8)
 8004860:	fffffeff 	.word	0xfffffeff

08004864 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800486c:	210f      	movs	r1, #15
 800486e:	187b      	adds	r3, r7, r1
 8004870:	2200      	movs	r2, #0
 8004872:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2225      	movs	r2, #37	@ 0x25
 8004878:	5c9b      	ldrb	r3, [r3, r2]
 800487a:	b2db      	uxtb	r3, r3
 800487c:	2b02      	cmp	r3, #2
 800487e:	d006      	beq.n	800488e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2204      	movs	r2, #4
 8004884:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004886:	187b      	adds	r3, r7, r1
 8004888:	2201      	movs	r2, #1
 800488a:	701a      	strb	r2, [r3, #0]
 800488c:	e048      	b.n	8004920 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	210e      	movs	r1, #14
 800489a:	438a      	bics	r2, r1
 800489c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2101      	movs	r1, #1
 80048aa:	438a      	bics	r2, r1
 80048ac:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048b8:	491d      	ldr	r1, [pc, #116]	@ (8004930 <HAL_DMA_Abort_IT+0xcc>)
 80048ba:	400a      	ands	r2, r1
 80048bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048c2:	221c      	movs	r2, #28
 80048c4:	401a      	ands	r2, r3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ca:	2101      	movs	r1, #1
 80048cc:	4091      	lsls	r1, r2
 80048ce:	000a      	movs	r2, r1
 80048d0:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048da:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d00c      	beq.n	80048fe <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ee:	4910      	ldr	r1, [pc, #64]	@ (8004930 <HAL_DMA_Abort_IT+0xcc>)
 80048f0:	400a      	ands	r2, r1
 80048f2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80048fc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2225      	movs	r2, #37	@ 0x25
 8004902:	2101      	movs	r1, #1
 8004904:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2224      	movs	r2, #36	@ 0x24
 800490a:	2100      	movs	r1, #0
 800490c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004912:	2b00      	cmp	r3, #0
 8004914:	d004      	beq.n	8004920 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	0010      	movs	r0, r2
 800491e:	4798      	blx	r3
    }
  }
  return status;
 8004920:	230f      	movs	r3, #15
 8004922:	18fb      	adds	r3, r7, r3
 8004924:	781b      	ldrb	r3, [r3, #0]
}
 8004926:	0018      	movs	r0, r3
 8004928:	46bd      	mov	sp, r7
 800492a:	b004      	add	sp, #16
 800492c:	bd80      	pop	{r7, pc}
 800492e:	46c0      	nop			@ (mov r8, r8)
 8004930:	fffffeff 	.word	0xfffffeff

08004934 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b086      	sub	sp, #24
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	607a      	str	r2, [r7, #4]
 800493e:	200b      	movs	r0, #11
 8004940:	183b      	adds	r3, r7, r0
 8004942:	1c0a      	adds	r2, r1, #0
 8004944:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004946:	2317      	movs	r3, #23
 8004948:	18fb      	adds	r3, r7, r3
 800494a:	2200      	movs	r2, #0
 800494c:	701a      	strb	r2, [r3, #0]

  switch (CallbackID)
 800494e:	183b      	adds	r3, r7, r0
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	2b02      	cmp	r3, #2
 8004954:	d010      	beq.n	8004978 <HAL_EXTI_RegisterCallback+0x44>
 8004956:	dc13      	bgt.n	8004980 <HAL_EXTI_RegisterCallback+0x4c>
 8004958:	2b00      	cmp	r3, #0
 800495a:	d002      	beq.n	8004962 <HAL_EXTI_RegisterCallback+0x2e>
 800495c:	2b01      	cmp	r3, #1
 800495e:	d007      	beq.n	8004970 <HAL_EXTI_RegisterCallback+0x3c>
 8004960:	e00e      	b.n	8004980 <HAL_EXTI_RegisterCallback+0x4c>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	609a      	str	r2, [r3, #8]
      break;
 800496e:	e00c      	b.n	800498a <HAL_EXTI_RegisterCallback+0x56>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	605a      	str	r2, [r3, #4]
      break;
 8004976:	e008      	b.n	800498a <HAL_EXTI_RegisterCallback+0x56>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	609a      	str	r2, [r3, #8]
      break;
 800497e:	e004      	b.n	800498a <HAL_EXTI_RegisterCallback+0x56>

    default:
      status = HAL_ERROR;
 8004980:	2317      	movs	r3, #23
 8004982:	18fb      	adds	r3, r7, r3
 8004984:	2201      	movs	r2, #1
 8004986:	701a      	strb	r2, [r3, #0]
      break;
 8004988:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
 800498a:	2317      	movs	r3, #23
 800498c:	18fb      	adds	r3, r7, r3
 800498e:	781b      	ldrb	r3, [r3, #0]
}
 8004990:	0018      	movs	r0, r3
 8004992:	46bd      	mov	sp, r7
 8004994:	b006      	add	sp, #24
 8004996:	bd80      	pop	{r7, pc}

08004998 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d101      	bne.n	80049ac <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e003      	b.n	80049b4 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80049b2:	2300      	movs	r3, #0
  }
}
 80049b4:	0018      	movs	r0, r3
 80049b6:	46bd      	mov	sp, r7
 80049b8:	b002      	add	sp, #8
 80049ba:	bd80      	pop	{r7, pc}

080049bc <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b086      	sub	sp, #24
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	0c1b      	lsrs	r3, r3, #16
 80049ca:	2201      	movs	r2, #1
 80049cc:	4013      	ands	r3, r2
 80049ce:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	221f      	movs	r2, #31
 80049d6:	4013      	ands	r3, r2
 80049d8:	2201      	movs	r2, #1
 80049da:	409a      	lsls	r2, r3
 80049dc:	0013      	movs	r3, r2
 80049de:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	015b      	lsls	r3, r3, #5
 80049e4:	4a18      	ldr	r2, [pc, #96]	@ (8004a48 <HAL_EXTI_IRQHandler+0x8c>)
 80049e6:	4694      	mov	ip, r2
 80049e8:	4463      	add	r3, ip
 80049ea:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	4013      	ands	r3, r2
 80049f4:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d009      	beq.n	8004a10 <HAL_EXTI_IRQHandler+0x54>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	693a      	ldr	r2, [r7, #16]
 8004a00:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d002      	beq.n	8004a10 <HAL_EXTI_IRQHandler+0x54>
    {
      hexti->RisingCallback();
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	015b      	lsls	r3, r3, #5
 8004a14:	4a0d      	ldr	r2, [pc, #52]	@ (8004a4c <HAL_EXTI_IRQHandler+0x90>)
 8004a16:	4694      	mov	ip, r2
 8004a18:	4463      	add	r3, ip
 8004a1a:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	4013      	ands	r3, r2
 8004a24:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d009      	beq.n	8004a40 <HAL_EXTI_IRQHandler+0x84>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	693a      	ldr	r2, [r7, #16]
 8004a30:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d002      	beq.n	8004a40 <HAL_EXTI_IRQHandler+0x84>
    {
      hexti->FallingCallback();
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	4798      	blx	r3
    }
  }
}
 8004a40:	46c0      	nop			@ (mov r8, r8)
 8004a42:	46bd      	mov	sp, r7
 8004a44:	b006      	add	sp, #24
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	4002180c 	.word	0x4002180c
 8004a4c:	40021810 	.word	0x40021810

08004a50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a5e:	e14d      	b.n	8004cfc <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	2101      	movs	r1, #1
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	4091      	lsls	r1, r2
 8004a6a:	000a      	movs	r2, r1
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d100      	bne.n	8004a78 <HAL_GPIO_Init+0x28>
 8004a76:	e13e      	b.n	8004cf6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	2203      	movs	r2, #3
 8004a7e:	4013      	ands	r3, r2
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d005      	beq.n	8004a90 <HAL_GPIO_Init+0x40>
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	2203      	movs	r2, #3
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d130      	bne.n	8004af2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	005b      	lsls	r3, r3, #1
 8004a9a:	2203      	movs	r2, #3
 8004a9c:	409a      	lsls	r2, r3
 8004a9e:	0013      	movs	r3, r2
 8004aa0:	43da      	mvns	r2, r3
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	68da      	ldr	r2, [r3, #12]
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	005b      	lsls	r3, r3, #1
 8004ab0:	409a      	lsls	r2, r3
 8004ab2:	0013      	movs	r3, r2
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	693a      	ldr	r2, [r7, #16]
 8004abe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	409a      	lsls	r2, r3
 8004acc:	0013      	movs	r3, r2
 8004ace:	43da      	mvns	r2, r3
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	091b      	lsrs	r3, r3, #4
 8004adc:	2201      	movs	r2, #1
 8004ade:	401a      	ands	r2, r3
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	409a      	lsls	r2, r3
 8004ae4:	0013      	movs	r3, r2
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	693a      	ldr	r2, [r7, #16]
 8004af0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	2203      	movs	r2, #3
 8004af8:	4013      	ands	r3, r2
 8004afa:	2b03      	cmp	r3, #3
 8004afc:	d017      	beq.n	8004b2e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	005b      	lsls	r3, r3, #1
 8004b08:	2203      	movs	r2, #3
 8004b0a:	409a      	lsls	r2, r3
 8004b0c:	0013      	movs	r3, r2
 8004b0e:	43da      	mvns	r2, r3
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	4013      	ands	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	689a      	ldr	r2, [r3, #8]
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	005b      	lsls	r3, r3, #1
 8004b1e:	409a      	lsls	r2, r3
 8004b20:	0013      	movs	r3, r2
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	693a      	ldr	r2, [r7, #16]
 8004b2c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	2203      	movs	r2, #3
 8004b34:	4013      	ands	r3, r2
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d123      	bne.n	8004b82 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	08da      	lsrs	r2, r3, #3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	3208      	adds	r2, #8
 8004b42:	0092      	lsls	r2, r2, #2
 8004b44:	58d3      	ldr	r3, [r2, r3]
 8004b46:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	2207      	movs	r2, #7
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	220f      	movs	r2, #15
 8004b52:	409a      	lsls	r2, r3
 8004b54:	0013      	movs	r3, r2
 8004b56:	43da      	mvns	r2, r3
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	691a      	ldr	r2, [r3, #16]
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	2107      	movs	r1, #7
 8004b66:	400b      	ands	r3, r1
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	409a      	lsls	r2, r3
 8004b6c:	0013      	movs	r3, r2
 8004b6e:	693a      	ldr	r2, [r7, #16]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	08da      	lsrs	r2, r3, #3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	3208      	adds	r2, #8
 8004b7c:	0092      	lsls	r2, r2, #2
 8004b7e:	6939      	ldr	r1, [r7, #16]
 8004b80:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	005b      	lsls	r3, r3, #1
 8004b8c:	2203      	movs	r2, #3
 8004b8e:	409a      	lsls	r2, r3
 8004b90:	0013      	movs	r3, r2
 8004b92:	43da      	mvns	r2, r3
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	4013      	ands	r3, r2
 8004b98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	2203      	movs	r2, #3
 8004ba0:	401a      	ands	r2, r3
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	005b      	lsls	r3, r3, #1
 8004ba6:	409a      	lsls	r2, r3
 8004ba8:	0013      	movs	r3, r2
 8004baa:	693a      	ldr	r2, [r7, #16]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	693a      	ldr	r2, [r7, #16]
 8004bb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	685a      	ldr	r2, [r3, #4]
 8004bba:	23c0      	movs	r3, #192	@ 0xc0
 8004bbc:	029b      	lsls	r3, r3, #10
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	d100      	bne.n	8004bc4 <HAL_GPIO_Init+0x174>
 8004bc2:	e098      	b.n	8004cf6 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004bc4:	4a53      	ldr	r2, [pc, #332]	@ (8004d14 <HAL_GPIO_Init+0x2c4>)
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	089b      	lsrs	r3, r3, #2
 8004bca:	3318      	adds	r3, #24
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	589b      	ldr	r3, [r3, r2]
 8004bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	2203      	movs	r2, #3
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	00db      	lsls	r3, r3, #3
 8004bda:	220f      	movs	r2, #15
 8004bdc:	409a      	lsls	r2, r3
 8004bde:	0013      	movs	r3, r2
 8004be0:	43da      	mvns	r2, r3
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	4013      	ands	r3, r2
 8004be6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	23a0      	movs	r3, #160	@ 0xa0
 8004bec:	05db      	lsls	r3, r3, #23
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d019      	beq.n	8004c26 <HAL_GPIO_Init+0x1d6>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a48      	ldr	r2, [pc, #288]	@ (8004d18 <HAL_GPIO_Init+0x2c8>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d013      	beq.n	8004c22 <HAL_GPIO_Init+0x1d2>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a47      	ldr	r2, [pc, #284]	@ (8004d1c <HAL_GPIO_Init+0x2cc>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d00d      	beq.n	8004c1e <HAL_GPIO_Init+0x1ce>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a46      	ldr	r2, [pc, #280]	@ (8004d20 <HAL_GPIO_Init+0x2d0>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d007      	beq.n	8004c1a <HAL_GPIO_Init+0x1ca>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a45      	ldr	r2, [pc, #276]	@ (8004d24 <HAL_GPIO_Init+0x2d4>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d101      	bne.n	8004c16 <HAL_GPIO_Init+0x1c6>
 8004c12:	2304      	movs	r3, #4
 8004c14:	e008      	b.n	8004c28 <HAL_GPIO_Init+0x1d8>
 8004c16:	2305      	movs	r3, #5
 8004c18:	e006      	b.n	8004c28 <HAL_GPIO_Init+0x1d8>
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e004      	b.n	8004c28 <HAL_GPIO_Init+0x1d8>
 8004c1e:	2302      	movs	r3, #2
 8004c20:	e002      	b.n	8004c28 <HAL_GPIO_Init+0x1d8>
 8004c22:	2301      	movs	r3, #1
 8004c24:	e000      	b.n	8004c28 <HAL_GPIO_Init+0x1d8>
 8004c26:	2300      	movs	r3, #0
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	2103      	movs	r1, #3
 8004c2c:	400a      	ands	r2, r1
 8004c2e:	00d2      	lsls	r2, r2, #3
 8004c30:	4093      	lsls	r3, r2
 8004c32:	693a      	ldr	r2, [r7, #16]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004c38:	4936      	ldr	r1, [pc, #216]	@ (8004d14 <HAL_GPIO_Init+0x2c4>)
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	089b      	lsrs	r3, r3, #2
 8004c3e:	3318      	adds	r3, #24
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	693a      	ldr	r2, [r7, #16]
 8004c44:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004c46:	4b33      	ldr	r3, [pc, #204]	@ (8004d14 <HAL_GPIO_Init+0x2c4>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	43da      	mvns	r2, r3
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	4013      	ands	r3, r2
 8004c54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	685a      	ldr	r2, [r3, #4]
 8004c5a:	2380      	movs	r3, #128	@ 0x80
 8004c5c:	035b      	lsls	r3, r3, #13
 8004c5e:	4013      	ands	r3, r2
 8004c60:	d003      	beq.n	8004c6a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8004c62:	693a      	ldr	r2, [r7, #16]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004c6a:	4b2a      	ldr	r3, [pc, #168]	@ (8004d14 <HAL_GPIO_Init+0x2c4>)
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004c70:	4b28      	ldr	r3, [pc, #160]	@ (8004d14 <HAL_GPIO_Init+0x2c4>)
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	43da      	mvns	r2, r3
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	685a      	ldr	r2, [r3, #4]
 8004c84:	2380      	movs	r3, #128	@ 0x80
 8004c86:	039b      	lsls	r3, r3, #14
 8004c88:	4013      	ands	r3, r2
 8004c8a:	d003      	beq.n	8004c94 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004c94:	4b1f      	ldr	r3, [pc, #124]	@ (8004d14 <HAL_GPIO_Init+0x2c4>)
 8004c96:	693a      	ldr	r2, [r7, #16]
 8004c98:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004c9a:	4a1e      	ldr	r2, [pc, #120]	@ (8004d14 <HAL_GPIO_Init+0x2c4>)
 8004c9c:	2384      	movs	r3, #132	@ 0x84
 8004c9e:	58d3      	ldr	r3, [r2, r3]
 8004ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	43da      	mvns	r2, r3
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	4013      	ands	r3, r2
 8004caa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	685a      	ldr	r2, [r3, #4]
 8004cb0:	2380      	movs	r3, #128	@ 0x80
 8004cb2:	029b      	lsls	r3, r3, #10
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	d003      	beq.n	8004cc0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004cb8:	693a      	ldr	r2, [r7, #16]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004cc0:	4914      	ldr	r1, [pc, #80]	@ (8004d14 <HAL_GPIO_Init+0x2c4>)
 8004cc2:	2284      	movs	r2, #132	@ 0x84
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004cc8:	4a12      	ldr	r2, [pc, #72]	@ (8004d14 <HAL_GPIO_Init+0x2c4>)
 8004cca:	2380      	movs	r3, #128	@ 0x80
 8004ccc:	58d3      	ldr	r3, [r2, r3]
 8004cce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	43da      	mvns	r2, r3
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	2380      	movs	r3, #128	@ 0x80
 8004ce0:	025b      	lsls	r3, r3, #9
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	d003      	beq.n	8004cee <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004ce6:	693a      	ldr	r2, [r7, #16]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004cee:	4909      	ldr	r1, [pc, #36]	@ (8004d14 <HAL_GPIO_Init+0x2c4>)
 8004cf0:	2280      	movs	r2, #128	@ 0x80
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	40da      	lsrs	r2, r3
 8004d04:	1e13      	subs	r3, r2, #0
 8004d06:	d000      	beq.n	8004d0a <HAL_GPIO_Init+0x2ba>
 8004d08:	e6aa      	b.n	8004a60 <HAL_GPIO_Init+0x10>
  }
}
 8004d0a:	46c0      	nop			@ (mov r8, r8)
 8004d0c:	46c0      	nop			@ (mov r8, r8)
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	b006      	add	sp, #24
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	40021800 	.word	0x40021800
 8004d18:	50000400 	.word	0x50000400
 8004d1c:	50000800 	.word	0x50000800
 8004d20:	50000c00 	.word	0x50000c00
 8004d24:	50001000 	.word	0x50001000

08004d28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	000a      	movs	r2, r1
 8004d32:	1cbb      	adds	r3, r7, #2
 8004d34:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	691b      	ldr	r3, [r3, #16]
 8004d3a:	1cba      	adds	r2, r7, #2
 8004d3c:	8812      	ldrh	r2, [r2, #0]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	d004      	beq.n	8004d4c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004d42:	230f      	movs	r3, #15
 8004d44:	18fb      	adds	r3, r7, r3
 8004d46:	2201      	movs	r2, #1
 8004d48:	701a      	strb	r2, [r3, #0]
 8004d4a:	e003      	b.n	8004d54 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d4c:	230f      	movs	r3, #15
 8004d4e:	18fb      	adds	r3, r7, r3
 8004d50:	2200      	movs	r2, #0
 8004d52:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004d54:	230f      	movs	r3, #15
 8004d56:	18fb      	adds	r3, r7, r3
 8004d58:	781b      	ldrb	r3, [r3, #0]
}
 8004d5a:	0018      	movs	r0, r3
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	b004      	add	sp, #16
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b082      	sub	sp, #8
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
 8004d6a:	0008      	movs	r0, r1
 8004d6c:	0011      	movs	r1, r2
 8004d6e:	1cbb      	adds	r3, r7, #2
 8004d70:	1c02      	adds	r2, r0, #0
 8004d72:	801a      	strh	r2, [r3, #0]
 8004d74:	1c7b      	adds	r3, r7, #1
 8004d76:	1c0a      	adds	r2, r1, #0
 8004d78:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d7a:	1c7b      	adds	r3, r7, #1
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d004      	beq.n	8004d8c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d82:	1cbb      	adds	r3, r7, #2
 8004d84:	881a      	ldrh	r2, [r3, #0]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004d8a:	e003      	b.n	8004d94 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004d8c:	1cbb      	adds	r3, r7, #2
 8004d8e:	881a      	ldrh	r2, [r3, #0]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004d94:	46c0      	nop			@ (mov r8, r8)
 8004d96:	46bd      	mov	sp, r7
 8004d98:	b002      	add	sp, #8
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004da4:	4b19      	ldr	r3, [pc, #100]	@ (8004e0c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a19      	ldr	r2, [pc, #100]	@ (8004e10 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004daa:	4013      	ands	r3, r2
 8004dac:	0019      	movs	r1, r3
 8004dae:	4b17      	ldr	r3, [pc, #92]	@ (8004e0c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	2380      	movs	r3, #128	@ 0x80
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d11f      	bne.n	8004e00 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004dc0:	4b14      	ldr	r3, [pc, #80]	@ (8004e14 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	0013      	movs	r3, r2
 8004dc6:	005b      	lsls	r3, r3, #1
 8004dc8:	189b      	adds	r3, r3, r2
 8004dca:	005b      	lsls	r3, r3, #1
 8004dcc:	4912      	ldr	r1, [pc, #72]	@ (8004e18 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004dce:	0018      	movs	r0, r3
 8004dd0:	f7fb f9aa 	bl	8000128 <__udivsi3>
 8004dd4:	0003      	movs	r3, r0
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004dda:	e008      	b.n	8004dee <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d003      	beq.n	8004dea <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	3b01      	subs	r3, #1
 8004de6:	60fb      	str	r3, [r7, #12]
 8004de8:	e001      	b.n	8004dee <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	e009      	b.n	8004e02 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004dee:	4b07      	ldr	r3, [pc, #28]	@ (8004e0c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004df0:	695a      	ldr	r2, [r3, #20]
 8004df2:	2380      	movs	r3, #128	@ 0x80
 8004df4:	00db      	lsls	r3, r3, #3
 8004df6:	401a      	ands	r2, r3
 8004df8:	2380      	movs	r3, #128	@ 0x80
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d0ed      	beq.n	8004ddc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	0018      	movs	r0, r3
 8004e04:	46bd      	mov	sp, r7
 8004e06:	b004      	add	sp, #16
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	46c0      	nop			@ (mov r8, r8)
 8004e0c:	40007000 	.word	0x40007000
 8004e10:	fffff9ff 	.word	0xfffff9ff
 8004e14:	20000010 	.word	0x20000010
 8004e18:	000f4240 	.word	0x000f4240

08004e1c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004e20:	4b03      	ldr	r3, [pc, #12]	@ (8004e30 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004e22:	689a      	ldr	r2, [r3, #8]
 8004e24:	23e0      	movs	r3, #224	@ 0xe0
 8004e26:	01db      	lsls	r3, r3, #7
 8004e28:	4013      	ands	r3, r2
}
 8004e2a:	0018      	movs	r0, r3
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	40021000 	.word	0x40021000

08004e34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b088      	sub	sp, #32
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d102      	bne.n	8004e48 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	f000 fb50 	bl	80054e8 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	4013      	ands	r3, r2
 8004e50:	d100      	bne.n	8004e54 <HAL_RCC_OscConfig+0x20>
 8004e52:	e07c      	b.n	8004f4e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e54:	4bc3      	ldr	r3, [pc, #780]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	2238      	movs	r2, #56	@ 0x38
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e5e:	4bc1      	ldr	r3, [pc, #772]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	2203      	movs	r2, #3
 8004e64:	4013      	ands	r3, r2
 8004e66:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	2b10      	cmp	r3, #16
 8004e6c:	d102      	bne.n	8004e74 <HAL_RCC_OscConfig+0x40>
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	2b03      	cmp	r3, #3
 8004e72:	d002      	beq.n	8004e7a <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	2b08      	cmp	r3, #8
 8004e78:	d10b      	bne.n	8004e92 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e7a:	4bba      	ldr	r3, [pc, #744]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	2380      	movs	r3, #128	@ 0x80
 8004e80:	029b      	lsls	r3, r3, #10
 8004e82:	4013      	ands	r3, r2
 8004e84:	d062      	beq.n	8004f4c <HAL_RCC_OscConfig+0x118>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d15e      	bne.n	8004f4c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e32a      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685a      	ldr	r2, [r3, #4]
 8004e96:	2380      	movs	r3, #128	@ 0x80
 8004e98:	025b      	lsls	r3, r3, #9
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d107      	bne.n	8004eae <HAL_RCC_OscConfig+0x7a>
 8004e9e:	4bb1      	ldr	r3, [pc, #708]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	4bb0      	ldr	r3, [pc, #704]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004ea4:	2180      	movs	r1, #128	@ 0x80
 8004ea6:	0249      	lsls	r1, r1, #9
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	601a      	str	r2, [r3, #0]
 8004eac:	e020      	b.n	8004ef0 <HAL_RCC_OscConfig+0xbc>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685a      	ldr	r2, [r3, #4]
 8004eb2:	23a0      	movs	r3, #160	@ 0xa0
 8004eb4:	02db      	lsls	r3, r3, #11
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d10e      	bne.n	8004ed8 <HAL_RCC_OscConfig+0xa4>
 8004eba:	4baa      	ldr	r3, [pc, #680]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	4ba9      	ldr	r3, [pc, #676]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004ec0:	2180      	movs	r1, #128	@ 0x80
 8004ec2:	02c9      	lsls	r1, r1, #11
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	601a      	str	r2, [r3, #0]
 8004ec8:	4ba6      	ldr	r3, [pc, #664]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	4ba5      	ldr	r3, [pc, #660]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004ece:	2180      	movs	r1, #128	@ 0x80
 8004ed0:	0249      	lsls	r1, r1, #9
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	601a      	str	r2, [r3, #0]
 8004ed6:	e00b      	b.n	8004ef0 <HAL_RCC_OscConfig+0xbc>
 8004ed8:	4ba2      	ldr	r3, [pc, #648]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	4ba1      	ldr	r3, [pc, #644]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004ede:	49a2      	ldr	r1, [pc, #648]	@ (8005168 <HAL_RCC_OscConfig+0x334>)
 8004ee0:	400a      	ands	r2, r1
 8004ee2:	601a      	str	r2, [r3, #0]
 8004ee4:	4b9f      	ldr	r3, [pc, #636]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	4b9e      	ldr	r3, [pc, #632]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004eea:	49a0      	ldr	r1, [pc, #640]	@ (800516c <HAL_RCC_OscConfig+0x338>)
 8004eec:	400a      	ands	r2, r1
 8004eee:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d014      	beq.n	8004f22 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ef8:	f7ff fb32 	bl	8004560 <HAL_GetTick>
 8004efc:	0003      	movs	r3, r0
 8004efe:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f00:	e008      	b.n	8004f14 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f02:	f7ff fb2d 	bl	8004560 <HAL_GetTick>
 8004f06:	0002      	movs	r2, r0
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	2b64      	cmp	r3, #100	@ 0x64
 8004f0e:	d901      	bls.n	8004f14 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e2e9      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f14:	4b93      	ldr	r3, [pc, #588]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	2380      	movs	r3, #128	@ 0x80
 8004f1a:	029b      	lsls	r3, r3, #10
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	d0f0      	beq.n	8004f02 <HAL_RCC_OscConfig+0xce>
 8004f20:	e015      	b.n	8004f4e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f22:	f7ff fb1d 	bl	8004560 <HAL_GetTick>
 8004f26:	0003      	movs	r3, r0
 8004f28:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f2a:	e008      	b.n	8004f3e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f2c:	f7ff fb18 	bl	8004560 <HAL_GetTick>
 8004f30:	0002      	movs	r2, r0
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	2b64      	cmp	r3, #100	@ 0x64
 8004f38:	d901      	bls.n	8004f3e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e2d4      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f3e:	4b89      	ldr	r3, [pc, #548]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	2380      	movs	r3, #128	@ 0x80
 8004f44:	029b      	lsls	r3, r3, #10
 8004f46:	4013      	ands	r3, r2
 8004f48:	d1f0      	bne.n	8004f2c <HAL_RCC_OscConfig+0xf8>
 8004f4a:	e000      	b.n	8004f4e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f4c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2202      	movs	r2, #2
 8004f54:	4013      	ands	r3, r2
 8004f56:	d100      	bne.n	8004f5a <HAL_RCC_OscConfig+0x126>
 8004f58:	e099      	b.n	800508e <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f5a:	4b82      	ldr	r3, [pc, #520]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	2238      	movs	r2, #56	@ 0x38
 8004f60:	4013      	ands	r3, r2
 8004f62:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f64:	4b7f      	ldr	r3, [pc, #508]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	2203      	movs	r2, #3
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	2b10      	cmp	r3, #16
 8004f72:	d102      	bne.n	8004f7a <HAL_RCC_OscConfig+0x146>
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	d002      	beq.n	8004f80 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d135      	bne.n	8004fec <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f80:	4b78      	ldr	r3, [pc, #480]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	2380      	movs	r3, #128	@ 0x80
 8004f86:	00db      	lsls	r3, r3, #3
 8004f88:	4013      	ands	r3, r2
 8004f8a:	d005      	beq.n	8004f98 <HAL_RCC_OscConfig+0x164>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d101      	bne.n	8004f98 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e2a7      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f98:	4b72      	ldr	r3, [pc, #456]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	4a74      	ldr	r2, [pc, #464]	@ (8005170 <HAL_RCC_OscConfig+0x33c>)
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	0019      	movs	r1, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	695b      	ldr	r3, [r3, #20]
 8004fa6:	021a      	lsls	r2, r3, #8
 8004fa8:	4b6e      	ldr	r3, [pc, #440]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004faa:	430a      	orrs	r2, r1
 8004fac:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d112      	bne.n	8004fda <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004fb4:	4b6b      	ldr	r3, [pc, #428]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a6e      	ldr	r2, [pc, #440]	@ (8005174 <HAL_RCC_OscConfig+0x340>)
 8004fba:	4013      	ands	r3, r2
 8004fbc:	0019      	movs	r1, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	691a      	ldr	r2, [r3, #16]
 8004fc2:	4b68      	ldr	r3, [pc, #416]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004fc4:	430a      	orrs	r2, r1
 8004fc6:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004fc8:	4b66      	ldr	r3, [pc, #408]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	0adb      	lsrs	r3, r3, #11
 8004fce:	2207      	movs	r2, #7
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	4a69      	ldr	r2, [pc, #420]	@ (8005178 <HAL_RCC_OscConfig+0x344>)
 8004fd4:	40da      	lsrs	r2, r3
 8004fd6:	4b69      	ldr	r3, [pc, #420]	@ (800517c <HAL_RCC_OscConfig+0x348>)
 8004fd8:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004fda:	4b69      	ldr	r3, [pc, #420]	@ (8005180 <HAL_RCC_OscConfig+0x34c>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	0018      	movs	r0, r3
 8004fe0:	f7ff fa62 	bl	80044a8 <HAL_InitTick>
 8004fe4:	1e03      	subs	r3, r0, #0
 8004fe6:	d051      	beq.n	800508c <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e27d      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d030      	beq.n	8005056 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004ff4:	4b5b      	ldr	r3, [pc, #364]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a5e      	ldr	r2, [pc, #376]	@ (8005174 <HAL_RCC_OscConfig+0x340>)
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	0019      	movs	r1, r3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	691a      	ldr	r2, [r3, #16]
 8005002:	4b58      	ldr	r3, [pc, #352]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8005004:	430a      	orrs	r2, r1
 8005006:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005008:	4b56      	ldr	r3, [pc, #344]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	4b55      	ldr	r3, [pc, #340]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 800500e:	2180      	movs	r1, #128	@ 0x80
 8005010:	0049      	lsls	r1, r1, #1
 8005012:	430a      	orrs	r2, r1
 8005014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005016:	f7ff faa3 	bl	8004560 <HAL_GetTick>
 800501a:	0003      	movs	r3, r0
 800501c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800501e:	e008      	b.n	8005032 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005020:	f7ff fa9e 	bl	8004560 <HAL_GetTick>
 8005024:	0002      	movs	r2, r0
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	1ad3      	subs	r3, r2, r3
 800502a:	2b02      	cmp	r3, #2
 800502c:	d901      	bls.n	8005032 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e25a      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005032:	4b4c      	ldr	r3, [pc, #304]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	2380      	movs	r3, #128	@ 0x80
 8005038:	00db      	lsls	r3, r3, #3
 800503a:	4013      	ands	r3, r2
 800503c:	d0f0      	beq.n	8005020 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800503e:	4b49      	ldr	r3, [pc, #292]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	4a4b      	ldr	r2, [pc, #300]	@ (8005170 <HAL_RCC_OscConfig+0x33c>)
 8005044:	4013      	ands	r3, r2
 8005046:	0019      	movs	r1, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	695b      	ldr	r3, [r3, #20]
 800504c:	021a      	lsls	r2, r3, #8
 800504e:	4b45      	ldr	r3, [pc, #276]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8005050:	430a      	orrs	r2, r1
 8005052:	605a      	str	r2, [r3, #4]
 8005054:	e01b      	b.n	800508e <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8005056:	4b43      	ldr	r3, [pc, #268]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	4b42      	ldr	r3, [pc, #264]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 800505c:	4949      	ldr	r1, [pc, #292]	@ (8005184 <HAL_RCC_OscConfig+0x350>)
 800505e:	400a      	ands	r2, r1
 8005060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005062:	f7ff fa7d 	bl	8004560 <HAL_GetTick>
 8005066:	0003      	movs	r3, r0
 8005068:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800506a:	e008      	b.n	800507e <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800506c:	f7ff fa78 	bl	8004560 <HAL_GetTick>
 8005070:	0002      	movs	r2, r0
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	1ad3      	subs	r3, r2, r3
 8005076:	2b02      	cmp	r3, #2
 8005078:	d901      	bls.n	800507e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800507a:	2303      	movs	r3, #3
 800507c:	e234      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800507e:	4b39      	ldr	r3, [pc, #228]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	2380      	movs	r3, #128	@ 0x80
 8005084:	00db      	lsls	r3, r3, #3
 8005086:	4013      	ands	r3, r2
 8005088:	d1f0      	bne.n	800506c <HAL_RCC_OscConfig+0x238>
 800508a:	e000      	b.n	800508e <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800508c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2208      	movs	r2, #8
 8005094:	4013      	ands	r3, r2
 8005096:	d047      	beq.n	8005128 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005098:	4b32      	ldr	r3, [pc, #200]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	2238      	movs	r2, #56	@ 0x38
 800509e:	4013      	ands	r3, r2
 80050a0:	2b18      	cmp	r3, #24
 80050a2:	d10a      	bne.n	80050ba <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80050a4:	4b2f      	ldr	r3, [pc, #188]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 80050a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050a8:	2202      	movs	r2, #2
 80050aa:	4013      	ands	r3, r2
 80050ac:	d03c      	beq.n	8005128 <HAL_RCC_OscConfig+0x2f4>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d138      	bne.n	8005128 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e216      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	699b      	ldr	r3, [r3, #24]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d019      	beq.n	80050f6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80050c2:	4b28      	ldr	r3, [pc, #160]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 80050c4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80050c6:	4b27      	ldr	r3, [pc, #156]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 80050c8:	2101      	movs	r1, #1
 80050ca:	430a      	orrs	r2, r1
 80050cc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ce:	f7ff fa47 	bl	8004560 <HAL_GetTick>
 80050d2:	0003      	movs	r3, r0
 80050d4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80050d6:	e008      	b.n	80050ea <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050d8:	f7ff fa42 	bl	8004560 <HAL_GetTick>
 80050dc:	0002      	movs	r2, r0
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d901      	bls.n	80050ea <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e1fe      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80050ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 80050ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ee:	2202      	movs	r2, #2
 80050f0:	4013      	ands	r3, r2
 80050f2:	d0f1      	beq.n	80050d8 <HAL_RCC_OscConfig+0x2a4>
 80050f4:	e018      	b.n	8005128 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80050f6:	4b1b      	ldr	r3, [pc, #108]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 80050f8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80050fa:	4b1a      	ldr	r3, [pc, #104]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 80050fc:	2101      	movs	r1, #1
 80050fe:	438a      	bics	r2, r1
 8005100:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005102:	f7ff fa2d 	bl	8004560 <HAL_GetTick>
 8005106:	0003      	movs	r3, r0
 8005108:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800510a:	e008      	b.n	800511e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800510c:	f7ff fa28 	bl	8004560 <HAL_GetTick>
 8005110:	0002      	movs	r2, r0
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	2b02      	cmp	r3, #2
 8005118:	d901      	bls.n	800511e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e1e4      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800511e:	4b11      	ldr	r3, [pc, #68]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 8005120:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005122:	2202      	movs	r2, #2
 8005124:	4013      	ands	r3, r2
 8005126:	d1f1      	bne.n	800510c <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	2204      	movs	r2, #4
 800512e:	4013      	ands	r3, r2
 8005130:	d100      	bne.n	8005134 <HAL_RCC_OscConfig+0x300>
 8005132:	e0c7      	b.n	80052c4 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005134:	231f      	movs	r3, #31
 8005136:	18fb      	adds	r3, r7, r3
 8005138:	2200      	movs	r2, #0
 800513a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800513c:	4b09      	ldr	r3, [pc, #36]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	2238      	movs	r2, #56	@ 0x38
 8005142:	4013      	ands	r3, r2
 8005144:	2b20      	cmp	r3, #32
 8005146:	d11f      	bne.n	8005188 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005148:	4b06      	ldr	r3, [pc, #24]	@ (8005164 <HAL_RCC_OscConfig+0x330>)
 800514a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800514c:	2202      	movs	r2, #2
 800514e:	4013      	ands	r3, r2
 8005150:	d100      	bne.n	8005154 <HAL_RCC_OscConfig+0x320>
 8005152:	e0b7      	b.n	80052c4 <HAL_RCC_OscConfig+0x490>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d000      	beq.n	800515e <HAL_RCC_OscConfig+0x32a>
 800515c:	e0b2      	b.n	80052c4 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e1c2      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
 8005162:	46c0      	nop			@ (mov r8, r8)
 8005164:	40021000 	.word	0x40021000
 8005168:	fffeffff 	.word	0xfffeffff
 800516c:	fffbffff 	.word	0xfffbffff
 8005170:	ffff80ff 	.word	0xffff80ff
 8005174:	ffffc7ff 	.word	0xffffc7ff
 8005178:	00f42400 	.word	0x00f42400
 800517c:	20000010 	.word	0x20000010
 8005180:	20000014 	.word	0x20000014
 8005184:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005188:	4bb5      	ldr	r3, [pc, #724]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 800518a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800518c:	2380      	movs	r3, #128	@ 0x80
 800518e:	055b      	lsls	r3, r3, #21
 8005190:	4013      	ands	r3, r2
 8005192:	d101      	bne.n	8005198 <HAL_RCC_OscConfig+0x364>
 8005194:	2301      	movs	r3, #1
 8005196:	e000      	b.n	800519a <HAL_RCC_OscConfig+0x366>
 8005198:	2300      	movs	r3, #0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d011      	beq.n	80051c2 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800519e:	4bb0      	ldr	r3, [pc, #704]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 80051a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051a2:	4baf      	ldr	r3, [pc, #700]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 80051a4:	2180      	movs	r1, #128	@ 0x80
 80051a6:	0549      	lsls	r1, r1, #21
 80051a8:	430a      	orrs	r2, r1
 80051aa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80051ac:	4bac      	ldr	r3, [pc, #688]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 80051ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051b0:	2380      	movs	r3, #128	@ 0x80
 80051b2:	055b      	lsls	r3, r3, #21
 80051b4:	4013      	ands	r3, r2
 80051b6:	60fb      	str	r3, [r7, #12]
 80051b8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80051ba:	231f      	movs	r3, #31
 80051bc:	18fb      	adds	r3, r7, r3
 80051be:	2201      	movs	r2, #1
 80051c0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051c2:	4ba8      	ldr	r3, [pc, #672]	@ (8005464 <HAL_RCC_OscConfig+0x630>)
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	2380      	movs	r3, #128	@ 0x80
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	4013      	ands	r3, r2
 80051cc:	d11a      	bne.n	8005204 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051ce:	4ba5      	ldr	r3, [pc, #660]	@ (8005464 <HAL_RCC_OscConfig+0x630>)
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	4ba4      	ldr	r3, [pc, #656]	@ (8005464 <HAL_RCC_OscConfig+0x630>)
 80051d4:	2180      	movs	r1, #128	@ 0x80
 80051d6:	0049      	lsls	r1, r1, #1
 80051d8:	430a      	orrs	r2, r1
 80051da:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80051dc:	f7ff f9c0 	bl	8004560 <HAL_GetTick>
 80051e0:	0003      	movs	r3, r0
 80051e2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051e4:	e008      	b.n	80051f8 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051e6:	f7ff f9bb 	bl	8004560 <HAL_GetTick>
 80051ea:	0002      	movs	r2, r0
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	1ad3      	subs	r3, r2, r3
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	d901      	bls.n	80051f8 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 80051f4:	2303      	movs	r3, #3
 80051f6:	e177      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051f8:	4b9a      	ldr	r3, [pc, #616]	@ (8005464 <HAL_RCC_OscConfig+0x630>)
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	2380      	movs	r3, #128	@ 0x80
 80051fe:	005b      	lsls	r3, r3, #1
 8005200:	4013      	ands	r3, r2
 8005202:	d0f0      	beq.n	80051e6 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d106      	bne.n	800521a <HAL_RCC_OscConfig+0x3e6>
 800520c:	4b94      	ldr	r3, [pc, #592]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 800520e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005210:	4b93      	ldr	r3, [pc, #588]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005212:	2101      	movs	r1, #1
 8005214:	430a      	orrs	r2, r1
 8005216:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005218:	e01c      	b.n	8005254 <HAL_RCC_OscConfig+0x420>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	2b05      	cmp	r3, #5
 8005220:	d10c      	bne.n	800523c <HAL_RCC_OscConfig+0x408>
 8005222:	4b8f      	ldr	r3, [pc, #572]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005224:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005226:	4b8e      	ldr	r3, [pc, #568]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005228:	2104      	movs	r1, #4
 800522a:	430a      	orrs	r2, r1
 800522c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800522e:	4b8c      	ldr	r3, [pc, #560]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005230:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005232:	4b8b      	ldr	r3, [pc, #556]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005234:	2101      	movs	r1, #1
 8005236:	430a      	orrs	r2, r1
 8005238:	65da      	str	r2, [r3, #92]	@ 0x5c
 800523a:	e00b      	b.n	8005254 <HAL_RCC_OscConfig+0x420>
 800523c:	4b88      	ldr	r3, [pc, #544]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 800523e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005240:	4b87      	ldr	r3, [pc, #540]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005242:	2101      	movs	r1, #1
 8005244:	438a      	bics	r2, r1
 8005246:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005248:	4b85      	ldr	r3, [pc, #532]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 800524a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800524c:	4b84      	ldr	r3, [pc, #528]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 800524e:	2104      	movs	r1, #4
 8005250:	438a      	bics	r2, r1
 8005252:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d014      	beq.n	8005286 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800525c:	f7ff f980 	bl	8004560 <HAL_GetTick>
 8005260:	0003      	movs	r3, r0
 8005262:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005264:	e009      	b.n	800527a <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005266:	f7ff f97b 	bl	8004560 <HAL_GetTick>
 800526a:	0002      	movs	r2, r0
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	4a7d      	ldr	r2, [pc, #500]	@ (8005468 <HAL_RCC_OscConfig+0x634>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d901      	bls.n	800527a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e136      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800527a:	4b79      	ldr	r3, [pc, #484]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 800527c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800527e:	2202      	movs	r2, #2
 8005280:	4013      	ands	r3, r2
 8005282:	d0f0      	beq.n	8005266 <HAL_RCC_OscConfig+0x432>
 8005284:	e013      	b.n	80052ae <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005286:	f7ff f96b 	bl	8004560 <HAL_GetTick>
 800528a:	0003      	movs	r3, r0
 800528c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800528e:	e009      	b.n	80052a4 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005290:	f7ff f966 	bl	8004560 <HAL_GetTick>
 8005294:	0002      	movs	r2, r0
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	4a73      	ldr	r2, [pc, #460]	@ (8005468 <HAL_RCC_OscConfig+0x634>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d901      	bls.n	80052a4 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	e121      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80052a4:	4b6e      	ldr	r3, [pc, #440]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 80052a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052a8:	2202      	movs	r2, #2
 80052aa:	4013      	ands	r3, r2
 80052ac:	d1f0      	bne.n	8005290 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80052ae:	231f      	movs	r3, #31
 80052b0:	18fb      	adds	r3, r7, r3
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d105      	bne.n	80052c4 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80052b8:	4b69      	ldr	r3, [pc, #420]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 80052ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052bc:	4b68      	ldr	r3, [pc, #416]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 80052be:	496b      	ldr	r1, [pc, #428]	@ (800546c <HAL_RCC_OscConfig+0x638>)
 80052c0:	400a      	ands	r2, r1
 80052c2:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2220      	movs	r2, #32
 80052ca:	4013      	ands	r3, r2
 80052cc:	d039      	beq.n	8005342 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	69db      	ldr	r3, [r3, #28]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d01b      	beq.n	800530e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80052d6:	4b62      	ldr	r3, [pc, #392]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	4b61      	ldr	r3, [pc, #388]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 80052dc:	2180      	movs	r1, #128	@ 0x80
 80052de:	03c9      	lsls	r1, r1, #15
 80052e0:	430a      	orrs	r2, r1
 80052e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052e4:	f7ff f93c 	bl	8004560 <HAL_GetTick>
 80052e8:	0003      	movs	r3, r0
 80052ea:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80052ec:	e008      	b.n	8005300 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052ee:	f7ff f937 	bl	8004560 <HAL_GetTick>
 80052f2:	0002      	movs	r2, r0
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d901      	bls.n	8005300 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 80052fc:	2303      	movs	r3, #3
 80052fe:	e0f3      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005300:	4b57      	ldr	r3, [pc, #348]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	2380      	movs	r3, #128	@ 0x80
 8005306:	041b      	lsls	r3, r3, #16
 8005308:	4013      	ands	r3, r2
 800530a:	d0f0      	beq.n	80052ee <HAL_RCC_OscConfig+0x4ba>
 800530c:	e019      	b.n	8005342 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800530e:	4b54      	ldr	r3, [pc, #336]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	4b53      	ldr	r3, [pc, #332]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005314:	4956      	ldr	r1, [pc, #344]	@ (8005470 <HAL_RCC_OscConfig+0x63c>)
 8005316:	400a      	ands	r2, r1
 8005318:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800531a:	f7ff f921 	bl	8004560 <HAL_GetTick>
 800531e:	0003      	movs	r3, r0
 8005320:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005322:	e008      	b.n	8005336 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005324:	f7ff f91c 	bl	8004560 <HAL_GetTick>
 8005328:	0002      	movs	r2, r0
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b02      	cmp	r3, #2
 8005330:	d901      	bls.n	8005336 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e0d8      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005336:	4b4a      	ldr	r3, [pc, #296]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	2380      	movs	r3, #128	@ 0x80
 800533c:	041b      	lsls	r3, r3, #16
 800533e:	4013      	ands	r3, r2
 8005340:	d1f0      	bne.n	8005324 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a1b      	ldr	r3, [r3, #32]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d100      	bne.n	800534c <HAL_RCC_OscConfig+0x518>
 800534a:	e0cc      	b.n	80054e6 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800534c:	4b44      	ldr	r3, [pc, #272]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	2238      	movs	r2, #56	@ 0x38
 8005352:	4013      	ands	r3, r2
 8005354:	2b10      	cmp	r3, #16
 8005356:	d100      	bne.n	800535a <HAL_RCC_OscConfig+0x526>
 8005358:	e07b      	b.n	8005452 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a1b      	ldr	r3, [r3, #32]
 800535e:	2b02      	cmp	r3, #2
 8005360:	d156      	bne.n	8005410 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005362:	4b3f      	ldr	r3, [pc, #252]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	4b3e      	ldr	r3, [pc, #248]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005368:	4942      	ldr	r1, [pc, #264]	@ (8005474 <HAL_RCC_OscConfig+0x640>)
 800536a:	400a      	ands	r2, r1
 800536c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800536e:	f7ff f8f7 	bl	8004560 <HAL_GetTick>
 8005372:	0003      	movs	r3, r0
 8005374:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005376:	e008      	b.n	800538a <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005378:	f7ff f8f2 	bl	8004560 <HAL_GetTick>
 800537c:	0002      	movs	r2, r0
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	2b02      	cmp	r3, #2
 8005384:	d901      	bls.n	800538a <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	e0ae      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800538a:	4b35      	ldr	r3, [pc, #212]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	2380      	movs	r3, #128	@ 0x80
 8005390:	049b      	lsls	r3, r3, #18
 8005392:	4013      	ands	r3, r2
 8005394:	d1f0      	bne.n	8005378 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005396:	4b32      	ldr	r3, [pc, #200]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	4a37      	ldr	r2, [pc, #220]	@ (8005478 <HAL_RCC_OscConfig+0x644>)
 800539c:	4013      	ands	r3, r2
 800539e:	0019      	movs	r1, r3
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053a8:	431a      	orrs	r2, r3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ae:	021b      	lsls	r3, r3, #8
 80053b0:	431a      	orrs	r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b6:	431a      	orrs	r2, r3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053bc:	431a      	orrs	r2, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053c2:	431a      	orrs	r2, r3
 80053c4:	4b26      	ldr	r3, [pc, #152]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 80053c6:	430a      	orrs	r2, r1
 80053c8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053ca:	4b25      	ldr	r3, [pc, #148]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	4b24      	ldr	r3, [pc, #144]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 80053d0:	2180      	movs	r1, #128	@ 0x80
 80053d2:	0449      	lsls	r1, r1, #17
 80053d4:	430a      	orrs	r2, r1
 80053d6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80053d8:	4b21      	ldr	r3, [pc, #132]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 80053da:	68da      	ldr	r2, [r3, #12]
 80053dc:	4b20      	ldr	r3, [pc, #128]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 80053de:	2180      	movs	r1, #128	@ 0x80
 80053e0:	0549      	lsls	r1, r1, #21
 80053e2:	430a      	orrs	r2, r1
 80053e4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053e6:	f7ff f8bb 	bl	8004560 <HAL_GetTick>
 80053ea:	0003      	movs	r3, r0
 80053ec:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053ee:	e008      	b.n	8005402 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053f0:	f7ff f8b6 	bl	8004560 <HAL_GetTick>
 80053f4:	0002      	movs	r2, r0
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	d901      	bls.n	8005402 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 80053fe:	2303      	movs	r3, #3
 8005400:	e072      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005402:	4b17      	ldr	r3, [pc, #92]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	2380      	movs	r3, #128	@ 0x80
 8005408:	049b      	lsls	r3, r3, #18
 800540a:	4013      	ands	r3, r2
 800540c:	d0f0      	beq.n	80053f0 <HAL_RCC_OscConfig+0x5bc>
 800540e:	e06a      	b.n	80054e6 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005410:	4b13      	ldr	r3, [pc, #76]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	4b12      	ldr	r3, [pc, #72]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005416:	4917      	ldr	r1, [pc, #92]	@ (8005474 <HAL_RCC_OscConfig+0x640>)
 8005418:	400a      	ands	r2, r1
 800541a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800541c:	f7ff f8a0 	bl	8004560 <HAL_GetTick>
 8005420:	0003      	movs	r3, r0
 8005422:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005424:	e008      	b.n	8005438 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005426:	f7ff f89b 	bl	8004560 <HAL_GetTick>
 800542a:	0002      	movs	r2, r0
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	2b02      	cmp	r3, #2
 8005432:	d901      	bls.n	8005438 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8005434:	2303      	movs	r3, #3
 8005436:	e057      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005438:	4b09      	ldr	r3, [pc, #36]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	2380      	movs	r3, #128	@ 0x80
 800543e:	049b      	lsls	r3, r3, #18
 8005440:	4013      	ands	r3, r2
 8005442:	d1f0      	bne.n	8005426 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005444:	4b06      	ldr	r3, [pc, #24]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 8005446:	68da      	ldr	r2, [r3, #12]
 8005448:	4b05      	ldr	r3, [pc, #20]	@ (8005460 <HAL_RCC_OscConfig+0x62c>)
 800544a:	490c      	ldr	r1, [pc, #48]	@ (800547c <HAL_RCC_OscConfig+0x648>)
 800544c:	400a      	ands	r2, r1
 800544e:	60da      	str	r2, [r3, #12]
 8005450:	e049      	b.n	80054e6 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a1b      	ldr	r3, [r3, #32]
 8005456:	2b01      	cmp	r3, #1
 8005458:	d112      	bne.n	8005480 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e044      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
 800545e:	46c0      	nop			@ (mov r8, r8)
 8005460:	40021000 	.word	0x40021000
 8005464:	40007000 	.word	0x40007000
 8005468:	00001388 	.word	0x00001388
 800546c:	efffffff 	.word	0xefffffff
 8005470:	ffbfffff 	.word	0xffbfffff
 8005474:	feffffff 	.word	0xfeffffff
 8005478:	11c1808c 	.word	0x11c1808c
 800547c:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005480:	4b1b      	ldr	r3, [pc, #108]	@ (80054f0 <HAL_RCC_OscConfig+0x6bc>)
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	2203      	movs	r2, #3
 800548a:	401a      	ands	r2, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005490:	429a      	cmp	r2, r3
 8005492:	d126      	bne.n	80054e2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	2270      	movs	r2, #112	@ 0x70
 8005498:	401a      	ands	r2, r3
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800549e:	429a      	cmp	r2, r3
 80054a0:	d11f      	bne.n	80054e2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054a2:	697a      	ldr	r2, [r7, #20]
 80054a4:	23fe      	movs	r3, #254	@ 0xfe
 80054a6:	01db      	lsls	r3, r3, #7
 80054a8:	401a      	ands	r2, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ae:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d116      	bne.n	80054e2 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80054b4:	697a      	ldr	r2, [r7, #20]
 80054b6:	23f8      	movs	r3, #248	@ 0xf8
 80054b8:	039b      	lsls	r3, r3, #14
 80054ba:	401a      	ands	r2, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d10e      	bne.n	80054e2 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80054c4:	697a      	ldr	r2, [r7, #20]
 80054c6:	23e0      	movs	r3, #224	@ 0xe0
 80054c8:	051b      	lsls	r3, r3, #20
 80054ca:	401a      	ands	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d106      	bne.n	80054e2 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	0f5b      	lsrs	r3, r3, #29
 80054d8:	075a      	lsls	r2, r3, #29
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80054de:	429a      	cmp	r2, r3
 80054e0:	d001      	beq.n	80054e6 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e000      	b.n	80054e8 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	0018      	movs	r0, r3
 80054ea:	46bd      	mov	sp, r7
 80054ec:	b008      	add	sp, #32
 80054ee:	bd80      	pop	{r7, pc}
 80054f0:	40021000 	.word	0x40021000

080054f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d101      	bne.n	8005508 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	e0e9      	b.n	80056dc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005508:	4b76      	ldr	r3, [pc, #472]	@ (80056e4 <HAL_RCC_ClockConfig+0x1f0>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2207      	movs	r2, #7
 800550e:	4013      	ands	r3, r2
 8005510:	683a      	ldr	r2, [r7, #0]
 8005512:	429a      	cmp	r2, r3
 8005514:	d91e      	bls.n	8005554 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005516:	4b73      	ldr	r3, [pc, #460]	@ (80056e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2207      	movs	r2, #7
 800551c:	4393      	bics	r3, r2
 800551e:	0019      	movs	r1, r3
 8005520:	4b70      	ldr	r3, [pc, #448]	@ (80056e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005522:	683a      	ldr	r2, [r7, #0]
 8005524:	430a      	orrs	r2, r1
 8005526:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005528:	f7ff f81a 	bl	8004560 <HAL_GetTick>
 800552c:	0003      	movs	r3, r0
 800552e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005530:	e009      	b.n	8005546 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005532:	f7ff f815 	bl	8004560 <HAL_GetTick>
 8005536:	0002      	movs	r2, r0
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	1ad3      	subs	r3, r2, r3
 800553c:	4a6a      	ldr	r2, [pc, #424]	@ (80056e8 <HAL_RCC_ClockConfig+0x1f4>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d901      	bls.n	8005546 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e0ca      	b.n	80056dc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005546:	4b67      	ldr	r3, [pc, #412]	@ (80056e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2207      	movs	r2, #7
 800554c:	4013      	ands	r3, r2
 800554e:	683a      	ldr	r2, [r7, #0]
 8005550:	429a      	cmp	r2, r3
 8005552:	d1ee      	bne.n	8005532 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2202      	movs	r2, #2
 800555a:	4013      	ands	r3, r2
 800555c:	d015      	beq.n	800558a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2204      	movs	r2, #4
 8005564:	4013      	ands	r3, r2
 8005566:	d006      	beq.n	8005576 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005568:	4b60      	ldr	r3, [pc, #384]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 800556a:	689a      	ldr	r2, [r3, #8]
 800556c:	4b5f      	ldr	r3, [pc, #380]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 800556e:	21e0      	movs	r1, #224	@ 0xe0
 8005570:	01c9      	lsls	r1, r1, #7
 8005572:	430a      	orrs	r2, r1
 8005574:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005576:	4b5d      	ldr	r3, [pc, #372]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	4a5d      	ldr	r2, [pc, #372]	@ (80056f0 <HAL_RCC_ClockConfig+0x1fc>)
 800557c:	4013      	ands	r3, r2
 800557e:	0019      	movs	r1, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	689a      	ldr	r2, [r3, #8]
 8005584:	4b59      	ldr	r3, [pc, #356]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 8005586:	430a      	orrs	r2, r1
 8005588:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2201      	movs	r2, #1
 8005590:	4013      	ands	r3, r2
 8005592:	d057      	beq.n	8005644 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	2b01      	cmp	r3, #1
 800559a:	d107      	bne.n	80055ac <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800559c:	4b53      	ldr	r3, [pc, #332]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	2380      	movs	r3, #128	@ 0x80
 80055a2:	029b      	lsls	r3, r3, #10
 80055a4:	4013      	ands	r3, r2
 80055a6:	d12b      	bne.n	8005600 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e097      	b.n	80056dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d107      	bne.n	80055c4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055b4:	4b4d      	ldr	r3, [pc, #308]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	2380      	movs	r3, #128	@ 0x80
 80055ba:	049b      	lsls	r3, r3, #18
 80055bc:	4013      	ands	r3, r2
 80055be:	d11f      	bne.n	8005600 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e08b      	b.n	80056dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d107      	bne.n	80055dc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055cc:	4b47      	ldr	r3, [pc, #284]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	2380      	movs	r3, #128	@ 0x80
 80055d2:	00db      	lsls	r3, r3, #3
 80055d4:	4013      	ands	r3, r2
 80055d6:	d113      	bne.n	8005600 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e07f      	b.n	80056dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	2b03      	cmp	r3, #3
 80055e2:	d106      	bne.n	80055f2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80055e4:	4b41      	ldr	r3, [pc, #260]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 80055e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055e8:	2202      	movs	r2, #2
 80055ea:	4013      	ands	r3, r2
 80055ec:	d108      	bne.n	8005600 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e074      	b.n	80056dc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055f2:	4b3e      	ldr	r3, [pc, #248]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 80055f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055f6:	2202      	movs	r2, #2
 80055f8:	4013      	ands	r3, r2
 80055fa:	d101      	bne.n	8005600 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e06d      	b.n	80056dc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005600:	4b3a      	ldr	r3, [pc, #232]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	2207      	movs	r2, #7
 8005606:	4393      	bics	r3, r2
 8005608:	0019      	movs	r1, r3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	4b37      	ldr	r3, [pc, #220]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 8005610:	430a      	orrs	r2, r1
 8005612:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005614:	f7fe ffa4 	bl	8004560 <HAL_GetTick>
 8005618:	0003      	movs	r3, r0
 800561a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800561c:	e009      	b.n	8005632 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800561e:	f7fe ff9f 	bl	8004560 <HAL_GetTick>
 8005622:	0002      	movs	r2, r0
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	4a2f      	ldr	r2, [pc, #188]	@ (80056e8 <HAL_RCC_ClockConfig+0x1f4>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d901      	bls.n	8005632 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e054      	b.n	80056dc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005632:	4b2e      	ldr	r3, [pc, #184]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	2238      	movs	r2, #56	@ 0x38
 8005638:	401a      	ands	r2, r3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	00db      	lsls	r3, r3, #3
 8005640:	429a      	cmp	r2, r3
 8005642:	d1ec      	bne.n	800561e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005644:	4b27      	ldr	r3, [pc, #156]	@ (80056e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	2207      	movs	r2, #7
 800564a:	4013      	ands	r3, r2
 800564c:	683a      	ldr	r2, [r7, #0]
 800564e:	429a      	cmp	r2, r3
 8005650:	d21e      	bcs.n	8005690 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005652:	4b24      	ldr	r3, [pc, #144]	@ (80056e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2207      	movs	r2, #7
 8005658:	4393      	bics	r3, r2
 800565a:	0019      	movs	r1, r3
 800565c:	4b21      	ldr	r3, [pc, #132]	@ (80056e4 <HAL_RCC_ClockConfig+0x1f0>)
 800565e:	683a      	ldr	r2, [r7, #0]
 8005660:	430a      	orrs	r2, r1
 8005662:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005664:	f7fe ff7c 	bl	8004560 <HAL_GetTick>
 8005668:	0003      	movs	r3, r0
 800566a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800566c:	e009      	b.n	8005682 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800566e:	f7fe ff77 	bl	8004560 <HAL_GetTick>
 8005672:	0002      	movs	r2, r0
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	1ad3      	subs	r3, r2, r3
 8005678:	4a1b      	ldr	r2, [pc, #108]	@ (80056e8 <HAL_RCC_ClockConfig+0x1f4>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d901      	bls.n	8005682 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	e02c      	b.n	80056dc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005682:	4b18      	ldr	r3, [pc, #96]	@ (80056e4 <HAL_RCC_ClockConfig+0x1f0>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2207      	movs	r2, #7
 8005688:	4013      	ands	r3, r2
 800568a:	683a      	ldr	r2, [r7, #0]
 800568c:	429a      	cmp	r2, r3
 800568e:	d1ee      	bne.n	800566e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2204      	movs	r2, #4
 8005696:	4013      	ands	r3, r2
 8005698:	d009      	beq.n	80056ae <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800569a:	4b14      	ldr	r3, [pc, #80]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	4a15      	ldr	r2, [pc, #84]	@ (80056f4 <HAL_RCC_ClockConfig+0x200>)
 80056a0:	4013      	ands	r3, r2
 80056a2:	0019      	movs	r1, r3
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	68da      	ldr	r2, [r3, #12]
 80056a8:	4b10      	ldr	r3, [pc, #64]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 80056aa:	430a      	orrs	r2, r1
 80056ac:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80056ae:	f000 f829 	bl	8005704 <HAL_RCC_GetSysClockFreq>
 80056b2:	0001      	movs	r1, r0
 80056b4:	4b0d      	ldr	r3, [pc, #52]	@ (80056ec <HAL_RCC_ClockConfig+0x1f8>)
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	0a1b      	lsrs	r3, r3, #8
 80056ba:	220f      	movs	r2, #15
 80056bc:	401a      	ands	r2, r3
 80056be:	4b0e      	ldr	r3, [pc, #56]	@ (80056f8 <HAL_RCC_ClockConfig+0x204>)
 80056c0:	0092      	lsls	r2, r2, #2
 80056c2:	58d3      	ldr	r3, [r2, r3]
 80056c4:	221f      	movs	r2, #31
 80056c6:	4013      	ands	r3, r2
 80056c8:	000a      	movs	r2, r1
 80056ca:	40da      	lsrs	r2, r3
 80056cc:	4b0b      	ldr	r3, [pc, #44]	@ (80056fc <HAL_RCC_ClockConfig+0x208>)
 80056ce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80056d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005700 <HAL_RCC_ClockConfig+0x20c>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	0018      	movs	r0, r3
 80056d6:	f7fe fee7 	bl	80044a8 <HAL_InitTick>
 80056da:	0003      	movs	r3, r0
}
 80056dc:	0018      	movs	r0, r3
 80056de:	46bd      	mov	sp, r7
 80056e0:	b004      	add	sp, #16
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	40022000 	.word	0x40022000
 80056e8:	00001388 	.word	0x00001388
 80056ec:	40021000 	.word	0x40021000
 80056f0:	fffff0ff 	.word	0xfffff0ff
 80056f4:	ffff8fff 	.word	0xffff8fff
 80056f8:	0800f18c 	.word	0x0800f18c
 80056fc:	20000010 	.word	0x20000010
 8005700:	20000014 	.word	0x20000014

08005704 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b086      	sub	sp, #24
 8005708:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800570a:	4b3c      	ldr	r3, [pc, #240]	@ (80057fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	2238      	movs	r2, #56	@ 0x38
 8005710:	4013      	ands	r3, r2
 8005712:	d10f      	bne.n	8005734 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005714:	4b39      	ldr	r3, [pc, #228]	@ (80057fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	0adb      	lsrs	r3, r3, #11
 800571a:	2207      	movs	r2, #7
 800571c:	4013      	ands	r3, r2
 800571e:	2201      	movs	r2, #1
 8005720:	409a      	lsls	r2, r3
 8005722:	0013      	movs	r3, r2
 8005724:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005726:	6839      	ldr	r1, [r7, #0]
 8005728:	4835      	ldr	r0, [pc, #212]	@ (8005800 <HAL_RCC_GetSysClockFreq+0xfc>)
 800572a:	f7fa fcfd 	bl	8000128 <__udivsi3>
 800572e:	0003      	movs	r3, r0
 8005730:	613b      	str	r3, [r7, #16]
 8005732:	e05d      	b.n	80057f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005734:	4b31      	ldr	r3, [pc, #196]	@ (80057fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	2238      	movs	r2, #56	@ 0x38
 800573a:	4013      	ands	r3, r2
 800573c:	2b08      	cmp	r3, #8
 800573e:	d102      	bne.n	8005746 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005740:	4b30      	ldr	r3, [pc, #192]	@ (8005804 <HAL_RCC_GetSysClockFreq+0x100>)
 8005742:	613b      	str	r3, [r7, #16]
 8005744:	e054      	b.n	80057f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005746:	4b2d      	ldr	r3, [pc, #180]	@ (80057fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	2238      	movs	r2, #56	@ 0x38
 800574c:	4013      	ands	r3, r2
 800574e:	2b10      	cmp	r3, #16
 8005750:	d138      	bne.n	80057c4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005752:	4b2a      	ldr	r3, [pc, #168]	@ (80057fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005754:	68db      	ldr	r3, [r3, #12]
 8005756:	2203      	movs	r2, #3
 8005758:	4013      	ands	r3, r2
 800575a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800575c:	4b27      	ldr	r3, [pc, #156]	@ (80057fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	091b      	lsrs	r3, r3, #4
 8005762:	2207      	movs	r2, #7
 8005764:	4013      	ands	r3, r2
 8005766:	3301      	adds	r3, #1
 8005768:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2b03      	cmp	r3, #3
 800576e:	d10d      	bne.n	800578c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005770:	68b9      	ldr	r1, [r7, #8]
 8005772:	4824      	ldr	r0, [pc, #144]	@ (8005804 <HAL_RCC_GetSysClockFreq+0x100>)
 8005774:	f7fa fcd8 	bl	8000128 <__udivsi3>
 8005778:	0003      	movs	r3, r0
 800577a:	0019      	movs	r1, r3
 800577c:	4b1f      	ldr	r3, [pc, #124]	@ (80057fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	0a1b      	lsrs	r3, r3, #8
 8005782:	227f      	movs	r2, #127	@ 0x7f
 8005784:	4013      	ands	r3, r2
 8005786:	434b      	muls	r3, r1
 8005788:	617b      	str	r3, [r7, #20]
        break;
 800578a:	e00d      	b.n	80057a8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800578c:	68b9      	ldr	r1, [r7, #8]
 800578e:	481c      	ldr	r0, [pc, #112]	@ (8005800 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005790:	f7fa fcca 	bl	8000128 <__udivsi3>
 8005794:	0003      	movs	r3, r0
 8005796:	0019      	movs	r1, r3
 8005798:	4b18      	ldr	r3, [pc, #96]	@ (80057fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	0a1b      	lsrs	r3, r3, #8
 800579e:	227f      	movs	r2, #127	@ 0x7f
 80057a0:	4013      	ands	r3, r2
 80057a2:	434b      	muls	r3, r1
 80057a4:	617b      	str	r3, [r7, #20]
        break;
 80057a6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80057a8:	4b14      	ldr	r3, [pc, #80]	@ (80057fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	0f5b      	lsrs	r3, r3, #29
 80057ae:	2207      	movs	r2, #7
 80057b0:	4013      	ands	r3, r2
 80057b2:	3301      	adds	r3, #1
 80057b4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80057b6:	6879      	ldr	r1, [r7, #4]
 80057b8:	6978      	ldr	r0, [r7, #20]
 80057ba:	f7fa fcb5 	bl	8000128 <__udivsi3>
 80057be:	0003      	movs	r3, r0
 80057c0:	613b      	str	r3, [r7, #16]
 80057c2:	e015      	b.n	80057f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80057c4:	4b0d      	ldr	r3, [pc, #52]	@ (80057fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	2238      	movs	r2, #56	@ 0x38
 80057ca:	4013      	ands	r3, r2
 80057cc:	2b20      	cmp	r3, #32
 80057ce:	d103      	bne.n	80057d8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80057d0:	2380      	movs	r3, #128	@ 0x80
 80057d2:	021b      	lsls	r3, r3, #8
 80057d4:	613b      	str	r3, [r7, #16]
 80057d6:	e00b      	b.n	80057f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80057d8:	4b08      	ldr	r3, [pc, #32]	@ (80057fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	2238      	movs	r2, #56	@ 0x38
 80057de:	4013      	ands	r3, r2
 80057e0:	2b18      	cmp	r3, #24
 80057e2:	d103      	bne.n	80057ec <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80057e4:	23fa      	movs	r3, #250	@ 0xfa
 80057e6:	01db      	lsls	r3, r3, #7
 80057e8:	613b      	str	r3, [r7, #16]
 80057ea:	e001      	b.n	80057f0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80057ec:	2300      	movs	r3, #0
 80057ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80057f0:	693b      	ldr	r3, [r7, #16]
}
 80057f2:	0018      	movs	r0, r3
 80057f4:	46bd      	mov	sp, r7
 80057f6:	b006      	add	sp, #24
 80057f8:	bd80      	pop	{r7, pc}
 80057fa:	46c0      	nop			@ (mov r8, r8)
 80057fc:	40021000 	.word	0x40021000
 8005800:	00f42400 	.word	0x00f42400
 8005804:	007a1200 	.word	0x007a1200

08005808 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800580c:	4b02      	ldr	r3, [pc, #8]	@ (8005818 <HAL_RCC_GetHCLKFreq+0x10>)
 800580e:	681b      	ldr	r3, [r3, #0]
}
 8005810:	0018      	movs	r0, r3
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
 8005816:	46c0      	nop			@ (mov r8, r8)
 8005818:	20000010 	.word	0x20000010

0800581c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800581c:	b5b0      	push	{r4, r5, r7, lr}
 800581e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005820:	f7ff fff2 	bl	8005808 <HAL_RCC_GetHCLKFreq>
 8005824:	0004      	movs	r4, r0
 8005826:	f7ff faf9 	bl	8004e1c <LL_RCC_GetAPB1Prescaler>
 800582a:	0003      	movs	r3, r0
 800582c:	0b1a      	lsrs	r2, r3, #12
 800582e:	4b05      	ldr	r3, [pc, #20]	@ (8005844 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005830:	0092      	lsls	r2, r2, #2
 8005832:	58d3      	ldr	r3, [r2, r3]
 8005834:	221f      	movs	r2, #31
 8005836:	4013      	ands	r3, r2
 8005838:	40dc      	lsrs	r4, r3
 800583a:	0023      	movs	r3, r4
}
 800583c:	0018      	movs	r0, r3
 800583e:	46bd      	mov	sp, r7
 8005840:	bdb0      	pop	{r4, r5, r7, pc}
 8005842:	46c0      	nop			@ (mov r8, r8)
 8005844:	0800f1cc 	.word	0x0800f1cc

08005848 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b086      	sub	sp, #24
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005850:	2313      	movs	r3, #19
 8005852:	18fb      	adds	r3, r7, r3
 8005854:	2200      	movs	r2, #0
 8005856:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005858:	2312      	movs	r3, #18
 800585a:	18fb      	adds	r3, r7, r3
 800585c:	2200      	movs	r2, #0
 800585e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	2380      	movs	r3, #128	@ 0x80
 8005866:	029b      	lsls	r3, r3, #10
 8005868:	4013      	ands	r3, r2
 800586a:	d100      	bne.n	800586e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800586c:	e0ad      	b.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800586e:	2011      	movs	r0, #17
 8005870:	183b      	adds	r3, r7, r0
 8005872:	2200      	movs	r2, #0
 8005874:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005876:	4b47      	ldr	r3, [pc, #284]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005878:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800587a:	2380      	movs	r3, #128	@ 0x80
 800587c:	055b      	lsls	r3, r3, #21
 800587e:	4013      	ands	r3, r2
 8005880:	d110      	bne.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005882:	4b44      	ldr	r3, [pc, #272]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005884:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005886:	4b43      	ldr	r3, [pc, #268]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005888:	2180      	movs	r1, #128	@ 0x80
 800588a:	0549      	lsls	r1, r1, #21
 800588c:	430a      	orrs	r2, r1
 800588e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005890:	4b40      	ldr	r3, [pc, #256]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005892:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005894:	2380      	movs	r3, #128	@ 0x80
 8005896:	055b      	lsls	r3, r3, #21
 8005898:	4013      	ands	r3, r2
 800589a:	60bb      	str	r3, [r7, #8]
 800589c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800589e:	183b      	adds	r3, r7, r0
 80058a0:	2201      	movs	r2, #1
 80058a2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058a4:	4b3c      	ldr	r3, [pc, #240]	@ (8005998 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	4b3b      	ldr	r3, [pc, #236]	@ (8005998 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80058aa:	2180      	movs	r1, #128	@ 0x80
 80058ac:	0049      	lsls	r1, r1, #1
 80058ae:	430a      	orrs	r2, r1
 80058b0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058b2:	f7fe fe55 	bl	8004560 <HAL_GetTick>
 80058b6:	0003      	movs	r3, r0
 80058b8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058ba:	e00b      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058bc:	f7fe fe50 	bl	8004560 <HAL_GetTick>
 80058c0:	0002      	movs	r2, r0
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d904      	bls.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80058ca:	2313      	movs	r3, #19
 80058cc:	18fb      	adds	r3, r7, r3
 80058ce:	2203      	movs	r2, #3
 80058d0:	701a      	strb	r2, [r3, #0]
        break;
 80058d2:	e005      	b.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058d4:	4b30      	ldr	r3, [pc, #192]	@ (8005998 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	2380      	movs	r3, #128	@ 0x80
 80058da:	005b      	lsls	r3, r3, #1
 80058dc:	4013      	ands	r3, r2
 80058de:	d0ed      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80058e0:	2313      	movs	r3, #19
 80058e2:	18fb      	adds	r3, r7, r3
 80058e4:	781b      	ldrb	r3, [r3, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d15e      	bne.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80058ea:	4b2a      	ldr	r3, [pc, #168]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80058ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80058ee:	23c0      	movs	r3, #192	@ 0xc0
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	4013      	ands	r3, r2
 80058f4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d019      	beq.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005900:	697a      	ldr	r2, [r7, #20]
 8005902:	429a      	cmp	r2, r3
 8005904:	d014      	beq.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005906:	4b23      	ldr	r3, [pc, #140]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800590a:	4a24      	ldr	r2, [pc, #144]	@ (800599c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800590c:	4013      	ands	r3, r2
 800590e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005910:	4b20      	ldr	r3, [pc, #128]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005912:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005914:	4b1f      	ldr	r3, [pc, #124]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005916:	2180      	movs	r1, #128	@ 0x80
 8005918:	0249      	lsls	r1, r1, #9
 800591a:	430a      	orrs	r2, r1
 800591c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800591e:	4b1d      	ldr	r3, [pc, #116]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005920:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005922:	4b1c      	ldr	r3, [pc, #112]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005924:	491e      	ldr	r1, [pc, #120]	@ (80059a0 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8005926:	400a      	ands	r2, r1
 8005928:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800592a:	4b1a      	ldr	r3, [pc, #104]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800592c:	697a      	ldr	r2, [r7, #20]
 800592e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	2201      	movs	r2, #1
 8005934:	4013      	ands	r3, r2
 8005936:	d016      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005938:	f7fe fe12 	bl	8004560 <HAL_GetTick>
 800593c:	0003      	movs	r3, r0
 800593e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005940:	e00c      	b.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005942:	f7fe fe0d 	bl	8004560 <HAL_GetTick>
 8005946:	0002      	movs	r2, r0
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	1ad3      	subs	r3, r2, r3
 800594c:	4a15      	ldr	r2, [pc, #84]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d904      	bls.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005952:	2313      	movs	r3, #19
 8005954:	18fb      	adds	r3, r7, r3
 8005956:	2203      	movs	r2, #3
 8005958:	701a      	strb	r2, [r3, #0]
            break;
 800595a:	e004      	b.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800595c:	4b0d      	ldr	r3, [pc, #52]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800595e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005960:	2202      	movs	r2, #2
 8005962:	4013      	ands	r3, r2
 8005964:	d0ed      	beq.n	8005942 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005966:	2313      	movs	r3, #19
 8005968:	18fb      	adds	r3, r7, r3
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d10a      	bne.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005970:	4b08      	ldr	r3, [pc, #32]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005974:	4a09      	ldr	r2, [pc, #36]	@ (800599c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005976:	4013      	ands	r3, r2
 8005978:	0019      	movs	r1, r3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800597e:	4b05      	ldr	r3, [pc, #20]	@ (8005994 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005980:	430a      	orrs	r2, r1
 8005982:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005984:	e016      	b.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005986:	2312      	movs	r3, #18
 8005988:	18fb      	adds	r3, r7, r3
 800598a:	2213      	movs	r2, #19
 800598c:	18ba      	adds	r2, r7, r2
 800598e:	7812      	ldrb	r2, [r2, #0]
 8005990:	701a      	strb	r2, [r3, #0]
 8005992:	e00f      	b.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005994:	40021000 	.word	0x40021000
 8005998:	40007000 	.word	0x40007000
 800599c:	fffffcff 	.word	0xfffffcff
 80059a0:	fffeffff 	.word	0xfffeffff
 80059a4:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059a8:	2312      	movs	r3, #18
 80059aa:	18fb      	adds	r3, r7, r3
 80059ac:	2213      	movs	r2, #19
 80059ae:	18ba      	adds	r2, r7, r2
 80059b0:	7812      	ldrb	r2, [r2, #0]
 80059b2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059b4:	2311      	movs	r3, #17
 80059b6:	18fb      	adds	r3, r7, r3
 80059b8:	781b      	ldrb	r3, [r3, #0]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d105      	bne.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059be:	4bb6      	ldr	r3, [pc, #728]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059c2:	4bb5      	ldr	r3, [pc, #724]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059c4:	49b5      	ldr	r1, [pc, #724]	@ (8005c9c <HAL_RCCEx_PeriphCLKConfig+0x454>)
 80059c6:	400a      	ands	r2, r1
 80059c8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2201      	movs	r2, #1
 80059d0:	4013      	ands	r3, r2
 80059d2:	d009      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059d4:	4bb0      	ldr	r3, [pc, #704]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059d8:	2203      	movs	r2, #3
 80059da:	4393      	bics	r3, r2
 80059dc:	0019      	movs	r1, r3
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685a      	ldr	r2, [r3, #4]
 80059e2:	4bad      	ldr	r3, [pc, #692]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059e4:	430a      	orrs	r2, r1
 80059e6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2202      	movs	r2, #2
 80059ee:	4013      	ands	r3, r2
 80059f0:	d009      	beq.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80059f2:	4ba9      	ldr	r3, [pc, #676]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80059f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059f6:	220c      	movs	r2, #12
 80059f8:	4393      	bics	r3, r2
 80059fa:	0019      	movs	r1, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	689a      	ldr	r2, [r3, #8]
 8005a00:	4ba5      	ldr	r3, [pc, #660]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a02:	430a      	orrs	r2, r1
 8005a04:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2204      	movs	r2, #4
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	d009      	beq.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005a10:	4ba1      	ldr	r3, [pc, #644]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a14:	2230      	movs	r2, #48	@ 0x30
 8005a16:	4393      	bics	r3, r2
 8005a18:	0019      	movs	r1, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	68da      	ldr	r2, [r3, #12]
 8005a1e:	4b9e      	ldr	r3, [pc, #632]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a20:	430a      	orrs	r2, r1
 8005a22:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2210      	movs	r2, #16
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	d009      	beq.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a2e:	4b9a      	ldr	r3, [pc, #616]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a32:	4a9b      	ldr	r2, [pc, #620]	@ (8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005a34:	4013      	ands	r3, r2
 8005a36:	0019      	movs	r1, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	691a      	ldr	r2, [r3, #16]
 8005a3c:	4b96      	ldr	r3, [pc, #600]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	2380      	movs	r3, #128	@ 0x80
 8005a48:	015b      	lsls	r3, r3, #5
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	d009      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8005a4e:	4b92      	ldr	r3, [pc, #584]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a52:	4a94      	ldr	r2, [pc, #592]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a54:	4013      	ands	r3, r2
 8005a56:	0019      	movs	r1, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	695a      	ldr	r2, [r3, #20]
 8005a5c:	4b8e      	ldr	r3, [pc, #568]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a5e:	430a      	orrs	r2, r1
 8005a60:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	2380      	movs	r3, #128	@ 0x80
 8005a68:	009b      	lsls	r3, r3, #2
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	d009      	beq.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a6e:	4b8a      	ldr	r3, [pc, #552]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a72:	4a8d      	ldr	r2, [pc, #564]	@ (8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005a74:	4013      	ands	r3, r2
 8005a76:	0019      	movs	r1, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a7c:	4b86      	ldr	r3, [pc, #536]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	2380      	movs	r3, #128	@ 0x80
 8005a88:	00db      	lsls	r3, r3, #3
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	d009      	beq.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005a8e:	4b82      	ldr	r3, [pc, #520]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a92:	4a86      	ldr	r2, [pc, #536]	@ (8005cac <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8005a94:	4013      	ands	r3, r2
 8005a96:	0019      	movs	r1, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a9c:	4b7e      	ldr	r3, [pc, #504]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005a9e:	430a      	orrs	r2, r1
 8005aa0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2220      	movs	r2, #32
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	d009      	beq.n	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005aac:	4b7a      	ldr	r3, [pc, #488]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ab0:	4a7f      	ldr	r2, [pc, #508]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	0019      	movs	r1, r3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	699a      	ldr	r2, [r3, #24]
 8005aba:	4b77      	ldr	r3, [pc, #476]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005abc:	430a      	orrs	r2, r1
 8005abe:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2240      	movs	r2, #64	@ 0x40
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	d009      	beq.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005aca:	4b73      	ldr	r3, [pc, #460]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005acc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ace:	4a79      	ldr	r2, [pc, #484]	@ (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	0019      	movs	r1, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	69da      	ldr	r2, [r3, #28]
 8005ad8:	4b6f      	ldr	r3, [pc, #444]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ada:	430a      	orrs	r2, r1
 8005adc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	2380      	movs	r3, #128	@ 0x80
 8005ae4:	01db      	lsls	r3, r3, #7
 8005ae6:	4013      	ands	r3, r2
 8005ae8:	d015      	beq.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005aea:	4b6b      	ldr	r3, [pc, #428]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005aec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aee:	009b      	lsls	r3, r3, #2
 8005af0:	0899      	lsrs	r1, r3, #2
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005af6:	4b68      	ldr	r3, [pc, #416]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005af8:	430a      	orrs	r2, r1
 8005afa:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b00:	2380      	movs	r3, #128	@ 0x80
 8005b02:	05db      	lsls	r3, r3, #23
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d106      	bne.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005b08:	4b63      	ldr	r3, [pc, #396]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b0a:	68da      	ldr	r2, [r3, #12]
 8005b0c:	4b62      	ldr	r3, [pc, #392]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b0e:	2180      	movs	r1, #128	@ 0x80
 8005b10:	0249      	lsls	r1, r1, #9
 8005b12:	430a      	orrs	r2, r1
 8005b14:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	2380      	movs	r3, #128	@ 0x80
 8005b1c:	031b      	lsls	r3, r3, #12
 8005b1e:	4013      	ands	r3, r2
 8005b20:	d009      	beq.n	8005b36 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005b22:	4b5d      	ldr	r3, [pc, #372]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b26:	2240      	movs	r2, #64	@ 0x40
 8005b28:	4393      	bics	r3, r2
 8005b2a:	0019      	movs	r1, r3
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b30:	4b59      	ldr	r3, [pc, #356]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b32:	430a      	orrs	r2, r1
 8005b34:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	2380      	movs	r3, #128	@ 0x80
 8005b3c:	039b      	lsls	r3, r3, #14
 8005b3e:	4013      	ands	r3, r2
 8005b40:	d016      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005b42:	4b55      	ldr	r3, [pc, #340]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b46:	4a5c      	ldr	r2, [pc, #368]	@ (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005b48:	4013      	ands	r3, r2
 8005b4a:	0019      	movs	r1, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b50:	4b51      	ldr	r3, [pc, #324]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b52:	430a      	orrs	r2, r1
 8005b54:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b5a:	2380      	movs	r3, #128	@ 0x80
 8005b5c:	03db      	lsls	r3, r3, #15
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d106      	bne.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005b62:	4b4d      	ldr	r3, [pc, #308]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b64:	68da      	ldr	r2, [r3, #12]
 8005b66:	4b4c      	ldr	r3, [pc, #304]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b68:	2180      	movs	r1, #128	@ 0x80
 8005b6a:	0449      	lsls	r1, r1, #17
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	2380      	movs	r3, #128	@ 0x80
 8005b76:	03db      	lsls	r3, r3, #15
 8005b78:	4013      	ands	r3, r2
 8005b7a:	d016      	beq.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005b7c:	4b46      	ldr	r3, [pc, #280]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b80:	4a4e      	ldr	r2, [pc, #312]	@ (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005b82:	4013      	ands	r3, r2
 8005b84:	0019      	movs	r1, r3
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b8a:	4b43      	ldr	r3, [pc, #268]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b8c:	430a      	orrs	r2, r1
 8005b8e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b94:	2380      	movs	r3, #128	@ 0x80
 8005b96:	045b      	lsls	r3, r3, #17
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d106      	bne.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005b9c:	4b3e      	ldr	r3, [pc, #248]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005b9e:	68da      	ldr	r2, [r3, #12]
 8005ba0:	4b3d      	ldr	r3, [pc, #244]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ba2:	2180      	movs	r1, #128	@ 0x80
 8005ba4:	0449      	lsls	r1, r1, #17
 8005ba6:	430a      	orrs	r2, r1
 8005ba8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	2380      	movs	r3, #128	@ 0x80
 8005bb0:	011b      	lsls	r3, r3, #4
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	d014      	beq.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005bb6:	4b38      	ldr	r3, [pc, #224]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bba:	2203      	movs	r2, #3
 8005bbc:	4393      	bics	r3, r2
 8005bbe:	0019      	movs	r1, r3
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6a1a      	ldr	r2, [r3, #32]
 8005bc4:	4b34      	ldr	r3, [pc, #208]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d106      	bne.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005bd2:	4b31      	ldr	r3, [pc, #196]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bd4:	68da      	ldr	r2, [r3, #12]
 8005bd6:	4b30      	ldr	r3, [pc, #192]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bd8:	2180      	movs	r1, #128	@ 0x80
 8005bda:	0249      	lsls	r1, r1, #9
 8005bdc:	430a      	orrs	r2, r1
 8005bde:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	2380      	movs	r3, #128	@ 0x80
 8005be6:	019b      	lsls	r3, r3, #6
 8005be8:	4013      	ands	r3, r2
 8005bea:	d014      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005bec:	4b2a      	ldr	r3, [pc, #168]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bf0:	220c      	movs	r2, #12
 8005bf2:	4393      	bics	r3, r2
 8005bf4:	0019      	movs	r1, r3
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005bfa:	4b27      	ldr	r3, [pc, #156]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005bfc:	430a      	orrs	r2, r1
 8005bfe:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c04:	2b04      	cmp	r3, #4
 8005c06:	d106      	bne.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005c08:	4b23      	ldr	r3, [pc, #140]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c0a:	68da      	ldr	r2, [r3, #12]
 8005c0c:	4b22      	ldr	r3, [pc, #136]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c0e:	2180      	movs	r1, #128	@ 0x80
 8005c10:	0249      	lsls	r1, r1, #9
 8005c12:	430a      	orrs	r2, r1
 8005c14:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	2380      	movs	r3, #128	@ 0x80
 8005c1c:	045b      	lsls	r3, r3, #17
 8005c1e:	4013      	ands	r3, r2
 8005c20:	d016      	beq.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005c22:	4b1d      	ldr	r3, [pc, #116]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c26:	4a22      	ldr	r2, [pc, #136]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005c28:	4013      	ands	r3, r2
 8005c2a:	0019      	movs	r1, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c30:	4b19      	ldr	r3, [pc, #100]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c32:	430a      	orrs	r2, r1
 8005c34:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c3a:	2380      	movs	r3, #128	@ 0x80
 8005c3c:	019b      	lsls	r3, r3, #6
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d106      	bne.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005c42:	4b15      	ldr	r3, [pc, #84]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c44:	68da      	ldr	r2, [r3, #12]
 8005c46:	4b14      	ldr	r3, [pc, #80]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c48:	2180      	movs	r1, #128	@ 0x80
 8005c4a:	0449      	lsls	r1, r1, #17
 8005c4c:	430a      	orrs	r2, r1
 8005c4e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	2380      	movs	r3, #128	@ 0x80
 8005c56:	049b      	lsls	r3, r3, #18
 8005c58:	4013      	ands	r3, r2
 8005c5a:	d016      	beq.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005c5c:	4b0e      	ldr	r3, [pc, #56]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c60:	4a10      	ldr	r2, [pc, #64]	@ (8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c62:	4013      	ands	r3, r2
 8005c64:	0019      	movs	r1, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c6c:	430a      	orrs	r2, r1
 8005c6e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c74:	2380      	movs	r3, #128	@ 0x80
 8005c76:	005b      	lsls	r3, r3, #1
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d106      	bne.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005c7c:	4b06      	ldr	r3, [pc, #24]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c7e:	68da      	ldr	r2, [r3, #12]
 8005c80:	4b05      	ldr	r3, [pc, #20]	@ (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005c82:	2180      	movs	r1, #128	@ 0x80
 8005c84:	0449      	lsls	r1, r1, #17
 8005c86:	430a      	orrs	r2, r1
 8005c88:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005c8a:	2312      	movs	r3, #18
 8005c8c:	18fb      	adds	r3, r7, r3
 8005c8e:	781b      	ldrb	r3, [r3, #0]
}
 8005c90:	0018      	movs	r0, r3
 8005c92:	46bd      	mov	sp, r7
 8005c94:	b006      	add	sp, #24
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	40021000 	.word	0x40021000
 8005c9c:	efffffff 	.word	0xefffffff
 8005ca0:	fffff3ff 	.word	0xfffff3ff
 8005ca4:	fffffcff 	.word	0xfffffcff
 8005ca8:	fff3ffff 	.word	0xfff3ffff
 8005cac:	ffcfffff 	.word	0xffcfffff
 8005cb0:	ffffcfff 	.word	0xffffcfff
 8005cb4:	ffff3fff 	.word	0xffff3fff
 8005cb8:	ffbfffff 	.word	0xffbfffff
 8005cbc:	feffffff 	.word	0xfeffffff

08005cc0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d101      	bne.n	8005cd2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e0a8      	b.n	8005e24 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d109      	bne.n	8005cee <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	685a      	ldr	r2, [r3, #4]
 8005cde:	2382      	movs	r3, #130	@ 0x82
 8005ce0:	005b      	lsls	r3, r3, #1
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d009      	beq.n	8005cfa <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	61da      	str	r2, [r3, #28]
 8005cec:	e005      	b.n	8005cfa <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	225d      	movs	r2, #93	@ 0x5d
 8005d04:	5c9b      	ldrb	r3, [r3, r2]
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d107      	bne.n	8005d1c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	225c      	movs	r2, #92	@ 0x5c
 8005d10:	2100      	movs	r1, #0
 8005d12:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	0018      	movs	r0, r3
 8005d18:	f000 f88a 	bl	8005e30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	225d      	movs	r2, #93	@ 0x5d
 8005d20:	2102      	movs	r1, #2
 8005d22:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2140      	movs	r1, #64	@ 0x40
 8005d30:	438a      	bics	r2, r1
 8005d32:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	68da      	ldr	r2, [r3, #12]
 8005d38:	23e0      	movs	r3, #224	@ 0xe0
 8005d3a:	00db      	lsls	r3, r3, #3
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d902      	bls.n	8005d46 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005d40:	2300      	movs	r3, #0
 8005d42:	60fb      	str	r3, [r7, #12]
 8005d44:	e002      	b.n	8005d4c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005d46:	2380      	movs	r3, #128	@ 0x80
 8005d48:	015b      	lsls	r3, r3, #5
 8005d4a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	68da      	ldr	r2, [r3, #12]
 8005d50:	23f0      	movs	r3, #240	@ 0xf0
 8005d52:	011b      	lsls	r3, r3, #4
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d008      	beq.n	8005d6a <HAL_SPI_Init+0xaa>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	68da      	ldr	r2, [r3, #12]
 8005d5c:	23e0      	movs	r3, #224	@ 0xe0
 8005d5e:	00db      	lsls	r3, r3, #3
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d002      	beq.n	8005d6a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685a      	ldr	r2, [r3, #4]
 8005d6e:	2382      	movs	r3, #130	@ 0x82
 8005d70:	005b      	lsls	r3, r3, #1
 8005d72:	401a      	ands	r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6899      	ldr	r1, [r3, #8]
 8005d78:	2384      	movs	r3, #132	@ 0x84
 8005d7a:	021b      	lsls	r3, r3, #8
 8005d7c:	400b      	ands	r3, r1
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	2102      	movs	r1, #2
 8005d86:	400b      	ands	r3, r1
 8005d88:	431a      	orrs	r2, r3
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	2101      	movs	r1, #1
 8005d90:	400b      	ands	r3, r1
 8005d92:	431a      	orrs	r2, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6999      	ldr	r1, [r3, #24]
 8005d98:	2380      	movs	r3, #128	@ 0x80
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	400b      	ands	r3, r1
 8005d9e:	431a      	orrs	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	69db      	ldr	r3, [r3, #28]
 8005da4:	2138      	movs	r1, #56	@ 0x38
 8005da6:	400b      	ands	r3, r1
 8005da8:	431a      	orrs	r2, r3
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	2180      	movs	r1, #128	@ 0x80
 8005db0:	400b      	ands	r3, r1
 8005db2:	431a      	orrs	r2, r3
 8005db4:	0011      	movs	r1, r2
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005dba:	2380      	movs	r3, #128	@ 0x80
 8005dbc:	019b      	lsls	r3, r3, #6
 8005dbe:	401a      	ands	r2, r3
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	430a      	orrs	r2, r1
 8005dc6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	699b      	ldr	r3, [r3, #24]
 8005dcc:	0c1b      	lsrs	r3, r3, #16
 8005dce:	2204      	movs	r2, #4
 8005dd0:	401a      	ands	r2, r3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd6:	2110      	movs	r1, #16
 8005dd8:	400b      	ands	r3, r1
 8005dda:	431a      	orrs	r2, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005de0:	2108      	movs	r1, #8
 8005de2:	400b      	ands	r3, r1
 8005de4:	431a      	orrs	r2, r3
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	68d9      	ldr	r1, [r3, #12]
 8005dea:	23f0      	movs	r3, #240	@ 0xf0
 8005dec:	011b      	lsls	r3, r3, #4
 8005dee:	400b      	ands	r3, r1
 8005df0:	431a      	orrs	r2, r3
 8005df2:	0011      	movs	r1, r2
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	2380      	movs	r3, #128	@ 0x80
 8005df8:	015b      	lsls	r3, r3, #5
 8005dfa:	401a      	ands	r2, r3
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	430a      	orrs	r2, r1
 8005e02:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	69da      	ldr	r2, [r3, #28]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4907      	ldr	r1, [pc, #28]	@ (8005e2c <HAL_SPI_Init+0x16c>)
 8005e10:	400a      	ands	r2, r1
 8005e12:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	225d      	movs	r2, #93	@ 0x5d
 8005e1e:	2101      	movs	r1, #1
 8005e20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e22:	2300      	movs	r3, #0
}
 8005e24:	0018      	movs	r0, r3
 8005e26:	46bd      	mov	sp, r7
 8005e28:	b004      	add	sp, #16
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	fffff7ff 	.word	0xfffff7ff

08005e30 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b082      	sub	sp, #8
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8005e38:	46c0      	nop			@ (mov r8, r8)
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	b002      	add	sp, #8
 8005e3e:	bd80      	pop	{r7, pc}

08005e40 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b088      	sub	sp, #32
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	603b      	str	r3, [r7, #0]
 8005e4c:	1dbb      	adds	r3, r7, #6
 8005e4e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005e50:	231f      	movs	r3, #31
 8005e52:	18fb      	adds	r3, r7, r3
 8005e54:	2200      	movs	r2, #0
 8005e56:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	225c      	movs	r2, #92	@ 0x5c
 8005e5c:	5c9b      	ldrb	r3, [r3, r2]
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d101      	bne.n	8005e66 <HAL_SPI_Transmit+0x26>
 8005e62:	2302      	movs	r3, #2
 8005e64:	e147      	b.n	80060f6 <HAL_SPI_Transmit+0x2b6>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	225c      	movs	r2, #92	@ 0x5c
 8005e6a:	2101      	movs	r1, #1
 8005e6c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e6e:	f7fe fb77 	bl	8004560 <HAL_GetTick>
 8005e72:	0003      	movs	r3, r0
 8005e74:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005e76:	2316      	movs	r3, #22
 8005e78:	18fb      	adds	r3, r7, r3
 8005e7a:	1dba      	adds	r2, r7, #6
 8005e7c:	8812      	ldrh	r2, [r2, #0]
 8005e7e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	225d      	movs	r2, #93	@ 0x5d
 8005e84:	5c9b      	ldrb	r3, [r3, r2]
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d004      	beq.n	8005e96 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005e8c:	231f      	movs	r3, #31
 8005e8e:	18fb      	adds	r3, r7, r3
 8005e90:	2202      	movs	r2, #2
 8005e92:	701a      	strb	r2, [r3, #0]
    goto error;
 8005e94:	e128      	b.n	80060e8 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d003      	beq.n	8005ea4 <HAL_SPI_Transmit+0x64>
 8005e9c:	1dbb      	adds	r3, r7, #6
 8005e9e:	881b      	ldrh	r3, [r3, #0]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d104      	bne.n	8005eae <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8005ea4:	231f      	movs	r3, #31
 8005ea6:	18fb      	adds	r3, r7, r3
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	701a      	strb	r2, [r3, #0]
    goto error;
 8005eac:	e11c      	b.n	80060e8 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	225d      	movs	r2, #93	@ 0x5d
 8005eb2:	2103      	movs	r1, #3
 8005eb4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	68ba      	ldr	r2, [r7, #8]
 8005ec0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	1dba      	adds	r2, r7, #6
 8005ec6:	8812      	ldrh	r2, [r2, #0]
 8005ec8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	1dba      	adds	r2, r7, #6
 8005ece:	8812      	ldrh	r2, [r2, #0]
 8005ed0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2244      	movs	r2, #68	@ 0x44
 8005edc:	2100      	movs	r1, #0
 8005ede:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2246      	movs	r2, #70	@ 0x46
 8005ee4:	2100      	movs	r1, #0
 8005ee6:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2200      	movs	r2, #0
 8005eec:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	689a      	ldr	r2, [r3, #8]
 8005ef8:	2380      	movs	r3, #128	@ 0x80
 8005efa:	021b      	lsls	r3, r3, #8
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d110      	bne.n	8005f22 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2140      	movs	r1, #64	@ 0x40
 8005f0c:	438a      	bics	r2, r1
 8005f0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2180      	movs	r1, #128	@ 0x80
 8005f1c:	01c9      	lsls	r1, r1, #7
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2240      	movs	r2, #64	@ 0x40
 8005f2a:	4013      	ands	r3, r2
 8005f2c:	2b40      	cmp	r3, #64	@ 0x40
 8005f2e:	d007      	beq.n	8005f40 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2140      	movs	r1, #64	@ 0x40
 8005f3c:	430a      	orrs	r2, r1
 8005f3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	68da      	ldr	r2, [r3, #12]
 8005f44:	23e0      	movs	r3, #224	@ 0xe0
 8005f46:	00db      	lsls	r3, r3, #3
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d952      	bls.n	8005ff2 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d004      	beq.n	8005f5e <HAL_SPI_Transmit+0x11e>
 8005f54:	2316      	movs	r3, #22
 8005f56:	18fb      	adds	r3, r7, r3
 8005f58:	881b      	ldrh	r3, [r3, #0]
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d143      	bne.n	8005fe6 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f62:	881a      	ldrh	r2, [r3, #0]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f6e:	1c9a      	adds	r2, r3, #2
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	b29a      	uxth	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005f82:	e030      	b.n	8005fe6 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	2202      	movs	r2, #2
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d112      	bne.n	8005fb8 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f96:	881a      	ldrh	r2, [r3, #0]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fa2:	1c9a      	adds	r2, r3, #2
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	3b01      	subs	r3, #1
 8005fb0:	b29a      	uxth	r2, r3
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005fb6:	e016      	b.n	8005fe6 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005fb8:	f7fe fad2 	bl	8004560 <HAL_GetTick>
 8005fbc:	0002      	movs	r2, r0
 8005fbe:	69bb      	ldr	r3, [r7, #24]
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	683a      	ldr	r2, [r7, #0]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d802      	bhi.n	8005fce <HAL_SPI_Transmit+0x18e>
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	3301      	adds	r3, #1
 8005fcc:	d102      	bne.n	8005fd4 <HAL_SPI_Transmit+0x194>
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d108      	bne.n	8005fe6 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8005fd4:	231f      	movs	r3, #31
 8005fd6:	18fb      	adds	r3, r7, r3
 8005fd8:	2203      	movs	r2, #3
 8005fda:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	225d      	movs	r2, #93	@ 0x5d
 8005fe0:	2101      	movs	r1, #1
 8005fe2:	5499      	strb	r1, [r3, r2]
          goto error;
 8005fe4:	e080      	b.n	80060e8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d1c9      	bne.n	8005f84 <HAL_SPI_Transmit+0x144>
 8005ff0:	e053      	b.n	800609a <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d004      	beq.n	8006004 <HAL_SPI_Transmit+0x1c4>
 8005ffa:	2316      	movs	r3, #22
 8005ffc:	18fb      	adds	r3, r7, r3
 8005ffe:	881b      	ldrh	r3, [r3, #0]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d145      	bne.n	8006090 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	330c      	adds	r3, #12
 800600e:	7812      	ldrb	r2, [r2, #0]
 8006010:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006016:	1c5a      	adds	r2, r3, #1
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006020:	b29b      	uxth	r3, r3
 8006022:	3b01      	subs	r3, #1
 8006024:	b29a      	uxth	r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800602a:	e031      	b.n	8006090 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	2202      	movs	r2, #2
 8006034:	4013      	ands	r3, r2
 8006036:	2b02      	cmp	r3, #2
 8006038:	d113      	bne.n	8006062 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	330c      	adds	r3, #12
 8006044:	7812      	ldrb	r2, [r2, #0]
 8006046:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800604c:	1c5a      	adds	r2, r3, #1
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006056:	b29b      	uxth	r3, r3
 8006058:	3b01      	subs	r3, #1
 800605a:	b29a      	uxth	r2, r3
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006060:	e016      	b.n	8006090 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006062:	f7fe fa7d 	bl	8004560 <HAL_GetTick>
 8006066:	0002      	movs	r2, r0
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	1ad3      	subs	r3, r2, r3
 800606c:	683a      	ldr	r2, [r7, #0]
 800606e:	429a      	cmp	r2, r3
 8006070:	d802      	bhi.n	8006078 <HAL_SPI_Transmit+0x238>
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	3301      	adds	r3, #1
 8006076:	d102      	bne.n	800607e <HAL_SPI_Transmit+0x23e>
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d108      	bne.n	8006090 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800607e:	231f      	movs	r3, #31
 8006080:	18fb      	adds	r3, r7, r3
 8006082:	2203      	movs	r2, #3
 8006084:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	225d      	movs	r2, #93	@ 0x5d
 800608a:	2101      	movs	r1, #1
 800608c:	5499      	strb	r1, [r3, r2]
          goto error;
 800608e:	e02b      	b.n	80060e8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006094:	b29b      	uxth	r3, r3
 8006096:	2b00      	cmp	r3, #0
 8006098:	d1c8      	bne.n	800602c <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800609a:	69ba      	ldr	r2, [r7, #24]
 800609c:	6839      	ldr	r1, [r7, #0]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	0018      	movs	r0, r3
 80060a2:	f000 fcfb 	bl	8006a9c <SPI_EndRxTxTransaction>
 80060a6:	1e03      	subs	r3, r0, #0
 80060a8:	d002      	beq.n	80060b0 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2220      	movs	r2, #32
 80060ae:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d10a      	bne.n	80060ce <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80060b8:	2300      	movs	r3, #0
 80060ba:	613b      	str	r3, [r7, #16]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	613b      	str	r3, [r7, #16]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	613b      	str	r3, [r7, #16]
 80060cc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d004      	beq.n	80060e0 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80060d6:	231f      	movs	r3, #31
 80060d8:	18fb      	adds	r3, r7, r3
 80060da:	2201      	movs	r2, #1
 80060dc:	701a      	strb	r2, [r3, #0]
 80060de:	e003      	b.n	80060e8 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	225d      	movs	r2, #93	@ 0x5d
 80060e4:	2101      	movs	r1, #1
 80060e6:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	225c      	movs	r2, #92	@ 0x5c
 80060ec:	2100      	movs	r1, #0
 80060ee:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80060f0:	231f      	movs	r3, #31
 80060f2:	18fb      	adds	r3, r7, r3
 80060f4:	781b      	ldrb	r3, [r3, #0]
}
 80060f6:	0018      	movs	r0, r3
 80060f8:	46bd      	mov	sp, r7
 80060fa:	b008      	add	sp, #32
 80060fc:	bd80      	pop	{r7, pc}
	...

08006100 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006100:	b590      	push	{r4, r7, lr}
 8006102:	b089      	sub	sp, #36	@ 0x24
 8006104:	af02      	add	r7, sp, #8
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	603b      	str	r3, [r7, #0]
 800610c:	1dbb      	adds	r3, r7, #6
 800610e:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006110:	2117      	movs	r1, #23
 8006112:	187b      	adds	r3, r7, r1
 8006114:	2200      	movs	r2, #0
 8006116:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	225d      	movs	r2, #93	@ 0x5d
 800611c:	5c9b      	ldrb	r3, [r3, r2]
 800611e:	b2db      	uxtb	r3, r3
 8006120:	2b01      	cmp	r3, #1
 8006122:	d003      	beq.n	800612c <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8006124:	187b      	adds	r3, r7, r1
 8006126:	2202      	movs	r2, #2
 8006128:	701a      	strb	r2, [r3, #0]
    goto error;
 800612a:	e12b      	b.n	8006384 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	685a      	ldr	r2, [r3, #4]
 8006130:	2382      	movs	r3, #130	@ 0x82
 8006132:	005b      	lsls	r3, r3, #1
 8006134:	429a      	cmp	r2, r3
 8006136:	d113      	bne.n	8006160 <HAL_SPI_Receive+0x60>
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d10f      	bne.n	8006160 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	225d      	movs	r2, #93	@ 0x5d
 8006144:	2104      	movs	r1, #4
 8006146:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006148:	1dbb      	adds	r3, r7, #6
 800614a:	881c      	ldrh	r4, [r3, #0]
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	68b9      	ldr	r1, [r7, #8]
 8006150:	68f8      	ldr	r0, [r7, #12]
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	9300      	str	r3, [sp, #0]
 8006156:	0023      	movs	r3, r4
 8006158:	f000 f924 	bl	80063a4 <HAL_SPI_TransmitReceive>
 800615c:	0003      	movs	r3, r0
 800615e:	e118      	b.n	8006392 <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	225c      	movs	r2, #92	@ 0x5c
 8006164:	5c9b      	ldrb	r3, [r3, r2]
 8006166:	2b01      	cmp	r3, #1
 8006168:	d101      	bne.n	800616e <HAL_SPI_Receive+0x6e>
 800616a:	2302      	movs	r3, #2
 800616c:	e111      	b.n	8006392 <HAL_SPI_Receive+0x292>
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	225c      	movs	r2, #92	@ 0x5c
 8006172:	2101      	movs	r1, #1
 8006174:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006176:	f7fe f9f3 	bl	8004560 <HAL_GetTick>
 800617a:	0003      	movs	r3, r0
 800617c:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d003      	beq.n	800618c <HAL_SPI_Receive+0x8c>
 8006184:	1dbb      	adds	r3, r7, #6
 8006186:	881b      	ldrh	r3, [r3, #0]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d104      	bne.n	8006196 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 800618c:	2317      	movs	r3, #23
 800618e:	18fb      	adds	r3, r7, r3
 8006190:	2201      	movs	r2, #1
 8006192:	701a      	strb	r2, [r3, #0]
    goto error;
 8006194:	e0f6      	b.n	8006384 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	225d      	movs	r2, #93	@ 0x5d
 800619a:	2104      	movs	r1, #4
 800619c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2200      	movs	r2, #0
 80061a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	68ba      	ldr	r2, [r7, #8]
 80061a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	1dba      	adds	r2, r7, #6
 80061ae:	2144      	movs	r1, #68	@ 0x44
 80061b0:	8812      	ldrh	r2, [r2, #0]
 80061b2:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	1dba      	adds	r2, r7, #6
 80061b8:	2146      	movs	r1, #70	@ 0x46
 80061ba:	8812      	ldrh	r2, [r2, #0]
 80061bc:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2200      	movs	r2, #0
 80061c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2200      	movs	r2, #0
 80061d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2200      	movs	r2, #0
 80061da:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	68da      	ldr	r2, [r3, #12]
 80061e0:	23e0      	movs	r3, #224	@ 0xe0
 80061e2:	00db      	lsls	r3, r3, #3
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d908      	bls.n	80061fa <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	685a      	ldr	r2, [r3, #4]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	496a      	ldr	r1, [pc, #424]	@ (800639c <HAL_SPI_Receive+0x29c>)
 80061f4:	400a      	ands	r2, r1
 80061f6:	605a      	str	r2, [r3, #4]
 80061f8:	e008      	b.n	800620c <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	685a      	ldr	r2, [r3, #4]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2180      	movs	r1, #128	@ 0x80
 8006206:	0149      	lsls	r1, r1, #5
 8006208:	430a      	orrs	r2, r1
 800620a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	689a      	ldr	r2, [r3, #8]
 8006210:	2380      	movs	r3, #128	@ 0x80
 8006212:	021b      	lsls	r3, r3, #8
 8006214:	429a      	cmp	r2, r3
 8006216:	d10f      	bne.n	8006238 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2140      	movs	r1, #64	@ 0x40
 8006224:	438a      	bics	r2, r1
 8006226:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	495b      	ldr	r1, [pc, #364]	@ (80063a0 <HAL_SPI_Receive+0x2a0>)
 8006234:	400a      	ands	r2, r1
 8006236:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2240      	movs	r2, #64	@ 0x40
 8006240:	4013      	ands	r3, r2
 8006242:	2b40      	cmp	r3, #64	@ 0x40
 8006244:	d007      	beq.n	8006256 <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2140      	movs	r1, #64	@ 0x40
 8006252:	430a      	orrs	r2, r1
 8006254:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	68da      	ldr	r2, [r3, #12]
 800625a:	23e0      	movs	r3, #224	@ 0xe0
 800625c:	00db      	lsls	r3, r3, #3
 800625e:	429a      	cmp	r2, r3
 8006260:	d900      	bls.n	8006264 <HAL_SPI_Receive+0x164>
 8006262:	e071      	b.n	8006348 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006264:	e035      	b.n	80062d2 <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	2201      	movs	r2, #1
 800626e:	4013      	ands	r3, r2
 8006270:	2b01      	cmp	r3, #1
 8006272:	d117      	bne.n	80062a4 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	330c      	adds	r3, #12
 800627a:	001a      	movs	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006280:	7812      	ldrb	r2, [r2, #0]
 8006282:	b2d2      	uxtb	r2, r2
 8006284:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800628a:	1c5a      	adds	r2, r3, #1
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2246      	movs	r2, #70	@ 0x46
 8006294:	5a9b      	ldrh	r3, [r3, r2]
 8006296:	b29b      	uxth	r3, r3
 8006298:	3b01      	subs	r3, #1
 800629a:	b299      	uxth	r1, r3
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2246      	movs	r2, #70	@ 0x46
 80062a0:	5299      	strh	r1, [r3, r2]
 80062a2:	e016      	b.n	80062d2 <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062a4:	f7fe f95c 	bl	8004560 <HAL_GetTick>
 80062a8:	0002      	movs	r2, r0
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	1ad3      	subs	r3, r2, r3
 80062ae:	683a      	ldr	r2, [r7, #0]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d802      	bhi.n	80062ba <HAL_SPI_Receive+0x1ba>
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	3301      	adds	r3, #1
 80062b8:	d102      	bne.n	80062c0 <HAL_SPI_Receive+0x1c0>
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d108      	bne.n	80062d2 <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 80062c0:	2317      	movs	r3, #23
 80062c2:	18fb      	adds	r3, r7, r3
 80062c4:	2203      	movs	r2, #3
 80062c6:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	225d      	movs	r2, #93	@ 0x5d
 80062cc:	2101      	movs	r1, #1
 80062ce:	5499      	strb	r1, [r3, r2]
          goto error;
 80062d0:	e058      	b.n	8006384 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2246      	movs	r2, #70	@ 0x46
 80062d6:	5a9b      	ldrh	r3, [r3, r2]
 80062d8:	b29b      	uxth	r3, r3
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d1c3      	bne.n	8006266 <HAL_SPI_Receive+0x166>
 80062de:	e039      	b.n	8006354 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	2201      	movs	r2, #1
 80062e8:	4013      	ands	r3, r2
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d115      	bne.n	800631a <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	68da      	ldr	r2, [r3, #12]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062f8:	b292      	uxth	r2, r2
 80062fa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006300:	1c9a      	adds	r2, r3, #2
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2246      	movs	r2, #70	@ 0x46
 800630a:	5a9b      	ldrh	r3, [r3, r2]
 800630c:	b29b      	uxth	r3, r3
 800630e:	3b01      	subs	r3, #1
 8006310:	b299      	uxth	r1, r3
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2246      	movs	r2, #70	@ 0x46
 8006316:	5299      	strh	r1, [r3, r2]
 8006318:	e016      	b.n	8006348 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800631a:	f7fe f921 	bl	8004560 <HAL_GetTick>
 800631e:	0002      	movs	r2, r0
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	683a      	ldr	r2, [r7, #0]
 8006326:	429a      	cmp	r2, r3
 8006328:	d802      	bhi.n	8006330 <HAL_SPI_Receive+0x230>
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	3301      	adds	r3, #1
 800632e:	d102      	bne.n	8006336 <HAL_SPI_Receive+0x236>
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d108      	bne.n	8006348 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8006336:	2317      	movs	r3, #23
 8006338:	18fb      	adds	r3, r7, r3
 800633a:	2203      	movs	r2, #3
 800633c:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	225d      	movs	r2, #93	@ 0x5d
 8006342:	2101      	movs	r1, #1
 8006344:	5499      	strb	r1, [r3, r2]
          goto error;
 8006346:	e01d      	b.n	8006384 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2246      	movs	r2, #70	@ 0x46
 800634c:	5a9b      	ldrh	r3, [r3, r2]
 800634e:	b29b      	uxth	r3, r3
 8006350:	2b00      	cmp	r3, #0
 8006352:	d1c5      	bne.n	80062e0 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006354:	693a      	ldr	r2, [r7, #16]
 8006356:	6839      	ldr	r1, [r7, #0]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	0018      	movs	r0, r3
 800635c:	f000 fb40 	bl	80069e0 <SPI_EndRxTransaction>
 8006360:	1e03      	subs	r3, r0, #0
 8006362:	d002      	beq.n	800636a <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2220      	movs	r2, #32
 8006368:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800636e:	2b00      	cmp	r3, #0
 8006370:	d004      	beq.n	800637c <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8006372:	2317      	movs	r3, #23
 8006374:	18fb      	adds	r3, r7, r3
 8006376:	2201      	movs	r2, #1
 8006378:	701a      	strb	r2, [r3, #0]
 800637a:	e003      	b.n	8006384 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	225d      	movs	r2, #93	@ 0x5d
 8006380:	2101      	movs	r1, #1
 8006382:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	225c      	movs	r2, #92	@ 0x5c
 8006388:	2100      	movs	r1, #0
 800638a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800638c:	2317      	movs	r3, #23
 800638e:	18fb      	adds	r3, r7, r3
 8006390:	781b      	ldrb	r3, [r3, #0]
}
 8006392:	0018      	movs	r0, r3
 8006394:	46bd      	mov	sp, r7
 8006396:	b007      	add	sp, #28
 8006398:	bd90      	pop	{r4, r7, pc}
 800639a:	46c0      	nop			@ (mov r8, r8)
 800639c:	ffffefff 	.word	0xffffefff
 80063a0:	ffffbfff 	.word	0xffffbfff

080063a4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b08a      	sub	sp, #40	@ 0x28
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	607a      	str	r2, [r7, #4]
 80063b0:	001a      	movs	r2, r3
 80063b2:	1cbb      	adds	r3, r7, #2
 80063b4:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80063b6:	2301      	movs	r3, #1
 80063b8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80063ba:	2323      	movs	r3, #35	@ 0x23
 80063bc:	18fb      	adds	r3, r7, r3
 80063be:	2200      	movs	r2, #0
 80063c0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	225c      	movs	r2, #92	@ 0x5c
 80063c6:	5c9b      	ldrb	r3, [r3, r2]
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d101      	bne.n	80063d0 <HAL_SPI_TransmitReceive+0x2c>
 80063cc:	2302      	movs	r3, #2
 80063ce:	e1c4      	b.n	800675a <HAL_SPI_TransmitReceive+0x3b6>
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	225c      	movs	r2, #92	@ 0x5c
 80063d4:	2101      	movs	r1, #1
 80063d6:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063d8:	f7fe f8c2 	bl	8004560 <HAL_GetTick>
 80063dc:	0003      	movs	r3, r0
 80063de:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80063e0:	201b      	movs	r0, #27
 80063e2:	183b      	adds	r3, r7, r0
 80063e4:	68fa      	ldr	r2, [r7, #12]
 80063e6:	215d      	movs	r1, #93	@ 0x5d
 80063e8:	5c52      	ldrb	r2, [r2, r1]
 80063ea:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80063f2:	2312      	movs	r3, #18
 80063f4:	18fb      	adds	r3, r7, r3
 80063f6:	1cba      	adds	r2, r7, #2
 80063f8:	8812      	ldrh	r2, [r2, #0]
 80063fa:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80063fc:	183b      	adds	r3, r7, r0
 80063fe:	781b      	ldrb	r3, [r3, #0]
 8006400:	2b01      	cmp	r3, #1
 8006402:	d011      	beq.n	8006428 <HAL_SPI_TransmitReceive+0x84>
 8006404:	697a      	ldr	r2, [r7, #20]
 8006406:	2382      	movs	r3, #130	@ 0x82
 8006408:	005b      	lsls	r3, r3, #1
 800640a:	429a      	cmp	r2, r3
 800640c:	d107      	bne.n	800641e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d103      	bne.n	800641e <HAL_SPI_TransmitReceive+0x7a>
 8006416:	183b      	adds	r3, r7, r0
 8006418:	781b      	ldrb	r3, [r3, #0]
 800641a:	2b04      	cmp	r3, #4
 800641c:	d004      	beq.n	8006428 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800641e:	2323      	movs	r3, #35	@ 0x23
 8006420:	18fb      	adds	r3, r7, r3
 8006422:	2202      	movs	r2, #2
 8006424:	701a      	strb	r2, [r3, #0]
    goto error;
 8006426:	e191      	b.n	800674c <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d006      	beq.n	800643c <HAL_SPI_TransmitReceive+0x98>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d003      	beq.n	800643c <HAL_SPI_TransmitReceive+0x98>
 8006434:	1cbb      	adds	r3, r7, #2
 8006436:	881b      	ldrh	r3, [r3, #0]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d104      	bne.n	8006446 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 800643c:	2323      	movs	r3, #35	@ 0x23
 800643e:	18fb      	adds	r3, r7, r3
 8006440:	2201      	movs	r2, #1
 8006442:	701a      	strb	r2, [r3, #0]
    goto error;
 8006444:	e182      	b.n	800674c <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	225d      	movs	r2, #93	@ 0x5d
 800644a:	5c9b      	ldrb	r3, [r3, r2]
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b04      	cmp	r3, #4
 8006450:	d003      	beq.n	800645a <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	225d      	movs	r2, #93	@ 0x5d
 8006456:	2105      	movs	r1, #5
 8006458:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	687a      	ldr	r2, [r7, #4]
 8006464:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	1cba      	adds	r2, r7, #2
 800646a:	2146      	movs	r1, #70	@ 0x46
 800646c:	8812      	ldrh	r2, [r2, #0]
 800646e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	1cba      	adds	r2, r7, #2
 8006474:	2144      	movs	r1, #68	@ 0x44
 8006476:	8812      	ldrh	r2, [r2, #0]
 8006478:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	68ba      	ldr	r2, [r7, #8]
 800647e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	1cba      	adds	r2, r7, #2
 8006484:	8812      	ldrh	r2, [r2, #0]
 8006486:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	1cba      	adds	r2, r7, #2
 800648c:	8812      	ldrh	r2, [r2, #0]
 800648e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2200      	movs	r2, #0
 800649a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	68da      	ldr	r2, [r3, #12]
 80064a0:	23e0      	movs	r3, #224	@ 0xe0
 80064a2:	00db      	lsls	r3, r3, #3
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d908      	bls.n	80064ba <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	685a      	ldr	r2, [r3, #4]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	49ac      	ldr	r1, [pc, #688]	@ (8006764 <HAL_SPI_TransmitReceive+0x3c0>)
 80064b4:	400a      	ands	r2, r1
 80064b6:	605a      	str	r2, [r3, #4]
 80064b8:	e008      	b.n	80064cc <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	685a      	ldr	r2, [r3, #4]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	2180      	movs	r1, #128	@ 0x80
 80064c6:	0149      	lsls	r1, r1, #5
 80064c8:	430a      	orrs	r2, r1
 80064ca:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2240      	movs	r2, #64	@ 0x40
 80064d4:	4013      	ands	r3, r2
 80064d6:	2b40      	cmp	r3, #64	@ 0x40
 80064d8:	d007      	beq.n	80064ea <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	2140      	movs	r1, #64	@ 0x40
 80064e6:	430a      	orrs	r2, r1
 80064e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	68da      	ldr	r2, [r3, #12]
 80064ee:	23e0      	movs	r3, #224	@ 0xe0
 80064f0:	00db      	lsls	r3, r3, #3
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d800      	bhi.n	80064f8 <HAL_SPI_TransmitReceive+0x154>
 80064f6:	e083      	b.n	8006600 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d005      	beq.n	800650c <HAL_SPI_TransmitReceive+0x168>
 8006500:	2312      	movs	r3, #18
 8006502:	18fb      	adds	r3, r7, r3
 8006504:	881b      	ldrh	r3, [r3, #0]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d000      	beq.n	800650c <HAL_SPI_TransmitReceive+0x168>
 800650a:	e06d      	b.n	80065e8 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006510:	881a      	ldrh	r2, [r3, #0]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800651c:	1c9a      	adds	r2, r3, #2
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006526:	b29b      	uxth	r3, r3
 8006528:	3b01      	subs	r3, #1
 800652a:	b29a      	uxth	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006530:	e05a      	b.n	80065e8 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	2202      	movs	r2, #2
 800653a:	4013      	ands	r3, r2
 800653c:	2b02      	cmp	r3, #2
 800653e:	d11b      	bne.n	8006578 <HAL_SPI_TransmitReceive+0x1d4>
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006544:	b29b      	uxth	r3, r3
 8006546:	2b00      	cmp	r3, #0
 8006548:	d016      	beq.n	8006578 <HAL_SPI_TransmitReceive+0x1d4>
 800654a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654c:	2b01      	cmp	r3, #1
 800654e:	d113      	bne.n	8006578 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006554:	881a      	ldrh	r2, [r3, #0]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006560:	1c9a      	adds	r2, r3, #2
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800656a:	b29b      	uxth	r3, r3
 800656c:	3b01      	subs	r3, #1
 800656e:	b29a      	uxth	r2, r3
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006574:	2300      	movs	r3, #0
 8006576:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	2201      	movs	r2, #1
 8006580:	4013      	ands	r3, r2
 8006582:	2b01      	cmp	r3, #1
 8006584:	d11c      	bne.n	80065c0 <HAL_SPI_TransmitReceive+0x21c>
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2246      	movs	r2, #70	@ 0x46
 800658a:	5a9b      	ldrh	r3, [r3, r2]
 800658c:	b29b      	uxth	r3, r3
 800658e:	2b00      	cmp	r3, #0
 8006590:	d016      	beq.n	80065c0 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68da      	ldr	r2, [r3, #12]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800659c:	b292      	uxth	r2, r2
 800659e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065a4:	1c9a      	adds	r2, r3, #2
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2246      	movs	r2, #70	@ 0x46
 80065ae:	5a9b      	ldrh	r3, [r3, r2]
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	3b01      	subs	r3, #1
 80065b4:	b299      	uxth	r1, r3
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2246      	movs	r2, #70	@ 0x46
 80065ba:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80065bc:	2301      	movs	r3, #1
 80065be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80065c0:	f7fd ffce 	bl	8004560 <HAL_GetTick>
 80065c4:	0002      	movs	r2, r0
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	1ad3      	subs	r3, r2, r3
 80065ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d80b      	bhi.n	80065e8 <HAL_SPI_TransmitReceive+0x244>
 80065d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d2:	3301      	adds	r3, #1
 80065d4:	d008      	beq.n	80065e8 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 80065d6:	2323      	movs	r3, #35	@ 0x23
 80065d8:	18fb      	adds	r3, r7, r3
 80065da:	2203      	movs	r2, #3
 80065dc:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	225d      	movs	r2, #93	@ 0x5d
 80065e2:	2101      	movs	r1, #1
 80065e4:	5499      	strb	r1, [r3, r2]
        goto error;
 80065e6:	e0b1      	b.n	800674c <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d19f      	bne.n	8006532 <HAL_SPI_TransmitReceive+0x18e>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2246      	movs	r2, #70	@ 0x46
 80065f6:	5a9b      	ldrh	r3, [r3, r2]
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d199      	bne.n	8006532 <HAL_SPI_TransmitReceive+0x18e>
 80065fe:	e089      	b.n	8006714 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d005      	beq.n	8006614 <HAL_SPI_TransmitReceive+0x270>
 8006608:	2312      	movs	r3, #18
 800660a:	18fb      	adds	r3, r7, r3
 800660c:	881b      	ldrh	r3, [r3, #0]
 800660e:	2b01      	cmp	r3, #1
 8006610:	d000      	beq.n	8006614 <HAL_SPI_TransmitReceive+0x270>
 8006612:	e074      	b.n	80066fe <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	330c      	adds	r3, #12
 800661e:	7812      	ldrb	r2, [r2, #0]
 8006620:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006626:	1c5a      	adds	r2, r3, #1
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006630:	b29b      	uxth	r3, r3
 8006632:	3b01      	subs	r3, #1
 8006634:	b29a      	uxth	r2, r3
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800663a:	e060      	b.n	80066fe <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	2202      	movs	r2, #2
 8006644:	4013      	ands	r3, r2
 8006646:	2b02      	cmp	r3, #2
 8006648:	d11c      	bne.n	8006684 <HAL_SPI_TransmitReceive+0x2e0>
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800664e:	b29b      	uxth	r3, r3
 8006650:	2b00      	cmp	r3, #0
 8006652:	d017      	beq.n	8006684 <HAL_SPI_TransmitReceive+0x2e0>
 8006654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006656:	2b01      	cmp	r3, #1
 8006658:	d114      	bne.n	8006684 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	330c      	adds	r3, #12
 8006664:	7812      	ldrb	r2, [r2, #0]
 8006666:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800666c:	1c5a      	adds	r2, r3, #1
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006676:	b29b      	uxth	r3, r3
 8006678:	3b01      	subs	r3, #1
 800667a:	b29a      	uxth	r2, r3
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006680:	2300      	movs	r3, #0
 8006682:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	2201      	movs	r2, #1
 800668c:	4013      	ands	r3, r2
 800668e:	2b01      	cmp	r3, #1
 8006690:	d11e      	bne.n	80066d0 <HAL_SPI_TransmitReceive+0x32c>
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2246      	movs	r2, #70	@ 0x46
 8006696:	5a9b      	ldrh	r3, [r3, r2]
 8006698:	b29b      	uxth	r3, r3
 800669a:	2b00      	cmp	r3, #0
 800669c:	d018      	beq.n	80066d0 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	330c      	adds	r3, #12
 80066a4:	001a      	movs	r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066aa:	7812      	ldrb	r2, [r2, #0]
 80066ac:	b2d2      	uxtb	r2, r2
 80066ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066b4:	1c5a      	adds	r2, r3, #1
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2246      	movs	r2, #70	@ 0x46
 80066be:	5a9b      	ldrh	r3, [r3, r2]
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	3b01      	subs	r3, #1
 80066c4:	b299      	uxth	r1, r3
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2246      	movs	r2, #70	@ 0x46
 80066ca:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80066cc:	2301      	movs	r3, #1
 80066ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80066d0:	f7fd ff46 	bl	8004560 <HAL_GetTick>
 80066d4:	0002      	movs	r2, r0
 80066d6:	69fb      	ldr	r3, [r7, #28]
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066dc:	429a      	cmp	r2, r3
 80066de:	d802      	bhi.n	80066e6 <HAL_SPI_TransmitReceive+0x342>
 80066e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e2:	3301      	adds	r3, #1
 80066e4:	d102      	bne.n	80066ec <HAL_SPI_TransmitReceive+0x348>
 80066e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d108      	bne.n	80066fe <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 80066ec:	2323      	movs	r3, #35	@ 0x23
 80066ee:	18fb      	adds	r3, r7, r3
 80066f0:	2203      	movs	r2, #3
 80066f2:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	225d      	movs	r2, #93	@ 0x5d
 80066f8:	2101      	movs	r1, #1
 80066fa:	5499      	strb	r1, [r3, r2]
        goto error;
 80066fc:	e026      	b.n	800674c <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006702:	b29b      	uxth	r3, r3
 8006704:	2b00      	cmp	r3, #0
 8006706:	d199      	bne.n	800663c <HAL_SPI_TransmitReceive+0x298>
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2246      	movs	r2, #70	@ 0x46
 800670c:	5a9b      	ldrh	r3, [r3, r2]
 800670e:	b29b      	uxth	r3, r3
 8006710:	2b00      	cmp	r3, #0
 8006712:	d193      	bne.n	800663c <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006714:	69fa      	ldr	r2, [r7, #28]
 8006716:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	0018      	movs	r0, r3
 800671c:	f000 f9be 	bl	8006a9c <SPI_EndRxTxTransaction>
 8006720:	1e03      	subs	r3, r0, #0
 8006722:	d006      	beq.n	8006732 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8006724:	2323      	movs	r3, #35	@ 0x23
 8006726:	18fb      	adds	r3, r7, r3
 8006728:	2201      	movs	r2, #1
 800672a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2220      	movs	r2, #32
 8006730:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006736:	2b00      	cmp	r3, #0
 8006738:	d004      	beq.n	8006744 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 800673a:	2323      	movs	r3, #35	@ 0x23
 800673c:	18fb      	adds	r3, r7, r3
 800673e:	2201      	movs	r2, #1
 8006740:	701a      	strb	r2, [r3, #0]
 8006742:	e003      	b.n	800674c <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	225d      	movs	r2, #93	@ 0x5d
 8006748:	2101      	movs	r1, #1
 800674a:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	225c      	movs	r2, #92	@ 0x5c
 8006750:	2100      	movs	r1, #0
 8006752:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006754:	2323      	movs	r3, #35	@ 0x23
 8006756:	18fb      	adds	r3, r7, r3
 8006758:	781b      	ldrb	r3, [r3, #0]
}
 800675a:	0018      	movs	r0, r3
 800675c:	46bd      	mov	sp, r7
 800675e:	b00a      	add	sp, #40	@ 0x28
 8006760:	bd80      	pop	{r7, pc}
 8006762:	46c0      	nop			@ (mov r8, r8)
 8006764:	ffffefff 	.word	0xffffefff

08006768 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b082      	sub	sp, #8
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	225d      	movs	r2, #93	@ 0x5d
 8006774:	5c9b      	ldrb	r3, [r3, r2]
 8006776:	b2db      	uxtb	r3, r3
}
 8006778:	0018      	movs	r0, r3
 800677a:	46bd      	mov	sp, r7
 800677c:	b002      	add	sp, #8
 800677e:	bd80      	pop	{r7, pc}

08006780 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b088      	sub	sp, #32
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	603b      	str	r3, [r7, #0]
 800678c:	1dfb      	adds	r3, r7, #7
 800678e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006790:	f7fd fee6 	bl	8004560 <HAL_GetTick>
 8006794:	0002      	movs	r2, r0
 8006796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006798:	1a9b      	subs	r3, r3, r2
 800679a:	683a      	ldr	r2, [r7, #0]
 800679c:	18d3      	adds	r3, r2, r3
 800679e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80067a0:	f7fd fede 	bl	8004560 <HAL_GetTick>
 80067a4:	0003      	movs	r3, r0
 80067a6:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80067a8:	4b3a      	ldr	r3, [pc, #232]	@ (8006894 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	015b      	lsls	r3, r3, #5
 80067ae:	0d1b      	lsrs	r3, r3, #20
 80067b0:	69fa      	ldr	r2, [r7, #28]
 80067b2:	4353      	muls	r3, r2
 80067b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067b6:	e058      	b.n	800686a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	3301      	adds	r3, #1
 80067bc:	d055      	beq.n	800686a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80067be:	f7fd fecf 	bl	8004560 <HAL_GetTick>
 80067c2:	0002      	movs	r2, r0
 80067c4:	69bb      	ldr	r3, [r7, #24]
 80067c6:	1ad3      	subs	r3, r2, r3
 80067c8:	69fa      	ldr	r2, [r7, #28]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d902      	bls.n	80067d4 <SPI_WaitFlagStateUntilTimeout+0x54>
 80067ce:	69fb      	ldr	r3, [r7, #28]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d142      	bne.n	800685a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	685a      	ldr	r2, [r3, #4]
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	21e0      	movs	r1, #224	@ 0xe0
 80067e0:	438a      	bics	r2, r1
 80067e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	685a      	ldr	r2, [r3, #4]
 80067e8:	2382      	movs	r3, #130	@ 0x82
 80067ea:	005b      	lsls	r3, r3, #1
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d113      	bne.n	8006818 <SPI_WaitFlagStateUntilTimeout+0x98>
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	689a      	ldr	r2, [r3, #8]
 80067f4:	2380      	movs	r3, #128	@ 0x80
 80067f6:	021b      	lsls	r3, r3, #8
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d005      	beq.n	8006808 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	689a      	ldr	r2, [r3, #8]
 8006800:	2380      	movs	r3, #128	@ 0x80
 8006802:	00db      	lsls	r3, r3, #3
 8006804:	429a      	cmp	r2, r3
 8006806:	d107      	bne.n	8006818 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	681a      	ldr	r2, [r3, #0]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	2140      	movs	r1, #64	@ 0x40
 8006814:	438a      	bics	r2, r1
 8006816:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800681c:	2380      	movs	r3, #128	@ 0x80
 800681e:	019b      	lsls	r3, r3, #6
 8006820:	429a      	cmp	r2, r3
 8006822:	d110      	bne.n	8006846 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	491a      	ldr	r1, [pc, #104]	@ (8006898 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8006830:	400a      	ands	r2, r1
 8006832:	601a      	str	r2, [r3, #0]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2180      	movs	r1, #128	@ 0x80
 8006840:	0189      	lsls	r1, r1, #6
 8006842:	430a      	orrs	r2, r1
 8006844:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	225d      	movs	r2, #93	@ 0x5d
 800684a:	2101      	movs	r1, #1
 800684c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	225c      	movs	r2, #92	@ 0x5c
 8006852:	2100      	movs	r1, #0
 8006854:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	e017      	b.n	800688a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d101      	bne.n	8006864 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8006860:	2300      	movs	r3, #0
 8006862:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	3b01      	subs	r3, #1
 8006868:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	68ba      	ldr	r2, [r7, #8]
 8006872:	4013      	ands	r3, r2
 8006874:	68ba      	ldr	r2, [r7, #8]
 8006876:	1ad3      	subs	r3, r2, r3
 8006878:	425a      	negs	r2, r3
 800687a:	4153      	adcs	r3, r2
 800687c:	b2db      	uxtb	r3, r3
 800687e:	001a      	movs	r2, r3
 8006880:	1dfb      	adds	r3, r7, #7
 8006882:	781b      	ldrb	r3, [r3, #0]
 8006884:	429a      	cmp	r2, r3
 8006886:	d197      	bne.n	80067b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006888:	2300      	movs	r3, #0
}
 800688a:	0018      	movs	r0, r3
 800688c:	46bd      	mov	sp, r7
 800688e:	b008      	add	sp, #32
 8006890:	bd80      	pop	{r7, pc}
 8006892:	46c0      	nop			@ (mov r8, r8)
 8006894:	20000010 	.word	0x20000010
 8006898:	ffffdfff 	.word	0xffffdfff

0800689c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b08a      	sub	sp, #40	@ 0x28
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	60f8      	str	r0, [r7, #12]
 80068a4:	60b9      	str	r1, [r7, #8]
 80068a6:	607a      	str	r2, [r7, #4]
 80068a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80068aa:	2317      	movs	r3, #23
 80068ac:	18fb      	adds	r3, r7, r3
 80068ae:	2200      	movs	r2, #0
 80068b0:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80068b2:	f7fd fe55 	bl	8004560 <HAL_GetTick>
 80068b6:	0002      	movs	r2, r0
 80068b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ba:	1a9b      	subs	r3, r3, r2
 80068bc:	683a      	ldr	r2, [r7, #0]
 80068be:	18d3      	adds	r3, r2, r3
 80068c0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80068c2:	f7fd fe4d 	bl	8004560 <HAL_GetTick>
 80068c6:	0003      	movs	r3, r0
 80068c8:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	330c      	adds	r3, #12
 80068d0:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80068d2:	4b41      	ldr	r3, [pc, #260]	@ (80069d8 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	0013      	movs	r3, r2
 80068d8:	009b      	lsls	r3, r3, #2
 80068da:	189b      	adds	r3, r3, r2
 80068dc:	00da      	lsls	r2, r3, #3
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	0d1b      	lsrs	r3, r3, #20
 80068e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068e4:	4353      	muls	r3, r2
 80068e6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80068e8:	e068      	b.n	80069bc <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80068ea:	68ba      	ldr	r2, [r7, #8]
 80068ec:	23c0      	movs	r3, #192	@ 0xc0
 80068ee:	00db      	lsls	r3, r3, #3
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d10a      	bne.n	800690a <SPI_WaitFifoStateUntilTimeout+0x6e>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d107      	bne.n	800690a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80068fa:	69fb      	ldr	r3, [r7, #28]
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	b2da      	uxtb	r2, r3
 8006900:	2117      	movs	r1, #23
 8006902:	187b      	adds	r3, r7, r1
 8006904:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006906:	187b      	adds	r3, r7, r1
 8006908:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	3301      	adds	r3, #1
 800690e:	d055      	beq.n	80069bc <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006910:	f7fd fe26 	bl	8004560 <HAL_GetTick>
 8006914:	0002      	movs	r2, r0
 8006916:	6a3b      	ldr	r3, [r7, #32]
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800691c:	429a      	cmp	r2, r3
 800691e:	d902      	bls.n	8006926 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8006920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006922:	2b00      	cmp	r3, #0
 8006924:	d142      	bne.n	80069ac <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	685a      	ldr	r2, [r3, #4]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	21e0      	movs	r1, #224	@ 0xe0
 8006932:	438a      	bics	r2, r1
 8006934:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	685a      	ldr	r2, [r3, #4]
 800693a:	2382      	movs	r3, #130	@ 0x82
 800693c:	005b      	lsls	r3, r3, #1
 800693e:	429a      	cmp	r2, r3
 8006940:	d113      	bne.n	800696a <SPI_WaitFifoStateUntilTimeout+0xce>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	689a      	ldr	r2, [r3, #8]
 8006946:	2380      	movs	r3, #128	@ 0x80
 8006948:	021b      	lsls	r3, r3, #8
 800694a:	429a      	cmp	r2, r3
 800694c:	d005      	beq.n	800695a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	689a      	ldr	r2, [r3, #8]
 8006952:	2380      	movs	r3, #128	@ 0x80
 8006954:	00db      	lsls	r3, r3, #3
 8006956:	429a      	cmp	r2, r3
 8006958:	d107      	bne.n	800696a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	2140      	movs	r1, #64	@ 0x40
 8006966:	438a      	bics	r2, r1
 8006968:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800696e:	2380      	movs	r3, #128	@ 0x80
 8006970:	019b      	lsls	r3, r3, #6
 8006972:	429a      	cmp	r2, r3
 8006974:	d110      	bne.n	8006998 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4916      	ldr	r1, [pc, #88]	@ (80069dc <SPI_WaitFifoStateUntilTimeout+0x140>)
 8006982:	400a      	ands	r2, r1
 8006984:	601a      	str	r2, [r3, #0]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2180      	movs	r1, #128	@ 0x80
 8006992:	0189      	lsls	r1, r1, #6
 8006994:	430a      	orrs	r2, r1
 8006996:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	225d      	movs	r2, #93	@ 0x5d
 800699c:	2101      	movs	r1, #1
 800699e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	225c      	movs	r2, #92	@ 0x5c
 80069a4:	2100      	movs	r1, #0
 80069a6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80069a8:	2303      	movs	r3, #3
 80069aa:	e010      	b.n	80069ce <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d101      	bne.n	80069b6 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80069b2:	2300      	movs	r3, #0
 80069b4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	3b01      	subs	r3, #1
 80069ba:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	4013      	ands	r3, r2
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d18e      	bne.n	80068ea <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80069cc:	2300      	movs	r3, #0
}
 80069ce:	0018      	movs	r0, r3
 80069d0:	46bd      	mov	sp, r7
 80069d2:	b00a      	add	sp, #40	@ 0x28
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	46c0      	nop			@ (mov r8, r8)
 80069d8:	20000010 	.word	0x20000010
 80069dc:	ffffdfff 	.word	0xffffdfff

080069e0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b086      	sub	sp, #24
 80069e4:	af02      	add	r7, sp, #8
 80069e6:	60f8      	str	r0, [r7, #12]
 80069e8:	60b9      	str	r1, [r7, #8]
 80069ea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	2382      	movs	r3, #130	@ 0x82
 80069f2:	005b      	lsls	r3, r3, #1
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d113      	bne.n	8006a20 <SPI_EndRxTransaction+0x40>
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	689a      	ldr	r2, [r3, #8]
 80069fc:	2380      	movs	r3, #128	@ 0x80
 80069fe:	021b      	lsls	r3, r3, #8
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d005      	beq.n	8006a10 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	689a      	ldr	r2, [r3, #8]
 8006a08:	2380      	movs	r3, #128	@ 0x80
 8006a0a:	00db      	lsls	r3, r3, #3
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d107      	bne.n	8006a20 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	2140      	movs	r1, #64	@ 0x40
 8006a1c:	438a      	bics	r2, r1
 8006a1e:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a20:	68ba      	ldr	r2, [r7, #8]
 8006a22:	68f8      	ldr	r0, [r7, #12]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	9300      	str	r3, [sp, #0]
 8006a28:	0013      	movs	r3, r2
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	2180      	movs	r1, #128	@ 0x80
 8006a2e:	f7ff fea7 	bl	8006780 <SPI_WaitFlagStateUntilTimeout>
 8006a32:	1e03      	subs	r3, r0, #0
 8006a34:	d007      	beq.n	8006a46 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a3a:	2220      	movs	r2, #32
 8006a3c:	431a      	orrs	r2, r3
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006a42:	2303      	movs	r3, #3
 8006a44:	e026      	b.n	8006a94 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	685a      	ldr	r2, [r3, #4]
 8006a4a:	2382      	movs	r3, #130	@ 0x82
 8006a4c:	005b      	lsls	r3, r3, #1
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d11f      	bne.n	8006a92 <SPI_EndRxTransaction+0xb2>
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	689a      	ldr	r2, [r3, #8]
 8006a56:	2380      	movs	r3, #128	@ 0x80
 8006a58:	021b      	lsls	r3, r3, #8
 8006a5a:	429a      	cmp	r2, r3
 8006a5c:	d005      	beq.n	8006a6a <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	689a      	ldr	r2, [r3, #8]
 8006a62:	2380      	movs	r3, #128	@ 0x80
 8006a64:	00db      	lsls	r3, r3, #3
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d113      	bne.n	8006a92 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006a6a:	68ba      	ldr	r2, [r7, #8]
 8006a6c:	23c0      	movs	r3, #192	@ 0xc0
 8006a6e:	00d9      	lsls	r1, r3, #3
 8006a70:	68f8      	ldr	r0, [r7, #12]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	9300      	str	r3, [sp, #0]
 8006a76:	0013      	movs	r3, r2
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f7ff ff0f 	bl	800689c <SPI_WaitFifoStateUntilTimeout>
 8006a7e:	1e03      	subs	r3, r0, #0
 8006a80:	d007      	beq.n	8006a92 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a86:	2220      	movs	r2, #32
 8006a88:	431a      	orrs	r2, r3
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006a8e:	2303      	movs	r3, #3
 8006a90:	e000      	b.n	8006a94 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8006a92:	2300      	movs	r3, #0
}
 8006a94:	0018      	movs	r0, r3
 8006a96:	46bd      	mov	sp, r7
 8006a98:	b004      	add	sp, #16
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b086      	sub	sp, #24
 8006aa0:	af02      	add	r7, sp, #8
 8006aa2:	60f8      	str	r0, [r7, #12]
 8006aa4:	60b9      	str	r1, [r7, #8]
 8006aa6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006aa8:	68ba      	ldr	r2, [r7, #8]
 8006aaa:	23c0      	movs	r3, #192	@ 0xc0
 8006aac:	0159      	lsls	r1, r3, #5
 8006aae:	68f8      	ldr	r0, [r7, #12]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	9300      	str	r3, [sp, #0]
 8006ab4:	0013      	movs	r3, r2
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f7ff fef0 	bl	800689c <SPI_WaitFifoStateUntilTimeout>
 8006abc:	1e03      	subs	r3, r0, #0
 8006abe:	d007      	beq.n	8006ad0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ac4:	2220      	movs	r2, #32
 8006ac6:	431a      	orrs	r2, r3
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006acc:	2303      	movs	r3, #3
 8006ace:	e027      	b.n	8006b20 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ad0:	68ba      	ldr	r2, [r7, #8]
 8006ad2:	68f8      	ldr	r0, [r7, #12]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	9300      	str	r3, [sp, #0]
 8006ad8:	0013      	movs	r3, r2
 8006ada:	2200      	movs	r2, #0
 8006adc:	2180      	movs	r1, #128	@ 0x80
 8006ade:	f7ff fe4f 	bl	8006780 <SPI_WaitFlagStateUntilTimeout>
 8006ae2:	1e03      	subs	r3, r0, #0
 8006ae4:	d007      	beq.n	8006af6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aea:	2220      	movs	r2, #32
 8006aec:	431a      	orrs	r2, r3
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006af2:	2303      	movs	r3, #3
 8006af4:	e014      	b.n	8006b20 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006af6:	68ba      	ldr	r2, [r7, #8]
 8006af8:	23c0      	movs	r3, #192	@ 0xc0
 8006afa:	00d9      	lsls	r1, r3, #3
 8006afc:	68f8      	ldr	r0, [r7, #12]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	9300      	str	r3, [sp, #0]
 8006b02:	0013      	movs	r3, r2
 8006b04:	2200      	movs	r2, #0
 8006b06:	f7ff fec9 	bl	800689c <SPI_WaitFifoStateUntilTimeout>
 8006b0a:	1e03      	subs	r3, r0, #0
 8006b0c:	d007      	beq.n	8006b1e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b12:	2220      	movs	r2, #32
 8006b14:	431a      	orrs	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	e000      	b.n	8006b20 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006b1e:	2300      	movs	r3, #0
}
 8006b20:	0018      	movs	r0, r3
 8006b22:	46bd      	mov	sp, r7
 8006b24:	b004      	add	sp, #16
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b082      	sub	sp, #8
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d101      	bne.n	8006b3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	e046      	b.n	8006bc8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2288      	movs	r2, #136	@ 0x88
 8006b3e:	589b      	ldr	r3, [r3, r2]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d107      	bne.n	8006b54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2284      	movs	r2, #132	@ 0x84
 8006b48:	2100      	movs	r1, #0
 8006b4a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	0018      	movs	r0, r3
 8006b50:	f000 f840 	bl	8006bd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2288      	movs	r2, #136	@ 0x88
 8006b58:	2124      	movs	r1, #36	@ 0x24
 8006b5a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	2101      	movs	r1, #1
 8006b68:	438a      	bics	r2, r1
 8006b6a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d003      	beq.n	8006b7c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	0018      	movs	r0, r3
 8006b78:	f000 ff70 	bl	8007a5c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	0018      	movs	r0, r3
 8006b80:	f000 fc16 	bl	80073b0 <UART_SetConfig>
 8006b84:	0003      	movs	r3, r0
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d101      	bne.n	8006b8e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e01c      	b.n	8006bc8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	685a      	ldr	r2, [r3, #4]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	490d      	ldr	r1, [pc, #52]	@ (8006bd0 <HAL_UART_Init+0xa8>)
 8006b9a:	400a      	ands	r2, r1
 8006b9c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	689a      	ldr	r2, [r3, #8]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	212a      	movs	r1, #42	@ 0x2a
 8006baa:	438a      	bics	r2, r1
 8006bac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2101      	movs	r1, #1
 8006bba:	430a      	orrs	r2, r1
 8006bbc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	0018      	movs	r0, r3
 8006bc2:	f000 ffff 	bl	8007bc4 <UART_CheckIdleState>
 8006bc6:	0003      	movs	r3, r0
}
 8006bc8:	0018      	movs	r0, r3
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	b002      	add	sp, #8
 8006bce:	bd80      	pop	{r7, pc}
 8006bd0:	ffffb7ff 	.word	0xffffb7ff

08006bd4 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b082      	sub	sp, #8
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8006bdc:	46c0      	nop			@ (mov r8, r8)
 8006bde:	46bd      	mov	sp, r7
 8006be0:	b002      	add	sp, #8
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b08a      	sub	sp, #40	@ 0x28
 8006be8:	af02      	add	r7, sp, #8
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	603b      	str	r3, [r7, #0]
 8006bf0:	1dbb      	adds	r3, r7, #6
 8006bf2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2288      	movs	r2, #136	@ 0x88
 8006bf8:	589b      	ldr	r3, [r3, r2]
 8006bfa:	2b20      	cmp	r3, #32
 8006bfc:	d000      	beq.n	8006c00 <HAL_UART_Transmit+0x1c>
 8006bfe:	e090      	b.n	8006d22 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d003      	beq.n	8006c0e <HAL_UART_Transmit+0x2a>
 8006c06:	1dbb      	adds	r3, r7, #6
 8006c08:	881b      	ldrh	r3, [r3, #0]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d101      	bne.n	8006c12 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e088      	b.n	8006d24 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	689a      	ldr	r2, [r3, #8]
 8006c16:	2380      	movs	r3, #128	@ 0x80
 8006c18:	015b      	lsls	r3, r3, #5
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d109      	bne.n	8006c32 <HAL_UART_Transmit+0x4e>
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	691b      	ldr	r3, [r3, #16]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d105      	bne.n	8006c32 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	2201      	movs	r2, #1
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	d001      	beq.n	8006c32 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	e078      	b.n	8006d24 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2290      	movs	r2, #144	@ 0x90
 8006c36:	2100      	movs	r1, #0
 8006c38:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2288      	movs	r2, #136	@ 0x88
 8006c3e:	2121      	movs	r1, #33	@ 0x21
 8006c40:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c42:	f7fd fc8d 	bl	8004560 <HAL_GetTick>
 8006c46:	0003      	movs	r3, r0
 8006c48:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	1dba      	adds	r2, r7, #6
 8006c4e:	2154      	movs	r1, #84	@ 0x54
 8006c50:	8812      	ldrh	r2, [r2, #0]
 8006c52:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	1dba      	adds	r2, r7, #6
 8006c58:	2156      	movs	r1, #86	@ 0x56
 8006c5a:	8812      	ldrh	r2, [r2, #0]
 8006c5c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	689a      	ldr	r2, [r3, #8]
 8006c62:	2380      	movs	r3, #128	@ 0x80
 8006c64:	015b      	lsls	r3, r3, #5
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d108      	bne.n	8006c7c <HAL_UART_Transmit+0x98>
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	691b      	ldr	r3, [r3, #16]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d104      	bne.n	8006c7c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8006c72:	2300      	movs	r3, #0
 8006c74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	61bb      	str	r3, [r7, #24]
 8006c7a:	e003      	b.n	8006c84 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c80:	2300      	movs	r3, #0
 8006c82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c84:	e030      	b.n	8006ce8 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c86:	697a      	ldr	r2, [r7, #20]
 8006c88:	68f8      	ldr	r0, [r7, #12]
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	9300      	str	r3, [sp, #0]
 8006c8e:	0013      	movs	r3, r2
 8006c90:	2200      	movs	r2, #0
 8006c92:	2180      	movs	r1, #128	@ 0x80
 8006c94:	f001 f840 	bl	8007d18 <UART_WaitOnFlagUntilTimeout>
 8006c98:	1e03      	subs	r3, r0, #0
 8006c9a:	d005      	beq.n	8006ca8 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2288      	movs	r2, #136	@ 0x88
 8006ca0:	2120      	movs	r1, #32
 8006ca2:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006ca4:	2303      	movs	r3, #3
 8006ca6:	e03d      	b.n	8006d24 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8006ca8:	69fb      	ldr	r3, [r7, #28]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d10b      	bne.n	8006cc6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	881b      	ldrh	r3, [r3, #0]
 8006cb2:	001a      	movs	r2, r3
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	05d2      	lsls	r2, r2, #23
 8006cba:	0dd2      	lsrs	r2, r2, #23
 8006cbc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	3302      	adds	r3, #2
 8006cc2:	61bb      	str	r3, [r7, #24]
 8006cc4:	e007      	b.n	8006cd6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006cc6:	69fb      	ldr	r3, [r7, #28]
 8006cc8:	781a      	ldrb	r2, [r3, #0]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	3301      	adds	r3, #1
 8006cd4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2256      	movs	r2, #86	@ 0x56
 8006cda:	5a9b      	ldrh	r3, [r3, r2]
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	3b01      	subs	r3, #1
 8006ce0:	b299      	uxth	r1, r3
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2256      	movs	r2, #86	@ 0x56
 8006ce6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2256      	movs	r2, #86	@ 0x56
 8006cec:	5a9b      	ldrh	r3, [r3, r2]
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d1c8      	bne.n	8006c86 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006cf4:	697a      	ldr	r2, [r7, #20]
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	9300      	str	r3, [sp, #0]
 8006cfc:	0013      	movs	r3, r2
 8006cfe:	2200      	movs	r2, #0
 8006d00:	2140      	movs	r1, #64	@ 0x40
 8006d02:	f001 f809 	bl	8007d18 <UART_WaitOnFlagUntilTimeout>
 8006d06:	1e03      	subs	r3, r0, #0
 8006d08:	d005      	beq.n	8006d16 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2288      	movs	r2, #136	@ 0x88
 8006d0e:	2120      	movs	r1, #32
 8006d10:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8006d12:	2303      	movs	r3, #3
 8006d14:	e006      	b.n	8006d24 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2288      	movs	r2, #136	@ 0x88
 8006d1a:	2120      	movs	r1, #32
 8006d1c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	e000      	b.n	8006d24 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8006d22:	2302      	movs	r3, #2
  }
}
 8006d24:	0018      	movs	r0, r3
 8006d26:	46bd      	mov	sp, r7
 8006d28:	b008      	add	sp, #32
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d2c:	b5b0      	push	{r4, r5, r7, lr}
 8006d2e:	b0aa      	sub	sp, #168	@ 0xa8
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	69db      	ldr	r3, [r3, #28]
 8006d3a:	22a4      	movs	r2, #164	@ 0xa4
 8006d3c:	18b9      	adds	r1, r7, r2
 8006d3e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	20a0      	movs	r0, #160	@ 0xa0
 8006d48:	1839      	adds	r1, r7, r0
 8006d4a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	249c      	movs	r4, #156	@ 0x9c
 8006d54:	1939      	adds	r1, r7, r4
 8006d56:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006d58:	0011      	movs	r1, r2
 8006d5a:	18bb      	adds	r3, r7, r2
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4aa2      	ldr	r2, [pc, #648]	@ (8006fe8 <HAL_UART_IRQHandler+0x2bc>)
 8006d60:	4013      	ands	r3, r2
 8006d62:	2298      	movs	r2, #152	@ 0x98
 8006d64:	18bd      	adds	r5, r7, r2
 8006d66:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8006d68:	18bb      	adds	r3, r7, r2
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d11a      	bne.n	8006da6 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006d70:	187b      	adds	r3, r7, r1
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2220      	movs	r2, #32
 8006d76:	4013      	ands	r3, r2
 8006d78:	d015      	beq.n	8006da6 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006d7a:	183b      	adds	r3, r7, r0
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2220      	movs	r2, #32
 8006d80:	4013      	ands	r3, r2
 8006d82:	d105      	bne.n	8006d90 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006d84:	193b      	adds	r3, r7, r4
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	2380      	movs	r3, #128	@ 0x80
 8006d8a:	055b      	lsls	r3, r3, #21
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	d00a      	beq.n	8006da6 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d100      	bne.n	8006d9a <HAL_UART_IRQHandler+0x6e>
 8006d98:	e2dc      	b.n	8007354 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	0010      	movs	r0, r2
 8006da2:	4798      	blx	r3
      }
      return;
 8006da4:	e2d6      	b.n	8007354 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006da6:	2398      	movs	r3, #152	@ 0x98
 8006da8:	18fb      	adds	r3, r7, r3
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d100      	bne.n	8006db2 <HAL_UART_IRQHandler+0x86>
 8006db0:	e122      	b.n	8006ff8 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006db2:	239c      	movs	r3, #156	@ 0x9c
 8006db4:	18fb      	adds	r3, r7, r3
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a8c      	ldr	r2, [pc, #560]	@ (8006fec <HAL_UART_IRQHandler+0x2c0>)
 8006dba:	4013      	ands	r3, r2
 8006dbc:	d106      	bne.n	8006dcc <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006dbe:	23a0      	movs	r3, #160	@ 0xa0
 8006dc0:	18fb      	adds	r3, r7, r3
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a8a      	ldr	r2, [pc, #552]	@ (8006ff0 <HAL_UART_IRQHandler+0x2c4>)
 8006dc6:	4013      	ands	r3, r2
 8006dc8:	d100      	bne.n	8006dcc <HAL_UART_IRQHandler+0xa0>
 8006dca:	e115      	b.n	8006ff8 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006dcc:	23a4      	movs	r3, #164	@ 0xa4
 8006dce:	18fb      	adds	r3, r7, r3
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	4013      	ands	r3, r2
 8006dd6:	d012      	beq.n	8006dfe <HAL_UART_IRQHandler+0xd2>
 8006dd8:	23a0      	movs	r3, #160	@ 0xa0
 8006dda:	18fb      	adds	r3, r7, r3
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	2380      	movs	r3, #128	@ 0x80
 8006de0:	005b      	lsls	r3, r3, #1
 8006de2:	4013      	ands	r3, r2
 8006de4:	d00b      	beq.n	8006dfe <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	2201      	movs	r2, #1
 8006dec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2290      	movs	r2, #144	@ 0x90
 8006df2:	589b      	ldr	r3, [r3, r2]
 8006df4:	2201      	movs	r2, #1
 8006df6:	431a      	orrs	r2, r3
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2190      	movs	r1, #144	@ 0x90
 8006dfc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006dfe:	23a4      	movs	r3, #164	@ 0xa4
 8006e00:	18fb      	adds	r3, r7, r3
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	2202      	movs	r2, #2
 8006e06:	4013      	ands	r3, r2
 8006e08:	d011      	beq.n	8006e2e <HAL_UART_IRQHandler+0x102>
 8006e0a:	239c      	movs	r3, #156	@ 0x9c
 8006e0c:	18fb      	adds	r3, r7, r3
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	2201      	movs	r2, #1
 8006e12:	4013      	ands	r3, r2
 8006e14:	d00b      	beq.n	8006e2e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	2202      	movs	r2, #2
 8006e1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2290      	movs	r2, #144	@ 0x90
 8006e22:	589b      	ldr	r3, [r3, r2]
 8006e24:	2204      	movs	r2, #4
 8006e26:	431a      	orrs	r2, r3
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2190      	movs	r1, #144	@ 0x90
 8006e2c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e2e:	23a4      	movs	r3, #164	@ 0xa4
 8006e30:	18fb      	adds	r3, r7, r3
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	2204      	movs	r2, #4
 8006e36:	4013      	ands	r3, r2
 8006e38:	d011      	beq.n	8006e5e <HAL_UART_IRQHandler+0x132>
 8006e3a:	239c      	movs	r3, #156	@ 0x9c
 8006e3c:	18fb      	adds	r3, r7, r3
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	2201      	movs	r2, #1
 8006e42:	4013      	ands	r3, r2
 8006e44:	d00b      	beq.n	8006e5e <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	2204      	movs	r2, #4
 8006e4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2290      	movs	r2, #144	@ 0x90
 8006e52:	589b      	ldr	r3, [r3, r2]
 8006e54:	2202      	movs	r2, #2
 8006e56:	431a      	orrs	r2, r3
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2190      	movs	r1, #144	@ 0x90
 8006e5c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006e5e:	23a4      	movs	r3, #164	@ 0xa4
 8006e60:	18fb      	adds	r3, r7, r3
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	2208      	movs	r2, #8
 8006e66:	4013      	ands	r3, r2
 8006e68:	d017      	beq.n	8006e9a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006e6a:	23a0      	movs	r3, #160	@ 0xa0
 8006e6c:	18fb      	adds	r3, r7, r3
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2220      	movs	r2, #32
 8006e72:	4013      	ands	r3, r2
 8006e74:	d105      	bne.n	8006e82 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006e76:	239c      	movs	r3, #156	@ 0x9c
 8006e78:	18fb      	adds	r3, r7, r3
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a5b      	ldr	r2, [pc, #364]	@ (8006fec <HAL_UART_IRQHandler+0x2c0>)
 8006e7e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006e80:	d00b      	beq.n	8006e9a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	2208      	movs	r2, #8
 8006e88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2290      	movs	r2, #144	@ 0x90
 8006e8e:	589b      	ldr	r3, [r3, r2]
 8006e90:	2208      	movs	r2, #8
 8006e92:	431a      	orrs	r2, r3
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2190      	movs	r1, #144	@ 0x90
 8006e98:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006e9a:	23a4      	movs	r3, #164	@ 0xa4
 8006e9c:	18fb      	adds	r3, r7, r3
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	2380      	movs	r3, #128	@ 0x80
 8006ea2:	011b      	lsls	r3, r3, #4
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	d013      	beq.n	8006ed0 <HAL_UART_IRQHandler+0x1a4>
 8006ea8:	23a0      	movs	r3, #160	@ 0xa0
 8006eaa:	18fb      	adds	r3, r7, r3
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	2380      	movs	r3, #128	@ 0x80
 8006eb0:	04db      	lsls	r3, r3, #19
 8006eb2:	4013      	ands	r3, r2
 8006eb4:	d00c      	beq.n	8006ed0 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	2280      	movs	r2, #128	@ 0x80
 8006ebc:	0112      	lsls	r2, r2, #4
 8006ebe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2290      	movs	r2, #144	@ 0x90
 8006ec4:	589b      	ldr	r3, [r3, r2]
 8006ec6:	2220      	movs	r2, #32
 8006ec8:	431a      	orrs	r2, r3
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2190      	movs	r1, #144	@ 0x90
 8006ece:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2290      	movs	r2, #144	@ 0x90
 8006ed4:	589b      	ldr	r3, [r3, r2]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d100      	bne.n	8006edc <HAL_UART_IRQHandler+0x1b0>
 8006eda:	e23d      	b.n	8007358 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006edc:	23a4      	movs	r3, #164	@ 0xa4
 8006ede:	18fb      	adds	r3, r7, r3
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2220      	movs	r2, #32
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	d015      	beq.n	8006f14 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006ee8:	23a0      	movs	r3, #160	@ 0xa0
 8006eea:	18fb      	adds	r3, r7, r3
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2220      	movs	r2, #32
 8006ef0:	4013      	ands	r3, r2
 8006ef2:	d106      	bne.n	8006f02 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006ef4:	239c      	movs	r3, #156	@ 0x9c
 8006ef6:	18fb      	adds	r3, r7, r3
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	2380      	movs	r3, #128	@ 0x80
 8006efc:	055b      	lsls	r3, r3, #21
 8006efe:	4013      	ands	r3, r2
 8006f00:	d008      	beq.n	8006f14 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d004      	beq.n	8006f14 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	0010      	movs	r0, r2
 8006f12:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2290      	movs	r2, #144	@ 0x90
 8006f18:	589b      	ldr	r3, [r3, r2]
 8006f1a:	2194      	movs	r1, #148	@ 0x94
 8006f1c:	187a      	adds	r2, r7, r1
 8006f1e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	2240      	movs	r2, #64	@ 0x40
 8006f28:	4013      	ands	r3, r2
 8006f2a:	2b40      	cmp	r3, #64	@ 0x40
 8006f2c:	d004      	beq.n	8006f38 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006f2e:	187b      	adds	r3, r7, r1
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	2228      	movs	r2, #40	@ 0x28
 8006f34:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f36:	d04c      	beq.n	8006fd2 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	0018      	movs	r0, r3
 8006f3c:	f000 ff5c 	bl	8007df8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	689b      	ldr	r3, [r3, #8]
 8006f46:	2240      	movs	r2, #64	@ 0x40
 8006f48:	4013      	ands	r3, r2
 8006f4a:	2b40      	cmp	r3, #64	@ 0x40
 8006f4c:	d13c      	bne.n	8006fc8 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f4e:	f3ef 8310 	mrs	r3, PRIMASK
 8006f52:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8006f54:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f56:	2090      	movs	r0, #144	@ 0x90
 8006f58:	183a      	adds	r2, r7, r0
 8006f5a:	6013      	str	r3, [r2, #0]
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f62:	f383 8810 	msr	PRIMASK, r3
}
 8006f66:	46c0      	nop			@ (mov r8, r8)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	689a      	ldr	r2, [r3, #8]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2140      	movs	r1, #64	@ 0x40
 8006f74:	438a      	bics	r2, r1
 8006f76:	609a      	str	r2, [r3, #8]
 8006f78:	183b      	adds	r3, r7, r0
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f80:	f383 8810 	msr	PRIMASK, r3
}
 8006f84:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2280      	movs	r2, #128	@ 0x80
 8006f8a:	589b      	ldr	r3, [r3, r2]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d016      	beq.n	8006fbe <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2280      	movs	r2, #128	@ 0x80
 8006f94:	589b      	ldr	r3, [r3, r2]
 8006f96:	4a17      	ldr	r2, [pc, #92]	@ (8006ff4 <HAL_UART_IRQHandler+0x2c8>)
 8006f98:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2280      	movs	r2, #128	@ 0x80
 8006f9e:	589b      	ldr	r3, [r3, r2]
 8006fa0:	0018      	movs	r0, r3
 8006fa2:	f7fd fc5f 	bl	8004864 <HAL_DMA_Abort_IT>
 8006fa6:	1e03      	subs	r3, r0, #0
 8006fa8:	d01c      	beq.n	8006fe4 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2280      	movs	r2, #128	@ 0x80
 8006fae:	589b      	ldr	r3, [r3, r2]
 8006fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	2180      	movs	r1, #128	@ 0x80
 8006fb6:	5852      	ldr	r2, [r2, r1]
 8006fb8:	0010      	movs	r0, r2
 8006fba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fbc:	e012      	b.n	8006fe4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	0018      	movs	r0, r3
 8006fc2:	f000 f9e1 	bl	8007388 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fc6:	e00d      	b.n	8006fe4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	0018      	movs	r0, r3
 8006fcc:	f000 f9dc 	bl	8007388 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fd0:	e008      	b.n	8006fe4 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	0018      	movs	r0, r3
 8006fd6:	f000 f9d7 	bl	8007388 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2290      	movs	r2, #144	@ 0x90
 8006fde:	2100      	movs	r1, #0
 8006fe0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8006fe2:	e1b9      	b.n	8007358 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fe4:	46c0      	nop			@ (mov r8, r8)
    return;
 8006fe6:	e1b7      	b.n	8007358 <HAL_UART_IRQHandler+0x62c>
 8006fe8:	0000080f 	.word	0x0000080f
 8006fec:	10000001 	.word	0x10000001
 8006ff0:	04000120 	.word	0x04000120
 8006ff4:	08007ec5 	.word	0x08007ec5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d000      	beq.n	8007002 <HAL_UART_IRQHandler+0x2d6>
 8007000:	e13e      	b.n	8007280 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007002:	23a4      	movs	r3, #164	@ 0xa4
 8007004:	18fb      	adds	r3, r7, r3
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	2210      	movs	r2, #16
 800700a:	4013      	ands	r3, r2
 800700c:	d100      	bne.n	8007010 <HAL_UART_IRQHandler+0x2e4>
 800700e:	e137      	b.n	8007280 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007010:	23a0      	movs	r3, #160	@ 0xa0
 8007012:	18fb      	adds	r3, r7, r3
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2210      	movs	r2, #16
 8007018:	4013      	ands	r3, r2
 800701a:	d100      	bne.n	800701e <HAL_UART_IRQHandler+0x2f2>
 800701c:	e130      	b.n	8007280 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	2210      	movs	r2, #16
 8007024:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	2240      	movs	r2, #64	@ 0x40
 800702e:	4013      	ands	r3, r2
 8007030:	2b40      	cmp	r3, #64	@ 0x40
 8007032:	d000      	beq.n	8007036 <HAL_UART_IRQHandler+0x30a>
 8007034:	e0a4      	b.n	8007180 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2280      	movs	r2, #128	@ 0x80
 800703a:	589b      	ldr	r3, [r3, r2]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	685a      	ldr	r2, [r3, #4]
 8007040:	217e      	movs	r1, #126	@ 0x7e
 8007042:	187b      	adds	r3, r7, r1
 8007044:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8007046:	187b      	adds	r3, r7, r1
 8007048:	881b      	ldrh	r3, [r3, #0]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d100      	bne.n	8007050 <HAL_UART_IRQHandler+0x324>
 800704e:	e185      	b.n	800735c <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	225c      	movs	r2, #92	@ 0x5c
 8007054:	5a9b      	ldrh	r3, [r3, r2]
 8007056:	187a      	adds	r2, r7, r1
 8007058:	8812      	ldrh	r2, [r2, #0]
 800705a:	429a      	cmp	r2, r3
 800705c:	d300      	bcc.n	8007060 <HAL_UART_IRQHandler+0x334>
 800705e:	e17d      	b.n	800735c <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	187a      	adds	r2, r7, r1
 8007064:	215e      	movs	r1, #94	@ 0x5e
 8007066:	8812      	ldrh	r2, [r2, #0]
 8007068:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2280      	movs	r2, #128	@ 0x80
 800706e:	589b      	ldr	r3, [r3, r2]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	2220      	movs	r2, #32
 8007076:	4013      	ands	r3, r2
 8007078:	d170      	bne.n	800715c <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800707a:	f3ef 8310 	mrs	r3, PRIMASK
 800707e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8007080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007082:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007084:	2301      	movs	r3, #1
 8007086:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800708a:	f383 8810 	msr	PRIMASK, r3
}
 800708e:	46c0      	nop			@ (mov r8, r8)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	49b4      	ldr	r1, [pc, #720]	@ (800736c <HAL_UART_IRQHandler+0x640>)
 800709c:	400a      	ands	r2, r1
 800709e:	601a      	str	r2, [r3, #0]
 80070a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80070a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070a6:	f383 8810 	msr	PRIMASK, r3
}
 80070aa:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070ac:	f3ef 8310 	mrs	r3, PRIMASK
 80070b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80070b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070b4:	677b      	str	r3, [r7, #116]	@ 0x74
 80070b6:	2301      	movs	r3, #1
 80070b8:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070bc:	f383 8810 	msr	PRIMASK, r3
}
 80070c0:	46c0      	nop			@ (mov r8, r8)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	689a      	ldr	r2, [r3, #8]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2101      	movs	r1, #1
 80070ce:	438a      	bics	r2, r1
 80070d0:	609a      	str	r2, [r3, #8]
 80070d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80070d4:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070d8:	f383 8810 	msr	PRIMASK, r3
}
 80070dc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070de:	f3ef 8310 	mrs	r3, PRIMASK
 80070e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80070e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070e6:	673b      	str	r3, [r7, #112]	@ 0x70
 80070e8:	2301      	movs	r3, #1
 80070ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070ee:	f383 8810 	msr	PRIMASK, r3
}
 80070f2:	46c0      	nop			@ (mov r8, r8)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	689a      	ldr	r2, [r3, #8]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2140      	movs	r1, #64	@ 0x40
 8007100:	438a      	bics	r2, r1
 8007102:	609a      	str	r2, [r3, #8]
 8007104:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007106:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007108:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800710a:	f383 8810 	msr	PRIMASK, r3
}
 800710e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	228c      	movs	r2, #140	@ 0x8c
 8007114:	2120      	movs	r1, #32
 8007116:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800711e:	f3ef 8310 	mrs	r3, PRIMASK
 8007122:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8007124:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007126:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007128:	2301      	movs	r3, #1
 800712a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800712c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800712e:	f383 8810 	msr	PRIMASK, r3
}
 8007132:	46c0      	nop			@ (mov r8, r8)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	2110      	movs	r1, #16
 8007140:	438a      	bics	r2, r1
 8007142:	601a      	str	r2, [r3, #0]
 8007144:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007146:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007148:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800714a:	f383 8810 	msr	PRIMASK, r3
}
 800714e:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2280      	movs	r2, #128	@ 0x80
 8007154:	589b      	ldr	r3, [r3, r2]
 8007156:	0018      	movs	r0, r3
 8007158:	f7fd fb24 	bl	80047a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2202      	movs	r2, #2
 8007160:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	225c      	movs	r2, #92	@ 0x5c
 8007166:	5a9a      	ldrh	r2, [r3, r2]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	215e      	movs	r1, #94	@ 0x5e
 800716c:	5a5b      	ldrh	r3, [r3, r1]
 800716e:	b29b      	uxth	r3, r3
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	b29a      	uxth	r2, r3
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	0011      	movs	r1, r2
 8007178:	0018      	movs	r0, r3
 800717a:	f000 f90d 	bl	8007398 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800717e:	e0ed      	b.n	800735c <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	225c      	movs	r2, #92	@ 0x5c
 8007184:	5a99      	ldrh	r1, [r3, r2]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	225e      	movs	r2, #94	@ 0x5e
 800718a:	5a9b      	ldrh	r3, [r3, r2]
 800718c:	b29a      	uxth	r2, r3
 800718e:	208e      	movs	r0, #142	@ 0x8e
 8007190:	183b      	adds	r3, r7, r0
 8007192:	1a8a      	subs	r2, r1, r2
 8007194:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	225e      	movs	r2, #94	@ 0x5e
 800719a:	5a9b      	ldrh	r3, [r3, r2]
 800719c:	b29b      	uxth	r3, r3
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d100      	bne.n	80071a4 <HAL_UART_IRQHandler+0x478>
 80071a2:	e0dd      	b.n	8007360 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 80071a4:	183b      	adds	r3, r7, r0
 80071a6:	881b      	ldrh	r3, [r3, #0]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d100      	bne.n	80071ae <HAL_UART_IRQHandler+0x482>
 80071ac:	e0d8      	b.n	8007360 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071ae:	f3ef 8310 	mrs	r3, PRIMASK
 80071b2:	60fb      	str	r3, [r7, #12]
  return(result);
 80071b4:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80071b6:	2488      	movs	r4, #136	@ 0x88
 80071b8:	193a      	adds	r2, r7, r4
 80071ba:	6013      	str	r3, [r2, #0]
 80071bc:	2301      	movs	r3, #1
 80071be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	f383 8810 	msr	PRIMASK, r3
}
 80071c6:	46c0      	nop			@ (mov r8, r8)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4967      	ldr	r1, [pc, #412]	@ (8007370 <HAL_UART_IRQHandler+0x644>)
 80071d4:	400a      	ands	r2, r1
 80071d6:	601a      	str	r2, [r3, #0]
 80071d8:	193b      	adds	r3, r7, r4
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	f383 8810 	msr	PRIMASK, r3
}
 80071e4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071e6:	f3ef 8310 	mrs	r3, PRIMASK
 80071ea:	61bb      	str	r3, [r7, #24]
  return(result);
 80071ec:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80071ee:	2484      	movs	r4, #132	@ 0x84
 80071f0:	193a      	adds	r2, r7, r4
 80071f2:	6013      	str	r3, [r2, #0]
 80071f4:	2301      	movs	r3, #1
 80071f6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071f8:	69fb      	ldr	r3, [r7, #28]
 80071fa:	f383 8810 	msr	PRIMASK, r3
}
 80071fe:	46c0      	nop			@ (mov r8, r8)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	689a      	ldr	r2, [r3, #8]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	495a      	ldr	r1, [pc, #360]	@ (8007374 <HAL_UART_IRQHandler+0x648>)
 800720c:	400a      	ands	r2, r1
 800720e:	609a      	str	r2, [r3, #8]
 8007210:	193b      	adds	r3, r7, r4
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007216:	6a3b      	ldr	r3, [r7, #32]
 8007218:	f383 8810 	msr	PRIMASK, r3
}
 800721c:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	228c      	movs	r2, #140	@ 0x8c
 8007222:	2120      	movs	r1, #32
 8007224:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007232:	f3ef 8310 	mrs	r3, PRIMASK
 8007236:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800723a:	2480      	movs	r4, #128	@ 0x80
 800723c:	193a      	adds	r2, r7, r4
 800723e:	6013      	str	r3, [r2, #0]
 8007240:	2301      	movs	r3, #1
 8007242:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007246:	f383 8810 	msr	PRIMASK, r3
}
 800724a:	46c0      	nop			@ (mov r8, r8)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	681a      	ldr	r2, [r3, #0]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	2110      	movs	r1, #16
 8007258:	438a      	bics	r2, r1
 800725a:	601a      	str	r2, [r3, #0]
 800725c:	193b      	adds	r3, r7, r4
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007264:	f383 8810 	msr	PRIMASK, r3
}
 8007268:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2202      	movs	r2, #2
 800726e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007270:	183b      	adds	r3, r7, r0
 8007272:	881a      	ldrh	r2, [r3, #0]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	0011      	movs	r1, r2
 8007278:	0018      	movs	r0, r3
 800727a:	f000 f88d 	bl	8007398 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800727e:	e06f      	b.n	8007360 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007280:	23a4      	movs	r3, #164	@ 0xa4
 8007282:	18fb      	adds	r3, r7, r3
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	2380      	movs	r3, #128	@ 0x80
 8007288:	035b      	lsls	r3, r3, #13
 800728a:	4013      	ands	r3, r2
 800728c:	d010      	beq.n	80072b0 <HAL_UART_IRQHandler+0x584>
 800728e:	239c      	movs	r3, #156	@ 0x9c
 8007290:	18fb      	adds	r3, r7, r3
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	2380      	movs	r3, #128	@ 0x80
 8007296:	03db      	lsls	r3, r3, #15
 8007298:	4013      	ands	r3, r2
 800729a:	d009      	beq.n	80072b0 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	2280      	movs	r2, #128	@ 0x80
 80072a2:	0352      	lsls	r2, r2, #13
 80072a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	0018      	movs	r0, r3
 80072aa:	f000 fe4e 	bl	8007f4a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80072ae:	e05a      	b.n	8007366 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80072b0:	23a4      	movs	r3, #164	@ 0xa4
 80072b2:	18fb      	adds	r3, r7, r3
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	2280      	movs	r2, #128	@ 0x80
 80072b8:	4013      	ands	r3, r2
 80072ba:	d016      	beq.n	80072ea <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80072bc:	23a0      	movs	r3, #160	@ 0xa0
 80072be:	18fb      	adds	r3, r7, r3
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	2280      	movs	r2, #128	@ 0x80
 80072c4:	4013      	ands	r3, r2
 80072c6:	d106      	bne.n	80072d6 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80072c8:	239c      	movs	r3, #156	@ 0x9c
 80072ca:	18fb      	adds	r3, r7, r3
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	2380      	movs	r3, #128	@ 0x80
 80072d0:	041b      	lsls	r3, r3, #16
 80072d2:	4013      	ands	r3, r2
 80072d4:	d009      	beq.n	80072ea <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d042      	beq.n	8007364 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	0010      	movs	r0, r2
 80072e6:	4798      	blx	r3
    }
    return;
 80072e8:	e03c      	b.n	8007364 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80072ea:	23a4      	movs	r3, #164	@ 0xa4
 80072ec:	18fb      	adds	r3, r7, r3
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2240      	movs	r2, #64	@ 0x40
 80072f2:	4013      	ands	r3, r2
 80072f4:	d00a      	beq.n	800730c <HAL_UART_IRQHandler+0x5e0>
 80072f6:	23a0      	movs	r3, #160	@ 0xa0
 80072f8:	18fb      	adds	r3, r7, r3
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	2240      	movs	r2, #64	@ 0x40
 80072fe:	4013      	ands	r3, r2
 8007300:	d004      	beq.n	800730c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	0018      	movs	r0, r3
 8007306:	f000 fdf4 	bl	8007ef2 <UART_EndTransmit_IT>
    return;
 800730a:	e02c      	b.n	8007366 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800730c:	23a4      	movs	r3, #164	@ 0xa4
 800730e:	18fb      	adds	r3, r7, r3
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	2380      	movs	r3, #128	@ 0x80
 8007314:	041b      	lsls	r3, r3, #16
 8007316:	4013      	ands	r3, r2
 8007318:	d00b      	beq.n	8007332 <HAL_UART_IRQHandler+0x606>
 800731a:	23a0      	movs	r3, #160	@ 0xa0
 800731c:	18fb      	adds	r3, r7, r3
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	2380      	movs	r3, #128	@ 0x80
 8007322:	05db      	lsls	r3, r3, #23
 8007324:	4013      	ands	r3, r2
 8007326:	d004      	beq.n	8007332 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	0018      	movs	r0, r3
 800732c:	f000 fe1d 	bl	8007f6a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007330:	e019      	b.n	8007366 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007332:	23a4      	movs	r3, #164	@ 0xa4
 8007334:	18fb      	adds	r3, r7, r3
 8007336:	681a      	ldr	r2, [r3, #0]
 8007338:	2380      	movs	r3, #128	@ 0x80
 800733a:	045b      	lsls	r3, r3, #17
 800733c:	4013      	ands	r3, r2
 800733e:	d012      	beq.n	8007366 <HAL_UART_IRQHandler+0x63a>
 8007340:	23a0      	movs	r3, #160	@ 0xa0
 8007342:	18fb      	adds	r3, r7, r3
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	2b00      	cmp	r3, #0
 8007348:	da0d      	bge.n	8007366 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	0018      	movs	r0, r3
 800734e:	f000 fe04 	bl	8007f5a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007352:	e008      	b.n	8007366 <HAL_UART_IRQHandler+0x63a>
      return;
 8007354:	46c0      	nop			@ (mov r8, r8)
 8007356:	e006      	b.n	8007366 <HAL_UART_IRQHandler+0x63a>
    return;
 8007358:	46c0      	nop			@ (mov r8, r8)
 800735a:	e004      	b.n	8007366 <HAL_UART_IRQHandler+0x63a>
      return;
 800735c:	46c0      	nop			@ (mov r8, r8)
 800735e:	e002      	b.n	8007366 <HAL_UART_IRQHandler+0x63a>
      return;
 8007360:	46c0      	nop			@ (mov r8, r8)
 8007362:	e000      	b.n	8007366 <HAL_UART_IRQHandler+0x63a>
    return;
 8007364:	46c0      	nop			@ (mov r8, r8)
  }
}
 8007366:	46bd      	mov	sp, r7
 8007368:	b02a      	add	sp, #168	@ 0xa8
 800736a:	bdb0      	pop	{r4, r5, r7, pc}
 800736c:	fffffeff 	.word	0xfffffeff
 8007370:	fffffedf 	.word	0xfffffedf
 8007374:	effffffe 	.word	0xeffffffe

08007378 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b082      	sub	sp, #8
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007380:	46c0      	nop			@ (mov r8, r8)
 8007382:	46bd      	mov	sp, r7
 8007384:	b002      	add	sp, #8
 8007386:	bd80      	pop	{r7, pc}

08007388 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b082      	sub	sp, #8
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007390:	46c0      	nop			@ (mov r8, r8)
 8007392:	46bd      	mov	sp, r7
 8007394:	b002      	add	sp, #8
 8007396:	bd80      	pop	{r7, pc}

08007398 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b082      	sub	sp, #8
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	000a      	movs	r2, r1
 80073a2:	1cbb      	adds	r3, r7, #2
 80073a4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073a6:	46c0      	nop			@ (mov r8, r8)
 80073a8:	46bd      	mov	sp, r7
 80073aa:	b002      	add	sp, #8
 80073ac:	bd80      	pop	{r7, pc}
	...

080073b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073b0:	b5b0      	push	{r4, r5, r7, lr}
 80073b2:	b090      	sub	sp, #64	@ 0x40
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80073b8:	231a      	movs	r3, #26
 80073ba:	2220      	movs	r2, #32
 80073bc:	189b      	adds	r3, r3, r2
 80073be:	19db      	adds	r3, r3, r7
 80073c0:	2200      	movs	r2, #0
 80073c2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c6:	689a      	ldr	r2, [r3, #8]
 80073c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ca:	691b      	ldr	r3, [r3, #16]
 80073cc:	431a      	orrs	r2, r3
 80073ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d0:	695b      	ldr	r3, [r3, #20]
 80073d2:	431a      	orrs	r2, r3
 80073d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d6:	69db      	ldr	r3, [r3, #28]
 80073d8:	4313      	orrs	r3, r2
 80073da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80073dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4ac1      	ldr	r2, [pc, #772]	@ (80076e8 <UART_SetConfig+0x338>)
 80073e4:	4013      	ands	r3, r2
 80073e6:	0019      	movs	r1, r3
 80073e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073ee:	430b      	orrs	r3, r1
 80073f0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	4abc      	ldr	r2, [pc, #752]	@ (80076ec <UART_SetConfig+0x33c>)
 80073fa:	4013      	ands	r3, r2
 80073fc:	0018      	movs	r0, r3
 80073fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007400:	68d9      	ldr	r1, [r3, #12]
 8007402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	0003      	movs	r3, r0
 8007408:	430b      	orrs	r3, r1
 800740a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800740c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740e:	699b      	ldr	r3, [r3, #24]
 8007410:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4ab6      	ldr	r2, [pc, #728]	@ (80076f0 <UART_SetConfig+0x340>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d009      	beq.n	8007430 <UART_SetConfig+0x80>
 800741c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4ab4      	ldr	r2, [pc, #720]	@ (80076f4 <UART_SetConfig+0x344>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d004      	beq.n	8007430 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007428:	6a1b      	ldr	r3, [r3, #32]
 800742a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800742c:	4313      	orrs	r3, r2
 800742e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	689b      	ldr	r3, [r3, #8]
 8007436:	4ab0      	ldr	r2, [pc, #704]	@ (80076f8 <UART_SetConfig+0x348>)
 8007438:	4013      	ands	r3, r2
 800743a:	0019      	movs	r1, r3
 800743c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007442:	430b      	orrs	r3, r1
 8007444:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800744c:	220f      	movs	r2, #15
 800744e:	4393      	bics	r3, r2
 8007450:	0018      	movs	r0, r3
 8007452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007454:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	0003      	movs	r3, r0
 800745c:	430b      	orrs	r3, r1
 800745e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4aa5      	ldr	r2, [pc, #660]	@ (80076fc <UART_SetConfig+0x34c>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d131      	bne.n	80074ce <UART_SetConfig+0x11e>
 800746a:	4ba5      	ldr	r3, [pc, #660]	@ (8007700 <UART_SetConfig+0x350>)
 800746c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800746e:	2203      	movs	r2, #3
 8007470:	4013      	ands	r3, r2
 8007472:	2b03      	cmp	r3, #3
 8007474:	d01d      	beq.n	80074b2 <UART_SetConfig+0x102>
 8007476:	d823      	bhi.n	80074c0 <UART_SetConfig+0x110>
 8007478:	2b02      	cmp	r3, #2
 800747a:	d00c      	beq.n	8007496 <UART_SetConfig+0xe6>
 800747c:	d820      	bhi.n	80074c0 <UART_SetConfig+0x110>
 800747e:	2b00      	cmp	r3, #0
 8007480:	d002      	beq.n	8007488 <UART_SetConfig+0xd8>
 8007482:	2b01      	cmp	r3, #1
 8007484:	d00e      	beq.n	80074a4 <UART_SetConfig+0xf4>
 8007486:	e01b      	b.n	80074c0 <UART_SetConfig+0x110>
 8007488:	231b      	movs	r3, #27
 800748a:	2220      	movs	r2, #32
 800748c:	189b      	adds	r3, r3, r2
 800748e:	19db      	adds	r3, r3, r7
 8007490:	2200      	movs	r2, #0
 8007492:	701a      	strb	r2, [r3, #0]
 8007494:	e154      	b.n	8007740 <UART_SetConfig+0x390>
 8007496:	231b      	movs	r3, #27
 8007498:	2220      	movs	r2, #32
 800749a:	189b      	adds	r3, r3, r2
 800749c:	19db      	adds	r3, r3, r7
 800749e:	2202      	movs	r2, #2
 80074a0:	701a      	strb	r2, [r3, #0]
 80074a2:	e14d      	b.n	8007740 <UART_SetConfig+0x390>
 80074a4:	231b      	movs	r3, #27
 80074a6:	2220      	movs	r2, #32
 80074a8:	189b      	adds	r3, r3, r2
 80074aa:	19db      	adds	r3, r3, r7
 80074ac:	2204      	movs	r2, #4
 80074ae:	701a      	strb	r2, [r3, #0]
 80074b0:	e146      	b.n	8007740 <UART_SetConfig+0x390>
 80074b2:	231b      	movs	r3, #27
 80074b4:	2220      	movs	r2, #32
 80074b6:	189b      	adds	r3, r3, r2
 80074b8:	19db      	adds	r3, r3, r7
 80074ba:	2208      	movs	r2, #8
 80074bc:	701a      	strb	r2, [r3, #0]
 80074be:	e13f      	b.n	8007740 <UART_SetConfig+0x390>
 80074c0:	231b      	movs	r3, #27
 80074c2:	2220      	movs	r2, #32
 80074c4:	189b      	adds	r3, r3, r2
 80074c6:	19db      	adds	r3, r3, r7
 80074c8:	2210      	movs	r2, #16
 80074ca:	701a      	strb	r2, [r3, #0]
 80074cc:	e138      	b.n	8007740 <UART_SetConfig+0x390>
 80074ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a8c      	ldr	r2, [pc, #560]	@ (8007704 <UART_SetConfig+0x354>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d131      	bne.n	800753c <UART_SetConfig+0x18c>
 80074d8:	4b89      	ldr	r3, [pc, #548]	@ (8007700 <UART_SetConfig+0x350>)
 80074da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074dc:	220c      	movs	r2, #12
 80074de:	4013      	ands	r3, r2
 80074e0:	2b0c      	cmp	r3, #12
 80074e2:	d01d      	beq.n	8007520 <UART_SetConfig+0x170>
 80074e4:	d823      	bhi.n	800752e <UART_SetConfig+0x17e>
 80074e6:	2b08      	cmp	r3, #8
 80074e8:	d00c      	beq.n	8007504 <UART_SetConfig+0x154>
 80074ea:	d820      	bhi.n	800752e <UART_SetConfig+0x17e>
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d002      	beq.n	80074f6 <UART_SetConfig+0x146>
 80074f0:	2b04      	cmp	r3, #4
 80074f2:	d00e      	beq.n	8007512 <UART_SetConfig+0x162>
 80074f4:	e01b      	b.n	800752e <UART_SetConfig+0x17e>
 80074f6:	231b      	movs	r3, #27
 80074f8:	2220      	movs	r2, #32
 80074fa:	189b      	adds	r3, r3, r2
 80074fc:	19db      	adds	r3, r3, r7
 80074fe:	2200      	movs	r2, #0
 8007500:	701a      	strb	r2, [r3, #0]
 8007502:	e11d      	b.n	8007740 <UART_SetConfig+0x390>
 8007504:	231b      	movs	r3, #27
 8007506:	2220      	movs	r2, #32
 8007508:	189b      	adds	r3, r3, r2
 800750a:	19db      	adds	r3, r3, r7
 800750c:	2202      	movs	r2, #2
 800750e:	701a      	strb	r2, [r3, #0]
 8007510:	e116      	b.n	8007740 <UART_SetConfig+0x390>
 8007512:	231b      	movs	r3, #27
 8007514:	2220      	movs	r2, #32
 8007516:	189b      	adds	r3, r3, r2
 8007518:	19db      	adds	r3, r3, r7
 800751a:	2204      	movs	r2, #4
 800751c:	701a      	strb	r2, [r3, #0]
 800751e:	e10f      	b.n	8007740 <UART_SetConfig+0x390>
 8007520:	231b      	movs	r3, #27
 8007522:	2220      	movs	r2, #32
 8007524:	189b      	adds	r3, r3, r2
 8007526:	19db      	adds	r3, r3, r7
 8007528:	2208      	movs	r2, #8
 800752a:	701a      	strb	r2, [r3, #0]
 800752c:	e108      	b.n	8007740 <UART_SetConfig+0x390>
 800752e:	231b      	movs	r3, #27
 8007530:	2220      	movs	r2, #32
 8007532:	189b      	adds	r3, r3, r2
 8007534:	19db      	adds	r3, r3, r7
 8007536:	2210      	movs	r2, #16
 8007538:	701a      	strb	r2, [r3, #0]
 800753a:	e101      	b.n	8007740 <UART_SetConfig+0x390>
 800753c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a71      	ldr	r2, [pc, #452]	@ (8007708 <UART_SetConfig+0x358>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d131      	bne.n	80075aa <UART_SetConfig+0x1fa>
 8007546:	4b6e      	ldr	r3, [pc, #440]	@ (8007700 <UART_SetConfig+0x350>)
 8007548:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800754a:	2230      	movs	r2, #48	@ 0x30
 800754c:	4013      	ands	r3, r2
 800754e:	2b30      	cmp	r3, #48	@ 0x30
 8007550:	d01d      	beq.n	800758e <UART_SetConfig+0x1de>
 8007552:	d823      	bhi.n	800759c <UART_SetConfig+0x1ec>
 8007554:	2b20      	cmp	r3, #32
 8007556:	d00c      	beq.n	8007572 <UART_SetConfig+0x1c2>
 8007558:	d820      	bhi.n	800759c <UART_SetConfig+0x1ec>
 800755a:	2b00      	cmp	r3, #0
 800755c:	d002      	beq.n	8007564 <UART_SetConfig+0x1b4>
 800755e:	2b10      	cmp	r3, #16
 8007560:	d00e      	beq.n	8007580 <UART_SetConfig+0x1d0>
 8007562:	e01b      	b.n	800759c <UART_SetConfig+0x1ec>
 8007564:	231b      	movs	r3, #27
 8007566:	2220      	movs	r2, #32
 8007568:	189b      	adds	r3, r3, r2
 800756a:	19db      	adds	r3, r3, r7
 800756c:	2200      	movs	r2, #0
 800756e:	701a      	strb	r2, [r3, #0]
 8007570:	e0e6      	b.n	8007740 <UART_SetConfig+0x390>
 8007572:	231b      	movs	r3, #27
 8007574:	2220      	movs	r2, #32
 8007576:	189b      	adds	r3, r3, r2
 8007578:	19db      	adds	r3, r3, r7
 800757a:	2202      	movs	r2, #2
 800757c:	701a      	strb	r2, [r3, #0]
 800757e:	e0df      	b.n	8007740 <UART_SetConfig+0x390>
 8007580:	231b      	movs	r3, #27
 8007582:	2220      	movs	r2, #32
 8007584:	189b      	adds	r3, r3, r2
 8007586:	19db      	adds	r3, r3, r7
 8007588:	2204      	movs	r2, #4
 800758a:	701a      	strb	r2, [r3, #0]
 800758c:	e0d8      	b.n	8007740 <UART_SetConfig+0x390>
 800758e:	231b      	movs	r3, #27
 8007590:	2220      	movs	r2, #32
 8007592:	189b      	adds	r3, r3, r2
 8007594:	19db      	adds	r3, r3, r7
 8007596:	2208      	movs	r2, #8
 8007598:	701a      	strb	r2, [r3, #0]
 800759a:	e0d1      	b.n	8007740 <UART_SetConfig+0x390>
 800759c:	231b      	movs	r3, #27
 800759e:	2220      	movs	r2, #32
 80075a0:	189b      	adds	r3, r3, r2
 80075a2:	19db      	adds	r3, r3, r7
 80075a4:	2210      	movs	r2, #16
 80075a6:	701a      	strb	r2, [r3, #0]
 80075a8:	e0ca      	b.n	8007740 <UART_SetConfig+0x390>
 80075aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a57      	ldr	r2, [pc, #348]	@ (800770c <UART_SetConfig+0x35c>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d106      	bne.n	80075c2 <UART_SetConfig+0x212>
 80075b4:	231b      	movs	r3, #27
 80075b6:	2220      	movs	r2, #32
 80075b8:	189b      	adds	r3, r3, r2
 80075ba:	19db      	adds	r3, r3, r7
 80075bc:	2200      	movs	r2, #0
 80075be:	701a      	strb	r2, [r3, #0]
 80075c0:	e0be      	b.n	8007740 <UART_SetConfig+0x390>
 80075c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4a52      	ldr	r2, [pc, #328]	@ (8007710 <UART_SetConfig+0x360>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d106      	bne.n	80075da <UART_SetConfig+0x22a>
 80075cc:	231b      	movs	r3, #27
 80075ce:	2220      	movs	r2, #32
 80075d0:	189b      	adds	r3, r3, r2
 80075d2:	19db      	adds	r3, r3, r7
 80075d4:	2200      	movs	r2, #0
 80075d6:	701a      	strb	r2, [r3, #0]
 80075d8:	e0b2      	b.n	8007740 <UART_SetConfig+0x390>
 80075da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a4d      	ldr	r2, [pc, #308]	@ (8007714 <UART_SetConfig+0x364>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d106      	bne.n	80075f2 <UART_SetConfig+0x242>
 80075e4:	231b      	movs	r3, #27
 80075e6:	2220      	movs	r2, #32
 80075e8:	189b      	adds	r3, r3, r2
 80075ea:	19db      	adds	r3, r3, r7
 80075ec:	2200      	movs	r2, #0
 80075ee:	701a      	strb	r2, [r3, #0]
 80075f0:	e0a6      	b.n	8007740 <UART_SetConfig+0x390>
 80075f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a3e      	ldr	r2, [pc, #248]	@ (80076f0 <UART_SetConfig+0x340>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d13e      	bne.n	800767a <UART_SetConfig+0x2ca>
 80075fc:	4b40      	ldr	r3, [pc, #256]	@ (8007700 <UART_SetConfig+0x350>)
 80075fe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007600:	23c0      	movs	r3, #192	@ 0xc0
 8007602:	011b      	lsls	r3, r3, #4
 8007604:	4013      	ands	r3, r2
 8007606:	22c0      	movs	r2, #192	@ 0xc0
 8007608:	0112      	lsls	r2, r2, #4
 800760a:	4293      	cmp	r3, r2
 800760c:	d027      	beq.n	800765e <UART_SetConfig+0x2ae>
 800760e:	22c0      	movs	r2, #192	@ 0xc0
 8007610:	0112      	lsls	r2, r2, #4
 8007612:	4293      	cmp	r3, r2
 8007614:	d82a      	bhi.n	800766c <UART_SetConfig+0x2bc>
 8007616:	2280      	movs	r2, #128	@ 0x80
 8007618:	0112      	lsls	r2, r2, #4
 800761a:	4293      	cmp	r3, r2
 800761c:	d011      	beq.n	8007642 <UART_SetConfig+0x292>
 800761e:	2280      	movs	r2, #128	@ 0x80
 8007620:	0112      	lsls	r2, r2, #4
 8007622:	4293      	cmp	r3, r2
 8007624:	d822      	bhi.n	800766c <UART_SetConfig+0x2bc>
 8007626:	2b00      	cmp	r3, #0
 8007628:	d004      	beq.n	8007634 <UART_SetConfig+0x284>
 800762a:	2280      	movs	r2, #128	@ 0x80
 800762c:	00d2      	lsls	r2, r2, #3
 800762e:	4293      	cmp	r3, r2
 8007630:	d00e      	beq.n	8007650 <UART_SetConfig+0x2a0>
 8007632:	e01b      	b.n	800766c <UART_SetConfig+0x2bc>
 8007634:	231b      	movs	r3, #27
 8007636:	2220      	movs	r2, #32
 8007638:	189b      	adds	r3, r3, r2
 800763a:	19db      	adds	r3, r3, r7
 800763c:	2200      	movs	r2, #0
 800763e:	701a      	strb	r2, [r3, #0]
 8007640:	e07e      	b.n	8007740 <UART_SetConfig+0x390>
 8007642:	231b      	movs	r3, #27
 8007644:	2220      	movs	r2, #32
 8007646:	189b      	adds	r3, r3, r2
 8007648:	19db      	adds	r3, r3, r7
 800764a:	2202      	movs	r2, #2
 800764c:	701a      	strb	r2, [r3, #0]
 800764e:	e077      	b.n	8007740 <UART_SetConfig+0x390>
 8007650:	231b      	movs	r3, #27
 8007652:	2220      	movs	r2, #32
 8007654:	189b      	adds	r3, r3, r2
 8007656:	19db      	adds	r3, r3, r7
 8007658:	2204      	movs	r2, #4
 800765a:	701a      	strb	r2, [r3, #0]
 800765c:	e070      	b.n	8007740 <UART_SetConfig+0x390>
 800765e:	231b      	movs	r3, #27
 8007660:	2220      	movs	r2, #32
 8007662:	189b      	adds	r3, r3, r2
 8007664:	19db      	adds	r3, r3, r7
 8007666:	2208      	movs	r2, #8
 8007668:	701a      	strb	r2, [r3, #0]
 800766a:	e069      	b.n	8007740 <UART_SetConfig+0x390>
 800766c:	231b      	movs	r3, #27
 800766e:	2220      	movs	r2, #32
 8007670:	189b      	adds	r3, r3, r2
 8007672:	19db      	adds	r3, r3, r7
 8007674:	2210      	movs	r2, #16
 8007676:	701a      	strb	r2, [r3, #0]
 8007678:	e062      	b.n	8007740 <UART_SetConfig+0x390>
 800767a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a1d      	ldr	r2, [pc, #116]	@ (80076f4 <UART_SetConfig+0x344>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d157      	bne.n	8007734 <UART_SetConfig+0x384>
 8007684:	4b1e      	ldr	r3, [pc, #120]	@ (8007700 <UART_SetConfig+0x350>)
 8007686:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007688:	23c0      	movs	r3, #192	@ 0xc0
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	4013      	ands	r3, r2
 800768e:	22c0      	movs	r2, #192	@ 0xc0
 8007690:	0092      	lsls	r2, r2, #2
 8007692:	4293      	cmp	r3, r2
 8007694:	d040      	beq.n	8007718 <UART_SetConfig+0x368>
 8007696:	22c0      	movs	r2, #192	@ 0xc0
 8007698:	0092      	lsls	r2, r2, #2
 800769a:	4293      	cmp	r3, r2
 800769c:	d843      	bhi.n	8007726 <UART_SetConfig+0x376>
 800769e:	2280      	movs	r2, #128	@ 0x80
 80076a0:	0092      	lsls	r2, r2, #2
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d011      	beq.n	80076ca <UART_SetConfig+0x31a>
 80076a6:	2280      	movs	r2, #128	@ 0x80
 80076a8:	0092      	lsls	r2, r2, #2
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d83b      	bhi.n	8007726 <UART_SetConfig+0x376>
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d004      	beq.n	80076bc <UART_SetConfig+0x30c>
 80076b2:	2280      	movs	r2, #128	@ 0x80
 80076b4:	0052      	lsls	r2, r2, #1
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d00e      	beq.n	80076d8 <UART_SetConfig+0x328>
 80076ba:	e034      	b.n	8007726 <UART_SetConfig+0x376>
 80076bc:	231b      	movs	r3, #27
 80076be:	2220      	movs	r2, #32
 80076c0:	189b      	adds	r3, r3, r2
 80076c2:	19db      	adds	r3, r3, r7
 80076c4:	2200      	movs	r2, #0
 80076c6:	701a      	strb	r2, [r3, #0]
 80076c8:	e03a      	b.n	8007740 <UART_SetConfig+0x390>
 80076ca:	231b      	movs	r3, #27
 80076cc:	2220      	movs	r2, #32
 80076ce:	189b      	adds	r3, r3, r2
 80076d0:	19db      	adds	r3, r3, r7
 80076d2:	2202      	movs	r2, #2
 80076d4:	701a      	strb	r2, [r3, #0]
 80076d6:	e033      	b.n	8007740 <UART_SetConfig+0x390>
 80076d8:	231b      	movs	r3, #27
 80076da:	2220      	movs	r2, #32
 80076dc:	189b      	adds	r3, r3, r2
 80076de:	19db      	adds	r3, r3, r7
 80076e0:	2204      	movs	r2, #4
 80076e2:	701a      	strb	r2, [r3, #0]
 80076e4:	e02c      	b.n	8007740 <UART_SetConfig+0x390>
 80076e6:	46c0      	nop			@ (mov r8, r8)
 80076e8:	cfff69f3 	.word	0xcfff69f3
 80076ec:	ffffcfff 	.word	0xffffcfff
 80076f0:	40008000 	.word	0x40008000
 80076f4:	40008400 	.word	0x40008400
 80076f8:	11fff4ff 	.word	0x11fff4ff
 80076fc:	40013800 	.word	0x40013800
 8007700:	40021000 	.word	0x40021000
 8007704:	40004400 	.word	0x40004400
 8007708:	40004800 	.word	0x40004800
 800770c:	40004c00 	.word	0x40004c00
 8007710:	40005000 	.word	0x40005000
 8007714:	40013c00 	.word	0x40013c00
 8007718:	231b      	movs	r3, #27
 800771a:	2220      	movs	r2, #32
 800771c:	189b      	adds	r3, r3, r2
 800771e:	19db      	adds	r3, r3, r7
 8007720:	2208      	movs	r2, #8
 8007722:	701a      	strb	r2, [r3, #0]
 8007724:	e00c      	b.n	8007740 <UART_SetConfig+0x390>
 8007726:	231b      	movs	r3, #27
 8007728:	2220      	movs	r2, #32
 800772a:	189b      	adds	r3, r3, r2
 800772c:	19db      	adds	r3, r3, r7
 800772e:	2210      	movs	r2, #16
 8007730:	701a      	strb	r2, [r3, #0]
 8007732:	e005      	b.n	8007740 <UART_SetConfig+0x390>
 8007734:	231b      	movs	r3, #27
 8007736:	2220      	movs	r2, #32
 8007738:	189b      	adds	r3, r3, r2
 800773a:	19db      	adds	r3, r3, r7
 800773c:	2210      	movs	r2, #16
 800773e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4ac1      	ldr	r2, [pc, #772]	@ (8007a4c <UART_SetConfig+0x69c>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d005      	beq.n	8007756 <UART_SetConfig+0x3a6>
 800774a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4ac0      	ldr	r2, [pc, #768]	@ (8007a50 <UART_SetConfig+0x6a0>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d000      	beq.n	8007756 <UART_SetConfig+0x3a6>
 8007754:	e093      	b.n	800787e <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007756:	231b      	movs	r3, #27
 8007758:	2220      	movs	r2, #32
 800775a:	189b      	adds	r3, r3, r2
 800775c:	19db      	adds	r3, r3, r7
 800775e:	781b      	ldrb	r3, [r3, #0]
 8007760:	2b08      	cmp	r3, #8
 8007762:	d015      	beq.n	8007790 <UART_SetConfig+0x3e0>
 8007764:	dc18      	bgt.n	8007798 <UART_SetConfig+0x3e8>
 8007766:	2b04      	cmp	r3, #4
 8007768:	d00d      	beq.n	8007786 <UART_SetConfig+0x3d6>
 800776a:	dc15      	bgt.n	8007798 <UART_SetConfig+0x3e8>
 800776c:	2b00      	cmp	r3, #0
 800776e:	d002      	beq.n	8007776 <UART_SetConfig+0x3c6>
 8007770:	2b02      	cmp	r3, #2
 8007772:	d005      	beq.n	8007780 <UART_SetConfig+0x3d0>
 8007774:	e010      	b.n	8007798 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007776:	f7fe f851 	bl	800581c <HAL_RCC_GetPCLK1Freq>
 800777a:	0003      	movs	r3, r0
 800777c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800777e:	e014      	b.n	80077aa <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007780:	4bb4      	ldr	r3, [pc, #720]	@ (8007a54 <UART_SetConfig+0x6a4>)
 8007782:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007784:	e011      	b.n	80077aa <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007786:	f7fd ffbd 	bl	8005704 <HAL_RCC_GetSysClockFreq>
 800778a:	0003      	movs	r3, r0
 800778c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800778e:	e00c      	b.n	80077aa <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007790:	2380      	movs	r3, #128	@ 0x80
 8007792:	021b      	lsls	r3, r3, #8
 8007794:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007796:	e008      	b.n	80077aa <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8007798:	2300      	movs	r3, #0
 800779a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800779c:	231a      	movs	r3, #26
 800779e:	2220      	movs	r2, #32
 80077a0:	189b      	adds	r3, r3, r2
 80077a2:	19db      	adds	r3, r3, r7
 80077a4:	2201      	movs	r2, #1
 80077a6:	701a      	strb	r2, [r3, #0]
        break;
 80077a8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80077aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d100      	bne.n	80077b2 <UART_SetConfig+0x402>
 80077b0:	e135      	b.n	8007a1e <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80077b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80077b6:	4ba8      	ldr	r3, [pc, #672]	@ (8007a58 <UART_SetConfig+0x6a8>)
 80077b8:	0052      	lsls	r2, r2, #1
 80077ba:	5ad3      	ldrh	r3, [r2, r3]
 80077bc:	0019      	movs	r1, r3
 80077be:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80077c0:	f7f8 fcb2 	bl	8000128 <__udivsi3>
 80077c4:	0003      	movs	r3, r0
 80077c6:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80077c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ca:	685a      	ldr	r2, [r3, #4]
 80077cc:	0013      	movs	r3, r2
 80077ce:	005b      	lsls	r3, r3, #1
 80077d0:	189b      	adds	r3, r3, r2
 80077d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077d4:	429a      	cmp	r2, r3
 80077d6:	d305      	bcc.n	80077e4 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80077d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80077de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d906      	bls.n	80077f2 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 80077e4:	231a      	movs	r3, #26
 80077e6:	2220      	movs	r2, #32
 80077e8:	189b      	adds	r3, r3, r2
 80077ea:	19db      	adds	r3, r3, r7
 80077ec:	2201      	movs	r2, #1
 80077ee:	701a      	strb	r2, [r3, #0]
 80077f0:	e044      	b.n	800787c <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80077f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077f4:	61bb      	str	r3, [r7, #24]
 80077f6:	2300      	movs	r3, #0
 80077f8:	61fb      	str	r3, [r7, #28]
 80077fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80077fe:	4b96      	ldr	r3, [pc, #600]	@ (8007a58 <UART_SetConfig+0x6a8>)
 8007800:	0052      	lsls	r2, r2, #1
 8007802:	5ad3      	ldrh	r3, [r2, r3]
 8007804:	613b      	str	r3, [r7, #16]
 8007806:	2300      	movs	r3, #0
 8007808:	617b      	str	r3, [r7, #20]
 800780a:	693a      	ldr	r2, [r7, #16]
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	69b8      	ldr	r0, [r7, #24]
 8007810:	69f9      	ldr	r1, [r7, #28]
 8007812:	f7f8 fdff 	bl	8000414 <__aeabi_uldivmod>
 8007816:	0002      	movs	r2, r0
 8007818:	000b      	movs	r3, r1
 800781a:	0e11      	lsrs	r1, r2, #24
 800781c:	021d      	lsls	r5, r3, #8
 800781e:	430d      	orrs	r5, r1
 8007820:	0214      	lsls	r4, r2, #8
 8007822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	085b      	lsrs	r3, r3, #1
 8007828:	60bb      	str	r3, [r7, #8]
 800782a:	2300      	movs	r3, #0
 800782c:	60fb      	str	r3, [r7, #12]
 800782e:	68b8      	ldr	r0, [r7, #8]
 8007830:	68f9      	ldr	r1, [r7, #12]
 8007832:	1900      	adds	r0, r0, r4
 8007834:	4169      	adcs	r1, r5
 8007836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	603b      	str	r3, [r7, #0]
 800783c:	2300      	movs	r3, #0
 800783e:	607b      	str	r3, [r7, #4]
 8007840:	683a      	ldr	r2, [r7, #0]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f7f8 fde6 	bl	8000414 <__aeabi_uldivmod>
 8007848:	0002      	movs	r2, r0
 800784a:	000b      	movs	r3, r1
 800784c:	0013      	movs	r3, r2
 800784e:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007850:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007852:	23c0      	movs	r3, #192	@ 0xc0
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	429a      	cmp	r2, r3
 8007858:	d309      	bcc.n	800786e <UART_SetConfig+0x4be>
 800785a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800785c:	2380      	movs	r3, #128	@ 0x80
 800785e:	035b      	lsls	r3, r3, #13
 8007860:	429a      	cmp	r2, r3
 8007862:	d204      	bcs.n	800786e <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8007864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800786a:	60da      	str	r2, [r3, #12]
 800786c:	e006      	b.n	800787c <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800786e:	231a      	movs	r3, #26
 8007870:	2220      	movs	r2, #32
 8007872:	189b      	adds	r3, r3, r2
 8007874:	19db      	adds	r3, r3, r7
 8007876:	2201      	movs	r2, #1
 8007878:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800787a:	e0d0      	b.n	8007a1e <UART_SetConfig+0x66e>
 800787c:	e0cf      	b.n	8007a1e <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800787e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007880:	69da      	ldr	r2, [r3, #28]
 8007882:	2380      	movs	r3, #128	@ 0x80
 8007884:	021b      	lsls	r3, r3, #8
 8007886:	429a      	cmp	r2, r3
 8007888:	d000      	beq.n	800788c <UART_SetConfig+0x4dc>
 800788a:	e070      	b.n	800796e <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 800788c:	231b      	movs	r3, #27
 800788e:	2220      	movs	r2, #32
 8007890:	189b      	adds	r3, r3, r2
 8007892:	19db      	adds	r3, r3, r7
 8007894:	781b      	ldrb	r3, [r3, #0]
 8007896:	2b08      	cmp	r3, #8
 8007898:	d015      	beq.n	80078c6 <UART_SetConfig+0x516>
 800789a:	dc18      	bgt.n	80078ce <UART_SetConfig+0x51e>
 800789c:	2b04      	cmp	r3, #4
 800789e:	d00d      	beq.n	80078bc <UART_SetConfig+0x50c>
 80078a0:	dc15      	bgt.n	80078ce <UART_SetConfig+0x51e>
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d002      	beq.n	80078ac <UART_SetConfig+0x4fc>
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	d005      	beq.n	80078b6 <UART_SetConfig+0x506>
 80078aa:	e010      	b.n	80078ce <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078ac:	f7fd ffb6 	bl	800581c <HAL_RCC_GetPCLK1Freq>
 80078b0:	0003      	movs	r3, r0
 80078b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078b4:	e014      	b.n	80078e0 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078b6:	4b67      	ldr	r3, [pc, #412]	@ (8007a54 <UART_SetConfig+0x6a4>)
 80078b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078ba:	e011      	b.n	80078e0 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078bc:	f7fd ff22 	bl	8005704 <HAL_RCC_GetSysClockFreq>
 80078c0:	0003      	movs	r3, r0
 80078c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078c4:	e00c      	b.n	80078e0 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078c6:	2380      	movs	r3, #128	@ 0x80
 80078c8:	021b      	lsls	r3, r3, #8
 80078ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078cc:	e008      	b.n	80078e0 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 80078ce:	2300      	movs	r3, #0
 80078d0:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80078d2:	231a      	movs	r3, #26
 80078d4:	2220      	movs	r2, #32
 80078d6:	189b      	adds	r3, r3, r2
 80078d8:	19db      	adds	r3, r3, r7
 80078da:	2201      	movs	r2, #1
 80078dc:	701a      	strb	r2, [r3, #0]
        break;
 80078de:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80078e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d100      	bne.n	80078e8 <UART_SetConfig+0x538>
 80078e6:	e09a      	b.n	8007a1e <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078ec:	4b5a      	ldr	r3, [pc, #360]	@ (8007a58 <UART_SetConfig+0x6a8>)
 80078ee:	0052      	lsls	r2, r2, #1
 80078f0:	5ad3      	ldrh	r3, [r2, r3]
 80078f2:	0019      	movs	r1, r3
 80078f4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80078f6:	f7f8 fc17 	bl	8000128 <__udivsi3>
 80078fa:	0003      	movs	r3, r0
 80078fc:	005a      	lsls	r2, r3, #1
 80078fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	085b      	lsrs	r3, r3, #1
 8007904:	18d2      	adds	r2, r2, r3
 8007906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	0019      	movs	r1, r3
 800790c:	0010      	movs	r0, r2
 800790e:	f7f8 fc0b 	bl	8000128 <__udivsi3>
 8007912:	0003      	movs	r3, r0
 8007914:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007918:	2b0f      	cmp	r3, #15
 800791a:	d921      	bls.n	8007960 <UART_SetConfig+0x5b0>
 800791c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800791e:	2380      	movs	r3, #128	@ 0x80
 8007920:	025b      	lsls	r3, r3, #9
 8007922:	429a      	cmp	r2, r3
 8007924:	d21c      	bcs.n	8007960 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007928:	b29a      	uxth	r2, r3
 800792a:	200e      	movs	r0, #14
 800792c:	2420      	movs	r4, #32
 800792e:	1903      	adds	r3, r0, r4
 8007930:	19db      	adds	r3, r3, r7
 8007932:	210f      	movs	r1, #15
 8007934:	438a      	bics	r2, r1
 8007936:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800793a:	085b      	lsrs	r3, r3, #1
 800793c:	b29b      	uxth	r3, r3
 800793e:	2207      	movs	r2, #7
 8007940:	4013      	ands	r3, r2
 8007942:	b299      	uxth	r1, r3
 8007944:	1903      	adds	r3, r0, r4
 8007946:	19db      	adds	r3, r3, r7
 8007948:	1902      	adds	r2, r0, r4
 800794a:	19d2      	adds	r2, r2, r7
 800794c:	8812      	ldrh	r2, [r2, #0]
 800794e:	430a      	orrs	r2, r1
 8007950:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	1902      	adds	r2, r0, r4
 8007958:	19d2      	adds	r2, r2, r7
 800795a:	8812      	ldrh	r2, [r2, #0]
 800795c:	60da      	str	r2, [r3, #12]
 800795e:	e05e      	b.n	8007a1e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007960:	231a      	movs	r3, #26
 8007962:	2220      	movs	r2, #32
 8007964:	189b      	adds	r3, r3, r2
 8007966:	19db      	adds	r3, r3, r7
 8007968:	2201      	movs	r2, #1
 800796a:	701a      	strb	r2, [r3, #0]
 800796c:	e057      	b.n	8007a1e <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800796e:	231b      	movs	r3, #27
 8007970:	2220      	movs	r2, #32
 8007972:	189b      	adds	r3, r3, r2
 8007974:	19db      	adds	r3, r3, r7
 8007976:	781b      	ldrb	r3, [r3, #0]
 8007978:	2b08      	cmp	r3, #8
 800797a:	d015      	beq.n	80079a8 <UART_SetConfig+0x5f8>
 800797c:	dc18      	bgt.n	80079b0 <UART_SetConfig+0x600>
 800797e:	2b04      	cmp	r3, #4
 8007980:	d00d      	beq.n	800799e <UART_SetConfig+0x5ee>
 8007982:	dc15      	bgt.n	80079b0 <UART_SetConfig+0x600>
 8007984:	2b00      	cmp	r3, #0
 8007986:	d002      	beq.n	800798e <UART_SetConfig+0x5de>
 8007988:	2b02      	cmp	r3, #2
 800798a:	d005      	beq.n	8007998 <UART_SetConfig+0x5e8>
 800798c:	e010      	b.n	80079b0 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800798e:	f7fd ff45 	bl	800581c <HAL_RCC_GetPCLK1Freq>
 8007992:	0003      	movs	r3, r0
 8007994:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007996:	e014      	b.n	80079c2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007998:	4b2e      	ldr	r3, [pc, #184]	@ (8007a54 <UART_SetConfig+0x6a4>)
 800799a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800799c:	e011      	b.n	80079c2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800799e:	f7fd feb1 	bl	8005704 <HAL_RCC_GetSysClockFreq>
 80079a2:	0003      	movs	r3, r0
 80079a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079a6:	e00c      	b.n	80079c2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079a8:	2380      	movs	r3, #128	@ 0x80
 80079aa:	021b      	lsls	r3, r3, #8
 80079ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80079ae:	e008      	b.n	80079c2 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 80079b0:	2300      	movs	r3, #0
 80079b2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80079b4:	231a      	movs	r3, #26
 80079b6:	2220      	movs	r2, #32
 80079b8:	189b      	adds	r3, r3, r2
 80079ba:	19db      	adds	r3, r3, r7
 80079bc:	2201      	movs	r2, #1
 80079be:	701a      	strb	r2, [r3, #0]
        break;
 80079c0:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80079c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d02a      	beq.n	8007a1e <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80079cc:	4b22      	ldr	r3, [pc, #136]	@ (8007a58 <UART_SetConfig+0x6a8>)
 80079ce:	0052      	lsls	r2, r2, #1
 80079d0:	5ad3      	ldrh	r3, [r2, r3]
 80079d2:	0019      	movs	r1, r3
 80079d4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80079d6:	f7f8 fba7 	bl	8000128 <__udivsi3>
 80079da:	0003      	movs	r3, r0
 80079dc:	001a      	movs	r2, r3
 80079de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	085b      	lsrs	r3, r3, #1
 80079e4:	18d2      	adds	r2, r2, r3
 80079e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	0019      	movs	r1, r3
 80079ec:	0010      	movs	r0, r2
 80079ee:	f7f8 fb9b 	bl	8000128 <__udivsi3>
 80079f2:	0003      	movs	r3, r0
 80079f4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f8:	2b0f      	cmp	r3, #15
 80079fa:	d90a      	bls.n	8007a12 <UART_SetConfig+0x662>
 80079fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079fe:	2380      	movs	r3, #128	@ 0x80
 8007a00:	025b      	lsls	r3, r3, #9
 8007a02:	429a      	cmp	r2, r3
 8007a04:	d205      	bcs.n	8007a12 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a08:	b29a      	uxth	r2, r3
 8007a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	60da      	str	r2, [r3, #12]
 8007a10:	e005      	b.n	8007a1e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007a12:	231a      	movs	r3, #26
 8007a14:	2220      	movs	r2, #32
 8007a16:	189b      	adds	r3, r3, r2
 8007a18:	19db      	adds	r3, r3, r7
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a20:	226a      	movs	r2, #106	@ 0x6a
 8007a22:	2101      	movs	r1, #1
 8007a24:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8007a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a28:	2268      	movs	r2, #104	@ 0x68
 8007a2a:	2101      	movs	r1, #1
 8007a2c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a30:	2200      	movs	r2, #0
 8007a32:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a36:	2200      	movs	r2, #0
 8007a38:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007a3a:	231a      	movs	r3, #26
 8007a3c:	2220      	movs	r2, #32
 8007a3e:	189b      	adds	r3, r3, r2
 8007a40:	19db      	adds	r3, r3, r7
 8007a42:	781b      	ldrb	r3, [r3, #0]
}
 8007a44:	0018      	movs	r0, r3
 8007a46:	46bd      	mov	sp, r7
 8007a48:	b010      	add	sp, #64	@ 0x40
 8007a4a:	bdb0      	pop	{r4, r5, r7, pc}
 8007a4c:	40008000 	.word	0x40008000
 8007a50:	40008400 	.word	0x40008400
 8007a54:	00f42400 	.word	0x00f42400
 8007a58:	0800f2ac 	.word	0x0800f2ac

08007a5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b082      	sub	sp, #8
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a68:	2208      	movs	r2, #8
 8007a6a:	4013      	ands	r3, r2
 8007a6c:	d00b      	beq.n	8007a86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	4a4a      	ldr	r2, [pc, #296]	@ (8007ba0 <UART_AdvFeatureConfig+0x144>)
 8007a76:	4013      	ands	r3, r2
 8007a78:	0019      	movs	r1, r3
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	430a      	orrs	r2, r1
 8007a84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	4013      	ands	r3, r2
 8007a8e:	d00b      	beq.n	8007aa8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	4a43      	ldr	r2, [pc, #268]	@ (8007ba4 <UART_AdvFeatureConfig+0x148>)
 8007a98:	4013      	ands	r3, r2
 8007a9a:	0019      	movs	r1, r3
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	430a      	orrs	r2, r1
 8007aa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aac:	2202      	movs	r2, #2
 8007aae:	4013      	ands	r3, r2
 8007ab0:	d00b      	beq.n	8007aca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	4a3b      	ldr	r2, [pc, #236]	@ (8007ba8 <UART_AdvFeatureConfig+0x14c>)
 8007aba:	4013      	ands	r3, r2
 8007abc:	0019      	movs	r1, r3
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	430a      	orrs	r2, r1
 8007ac8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ace:	2204      	movs	r2, #4
 8007ad0:	4013      	ands	r3, r2
 8007ad2:	d00b      	beq.n	8007aec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	4a34      	ldr	r2, [pc, #208]	@ (8007bac <UART_AdvFeatureConfig+0x150>)
 8007adc:	4013      	ands	r3, r2
 8007ade:	0019      	movs	r1, r3
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	430a      	orrs	r2, r1
 8007aea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007af0:	2210      	movs	r2, #16
 8007af2:	4013      	ands	r3, r2
 8007af4:	d00b      	beq.n	8007b0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	689b      	ldr	r3, [r3, #8]
 8007afc:	4a2c      	ldr	r2, [pc, #176]	@ (8007bb0 <UART_AdvFeatureConfig+0x154>)
 8007afe:	4013      	ands	r3, r2
 8007b00:	0019      	movs	r1, r3
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	430a      	orrs	r2, r1
 8007b0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b12:	2220      	movs	r2, #32
 8007b14:	4013      	ands	r3, r2
 8007b16:	d00b      	beq.n	8007b30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	4a25      	ldr	r2, [pc, #148]	@ (8007bb4 <UART_AdvFeatureConfig+0x158>)
 8007b20:	4013      	ands	r3, r2
 8007b22:	0019      	movs	r1, r3
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	430a      	orrs	r2, r1
 8007b2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b34:	2240      	movs	r2, #64	@ 0x40
 8007b36:	4013      	ands	r3, r2
 8007b38:	d01d      	beq.n	8007b76 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	4a1d      	ldr	r2, [pc, #116]	@ (8007bb8 <UART_AdvFeatureConfig+0x15c>)
 8007b42:	4013      	ands	r3, r2
 8007b44:	0019      	movs	r1, r3
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	430a      	orrs	r2, r1
 8007b50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b56:	2380      	movs	r3, #128	@ 0x80
 8007b58:	035b      	lsls	r3, r3, #13
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d10b      	bne.n	8007b76 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	4a15      	ldr	r2, [pc, #84]	@ (8007bbc <UART_AdvFeatureConfig+0x160>)
 8007b66:	4013      	ands	r3, r2
 8007b68:	0019      	movs	r1, r3
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	430a      	orrs	r2, r1
 8007b74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b7a:	2280      	movs	r2, #128	@ 0x80
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	d00b      	beq.n	8007b98 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	4a0e      	ldr	r2, [pc, #56]	@ (8007bc0 <UART_AdvFeatureConfig+0x164>)
 8007b88:	4013      	ands	r3, r2
 8007b8a:	0019      	movs	r1, r3
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	430a      	orrs	r2, r1
 8007b96:	605a      	str	r2, [r3, #4]
  }
}
 8007b98:	46c0      	nop			@ (mov r8, r8)
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	b002      	add	sp, #8
 8007b9e:	bd80      	pop	{r7, pc}
 8007ba0:	ffff7fff 	.word	0xffff7fff
 8007ba4:	fffdffff 	.word	0xfffdffff
 8007ba8:	fffeffff 	.word	0xfffeffff
 8007bac:	fffbffff 	.word	0xfffbffff
 8007bb0:	ffffefff 	.word	0xffffefff
 8007bb4:	ffffdfff 	.word	0xffffdfff
 8007bb8:	ffefffff 	.word	0xffefffff
 8007bbc:	ff9fffff 	.word	0xff9fffff
 8007bc0:	fff7ffff 	.word	0xfff7ffff

08007bc4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b092      	sub	sp, #72	@ 0x48
 8007bc8:	af02      	add	r7, sp, #8
 8007bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2290      	movs	r2, #144	@ 0x90
 8007bd0:	2100      	movs	r1, #0
 8007bd2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007bd4:	f7fc fcc4 	bl	8004560 <HAL_GetTick>
 8007bd8:	0003      	movs	r3, r0
 8007bda:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	2208      	movs	r2, #8
 8007be4:	4013      	ands	r3, r2
 8007be6:	2b08      	cmp	r3, #8
 8007be8:	d12d      	bne.n	8007c46 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bec:	2280      	movs	r2, #128	@ 0x80
 8007bee:	0391      	lsls	r1, r2, #14
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	4a47      	ldr	r2, [pc, #284]	@ (8007d10 <UART_CheckIdleState+0x14c>)
 8007bf4:	9200      	str	r2, [sp, #0]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f000 f88e 	bl	8007d18 <UART_WaitOnFlagUntilTimeout>
 8007bfc:	1e03      	subs	r3, r0, #0
 8007bfe:	d022      	beq.n	8007c46 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c00:	f3ef 8310 	mrs	r3, PRIMASK
 8007c04:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007c08:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c10:	f383 8810 	msr	PRIMASK, r3
}
 8007c14:	46c0      	nop			@ (mov r8, r8)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	2180      	movs	r1, #128	@ 0x80
 8007c22:	438a      	bics	r2, r1
 8007c24:	601a      	str	r2, [r3, #0]
 8007c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c2c:	f383 8810 	msr	PRIMASK, r3
}
 8007c30:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2288      	movs	r2, #136	@ 0x88
 8007c36:	2120      	movs	r1, #32
 8007c38:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2284      	movs	r2, #132	@ 0x84
 8007c3e:	2100      	movs	r1, #0
 8007c40:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c42:	2303      	movs	r3, #3
 8007c44:	e060      	b.n	8007d08 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	2204      	movs	r2, #4
 8007c4e:	4013      	ands	r3, r2
 8007c50:	2b04      	cmp	r3, #4
 8007c52:	d146      	bne.n	8007ce2 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c56:	2280      	movs	r2, #128	@ 0x80
 8007c58:	03d1      	lsls	r1, r2, #15
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	4a2c      	ldr	r2, [pc, #176]	@ (8007d10 <UART_CheckIdleState+0x14c>)
 8007c5e:	9200      	str	r2, [sp, #0]
 8007c60:	2200      	movs	r2, #0
 8007c62:	f000 f859 	bl	8007d18 <UART_WaitOnFlagUntilTimeout>
 8007c66:	1e03      	subs	r3, r0, #0
 8007c68:	d03b      	beq.n	8007ce2 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c6a:	f3ef 8310 	mrs	r3, PRIMASK
 8007c6e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007c70:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c72:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c74:	2301      	movs	r3, #1
 8007c76:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	f383 8810 	msr	PRIMASK, r3
}
 8007c7e:	46c0      	nop			@ (mov r8, r8)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4922      	ldr	r1, [pc, #136]	@ (8007d14 <UART_CheckIdleState+0x150>)
 8007c8c:	400a      	ands	r2, r1
 8007c8e:	601a      	str	r2, [r3, #0]
 8007c90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c92:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	f383 8810 	msr	PRIMASK, r3
}
 8007c9a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c9c:	f3ef 8310 	mrs	r3, PRIMASK
 8007ca0:	61bb      	str	r3, [r7, #24]
  return(result);
 8007ca2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ca4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007caa:	69fb      	ldr	r3, [r7, #28]
 8007cac:	f383 8810 	msr	PRIMASK, r3
}
 8007cb0:	46c0      	nop			@ (mov r8, r8)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	689a      	ldr	r2, [r3, #8]
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	2101      	movs	r1, #1
 8007cbe:	438a      	bics	r2, r1
 8007cc0:	609a      	str	r2, [r3, #8]
 8007cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cc6:	6a3b      	ldr	r3, [r7, #32]
 8007cc8:	f383 8810 	msr	PRIMASK, r3
}
 8007ccc:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	228c      	movs	r2, #140	@ 0x8c
 8007cd2:	2120      	movs	r1, #32
 8007cd4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2284      	movs	r2, #132	@ 0x84
 8007cda:	2100      	movs	r1, #0
 8007cdc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cde:	2303      	movs	r3, #3
 8007ce0:	e012      	b.n	8007d08 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2288      	movs	r2, #136	@ 0x88
 8007ce6:	2120      	movs	r1, #32
 8007ce8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	228c      	movs	r2, #140	@ 0x8c
 8007cee:	2120      	movs	r1, #32
 8007cf0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2284      	movs	r2, #132	@ 0x84
 8007d02:	2100      	movs	r1, #0
 8007d04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007d06:	2300      	movs	r3, #0
}
 8007d08:	0018      	movs	r0, r3
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	b010      	add	sp, #64	@ 0x40
 8007d0e:	bd80      	pop	{r7, pc}
 8007d10:	01ffffff 	.word	0x01ffffff
 8007d14:	fffffedf 	.word	0xfffffedf

08007d18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b084      	sub	sp, #16
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	60f8      	str	r0, [r7, #12]
 8007d20:	60b9      	str	r1, [r7, #8]
 8007d22:	603b      	str	r3, [r7, #0]
 8007d24:	1dfb      	adds	r3, r7, #7
 8007d26:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d28:	e051      	b.n	8007dce <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d2a:	69bb      	ldr	r3, [r7, #24]
 8007d2c:	3301      	adds	r3, #1
 8007d2e:	d04e      	beq.n	8007dce <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d30:	f7fc fc16 	bl	8004560 <HAL_GetTick>
 8007d34:	0002      	movs	r2, r0
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	69ba      	ldr	r2, [r7, #24]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d302      	bcc.n	8007d46 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007d40:	69bb      	ldr	r3, [r7, #24]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d101      	bne.n	8007d4a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007d46:	2303      	movs	r3, #3
 8007d48:	e051      	b.n	8007dee <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	2204      	movs	r2, #4
 8007d52:	4013      	ands	r3, r2
 8007d54:	d03b      	beq.n	8007dce <UART_WaitOnFlagUntilTimeout+0xb6>
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	2b80      	cmp	r3, #128	@ 0x80
 8007d5a:	d038      	beq.n	8007dce <UART_WaitOnFlagUntilTimeout+0xb6>
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	2b40      	cmp	r3, #64	@ 0x40
 8007d60:	d035      	beq.n	8007dce <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	69db      	ldr	r3, [r3, #28]
 8007d68:	2208      	movs	r2, #8
 8007d6a:	4013      	ands	r3, r2
 8007d6c:	2b08      	cmp	r3, #8
 8007d6e:	d111      	bne.n	8007d94 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	2208      	movs	r2, #8
 8007d76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	0018      	movs	r0, r3
 8007d7c:	f000 f83c 	bl	8007df8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2290      	movs	r2, #144	@ 0x90
 8007d84:	2108      	movs	r1, #8
 8007d86:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2284      	movs	r2, #132	@ 0x84
 8007d8c:	2100      	movs	r1, #0
 8007d8e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007d90:	2301      	movs	r3, #1
 8007d92:	e02c      	b.n	8007dee <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	69da      	ldr	r2, [r3, #28]
 8007d9a:	2380      	movs	r3, #128	@ 0x80
 8007d9c:	011b      	lsls	r3, r3, #4
 8007d9e:	401a      	ands	r2, r3
 8007da0:	2380      	movs	r3, #128	@ 0x80
 8007da2:	011b      	lsls	r3, r3, #4
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d112      	bne.n	8007dce <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	2280      	movs	r2, #128	@ 0x80
 8007dae:	0112      	lsls	r2, r2, #4
 8007db0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	0018      	movs	r0, r3
 8007db6:	f000 f81f 	bl	8007df8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	2290      	movs	r2, #144	@ 0x90
 8007dbe:	2120      	movs	r1, #32
 8007dc0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2284      	movs	r2, #132	@ 0x84
 8007dc6:	2100      	movs	r1, #0
 8007dc8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007dca:	2303      	movs	r3, #3
 8007dcc:	e00f      	b.n	8007dee <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	69db      	ldr	r3, [r3, #28]
 8007dd4:	68ba      	ldr	r2, [r7, #8]
 8007dd6:	4013      	ands	r3, r2
 8007dd8:	68ba      	ldr	r2, [r7, #8]
 8007dda:	1ad3      	subs	r3, r2, r3
 8007ddc:	425a      	negs	r2, r3
 8007dde:	4153      	adcs	r3, r2
 8007de0:	b2db      	uxtb	r3, r3
 8007de2:	001a      	movs	r2, r3
 8007de4:	1dfb      	adds	r3, r7, #7
 8007de6:	781b      	ldrb	r3, [r3, #0]
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d09e      	beq.n	8007d2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007dec:	2300      	movs	r3, #0
}
 8007dee:	0018      	movs	r0, r3
 8007df0:	46bd      	mov	sp, r7
 8007df2:	b004      	add	sp, #16
 8007df4:	bd80      	pop	{r7, pc}
	...

08007df8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b08e      	sub	sp, #56	@ 0x38
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e00:	f3ef 8310 	mrs	r3, PRIMASK
 8007e04:	617b      	str	r3, [r7, #20]
  return(result);
 8007e06:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e08:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e0e:	69bb      	ldr	r3, [r7, #24]
 8007e10:	f383 8810 	msr	PRIMASK, r3
}
 8007e14:	46c0      	nop			@ (mov r8, r8)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4926      	ldr	r1, [pc, #152]	@ (8007ebc <UART_EndRxTransfer+0xc4>)
 8007e22:	400a      	ands	r2, r1
 8007e24:	601a      	str	r2, [r3, #0]
 8007e26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e28:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e2a:	69fb      	ldr	r3, [r7, #28]
 8007e2c:	f383 8810 	msr	PRIMASK, r3
}
 8007e30:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e32:	f3ef 8310 	mrs	r3, PRIMASK
 8007e36:	623b      	str	r3, [r7, #32]
  return(result);
 8007e38:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e42:	f383 8810 	msr	PRIMASK, r3
}
 8007e46:	46c0      	nop			@ (mov r8, r8)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	689a      	ldr	r2, [r3, #8]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	491b      	ldr	r1, [pc, #108]	@ (8007ec0 <UART_EndRxTransfer+0xc8>)
 8007e54:	400a      	ands	r2, r1
 8007e56:	609a      	str	r2, [r3, #8]
 8007e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e5e:	f383 8810 	msr	PRIMASK, r3
}
 8007e62:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e68:	2b01      	cmp	r3, #1
 8007e6a:	d118      	bne.n	8007e9e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e6c:	f3ef 8310 	mrs	r3, PRIMASK
 8007e70:	60bb      	str	r3, [r7, #8]
  return(result);
 8007e72:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e76:	2301      	movs	r3, #1
 8007e78:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f383 8810 	msr	PRIMASK, r3
}
 8007e80:	46c0      	nop			@ (mov r8, r8)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	2110      	movs	r1, #16
 8007e8e:	438a      	bics	r2, r1
 8007e90:	601a      	str	r2, [r3, #0]
 8007e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e94:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	f383 8810 	msr	PRIMASK, r3
}
 8007e9c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	228c      	movs	r2, #140	@ 0x8c
 8007ea2:	2120      	movs	r1, #32
 8007ea4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007eb2:	46c0      	nop			@ (mov r8, r8)
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	b00e      	add	sp, #56	@ 0x38
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	46c0      	nop			@ (mov r8, r8)
 8007ebc:	fffffedf 	.word	0xfffffedf
 8007ec0:	effffffe 	.word	0xeffffffe

08007ec4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b084      	sub	sp, #16
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ed0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	225e      	movs	r2, #94	@ 0x5e
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2256      	movs	r2, #86	@ 0x56
 8007ede:	2100      	movs	r1, #0
 8007ee0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	0018      	movs	r0, r3
 8007ee6:	f7ff fa4f 	bl	8007388 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007eea:	46c0      	nop			@ (mov r8, r8)
 8007eec:	46bd      	mov	sp, r7
 8007eee:	b004      	add	sp, #16
 8007ef0:	bd80      	pop	{r7, pc}

08007ef2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ef2:	b580      	push	{r7, lr}
 8007ef4:	b086      	sub	sp, #24
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007efa:	f3ef 8310 	mrs	r3, PRIMASK
 8007efe:	60bb      	str	r3, [r7, #8]
  return(result);
 8007f00:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f02:	617b      	str	r3, [r7, #20]
 8007f04:	2301      	movs	r3, #1
 8007f06:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f383 8810 	msr	PRIMASK, r3
}
 8007f0e:	46c0      	nop			@ (mov r8, r8)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	2140      	movs	r1, #64	@ 0x40
 8007f1c:	438a      	bics	r2, r1
 8007f1e:	601a      	str	r2, [r3, #0]
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	f383 8810 	msr	PRIMASK, r3
}
 8007f2a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2288      	movs	r2, #136	@ 0x88
 8007f30:	2120      	movs	r1, #32
 8007f32:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	0018      	movs	r0, r3
 8007f3e:	f7ff fa1b 	bl	8007378 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f42:	46c0      	nop			@ (mov r8, r8)
 8007f44:	46bd      	mov	sp, r7
 8007f46:	b006      	add	sp, #24
 8007f48:	bd80      	pop	{r7, pc}

08007f4a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007f4a:	b580      	push	{r7, lr}
 8007f4c:	b082      	sub	sp, #8
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007f52:	46c0      	nop			@ (mov r8, r8)
 8007f54:	46bd      	mov	sp, r7
 8007f56:	b002      	add	sp, #8
 8007f58:	bd80      	pop	{r7, pc}

08007f5a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007f5a:	b580      	push	{r7, lr}
 8007f5c:	b082      	sub	sp, #8
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007f62:	46c0      	nop			@ (mov r8, r8)
 8007f64:	46bd      	mov	sp, r7
 8007f66:	b002      	add	sp, #8
 8007f68:	bd80      	pop	{r7, pc}

08007f6a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007f6a:	b580      	push	{r7, lr}
 8007f6c:	b082      	sub	sp, #8
 8007f6e:	af00      	add	r7, sp, #0
 8007f70:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007f72:	46c0      	nop			@ (mov r8, r8)
 8007f74:	46bd      	mov	sp, r7
 8007f76:	b002      	add	sp, #8
 8007f78:	bd80      	pop	{r7, pc}
	...

08007f7c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b084      	sub	sp, #16
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2284      	movs	r2, #132	@ 0x84
 8007f88:	5c9b      	ldrb	r3, [r3, r2]
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d101      	bne.n	8007f92 <HAL_UARTEx_DisableFifoMode+0x16>
 8007f8e:	2302      	movs	r3, #2
 8007f90:	e027      	b.n	8007fe2 <HAL_UARTEx_DisableFifoMode+0x66>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2284      	movs	r2, #132	@ 0x84
 8007f96:	2101      	movs	r1, #1
 8007f98:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2288      	movs	r2, #136	@ 0x88
 8007f9e:	2124      	movs	r1, #36	@ 0x24
 8007fa0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	681a      	ldr	r2, [r3, #0]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	2101      	movs	r1, #1
 8007fb6:	438a      	bics	r2, r1
 8007fb8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	4a0b      	ldr	r2, [pc, #44]	@ (8007fec <HAL_UARTEx_DisableFifoMode+0x70>)
 8007fbe:	4013      	ands	r3, r2
 8007fc0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	68fa      	ldr	r2, [r7, #12]
 8007fce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2288      	movs	r2, #136	@ 0x88
 8007fd4:	2120      	movs	r1, #32
 8007fd6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2284      	movs	r2, #132	@ 0x84
 8007fdc:	2100      	movs	r1, #0
 8007fde:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
}
 8007fe2:	0018      	movs	r0, r3
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	b004      	add	sp, #16
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	46c0      	nop			@ (mov r8, r8)
 8007fec:	dfffffff 	.word	0xdfffffff

08007ff0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b084      	sub	sp, #16
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2284      	movs	r2, #132	@ 0x84
 8007ffe:	5c9b      	ldrb	r3, [r3, r2]
 8008000:	2b01      	cmp	r3, #1
 8008002:	d101      	bne.n	8008008 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008004:	2302      	movs	r3, #2
 8008006:	e02e      	b.n	8008066 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2284      	movs	r2, #132	@ 0x84
 800800c:	2101      	movs	r1, #1
 800800e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2288      	movs	r2, #136	@ 0x88
 8008014:	2124      	movs	r1, #36	@ 0x24
 8008016:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681a      	ldr	r2, [r3, #0]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	2101      	movs	r1, #1
 800802c:	438a      	bics	r2, r1
 800802e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	00db      	lsls	r3, r3, #3
 8008038:	08d9      	lsrs	r1, r3, #3
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	683a      	ldr	r2, [r7, #0]
 8008040:	430a      	orrs	r2, r1
 8008042:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	0018      	movs	r0, r3
 8008048:	f000 f854 	bl	80080f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	68fa      	ldr	r2, [r7, #12]
 8008052:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2288      	movs	r2, #136	@ 0x88
 8008058:	2120      	movs	r1, #32
 800805a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2284      	movs	r2, #132	@ 0x84
 8008060:	2100      	movs	r1, #0
 8008062:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008064:	2300      	movs	r3, #0
}
 8008066:	0018      	movs	r0, r3
 8008068:	46bd      	mov	sp, r7
 800806a:	b004      	add	sp, #16
 800806c:	bd80      	pop	{r7, pc}
	...

08008070 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
 8008078:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2284      	movs	r2, #132	@ 0x84
 800807e:	5c9b      	ldrb	r3, [r3, r2]
 8008080:	2b01      	cmp	r3, #1
 8008082:	d101      	bne.n	8008088 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008084:	2302      	movs	r3, #2
 8008086:	e02f      	b.n	80080e8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2284      	movs	r2, #132	@ 0x84
 800808c:	2101      	movs	r1, #1
 800808e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2288      	movs	r2, #136	@ 0x88
 8008094:	2124      	movs	r1, #36	@ 0x24
 8008096:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	681a      	ldr	r2, [r3, #0]
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	2101      	movs	r1, #1
 80080ac:	438a      	bics	r2, r1
 80080ae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	4a0e      	ldr	r2, [pc, #56]	@ (80080f0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80080b8:	4013      	ands	r3, r2
 80080ba:	0019      	movs	r1, r3
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	683a      	ldr	r2, [r7, #0]
 80080c2:	430a      	orrs	r2, r1
 80080c4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	0018      	movs	r0, r3
 80080ca:	f000 f813 	bl	80080f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	68fa      	ldr	r2, [r7, #12]
 80080d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2288      	movs	r2, #136	@ 0x88
 80080da:	2120      	movs	r1, #32
 80080dc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2284      	movs	r2, #132	@ 0x84
 80080e2:	2100      	movs	r1, #0
 80080e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80080e6:	2300      	movs	r3, #0
}
 80080e8:	0018      	movs	r0, r3
 80080ea:	46bd      	mov	sp, r7
 80080ec:	b004      	add	sp, #16
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	f1ffffff 	.word	0xf1ffffff

080080f4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80080f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080f6:	b085      	sub	sp, #20
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008100:	2b00      	cmp	r3, #0
 8008102:	d108      	bne.n	8008116 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	226a      	movs	r2, #106	@ 0x6a
 8008108:	2101      	movs	r1, #1
 800810a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2268      	movs	r2, #104	@ 0x68
 8008110:	2101      	movs	r1, #1
 8008112:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008114:	e043      	b.n	800819e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008116:	260f      	movs	r6, #15
 8008118:	19bb      	adds	r3, r7, r6
 800811a:	2208      	movs	r2, #8
 800811c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800811e:	200e      	movs	r0, #14
 8008120:	183b      	adds	r3, r7, r0
 8008122:	2208      	movs	r2, #8
 8008124:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	689b      	ldr	r3, [r3, #8]
 800812c:	0e5b      	lsrs	r3, r3, #25
 800812e:	b2da      	uxtb	r2, r3
 8008130:	240d      	movs	r4, #13
 8008132:	193b      	adds	r3, r7, r4
 8008134:	2107      	movs	r1, #7
 8008136:	400a      	ands	r2, r1
 8008138:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	0f5b      	lsrs	r3, r3, #29
 8008142:	b2da      	uxtb	r2, r3
 8008144:	250c      	movs	r5, #12
 8008146:	197b      	adds	r3, r7, r5
 8008148:	2107      	movs	r1, #7
 800814a:	400a      	ands	r2, r1
 800814c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800814e:	183b      	adds	r3, r7, r0
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	197a      	adds	r2, r7, r5
 8008154:	7812      	ldrb	r2, [r2, #0]
 8008156:	4914      	ldr	r1, [pc, #80]	@ (80081a8 <UARTEx_SetNbDataToProcess+0xb4>)
 8008158:	5c8a      	ldrb	r2, [r1, r2]
 800815a:	435a      	muls	r2, r3
 800815c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800815e:	197b      	adds	r3, r7, r5
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	4a12      	ldr	r2, [pc, #72]	@ (80081ac <UARTEx_SetNbDataToProcess+0xb8>)
 8008164:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008166:	0019      	movs	r1, r3
 8008168:	f7f8 f868 	bl	800023c <__divsi3>
 800816c:	0003      	movs	r3, r0
 800816e:	b299      	uxth	r1, r3
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	226a      	movs	r2, #106	@ 0x6a
 8008174:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008176:	19bb      	adds	r3, r7, r6
 8008178:	781b      	ldrb	r3, [r3, #0]
 800817a:	193a      	adds	r2, r7, r4
 800817c:	7812      	ldrb	r2, [r2, #0]
 800817e:	490a      	ldr	r1, [pc, #40]	@ (80081a8 <UARTEx_SetNbDataToProcess+0xb4>)
 8008180:	5c8a      	ldrb	r2, [r1, r2]
 8008182:	435a      	muls	r2, r3
 8008184:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8008186:	193b      	adds	r3, r7, r4
 8008188:	781b      	ldrb	r3, [r3, #0]
 800818a:	4a08      	ldr	r2, [pc, #32]	@ (80081ac <UARTEx_SetNbDataToProcess+0xb8>)
 800818c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800818e:	0019      	movs	r1, r3
 8008190:	f7f8 f854 	bl	800023c <__divsi3>
 8008194:	0003      	movs	r3, r0
 8008196:	b299      	uxth	r1, r3
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2268      	movs	r2, #104	@ 0x68
 800819c:	5299      	strh	r1, [r3, r2]
}
 800819e:	46c0      	nop			@ (mov r8, r8)
 80081a0:	46bd      	mov	sp, r7
 80081a2:	b005      	add	sp, #20
 80081a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081a6:	46c0      	nop			@ (mov r8, r8)
 80081a8:	0800f2c4 	.word	0x0800f2c4
 80081ac:	0800f2cc 	.word	0x0800f2cc

080081b0 <rfalAnalogConfigInitialize>:
 */


/*******************************************************************************/
void rfalAnalogConfigInitialize( void )
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	af00      	add	r7, sp, #0
/* Check whether the Default Analog settings are to be used or custom ones */  
#ifdef RFAL_ANALOG_CONFIG_CUSTOM
    gRfalAnalogConfigMgmt.currentAnalogConfigTbl = rfalAnalogConfigCustomSettings;
    gRfalAnalogConfigMgmt.configTblSize          = rfalAnalogConfigCustomSettingsLength;
#else  
    gRfalAnalogConfigMgmt.currentAnalogConfigTbl = rfalAnalogConfigDefaultSettings;
 80081b4:	4b05      	ldr	r3, [pc, #20]	@ (80081cc <rfalAnalogConfigInitialize+0x1c>)
 80081b6:	4a06      	ldr	r2, [pc, #24]	@ (80081d0 <rfalAnalogConfigInitialize+0x20>)
 80081b8:	601a      	str	r2, [r3, #0]
    gRfalAnalogConfigMgmt.configTblSize          = sizeof(rfalAnalogConfigDefaultSettings);
 80081ba:	4b04      	ldr	r3, [pc, #16]	@ (80081cc <rfalAnalogConfigInitialize+0x1c>)
 80081bc:	22a2      	movs	r2, #162	@ 0xa2
 80081be:	809a      	strh	r2, [r3, #4]
#endif
  
  gRfalAnalogConfigMgmt.ready = true;
 80081c0:	4b02      	ldr	r3, [pc, #8]	@ (80081cc <rfalAnalogConfigInitialize+0x1c>)
 80081c2:	2201      	movs	r2, #1
 80081c4:	719a      	strb	r2, [r3, #6]
}
 80081c6:	46c0      	nop			@ (mov r8, r8)
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}
 80081cc:	20000244 	.word	0x20000244
 80081d0:	0800f2d4 	.word	0x0800f2d4

080081d4 <rfalAnalogConfigIsReady>:


/*******************************************************************************/
bool rfalAnalogConfigIsReady( void )
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	af00      	add	r7, sp, #0
    return gRfalAnalogConfigMgmt.ready;
 80081d8:	4b02      	ldr	r3, [pc, #8]	@ (80081e4 <rfalAnalogConfigIsReady+0x10>)
 80081da:	799b      	ldrb	r3, [r3, #6]
}
 80081dc:	0018      	movs	r0, r3
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	46c0      	nop			@ (mov r8, r8)
 80081e4:	20000244 	.word	0x20000244

080081e8 <rfalSetAnalogConfig>:
}


/*******************************************************************************/
ReturnCode rfalSetAnalogConfig( rfalAnalogConfigId configId )
{
 80081e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081ea:	b087      	sub	sp, #28
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	0002      	movs	r2, r0
 80081f0:	1dbb      	adds	r3, r7, #6
 80081f2:	801a      	strh	r2, [r3, #0]
    rfalAnalogConfigOffset configOffset = 0;
 80081f4:	230e      	movs	r3, #14
 80081f6:	18fb      	adds	r3, r7, r3
 80081f8:	2200      	movs	r2, #0
 80081fa:	801a      	strh	r2, [r3, #0]
    rfalAnalogConfigNum numConfigSet;
    const rfalAnalogConfigRegAddrMaskVal *configTbl;
    ReturnCode retCode = RFAL_ERR_NONE;
 80081fc:	2316      	movs	r3, #22
 80081fe:	18fb      	adds	r3, r7, r3
 8008200:	2200      	movs	r2, #0
 8008202:	801a      	strh	r2, [r3, #0]
    rfalAnalogConfigNum i;
    
    if( true != gRfalAnalogConfigMgmt.ready )
 8008204:	4b62      	ldr	r3, [pc, #392]	@ (8008390 <rfalSetAnalogConfig+0x1a8>)
 8008206:	799b      	ldrb	r3, [r3, #6]
 8008208:	2201      	movs	r2, #1
 800820a:	4053      	eors	r3, r2
 800820c:	b2db      	uxtb	r3, r3
 800820e:	2b00      	cmp	r3, #0
 8008210:	d001      	beq.n	8008216 <rfalSetAnalogConfig+0x2e>
    {
        return RFAL_ERR_REQUEST;
 8008212:	2305      	movs	r3, #5
 8008214:	e0b7      	b.n	8008386 <rfalSetAnalogConfig+0x19e>
    }
    
    /* Search LUT for the specific Configuration ID */
    while( true )
    {
        numConfigSet = rfalAnalogConfigSearch(configId, &configOffset);
 8008216:	2614      	movs	r6, #20
 8008218:	19bc      	adds	r4, r7, r6
 800821a:	250e      	movs	r5, #14
 800821c:	197a      	adds	r2, r7, r5
 800821e:	1dbb      	adds	r3, r7, #6
 8008220:	881b      	ldrh	r3, [r3, #0]
 8008222:	0011      	movs	r1, r2
 8008224:	0018      	movs	r0, r3
 8008226:	f000 f8b5 	bl	8008394 <rfalAnalogConfigSearch>
 800822a:	0003      	movs	r3, r0
 800822c:	7023      	strb	r3, [r4, #0]
        if( RFAL_ANALOG_CONFIG_LUT_NOT_FOUND == numConfigSet )
 800822e:	0030      	movs	r0, r6
 8008230:	183b      	adds	r3, r7, r0
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	2bff      	cmp	r3, #255	@ 0xff
 8008236:	d100      	bne.n	800823a <rfalSetAnalogConfig+0x52>
 8008238:	e0a1      	b.n	800837e <rfalSetAnalogConfig+0x196>
        {
            break;
        }
        
        configTbl = (rfalAnalogConfigRegAddrMaskVal *)( (uintptr_t)gRfalAnalogConfigMgmt.currentAnalogConfigTbl + (uint32_t)configOffset); 
 800823a:	4b55      	ldr	r3, [pc, #340]	@ (8008390 <rfalSetAnalogConfig+0x1a8>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	001a      	movs	r2, r3
 8008240:	0029      	movs	r1, r5
 8008242:	187b      	adds	r3, r7, r1
 8008244:	881b      	ldrh	r3, [r3, #0]
 8008246:	18d3      	adds	r3, r2, r3
 8008248:	613b      	str	r3, [r7, #16]
        /* Increment the offset to the next index to search from */
        configOffset += (uint16_t)(numConfigSet * sizeof(rfalAnalogConfigRegAddrMaskVal)); 
 800824a:	183b      	adds	r3, r7, r0
 800824c:	781b      	ldrb	r3, [r3, #0]
 800824e:	b29b      	uxth	r3, r3
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	b29a      	uxth	r2, r3
 8008254:	187b      	adds	r3, r7, r1
 8008256:	881b      	ldrh	r3, [r3, #0]
 8008258:	18d3      	adds	r3, r2, r3
 800825a:	b29a      	uxth	r2, r3
 800825c:	187b      	adds	r3, r7, r1
 800825e:	801a      	strh	r2, [r3, #0]
        
        if ((gRfalAnalogConfigMgmt.configTblSize + 1U) < configOffset)
 8008260:	4b4b      	ldr	r3, [pc, #300]	@ (8008390 <rfalSetAnalogConfig+0x1a8>)
 8008262:	889b      	ldrh	r3, [r3, #4]
 8008264:	3301      	adds	r3, #1
 8008266:	187a      	adds	r2, r7, r1
 8008268:	8812      	ldrh	r2, [r2, #0]
 800826a:	4293      	cmp	r3, r2
 800826c:	d201      	bcs.n	8008272 <rfalSetAnalogConfig+0x8a>
        {   /* Error check make sure that the we do not access outside the configuration Table Size */
            return RFAL_ERR_NOMEM;
 800826e:	2301      	movs	r3, #1
 8008270:	e089      	b.n	8008386 <rfalSetAnalogConfig+0x19e>
        }
        
        for ( i = 0; i < numConfigSet; i++)
 8008272:	2315      	movs	r3, #21
 8008274:	18fb      	adds	r3, r7, r3
 8008276:	2200      	movs	r2, #0
 8008278:	701a      	strb	r2, [r3, #0]
 800827a:	e076      	b.n	800836a <rfalSetAnalogConfig+0x182>
        {
            if( (RFAL_GETU16(configTbl[i].addr) & RFAL_TEST_REG) != 0U )
 800827c:	2415      	movs	r4, #21
 800827e:	193b      	adds	r3, r7, r4
 8008280:	781b      	ldrb	r3, [r3, #0]
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	693a      	ldr	r2, [r7, #16]
 8008286:	18d3      	adds	r3, r2, r3
 8008288:	781b      	ldrb	r3, [r3, #0]
 800828a:	021b      	lsls	r3, r3, #8
 800828c:	193a      	adds	r2, r7, r4
 800828e:	7812      	ldrb	r2, [r2, #0]
 8008290:	0092      	lsls	r2, r2, #2
 8008292:	6939      	ldr	r1, [r7, #16]
 8008294:	188a      	adds	r2, r1, r2
 8008296:	7852      	ldrb	r2, [r2, #1]
 8008298:	4313      	orrs	r3, r2
 800829a:	001a      	movs	r2, r3
 800829c:	2380      	movs	r3, #128	@ 0x80
 800829e:	4013      	ands	r3, r2
 80082a0:	d02f      	beq.n	8008302 <rfalSetAnalogConfig+0x11a>
            {
                RFAL_EXIT_ON_ERR(retCode, rfalChipChangeTestRegBits( (RFAL_GETU16(configTbl[i].addr) & ~RFAL_TEST_REG), configTbl[i].mask, configTbl[i].val) );
 80082a2:	193b      	adds	r3, r7, r4
 80082a4:	781b      	ldrb	r3, [r3, #0]
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	693a      	ldr	r2, [r7, #16]
 80082aa:	18d3      	adds	r3, r2, r3
 80082ac:	781b      	ldrb	r3, [r3, #0]
 80082ae:	b21b      	sxth	r3, r3
 80082b0:	021b      	lsls	r3, r3, #8
 80082b2:	b21a      	sxth	r2, r3
 80082b4:	193b      	adds	r3, r7, r4
 80082b6:	781b      	ldrb	r3, [r3, #0]
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	6939      	ldr	r1, [r7, #16]
 80082bc:	18cb      	adds	r3, r1, r3
 80082be:	785b      	ldrb	r3, [r3, #1]
 80082c0:	b21b      	sxth	r3, r3
 80082c2:	4313      	orrs	r3, r2
 80082c4:	b21b      	sxth	r3, r3
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	2280      	movs	r2, #128	@ 0x80
 80082ca:	4393      	bics	r3, r2
 80082cc:	b298      	uxth	r0, r3
 80082ce:	193b      	adds	r3, r7, r4
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	693a      	ldr	r2, [r7, #16]
 80082d6:	18d3      	adds	r3, r2, r3
 80082d8:	7899      	ldrb	r1, [r3, #2]
 80082da:	193b      	adds	r3, r7, r4
 80082dc:	781b      	ldrb	r3, [r3, #0]
 80082de:	009b      	lsls	r3, r3, #2
 80082e0:	693a      	ldr	r2, [r7, #16]
 80082e2:	18d3      	adds	r3, r2, r3
 80082e4:	78db      	ldrb	r3, [r3, #3]
 80082e6:	2516      	movs	r5, #22
 80082e8:	197c      	adds	r4, r7, r5
 80082ea:	001a      	movs	r2, r3
 80082ec:	f7fa ff33 	bl	8003156 <rfalChipChangeTestRegBits>
 80082f0:	0003      	movs	r3, r0
 80082f2:	8023      	strh	r3, [r4, #0]
 80082f4:	197b      	adds	r3, r7, r5
 80082f6:	881b      	ldrh	r3, [r3, #0]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d030      	beq.n	800835e <rfalSetAnalogConfig+0x176>
 80082fc:	197b      	adds	r3, r7, r5
 80082fe:	881b      	ldrh	r3, [r3, #0]
 8008300:	e041      	b.n	8008386 <rfalSetAnalogConfig+0x19e>
            }
            else
            {
                RFAL_EXIT_ON_ERR(retCode, rfalChipChangeRegBits( RFAL_GETU16(configTbl[i].addr), configTbl[i].mask, configTbl[i].val) );
 8008302:	2415      	movs	r4, #21
 8008304:	193b      	adds	r3, r7, r4
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	693a      	ldr	r2, [r7, #16]
 800830c:	18d3      	adds	r3, r2, r3
 800830e:	781b      	ldrb	r3, [r3, #0]
 8008310:	b21b      	sxth	r3, r3
 8008312:	021b      	lsls	r3, r3, #8
 8008314:	b21a      	sxth	r2, r3
 8008316:	193b      	adds	r3, r7, r4
 8008318:	781b      	ldrb	r3, [r3, #0]
 800831a:	009b      	lsls	r3, r3, #2
 800831c:	6939      	ldr	r1, [r7, #16]
 800831e:	18cb      	adds	r3, r1, r3
 8008320:	785b      	ldrb	r3, [r3, #1]
 8008322:	b21b      	sxth	r3, r3
 8008324:	4313      	orrs	r3, r2
 8008326:	b21b      	sxth	r3, r3
 8008328:	b298      	uxth	r0, r3
 800832a:	193b      	adds	r3, r7, r4
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	009b      	lsls	r3, r3, #2
 8008330:	693a      	ldr	r2, [r7, #16]
 8008332:	18d3      	adds	r3, r2, r3
 8008334:	7899      	ldrb	r1, [r3, #2]
 8008336:	193b      	adds	r3, r7, r4
 8008338:	781b      	ldrb	r3, [r3, #0]
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	693a      	ldr	r2, [r7, #16]
 800833e:	18d3      	adds	r3, r2, r3
 8008340:	78db      	ldrb	r3, [r3, #3]
 8008342:	2516      	movs	r5, #22
 8008344:	197c      	adds	r4, r7, r5
 8008346:	001a      	movs	r2, r3
 8008348:	f7fa fed8 	bl	80030fc <rfalChipChangeRegBits>
 800834c:	0003      	movs	r3, r0
 800834e:	8023      	strh	r3, [r4, #0]
 8008350:	197b      	adds	r3, r7, r5
 8008352:	881b      	ldrh	r3, [r3, #0]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d002      	beq.n	800835e <rfalSetAnalogConfig+0x176>
 8008358:	197b      	adds	r3, r7, r5
 800835a:	881b      	ldrh	r3, [r3, #0]
 800835c:	e013      	b.n	8008386 <rfalSetAnalogConfig+0x19e>
        for ( i = 0; i < numConfigSet; i++)
 800835e:	2115      	movs	r1, #21
 8008360:	187b      	adds	r3, r7, r1
 8008362:	781a      	ldrb	r2, [r3, #0]
 8008364:	187b      	adds	r3, r7, r1
 8008366:	3201      	adds	r2, #1
 8008368:	701a      	strb	r2, [r3, #0]
 800836a:	2315      	movs	r3, #21
 800836c:	18fa      	adds	r2, r7, r3
 800836e:	2314      	movs	r3, #20
 8008370:	18fb      	adds	r3, r7, r3
 8008372:	7812      	ldrb	r2, [r2, #0]
 8008374:	781b      	ldrb	r3, [r3, #0]
 8008376:	429a      	cmp	r2, r3
 8008378:	d200      	bcs.n	800837c <rfalSetAnalogConfig+0x194>
 800837a:	e77f      	b.n	800827c <rfalSetAnalogConfig+0x94>
        numConfigSet = rfalAnalogConfigSearch(configId, &configOffset);
 800837c:	e74b      	b.n	8008216 <rfalSetAnalogConfig+0x2e>
            break;
 800837e:	46c0      	nop			@ (mov r8, r8)
            }
        }
        
    } /* while(found Analog Config Id) */
    
    return retCode;
 8008380:	2316      	movs	r3, #22
 8008382:	18fb      	adds	r3, r7, r3
 8008384:	881b      	ldrh	r3, [r3, #0]
}
 8008386:	0018      	movs	r0, r3
 8008388:	46bd      	mov	sp, r7
 800838a:	b007      	add	sp, #28
 800838c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800838e:	46c0      	nop			@ (mov r8, r8)
 8008390:	20000244 	.word	0x20000244

08008394 <rfalAnalogConfigSearch>:
 * \return number of Configuration Sets
 * \return #RFAL_ANALOG_CONFIG_LUT_NOT_FOUND in case Configuration ID is not found.
 *****************************************************************************
 */
static rfalAnalogConfigNum rfalAnalogConfigSearch( rfalAnalogConfigId configId, uint16_t *configOffset )
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b086      	sub	sp, #24
 8008398:	af00      	add	r7, sp, #0
 800839a:	0002      	movs	r2, r0
 800839c:	6039      	str	r1, [r7, #0]
 800839e:	1dbb      	adds	r3, r7, #6
 80083a0:	801a      	strh	r2, [r3, #0]
    rfalAnalogConfigId configIdMaskVal;
    const uint8_t      *configTbl;
    const uint8_t      *currentConfigTbl;
    uint16_t i;
    
    currentConfigTbl = gRfalAnalogConfigMgmt.currentAnalogConfigTbl;
 80083a2:	4b3e      	ldr	r3, [pc, #248]	@ (800849c <rfalAnalogConfigSearch+0x108>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	613b      	str	r3, [r7, #16]
    configIdMaskVal  = ((RFAL_ANALOG_CONFIG_POLL_LISTEN_MODE_MASK | RFAL_ANALOG_CONFIG_BITRATE_MASK) 
                       |((RFAL_ANALOG_CONFIG_TECH_CHIP == RFAL_ANALOG_CONFIG_ID_GET_TECH(configId)) ? (RFAL_ANALOG_CONFIG_TECH_MASK | RFAL_ANALOG_CONFIG_CHIP_SPECIFIC_MASK) : configId)
 80083a8:	1dbb      	adds	r3, r7, #6
 80083aa:	881a      	ldrh	r2, [r3, #0]
 80083ac:	23fe      	movs	r3, #254	@ 0xfe
 80083ae:	01db      	lsls	r3, r3, #7
 80083b0:	4013      	ands	r3, r2
 80083b2:	b29b      	uxth	r3, r3
                       |((RFAL_ANALOG_CONFIG_NO_DIRECTION == RFAL_ANALOG_CONFIG_ID_GET_DIRECTION(configId)) ? RFAL_ANALOG_CONFIG_DIRECTION_MASK : configId)
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d005      	beq.n	80083c4 <rfalAnalogConfigSearch+0x30>
 80083b8:	1dbb      	adds	r3, r7, #6
 80083ba:	881b      	ldrh	r3, [r3, #0]
 80083bc:	4a38      	ldr	r2, [pc, #224]	@ (80084a0 <rfalAnalogConfigSearch+0x10c>)
 80083be:	4313      	orrs	r3, r2
 80083c0:	b29a      	uxth	r2, r3
 80083c2:	e000      	b.n	80083c6 <rfalAnalogConfigSearch+0x32>
 80083c4:	4a37      	ldr	r2, [pc, #220]	@ (80084a4 <rfalAnalogConfigSearch+0x110>)
 80083c6:	1dbb      	adds	r3, r7, #6
 80083c8:	881b      	ldrh	r3, [r3, #0]
 80083ca:	210f      	movs	r1, #15
 80083cc:	400b      	ands	r3, r1
 80083ce:	b29b      	uxth	r3, r3
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d002      	beq.n	80083da <rfalAnalogConfigSearch+0x46>
 80083d4:	1dbb      	adds	r3, r7, #6
 80083d6:	881b      	ldrh	r3, [r3, #0]
 80083d8:	e000      	b.n	80083dc <rfalAnalogConfigSearch+0x48>
 80083da:	230f      	movs	r3, #15
    configIdMaskVal  = ((RFAL_ANALOG_CONFIG_POLL_LISTEN_MODE_MASK | RFAL_ANALOG_CONFIG_BITRATE_MASK) 
 80083dc:	2116      	movs	r1, #22
 80083de:	1879      	adds	r1, r7, r1
 80083e0:	4313      	orrs	r3, r2
 80083e2:	800b      	strh	r3, [r1, #0]
                       );
    
    
    /* When specific ConfigIDs are to be used, override search mask */
    if( (RFAL_ANALOG_CONFIG_ID_GET_DIRECTION(configId) == RFAL_ANALOG_CONFIG_DPO) || (RFAL_ANALOG_CONFIG_ID_GET_DIRECTION(configId) == RFAL_ANALOG_CONFIG_DLMA) )
 80083e4:	1dbb      	adds	r3, r7, #6
 80083e6:	881b      	ldrh	r3, [r3, #0]
 80083e8:	220f      	movs	r2, #15
 80083ea:	4013      	ands	r3, r2
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	2b04      	cmp	r3, #4
 80083f0:	d006      	beq.n	8008400 <rfalAnalogConfigSearch+0x6c>
 80083f2:	1dbb      	adds	r3, r7, #6
 80083f4:	881b      	ldrh	r3, [r3, #0]
 80083f6:	220f      	movs	r2, #15
 80083f8:	4013      	ands	r3, r2
 80083fa:	b29b      	uxth	r3, r3
 80083fc:	2b05      	cmp	r3, #5
 80083fe:	d104      	bne.n	800840a <rfalAnalogConfigSearch+0x76>
    {
        configIdMaskVal = (RFAL_ANALOG_CONFIG_POLL_LISTEN_MODE_MASK | RFAL_ANALOG_CONFIG_TECH_MASK | RFAL_ANALOG_CONFIG_BITRATE_MASK | RFAL_ANALOG_CONFIG_DIRECTION_MASK);
 8008400:	2316      	movs	r3, #22
 8008402:	18fb      	adds	r3, r7, r3
 8008404:	2201      	movs	r2, #1
 8008406:	4252      	negs	r2, r2
 8008408:	801a      	strh	r2, [r3, #0]
    }
    
    i = (*configOffset);
 800840a:	2314      	movs	r3, #20
 800840c:	18fb      	adds	r3, r7, r3
 800840e:	683a      	ldr	r2, [r7, #0]
 8008410:	8812      	ldrh	r2, [r2, #0]
 8008412:	801a      	strh	r2, [r3, #0]
    while( i < gRfalAnalogConfigMgmt.configTblSize )
 8008414:	e035      	b.n	8008482 <rfalAnalogConfigSearch+0xee>
    {
        configTbl = &currentConfigTbl[i];
 8008416:	2114      	movs	r1, #20
 8008418:	187b      	adds	r3, r7, r1
 800841a:	881b      	ldrh	r3, [r3, #0]
 800841c:	693a      	ldr	r2, [r7, #16]
 800841e:	18d3      	adds	r3, r2, r3
 8008420:	60fb      	str	r3, [r7, #12]
        foundConfigId = RFAL_GETU16(configTbl);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	b21b      	sxth	r3, r3
 8008428:	021b      	lsls	r3, r3, #8
 800842a:	b21a      	sxth	r2, r3
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	3301      	adds	r3, #1
 8008430:	781b      	ldrb	r3, [r3, #0]
 8008432:	b21b      	sxth	r3, r3
 8008434:	4313      	orrs	r3, r2
 8008436:	b21a      	sxth	r2, r3
 8008438:	200a      	movs	r0, #10
 800843a:	183b      	adds	r3, r7, r0
 800843c:	801a      	strh	r2, [r3, #0]
        if (configId == (foundConfigId & configIdMaskVal))
 800843e:	183b      	adds	r3, r7, r0
 8008440:	2216      	movs	r2, #22
 8008442:	18ba      	adds	r2, r7, r2
 8008444:	881b      	ldrh	r3, [r3, #0]
 8008446:	8812      	ldrh	r2, [r2, #0]
 8008448:	4013      	ands	r3, r2
 800844a:	b29b      	uxth	r3, r3
 800844c:	1dba      	adds	r2, r7, #6
 800844e:	8812      	ldrh	r2, [r2, #0]
 8008450:	429a      	cmp	r2, r3
 8008452:	d109      	bne.n	8008468 <rfalAnalogConfigSearch+0xd4>
        {
            *configOffset = (uint16_t)(i + sizeof(rfalAnalogConfigId) + sizeof(rfalAnalogConfigNum));
 8008454:	187b      	adds	r3, r7, r1
 8008456:	881b      	ldrh	r3, [r3, #0]
 8008458:	3303      	adds	r3, #3
 800845a:	b29a      	uxth	r2, r3
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	801a      	strh	r2, [r3, #0]
            return configTbl[sizeof(rfalAnalogConfigId)];
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	3302      	adds	r3, #2
 8008464:	781b      	ldrb	r3, [r3, #0]
 8008466:	e014      	b.n	8008492 <rfalAnalogConfigSearch+0xfe>
        }
        
        /* If Config Id does not match, increment to next Configuration Id */
        i += (uint16_t)( sizeof(rfalAnalogConfigId) + sizeof(rfalAnalogConfigNum) 
                        + (configTbl[sizeof(rfalAnalogConfigId)] * sizeof(rfalAnalogConfigRegAddrMaskVal) )
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	3302      	adds	r3, #2
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	b29a      	uxth	r2, r3
        i += (uint16_t)( sizeof(rfalAnalogConfigId) + sizeof(rfalAnalogConfigNum) 
 8008472:	2114      	movs	r1, #20
 8008474:	187b      	adds	r3, r7, r1
 8008476:	881b      	ldrh	r3, [r3, #0]
 8008478:	18d3      	adds	r3, r2, r3
 800847a:	b29a      	uxth	r2, r3
 800847c:	187b      	adds	r3, r7, r1
 800847e:	3203      	adds	r2, #3
 8008480:	801a      	strh	r2, [r3, #0]
    while( i < gRfalAnalogConfigMgmt.configTblSize )
 8008482:	4b06      	ldr	r3, [pc, #24]	@ (800849c <rfalAnalogConfigSearch+0x108>)
 8008484:	889b      	ldrh	r3, [r3, #4]
 8008486:	2214      	movs	r2, #20
 8008488:	18ba      	adds	r2, r7, r2
 800848a:	8812      	ldrh	r2, [r2, #0]
 800848c:	429a      	cmp	r2, r3
 800848e:	d3c2      	bcc.n	8008416 <rfalAnalogConfigSearch+0x82>
                        );
    } /* for */
    
    return RFAL_ANALOG_CONFIG_LUT_NOT_FOUND;
 8008490:	23ff      	movs	r3, #255	@ 0xff
}
 8008492:	0018      	movs	r0, r3
 8008494:	46bd      	mov	sp, r7
 8008496:	b006      	add	sp, #24
 8008498:	bd80      	pop	{r7, pc}
 800849a:	46c0      	nop			@ (mov r8, r8)
 800849c:	20000244 	.word	0x20000244
 80084a0:	ffff80f0 	.word	0xffff80f0
 80084a4:	0000ffff 	.word	0x0000ffff

080084a8 <rfalIsoDepClearCounters>:
 ******************************************************************************
 */

/*******************************************************************************/
static void rfalIsoDepClearCounters( void )
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	af00      	add	r7, sp, #0
    gIsoDep.cntIRetrys    = 0;
 80084ac:	4b08      	ldr	r3, [pc, #32]	@ (80084d0 <rfalIsoDepClearCounters+0x28>)
 80084ae:	2200      	movs	r2, #0
 80084b0:	715a      	strb	r2, [r3, #5]
    gIsoDep.cntRRetrys    = 0;
 80084b2:	4b07      	ldr	r3, [pc, #28]	@ (80084d0 <rfalIsoDepClearCounters+0x28>)
 80084b4:	2200      	movs	r2, #0
 80084b6:	719a      	strb	r2, [r3, #6]
    gIsoDep.cntSDslRetrys = 0;
 80084b8:	4b05      	ldr	r3, [pc, #20]	@ (80084d0 <rfalIsoDepClearCounters+0x28>)
 80084ba:	2200      	movs	r2, #0
 80084bc:	71da      	strb	r2, [r3, #7]
    gIsoDep.cntSWtxRetrys = 0;
 80084be:	4b04      	ldr	r3, [pc, #16]	@ (80084d0 <rfalIsoDepClearCounters+0x28>)
 80084c0:	2200      	movs	r2, #0
 80084c2:	721a      	strb	r2, [r3, #8]
    gIsoDep.cntSWtxNack   = 0;
 80084c4:	4b02      	ldr	r3, [pc, #8]	@ (80084d0 <rfalIsoDepClearCounters+0x28>)
 80084c6:	2200      	movs	r2, #0
 80084c8:	725a      	strb	r2, [r3, #9]
}
 80084ca:	46c0      	nop			@ (mov r8, r8)
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bd80      	pop	{r7, pc}
 80084d0:	2000024c 	.word	0x2000024c

080084d4 <rfalIsoDepTx>:

/*******************************************************************************/
static ReturnCode rfalIsoDepTx( uint8_t pcb, const uint8_t* txBuf, uint8_t *infBuf, uint16_t infLen, uint32_t fwt )
{
 80084d4:	b590      	push	{r4, r7, lr}
 80084d6:	b08f      	sub	sp, #60	@ 0x3c
 80084d8:	af00      	add	r7, sp, #0
 80084da:	60b9      	str	r1, [r7, #8]
 80084dc:	607a      	str	r2, [r7, #4]
 80084de:	0019      	movs	r1, r3
 80084e0:	240f      	movs	r4, #15
 80084e2:	193b      	adds	r3, r7, r4
 80084e4:	1c02      	adds	r2, r0, #0
 80084e6:	701a      	strb	r2, [r3, #0]
 80084e8:	200c      	movs	r0, #12
 80084ea:	183b      	adds	r3, r7, r0
 80084ec:	1c0a      	adds	r2, r1, #0
 80084ee:	801a      	strh	r2, [r3, #0]
    uint16_t   txBufLen;
    uint8_t    computedPcb;
    rfalTransceiveContext    ctx;

    
    txBlock         = infBuf;                      /* Point to beginning of the INF, and go backwards     */
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	637b      	str	r3, [r7, #52]	@ 0x34
    gIsoDep.lastPCB = pcb;                         /* Store the last PCB sent                             */
 80084f4:	4b5b      	ldr	r3, [pc, #364]	@ (8008664 <rfalIsoDepTx+0x190>)
 80084f6:	193a      	adds	r2, r7, r4
 80084f8:	2128      	movs	r1, #40	@ 0x28
 80084fa:	7812      	ldrb	r2, [r2, #0]
 80084fc:	545a      	strb	r2, [r3, r1]
    
    
    if ( infLen > 0U )
 80084fe:	183b      	adds	r3, r7, r0
 8008500:	881b      	ldrh	r3, [r3, #0]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d009      	beq.n	800851a <rfalIsoDepTx+0x46>
    {
        if ( ((uintptr_t)infBuf - (uintptr_t)txBuf) < gIsoDep.hdrLen ) /* Check that we can fit the header in the given space */
 8008506:	687a      	ldr	r2, [r7, #4]
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	1ad3      	subs	r3, r2, r3
 800850c:	4a55      	ldr	r2, [pc, #340]	@ (8008664 <rfalIsoDepTx+0x190>)
 800850e:	212b      	movs	r1, #43	@ 0x2b
 8008510:	5c52      	ldrb	r2, [r2, r1]
 8008512:	4293      	cmp	r3, r2
 8008514:	d201      	bcs.n	800851a <rfalIsoDepTx+0x46>
        {
            return RFAL_ERR_NOMEM;
 8008516:	2301      	movs	r3, #1
 8008518:	e09f      	b.n	800865a <rfalIsoDepTx+0x186>
    }
    
    
    /*******************************************************************************/
    /* Compute optional PCB bits */
    computedPcb = pcb;
 800851a:	2333      	movs	r3, #51	@ 0x33
 800851c:	18fb      	adds	r3, r7, r3
 800851e:	220f      	movs	r2, #15
 8008520:	18ba      	adds	r2, r7, r2
 8008522:	7812      	ldrb	r2, [r2, #0]
 8008524:	701a      	strb	r2, [r3, #0]
    if (((gIsoDep.did != RFAL_ISODEP_NO_DID) && (gIsoDep.did != RFAL_ISODEP_DID_00)) || ((gIsoDep.did == RFAL_ISODEP_DID_00) && (gIsoDep.lastDID00)) ) { computedPcb |= ISODEP_PCB_DID_BIT;      }
 8008526:	4b4f      	ldr	r3, [pc, #316]	@ (8008664 <rfalIsoDepTx+0x190>)
 8008528:	78db      	ldrb	r3, [r3, #3]
 800852a:	2b10      	cmp	r3, #16
 800852c:	d003      	beq.n	8008536 <rfalIsoDepTx+0x62>
 800852e:	4b4d      	ldr	r3, [pc, #308]	@ (8008664 <rfalIsoDepTx+0x190>)
 8008530:	78db      	ldrb	r3, [r3, #3]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d108      	bne.n	8008548 <rfalIsoDepTx+0x74>
 8008536:	4b4b      	ldr	r3, [pc, #300]	@ (8008664 <rfalIsoDepTx+0x190>)
 8008538:	78db      	ldrb	r3, [r3, #3]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d10b      	bne.n	8008556 <rfalIsoDepTx+0x82>
 800853e:	4b49      	ldr	r3, [pc, #292]	@ (8008664 <rfalIsoDepTx+0x190>)
 8008540:	223c      	movs	r2, #60	@ 0x3c
 8008542:	5c9b      	ldrb	r3, [r3, r2]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d006      	beq.n	8008556 <rfalIsoDepTx+0x82>
 8008548:	2233      	movs	r2, #51	@ 0x33
 800854a:	18bb      	adds	r3, r7, r2
 800854c:	18ba      	adds	r2, r7, r2
 800854e:	7812      	ldrb	r2, [r2, #0]
 8008550:	2108      	movs	r1, #8
 8008552:	430a      	orrs	r2, r1
 8008554:	701a      	strb	r2, [r3, #0]
    if (gIsoDep.nad != RFAL_ISODEP_NO_NAD)                                                                                                             { computedPcb |= ISODEP_PCB_NAD_BIT;      }
 8008556:	4b43      	ldr	r3, [pc, #268]	@ (8008664 <rfalIsoDepTx+0x190>)
 8008558:	791b      	ldrb	r3, [r3, #4]
 800855a:	2bff      	cmp	r3, #255	@ 0xff
 800855c:	d006      	beq.n	800856c <rfalIsoDepTx+0x98>
 800855e:	2233      	movs	r2, #51	@ 0x33
 8008560:	18bb      	adds	r3, r7, r2
 8008562:	18ba      	adds	r2, r7, r2
 8008564:	7812      	ldrb	r2, [r2, #0]
 8008566:	2104      	movs	r1, #4
 8008568:	430a      	orrs	r2, r1
 800856a:	701a      	strb	r2, [r3, #0]
    if ((gIsoDep.isTxChaining) && (rfalIsoDep_PCBisIBlock(computedPcb)) )                                                                              { computedPcb |= ISODEP_PCB_CHAINING_BIT; } 
 800856c:	4b3d      	ldr	r3, [pc, #244]	@ (8008664 <rfalIsoDepTx+0x190>)
 800856e:	7d9b      	ldrb	r3, [r3, #22]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d00c      	beq.n	800858e <rfalIsoDepTx+0xba>
 8008574:	2133      	movs	r1, #51	@ 0x33
 8008576:	187b      	adds	r3, r7, r1
 8008578:	781b      	ldrb	r3, [r3, #0]
 800857a:	22e2      	movs	r2, #226	@ 0xe2
 800857c:	4013      	ands	r3, r2
 800857e:	2b02      	cmp	r3, #2
 8008580:	d105      	bne.n	800858e <rfalIsoDepTx+0xba>
 8008582:	187b      	adds	r3, r7, r1
 8008584:	187a      	adds	r2, r7, r1
 8008586:	7812      	ldrb	r2, [r2, #0]
 8008588:	2110      	movs	r1, #16
 800858a:	430a      	orrs	r2, r1
 800858c:	701a      	strb	r2, [r3, #0]

    
    /*******************************************************************************/
    /* Compute Payload on the given txBuf, start by the PCB | DID | NAD | before INF */
    
    if( (ISODEP_PCB_NAD_BIT & computedPcb) != 0U )
 800858e:	2333      	movs	r3, #51	@ 0x33
 8008590:	18fb      	adds	r3, r7, r3
 8008592:	781b      	ldrb	r3, [r3, #0]
 8008594:	2204      	movs	r2, #4
 8008596:	4013      	ands	r3, r2
 8008598:	b2db      	uxtb	r3, r3
 800859a:	2b00      	cmp	r3, #0
 800859c:	d006      	beq.n	80085ac <rfalIsoDepTx+0xd8>
    {
        *(--txBlock) = gIsoDep.nad;                /* NAD is optional */
 800859e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085a0:	3b01      	subs	r3, #1
 80085a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80085a4:	4b2f      	ldr	r3, [pc, #188]	@ (8008664 <rfalIsoDepTx+0x190>)
 80085a6:	791a      	ldrb	r2, [r3, #4]
 80085a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085aa:	701a      	strb	r2, [r3, #0]
    }
    
    if( (ISODEP_PCB_DID_BIT & computedPcb) != 0U)
 80085ac:	2333      	movs	r3, #51	@ 0x33
 80085ae:	18fb      	adds	r3, r7, r3
 80085b0:	781b      	ldrb	r3, [r3, #0]
 80085b2:	2208      	movs	r2, #8
 80085b4:	4013      	ands	r3, r2
 80085b6:	b2db      	uxtb	r3, r3
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d006      	beq.n	80085ca <rfalIsoDepTx+0xf6>
    {
        *(--txBlock) = gIsoDep.did;               /* DID is optional */
 80085bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085be:	3b01      	subs	r3, #1
 80085c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80085c2:	4b28      	ldr	r3, [pc, #160]	@ (8008664 <rfalIsoDepTx+0x190>)
 80085c4:	78da      	ldrb	r2, [r3, #3]
 80085c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085c8:	701a      	strb	r2, [r3, #0]
    }
    
    *(--txBlock) = computedPcb;                   /* PCB always present */
 80085ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085cc:	3b01      	subs	r3, #1
 80085ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80085d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085d2:	2233      	movs	r2, #51	@ 0x33
 80085d4:	18ba      	adds	r2, r7, r2
 80085d6:	7812      	ldrb	r2, [r2, #0]
 80085d8:	701a      	strb	r2, [r3, #0]
    
    txBufLen = (infLen + (uint16_t)((uintptr_t)infBuf - (uintptr_t)txBlock)); /* Calculate overall buffer size */
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085de:	1ad3      	subs	r3, r2, r3
 80085e0:	b299      	uxth	r1, r3
 80085e2:	2030      	movs	r0, #48	@ 0x30
 80085e4:	183b      	adds	r3, r7, r0
 80085e6:	220c      	movs	r2, #12
 80085e8:	18ba      	adds	r2, r7, r2
 80085ea:	8812      	ldrh	r2, [r2, #0]
 80085ec:	188a      	adds	r2, r1, r2
 80085ee:	801a      	strh	r2, [r3, #0]
    
    if( txBufLen > (gIsoDep.fsx - ISODEP_CRC_LEN) )                        /* Check if msg length violates the maximum frame size FSC */
 80085f0:	183b      	adds	r3, r7, r0
 80085f2:	881a      	ldrh	r2, [r3, #0]
 80085f4:	4b1b      	ldr	r3, [pc, #108]	@ (8008664 <rfalIsoDepTx+0x190>)
 80085f6:	8a9b      	ldrh	r3, [r3, #20]
 80085f8:	3b02      	subs	r3, #2
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d901      	bls.n	8008602 <rfalIsoDepTx+0x12e>
    {
        return RFAL_ERR_NOTSUPP;
 80085fe:	2318      	movs	r3, #24
 8008600:	e02b      	b.n	800865a <rfalIsoDepTx+0x186>
    }
        
    
    rfalCreateByteFlagsTxRxContext( ctx, txBlock, txBufLen, gIsoDep.rxBuf, gIsoDep.rxBufLen, gIsoDep.rxLen, RFAL_TXRX_FLAGS_DEFAULT, ((gIsoDep.role == ISODEP_ROLE_PICC) ? RFAL_FWT_NONE : fwt ) );
 8008602:	2114      	movs	r1, #20
 8008604:	187b      	adds	r3, r7, r1
 8008606:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008608:	601a      	str	r2, [r3, #0]
 800860a:	2330      	movs	r3, #48	@ 0x30
 800860c:	18fb      	adds	r3, r7, r3
 800860e:	881b      	ldrh	r3, [r3, #0]
 8008610:	00db      	lsls	r3, r3, #3
 8008612:	b29a      	uxth	r2, r3
 8008614:	187b      	adds	r3, r7, r1
 8008616:	809a      	strh	r2, [r3, #4]
 8008618:	4b12      	ldr	r3, [pc, #72]	@ (8008664 <rfalIsoDepTx+0x190>)
 800861a:	69da      	ldr	r2, [r3, #28]
 800861c:	187b      	adds	r3, r7, r1
 800861e:	609a      	str	r2, [r3, #8]
 8008620:	4b10      	ldr	r3, [pc, #64]	@ (8008664 <rfalIsoDepTx+0x190>)
 8008622:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8008624:	00db      	lsls	r3, r3, #3
 8008626:	b29a      	uxth	r2, r3
 8008628:	187b      	adds	r3, r7, r1
 800862a:	819a      	strh	r2, [r3, #12]
 800862c:	4b0d      	ldr	r3, [pc, #52]	@ (8008664 <rfalIsoDepTx+0x190>)
 800862e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008630:	187b      	adds	r3, r7, r1
 8008632:	611a      	str	r2, [r3, #16]
 8008634:	187b      	adds	r3, r7, r1
 8008636:	2200      	movs	r2, #0
 8008638:	615a      	str	r2, [r3, #20]
 800863a:	4b0a      	ldr	r3, [pc, #40]	@ (8008664 <rfalIsoDepTx+0x190>)
 800863c:	785b      	ldrb	r3, [r3, #1]
 800863e:	2b01      	cmp	r3, #1
 8008640:	d001      	beq.n	8008646 <rfalIsoDepTx+0x172>
 8008642:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008644:	e001      	b.n	800864a <rfalIsoDepTx+0x176>
 8008646:	2301      	movs	r3, #1
 8008648:	425a      	negs	r2, r3
 800864a:	2114      	movs	r1, #20
 800864c:	187b      	adds	r3, r7, r1
 800864e:	619a      	str	r2, [r3, #24]
    return rfalStartTransceive( &ctx );
 8008650:	187b      	adds	r3, r7, r1
 8008652:	0018      	movs	r0, r3
 8008654:	f7f8 ffde 	bl	8001614 <rfalStartTransceive>
 8008658:	0003      	movs	r3, r0
}
 800865a:	0018      	movs	r0, r3
 800865c:	46bd      	mov	sp, r7
 800865e:	b00f      	add	sp, #60	@ 0x3c
 8008660:	bd90      	pop	{r4, r7, pc}
 8008662:	46c0      	nop			@ (mov r8, r8)
 8008664:	2000024c 	.word	0x2000024c

08008668 <rfalIsoDepHandleControlMsg>:

/*******************************************************************************/
static ReturnCode rfalIsoDepHandleControlMsg( rfalIsoDepControlMsg controlMsg, uint8_t param )
{
 8008668:	b590      	push	{r4, r7, lr}
 800866a:	b087      	sub	sp, #28
 800866c:	af02      	add	r7, sp, #8
 800866e:	0002      	movs	r2, r0
 8008670:	1dfb      	adds	r3, r7, #7
 8008672:	701a      	strb	r2, [r3, #0]
 8008674:	1dbb      	adds	r3, r7, #6
 8008676:	1c0a      	adds	r2, r1, #0
 8008678:	701a      	strb	r2, [r3, #0]
    uint8_t  pcb;   
    uint8_t  infLen;
    uint32_t fwtTemp;
    
    infLen  = 0;
 800867a:	230e      	movs	r3, #14
 800867c:	18fb      	adds	r3, r7, r3
 800867e:	2200      	movs	r2, #0
 8008680:	701a      	strb	r2, [r3, #0]
    fwtTemp = (gIsoDep.fwt + gIsoDep.dFwt);
 8008682:	4b66      	ldr	r3, [pc, #408]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 8008684:	68da      	ldr	r2, [r3, #12]
 8008686:	4b65      	ldr	r3, [pc, #404]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 8008688:	691b      	ldr	r3, [r3, #16]
 800868a:	18d3      	adds	r3, r2, r3
 800868c:	60bb      	str	r3, [r7, #8]
    RFAL_MEMSET( gIsoDep.ctrlBuf, 0x00, ISODEP_CONTROLMSG_BUF_LEN );
 800868e:	4b64      	ldr	r3, [pc, #400]	@ (8008820 <rfalIsoDepHandleControlMsg+0x1b8>)
 8008690:	2204      	movs	r2, #4
 8008692:	2100      	movs	r1, #0
 8008694:	0018      	movs	r0, r3
 8008696:	f006 f899 	bl	800e7cc <memset>
    
    switch( controlMsg )
 800869a:	1dfb      	adds	r3, r7, #7
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	2b03      	cmp	r3, #3
 80086a0:	d100      	bne.n	80086a4 <rfalIsoDepHandleControlMsg+0x3c>
 80086a2:	e089      	b.n	80087b8 <rfalIsoDepHandleControlMsg+0x150>
 80086a4:	dd00      	ble.n	80086a8 <rfalIsoDepHandleControlMsg+0x40>
 80086a6:	e0a3      	b.n	80087f0 <rfalIsoDepHandleControlMsg+0x188>
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	d03f      	beq.n	800872c <rfalIsoDepHandleControlMsg+0xc4>
 80086ac:	dd00      	ble.n	80086b0 <rfalIsoDepHandleControlMsg+0x48>
 80086ae:	e09f      	b.n	80087f0 <rfalIsoDepHandleControlMsg+0x188>
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d002      	beq.n	80086ba <rfalIsoDepHandleControlMsg+0x52>
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d019      	beq.n	80086ec <rfalIsoDepHandleControlMsg+0x84>
 80086b8:	e09a      	b.n	80087f0 <rfalIsoDepHandleControlMsg+0x188>
    {
        /*******************************************************************************/
        case ISODEP_R_ACK:
            
            if( gIsoDep.cntRRetrys++ > gIsoDep.maxRetriesR )
 80086ba:	4b58      	ldr	r3, [pc, #352]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 80086bc:	799b      	ldrb	r3, [r3, #6]
 80086be:	1c5a      	adds	r2, r3, #1
 80086c0:	b2d1      	uxtb	r1, r2
 80086c2:	4a56      	ldr	r2, [pc, #344]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 80086c4:	7191      	strb	r1, [r2, #6]
 80086c6:	4a55      	ldr	r2, [pc, #340]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 80086c8:	2140      	movs	r1, #64	@ 0x40
 80086ca:	5c52      	ldrb	r2, [r2, r1]
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d901      	bls.n	80086d4 <rfalIsoDepHandleControlMsg+0x6c>
            {
                return RFAL_ERR_TIMEOUT; /* NFC Forum mandates timeout or transmission error depending on previous errors */
 80086d0:	2304      	movs	r3, #4
 80086d2:	e09e      	b.n	8008812 <rfalIsoDepHandleControlMsg+0x1aa>
            }
            
            pcb = rfalIsoDep_PCBRACK( gIsoDep.blockNumber );
 80086d4:	4b51      	ldr	r3, [pc, #324]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 80086d6:	789b      	ldrb	r3, [r3, #2]
 80086d8:	2201      	movs	r2, #1
 80086da:	4013      	ands	r3, r2
 80086dc:	b2da      	uxtb	r2, r3
 80086de:	230f      	movs	r3, #15
 80086e0:	18fb      	adds	r3, r7, r3
 80086e2:	215e      	movs	r1, #94	@ 0x5e
 80086e4:	4249      	negs	r1, r1
 80086e6:	430a      	orrs	r2, r1
 80086e8:	701a      	strb	r2, [r3, #0]
            break;
 80086ea:	e083      	b.n	80087f4 <rfalIsoDepHandleControlMsg+0x18c>
            
            
        /*******************************************************************************/
        case ISODEP_R_NAK:
            
            if( ( gIsoDep.cntRRetrys++ >  gIsoDep.maxRetriesR   )   ||      /* Max R Block retries reached */
 80086ec:	4b4b      	ldr	r3, [pc, #300]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 80086ee:	799b      	ldrb	r3, [r3, #6]
 80086f0:	1c5a      	adds	r2, r3, #1
 80086f2:	b2d1      	uxtb	r1, r2
 80086f4:	4a49      	ldr	r2, [pc, #292]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 80086f6:	7191      	strb	r1, [r2, #6]
 80086f8:	4a48      	ldr	r2, [pc, #288]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 80086fa:	2140      	movs	r1, #64	@ 0x40
 80086fc:	5c52      	ldrb	r2, [r2, r1]
 80086fe:	4293      	cmp	r3, r2
 8008700:	d806      	bhi.n	8008710 <rfalIsoDepHandleControlMsg+0xa8>
                ( gIsoDep.cntSWtxNack  >= gIsoDep.maxRetriesSnWTX )   )     /* Max number PICC is allowed to respond with S(WTX) to R(NAK) */
 8008702:	4b46      	ldr	r3, [pc, #280]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 8008704:	7a5a      	ldrb	r2, [r3, #9]
 8008706:	4b45      	ldr	r3, [pc, #276]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 8008708:	2143      	movs	r1, #67	@ 0x43
 800870a:	5c5b      	ldrb	r3, [r3, r1]
            if( ( gIsoDep.cntRRetrys++ >  gIsoDep.maxRetriesR   )   ||      /* Max R Block retries reached */
 800870c:	429a      	cmp	r2, r3
 800870e:	d301      	bcc.n	8008714 <rfalIsoDepHandleControlMsg+0xac>
            {
                return RFAL_ERR_TIMEOUT;
 8008710:	2304      	movs	r3, #4
 8008712:	e07e      	b.n	8008812 <rfalIsoDepHandleControlMsg+0x1aa>
            }
            
            pcb = rfalIsoDep_PCBRNAK( gIsoDep.blockNumber );
 8008714:	4b41      	ldr	r3, [pc, #260]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 8008716:	789b      	ldrb	r3, [r3, #2]
 8008718:	2201      	movs	r2, #1
 800871a:	4013      	ands	r3, r2
 800871c:	b2da      	uxtb	r2, r3
 800871e:	230f      	movs	r3, #15
 8008720:	18fb      	adds	r3, r7, r3
 8008722:	214e      	movs	r1, #78	@ 0x4e
 8008724:	4249      	negs	r1, r1
 8008726:	430a      	orrs	r2, r1
 8008728:	701a      	strb	r2, [r3, #0]
            break;
 800872a:	e063      	b.n	80087f4 <rfalIsoDepHandleControlMsg+0x18c>
            
            
        /*******************************************************************************/
        case ISODEP_S_WTX:

            if( (gIsoDep.cntSWtxRetrys++ > gIsoDep.maxRetriesSWTX) && (gIsoDep.maxRetriesSWTX != RFAL_ISODEP_MAX_WTX_RETRYS_ULTD) )
 800872c:	4b3b      	ldr	r3, [pc, #236]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 800872e:	7a1b      	ldrb	r3, [r3, #8]
 8008730:	1c5a      	adds	r2, r3, #1
 8008732:	b2d1      	uxtb	r1, r2
 8008734:	4a39      	ldr	r2, [pc, #228]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 8008736:	7211      	strb	r1, [r2, #8]
 8008738:	4a38      	ldr	r2, [pc, #224]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 800873a:	2142      	movs	r1, #66	@ 0x42
 800873c:	5c52      	ldrb	r2, [r2, r1]
 800873e:	4293      	cmp	r3, r2
 8008740:	d906      	bls.n	8008750 <rfalIsoDepHandleControlMsg+0xe8>
 8008742:	4b36      	ldr	r3, [pc, #216]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 8008744:	2242      	movs	r2, #66	@ 0x42
 8008746:	5c9b      	ldrb	r3, [r3, r2]
 8008748:	2bff      	cmp	r3, #255	@ 0xff
 800874a:	d001      	beq.n	8008750 <rfalIsoDepHandleControlMsg+0xe8>
            {
                return RFAL_ERR_PROTO;
 800874c:	230b      	movs	r3, #11
 800874e:	e060      	b.n	8008812 <rfalIsoDepHandleControlMsg+0x1aa>
            }
            
            /* Check if WTXM is valid */
            if( ! rfalIsoDep_isWTXMValid(param) )
 8008750:	1dbb      	adds	r3, r7, #6
 8008752:	781b      	ldrb	r3, [r3, #0]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d003      	beq.n	8008760 <rfalIsoDepHandleControlMsg+0xf8>
 8008758:	1dbb      	adds	r3, r7, #6
 800875a:	781b      	ldrb	r3, [r3, #0]
 800875c:	2b3b      	cmp	r3, #59	@ 0x3b
 800875e:	d901      	bls.n	8008764 <rfalIsoDepHandleControlMsg+0xfc>
            {
                return RFAL_ERR_PROTO;
 8008760:	230b      	movs	r3, #11
 8008762:	e056      	b.n	8008812 <rfalIsoDepHandleControlMsg+0x1aa>
            }
            
            if( gIsoDep.role == ISODEP_ROLE_PCD )
 8008764:	4b2d      	ldr	r3, [pc, #180]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 8008766:	785b      	ldrb	r3, [r3, #1]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d112      	bne.n	8008792 <rfalIsoDepHandleControlMsg+0x12a>
            {
                /* Calculate temp Wait Time eXtension */ 
                fwtTemp = (gIsoDep.fwt * param);
 800876c:	4b2b      	ldr	r3, [pc, #172]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 800876e:	68db      	ldr	r3, [r3, #12]
 8008770:	1dba      	adds	r2, r7, #6
 8008772:	7812      	ldrb	r2, [r2, #0]
 8008774:	4353      	muls	r3, r2
 8008776:	60bb      	str	r3, [r7, #8]
                fwtTemp = RFAL_MIN( RFAL_ISODEP_MAX_FWT, fwtTemp );
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	2280      	movs	r2, #128	@ 0x80
 800877c:	04d2      	lsls	r2, r2, #19
 800877e:	4293      	cmp	r3, r2
 8008780:	d901      	bls.n	8008786 <rfalIsoDepHandleControlMsg+0x11e>
 8008782:	2380      	movs	r3, #128	@ 0x80
 8008784:	04db      	lsls	r3, r3, #19
 8008786:	60bb      	str	r3, [r7, #8]
                fwtTemp += gIsoDep.dFwt;
 8008788:	4b24      	ldr	r3, [pc, #144]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 800878a:	691b      	ldr	r3, [r3, #16]
 800878c:	68ba      	ldr	r2, [r7, #8]
 800878e:	18d3      	adds	r3, r2, r3
 8008790:	60bb      	str	r3, [r7, #8]
            }
            
            pcb = ISODEP_PCB_SWTX;
 8008792:	230f      	movs	r3, #15
 8008794:	18fb      	adds	r3, r7, r3
 8008796:	22f2      	movs	r2, #242	@ 0xf2
 8008798:	701a      	strb	r2, [r3, #0]
            gIsoDep.ctrlBuf[ RFAL_ISODEP_PCB_LEN + RFAL_ISODEP_DID_LEN + infLen++] = param;
 800879a:	220e      	movs	r2, #14
 800879c:	18bb      	adds	r3, r7, r2
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	18ba      	adds	r2, r7, r2
 80087a2:	1c59      	adds	r1, r3, #1
 80087a4:	7011      	strb	r1, [r2, #0]
 80087a6:	3302      	adds	r3, #2
 80087a8:	4a1c      	ldr	r2, [pc, #112]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 80087aa:	2146      	movs	r1, #70	@ 0x46
 80087ac:	18d3      	adds	r3, r2, r3
 80087ae:	185b      	adds	r3, r3, r1
 80087b0:	1dba      	adds	r2, r7, #6
 80087b2:	7812      	ldrb	r2, [r2, #0]
 80087b4:	701a      	strb	r2, [r3, #0]
            break;
 80087b6:	e01d      	b.n	80087f4 <rfalIsoDepHandleControlMsg+0x18c>
            
            
        /*******************************************************************************/
        case ISODEP_S_DSL:
            
            if( gIsoDep.cntSDslRetrys++ > gIsoDep.maxRetriesSDSL )
 80087b8:	4b18      	ldr	r3, [pc, #96]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 80087ba:	79db      	ldrb	r3, [r3, #7]
 80087bc:	1c5a      	adds	r2, r3, #1
 80087be:	b2d1      	uxtb	r1, r2
 80087c0:	4a16      	ldr	r2, [pc, #88]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 80087c2:	71d1      	strb	r1, [r2, #7]
 80087c4:	4a15      	ldr	r2, [pc, #84]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 80087c6:	2141      	movs	r1, #65	@ 0x41
 80087c8:	5c52      	ldrb	r2, [r2, r1]
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d901      	bls.n	80087d2 <rfalIsoDepHandleControlMsg+0x16a>
            {
                return RFAL_ERR_TIMEOUT; /* NFC Forum mandates timeout or transmission error depending on previous errors */
 80087ce:	2304      	movs	r3, #4
 80087d0:	e01f      	b.n	8008812 <rfalIsoDepHandleControlMsg+0x1aa>
            }
            
            if( gIsoDep.role == ISODEP_ROLE_PCD )
 80087d2:	4b12      	ldr	r3, [pc, #72]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 80087d4:	785b      	ldrb	r3, [r3, #1]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d105      	bne.n	80087e6 <rfalIsoDepHandleControlMsg+0x17e>
            {
                /* Digital 1.0 - 13.2.7.3 Poller must wait fwtDEACTIVATION */
                fwtTemp = ISODEP_FWT_DEACTIVATION;
 80087da:	238c      	movs	r3, #140	@ 0x8c
 80087dc:	025b      	lsls	r3, r3, #9
 80087de:	60bb      	str	r3, [r7, #8]
                gIsoDep.state = ISODEP_ST_PCD_WAIT_DSL;
 80087e0:	4b0e      	ldr	r3, [pc, #56]	@ (800881c <rfalIsoDepHandleControlMsg+0x1b4>)
 80087e2:	2203      	movs	r2, #3
 80087e4:	701a      	strb	r2, [r3, #0]
            }
            pcb = ISODEP_PCB_SDSL;
 80087e6:	230f      	movs	r3, #15
 80087e8:	18fb      	adds	r3, r7, r3
 80087ea:	22c2      	movs	r2, #194	@ 0xc2
 80087ec:	701a      	strb	r2, [r3, #0]
            break;
 80087ee:	e001      	b.n	80087f4 <rfalIsoDepHandleControlMsg+0x18c>
        
        /*******************************************************************************/
        default:
            return RFAL_ERR_INTERNAL;
 80087f0:	230c      	movs	r3, #12
 80087f2:	e00e      	b.n	8008812 <rfalIsoDepHandleControlMsg+0x1aa>
    }
    
    return rfalIsoDepTx( pcb, gIsoDep.ctrlBuf, &gIsoDep.ctrlBuf[RFAL_ISODEP_PCB_LEN + RFAL_ISODEP_DID_LEN], infLen, fwtTemp );
 80087f4:	230e      	movs	r3, #14
 80087f6:	18fb      	adds	r3, r7, r3
 80087f8:	781b      	ldrb	r3, [r3, #0]
 80087fa:	b29c      	uxth	r4, r3
 80087fc:	4a09      	ldr	r2, [pc, #36]	@ (8008824 <rfalIsoDepHandleControlMsg+0x1bc>)
 80087fe:	4908      	ldr	r1, [pc, #32]	@ (8008820 <rfalIsoDepHandleControlMsg+0x1b8>)
 8008800:	230f      	movs	r3, #15
 8008802:	18fb      	adds	r3, r7, r3
 8008804:	7818      	ldrb	r0, [r3, #0]
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	9300      	str	r3, [sp, #0]
 800880a:	0023      	movs	r3, r4
 800880c:	f7ff fe62 	bl	80084d4 <rfalIsoDepTx>
 8008810:	0003      	movs	r3, r0
}
 8008812:	0018      	movs	r0, r3
 8008814:	46bd      	mov	sp, r7
 8008816:	b005      	add	sp, #20
 8008818:	bd90      	pop	{r4, r7, pc}
 800881a:	46c0      	nop			@ (mov r8, r8)
 800881c:	2000024c 	.word	0x2000024c
 8008820:	20000292 	.word	0x20000292
 8008824:	20000294 	.word	0x20000294

08008828 <rfalIsoDepInitialize>:
 */


/*******************************************************************************/
void rfalIsoDepInitialize( void )
{
 8008828:	b580      	push	{r7, lr}
 800882a:	af00      	add	r7, sp, #0
    gIsoDep.state        = ISODEP_ST_IDLE;
 800882c:	4b3a      	ldr	r3, [pc, #232]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 800882e:	2200      	movs	r2, #0
 8008830:	701a      	strb	r2, [r3, #0]
    gIsoDep.role         = ISODEP_ROLE_PCD;
 8008832:	4b39      	ldr	r3, [pc, #228]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 8008834:	2200      	movs	r2, #0
 8008836:	705a      	strb	r2, [r3, #1]
    gIsoDep.did          = RFAL_ISODEP_NO_DID;
 8008838:	4b37      	ldr	r3, [pc, #220]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 800883a:	2210      	movs	r2, #16
 800883c:	70da      	strb	r2, [r3, #3]
    gIsoDep.nad          = RFAL_ISODEP_NO_NAD;
 800883e:	4b36      	ldr	r3, [pc, #216]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 8008840:	22ff      	movs	r2, #255	@ 0xff
 8008842:	711a      	strb	r2, [r3, #4]
    gIsoDep.blockNumber  = 0;
 8008844:	4b34      	ldr	r3, [pc, #208]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 8008846:	2200      	movs	r2, #0
 8008848:	709a      	strb	r2, [r3, #2]
    gIsoDep.isTxChaining = false;
 800884a:	4b33      	ldr	r3, [pc, #204]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 800884c:	2200      	movs	r2, #0
 800884e:	759a      	strb	r2, [r3, #22]
    gIsoDep.isRxChaining = false;
 8008850:	4b31      	ldr	r3, [pc, #196]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 8008852:	2200      	movs	r2, #0
 8008854:	75da      	strb	r2, [r3, #23]
    gIsoDep.lastDID00    = false;
 8008856:	4b30      	ldr	r3, [pc, #192]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 8008858:	223c      	movs	r2, #60	@ 0x3c
 800885a:	2100      	movs	r1, #0
 800885c:	5499      	strb	r1, [r3, r2]
    gIsoDep.lastPCB      = ISODEP_PCB_INVALID;
 800885e:	4b2e      	ldr	r3, [pc, #184]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 8008860:	2228      	movs	r2, #40	@ 0x28
 8008862:	2140      	movs	r1, #64	@ 0x40
 8008864:	5499      	strb	r1, [r3, r2]
    gIsoDep.fsx          = (uint16_t)RFAL_ISODEP_FSX_16;
 8008866:	4b2c      	ldr	r3, [pc, #176]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 8008868:	2210      	movs	r2, #16
 800886a:	829a      	strh	r2, [r3, #20]
    gIsoDep.ourFsx       = (uint16_t)RFAL_ISODEP_FSX_16;
 800886c:	4b2a      	ldr	r3, [pc, #168]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 800886e:	2210      	movs	r2, #16
 8008870:	84da      	strh	r2, [r3, #38]	@ 0x26
    gIsoDep.hdrLen       = RFAL_ISODEP_PCB_LEN;
 8008872:	4b29      	ldr	r3, [pc, #164]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 8008874:	222b      	movs	r2, #43	@ 0x2b
 8008876:	2101      	movs	r1, #1
 8008878:	5499      	strb	r1, [r3, r2]
    
    gIsoDep.rxLen        = NULL;
 800887a:	4b27      	ldr	r3, [pc, #156]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 800887c:	2200      	movs	r2, #0
 800887e:	631a      	str	r2, [r3, #48]	@ 0x30
    gIsoDep.rxBuf        = NULL;
 8008880:	4b25      	ldr	r3, [pc, #148]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 8008882:	2200      	movs	r2, #0
 8008884:	61da      	str	r2, [r3, #28]
    gIsoDep.rxBufInfPos  = 0U;
 8008886:	4b24      	ldr	r3, [pc, #144]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 8008888:	2225      	movs	r2, #37	@ 0x25
 800888a:	2100      	movs	r1, #0
 800888c:	5499      	strb	r1, [r3, r2]
    gIsoDep.txBufInfPos  = 0U;
 800888e:	4b22      	ldr	r3, [pc, #136]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 8008890:	2224      	movs	r2, #36	@ 0x24
 8008892:	2100      	movs	r1, #0
 8008894:	5499      	strb	r1, [r3, r2]
    
    gIsoDep.isTxPending  = false;
 8008896:	4b20      	ldr	r3, [pc, #128]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 8008898:	223d      	movs	r2, #61	@ 0x3d
 800889a:	2100      	movs	r1, #0
 800889c:	5499      	strb	r1, [r3, r2]
    gIsoDep.isWait4WTX   = false;
 800889e:	4b1e      	ldr	r3, [pc, #120]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 80088a0:	223e      	movs	r2, #62	@ 0x3e
 80088a2:	2100      	movs	r1, #0
 80088a4:	5499      	strb	r1, [r3, r2]
    
    gIsoDep.compMode         = RFAL_COMPLIANCE_MODE_NFC;
 80088a6:	4b1c      	ldr	r3, [pc, #112]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 80088a8:	2245      	movs	r2, #69	@ 0x45
 80088aa:	2100      	movs	r1, #0
 80088ac:	5499      	strb	r1, [r3, r2]
    gIsoDep.maxRetriesR      = RFAL_ISODEP_MAX_R_RETRYS;
 80088ae:	4b1a      	ldr	r3, [pc, #104]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 80088b0:	2240      	movs	r2, #64	@ 0x40
 80088b2:	2103      	movs	r1, #3
 80088b4:	5499      	strb	r1, [r3, r2]
    gIsoDep.maxRetriesI      = RFAL_ISODEP_MAX_I_RETRYS;
 80088b6:	4b18      	ldr	r3, [pc, #96]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 80088b8:	223f      	movs	r2, #63	@ 0x3f
 80088ba:	2102      	movs	r1, #2
 80088bc:	5499      	strb	r1, [r3, r2]
    gIsoDep.maxRetriesSDSL   = RFAL_ISODEP_MAX_DSL_RETRYS;
 80088be:	4b16      	ldr	r3, [pc, #88]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 80088c0:	2241      	movs	r2, #65	@ 0x41
 80088c2:	2100      	movs	r1, #0
 80088c4:	5499      	strb	r1, [r3, r2]
    gIsoDep.maxRetriesSWTX   = RFAL_ISODEP_MAX_WTX_RETRYS;
 80088c6:	4b14      	ldr	r3, [pc, #80]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 80088c8:	2242      	movs	r2, #66	@ 0x42
 80088ca:	2114      	movs	r1, #20
 80088cc:	5499      	strb	r1, [r3, r2]
    gIsoDep.maxRetriesSnWTX  = RFAL_ISODEP_MAX_WTX_NACK_RETRYS;
 80088ce:	4b12      	ldr	r3, [pc, #72]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 80088d0:	2243      	movs	r2, #67	@ 0x43
 80088d2:	2103      	movs	r1, #3
 80088d4:	5499      	strb	r1, [r3, r2]
    gIsoDep.maxRetriesRATS   = RFAL_ISODEP_RATS_RETRIES;
 80088d6:	4b10      	ldr	r3, [pc, #64]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 80088d8:	2244      	movs	r2, #68	@ 0x44
 80088da:	2101      	movs	r1, #1
 80088dc:	5499      	strb	r1, [r3, r2]
    
    gIsoDep.APDURxPos       = 0;
 80088de:	4b0e      	ldr	r3, [pc, #56]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 80088e0:	22b6      	movs	r2, #182	@ 0xb6
 80088e2:	2100      	movs	r1, #0
 80088e4:	5299      	strh	r1, [r3, r2]
    gIsoDep.APDUTxPos       = 0;
 80088e6:	4b0c      	ldr	r3, [pc, #48]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 80088e8:	22b4      	movs	r2, #180	@ 0xb4
 80088ea:	2100      	movs	r1, #0
 80088ec:	5299      	strh	r1, [r3, r2]
    gIsoDep.APDUParam.rxLen = NULL;
 80088ee:	4b0a      	ldr	r3, [pc, #40]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 80088f0:	229c      	movs	r2, #156	@ 0x9c
 80088f2:	2100      	movs	r1, #0
 80088f4:	5099      	str	r1, [r3, r2]
    gIsoDep.APDUParam.rxBuf = NULL;
 80088f6:	4b08      	ldr	r3, [pc, #32]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 80088f8:	2298      	movs	r2, #152	@ 0x98
 80088fa:	2100      	movs	r1, #0
 80088fc:	5099      	str	r1, [r3, r2]
    gIsoDep.APDUParam.txBuf = NULL;
 80088fe:	4b06      	ldr	r3, [pc, #24]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 8008900:	2290      	movs	r2, #144	@ 0x90
 8008902:	2100      	movs	r1, #0
 8008904:	5099      	str	r1, [r3, r2]
    
    rfalIsoDepClearCounters();
 8008906:	f7ff fdcf 	bl	80084a8 <rfalIsoDepClearCounters>
    
    /* Destroy any ongoing WTX timer */
    rfalIsoDepTimerDestroy( gIsoDep.WTXTimer );
    gIsoDep.WTXTimer = 0U;
 800890a:	4b03      	ldr	r3, [pc, #12]	@ (8008918 <rfalIsoDepInitialize+0xf0>)
 800890c:	2200      	movs	r2, #0
 800890e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008910:	46c0      	nop			@ (mov r8, r8)
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}
 8008916:	46c0      	nop			@ (mov r8, r8)
 8008918:	2000024c 	.word	0x2000024c

0800891c <rfalIsoDepInitializeWithParams>:
                                     uint8_t maxRetriesSnWTX,
                                     uint8_t maxRetriesSWTX,
                                     uint8_t maxRetriesSDSL,
                                     uint8_t maxRetriesI,
                                     uint8_t maxRetriesRATS )
{
 800891c:	b5b0      	push	{r4, r5, r7, lr}
 800891e:	b082      	sub	sp, #8
 8008920:	af00      	add	r7, sp, #0
 8008922:	0005      	movs	r5, r0
 8008924:	000c      	movs	r4, r1
 8008926:	0010      	movs	r0, r2
 8008928:	0019      	movs	r1, r3
 800892a:	1dfb      	adds	r3, r7, #7
 800892c:	1c2a      	adds	r2, r5, #0
 800892e:	701a      	strb	r2, [r3, #0]
 8008930:	1dbb      	adds	r3, r7, #6
 8008932:	1c22      	adds	r2, r4, #0
 8008934:	701a      	strb	r2, [r3, #0]
 8008936:	1d7b      	adds	r3, r7, #5
 8008938:	1c02      	adds	r2, r0, #0
 800893a:	701a      	strb	r2, [r3, #0]
 800893c:	1d3b      	adds	r3, r7, #4
 800893e:	1c0a      	adds	r2, r1, #0
 8008940:	701a      	strb	r2, [r3, #0]
    rfalIsoDepInitialize();
 8008942:	f7ff ff71 	bl	8008828 <rfalIsoDepInitialize>
    
    gIsoDep.compMode        = compMode;
 8008946:	4b15      	ldr	r3, [pc, #84]	@ (800899c <rfalIsoDepInitializeWithParams+0x80>)
 8008948:	1dfa      	adds	r2, r7, #7
 800894a:	2145      	movs	r1, #69	@ 0x45
 800894c:	7812      	ldrb	r2, [r2, #0]
 800894e:	545a      	strb	r2, [r3, r1]
    gIsoDep.maxRetriesR     = maxRetriesR;
 8008950:	4b12      	ldr	r3, [pc, #72]	@ (800899c <rfalIsoDepInitializeWithParams+0x80>)
 8008952:	1dba      	adds	r2, r7, #6
 8008954:	2140      	movs	r1, #64	@ 0x40
 8008956:	7812      	ldrb	r2, [r2, #0]
 8008958:	545a      	strb	r2, [r3, r1]
    gIsoDep.maxRetriesSnWTX = maxRetriesSnWTX;
 800895a:	4b10      	ldr	r3, [pc, #64]	@ (800899c <rfalIsoDepInitializeWithParams+0x80>)
 800895c:	1d7a      	adds	r2, r7, #5
 800895e:	2143      	movs	r1, #67	@ 0x43
 8008960:	7812      	ldrb	r2, [r2, #0]
 8008962:	545a      	strb	r2, [r3, r1]
    gIsoDep.maxRetriesSWTX  = maxRetriesSWTX;
 8008964:	4b0d      	ldr	r3, [pc, #52]	@ (800899c <rfalIsoDepInitializeWithParams+0x80>)
 8008966:	1d3a      	adds	r2, r7, #4
 8008968:	2142      	movs	r1, #66	@ 0x42
 800896a:	7812      	ldrb	r2, [r2, #0]
 800896c:	545a      	strb	r2, [r3, r1]
    gIsoDep.maxRetriesSDSL  = maxRetriesSDSL;
 800896e:	4a0b      	ldr	r2, [pc, #44]	@ (800899c <rfalIsoDepInitializeWithParams+0x80>)
 8008970:	2318      	movs	r3, #24
 8008972:	18fb      	adds	r3, r7, r3
 8008974:	2141      	movs	r1, #65	@ 0x41
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	5453      	strb	r3, [r2, r1]
    gIsoDep.maxRetriesI     = maxRetriesI;
 800897a:	4b08      	ldr	r3, [pc, #32]	@ (800899c <rfalIsoDepInitializeWithParams+0x80>)
 800897c:	221c      	movs	r2, #28
 800897e:	18ba      	adds	r2, r7, r2
 8008980:	213f      	movs	r1, #63	@ 0x3f
 8008982:	7812      	ldrb	r2, [r2, #0]
 8008984:	545a      	strb	r2, [r3, r1]
    gIsoDep.maxRetriesRATS  = maxRetriesRATS;
 8008986:	4b05      	ldr	r3, [pc, #20]	@ (800899c <rfalIsoDepInitializeWithParams+0x80>)
 8008988:	2220      	movs	r2, #32
 800898a:	18ba      	adds	r2, r7, r2
 800898c:	2144      	movs	r1, #68	@ 0x44
 800898e:	7812      	ldrb	r2, [r2, #0]
 8008990:	545a      	strb	r2, [r3, r1]
}
 8008992:	46c0      	nop			@ (mov r8, r8)
 8008994:	46bd      	mov	sp, r7
 8008996:	b002      	add	sp, #8
 8008998:	bdb0      	pop	{r4, r5, r7, pc}
 800899a:	46c0      	nop			@ (mov r8, r8)
 800899c:	2000024c 	.word	0x2000024c

080089a0 <rfalIsoDepDataExchangePCD>:


#if RFAL_FEATURE_ISO_DEP_POLL
/*******************************************************************************/
static ReturnCode rfalIsoDepDataExchangePCD( uint16_t *outActRxLen, bool *outIsChaining )
{
 80089a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089a2:	b087      	sub	sp, #28
 80089a4:	af02      	add	r7, sp, #8
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]
    ReturnCode ret;
    uint8_t    rxPCB;
    
    /* Check out parameters */
    if( (outActRxLen == NULL) || (outIsChaining == NULL) )
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d002      	beq.n	80089b6 <rfalIsoDepDataExchangePCD+0x16>
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d101      	bne.n	80089ba <rfalIsoDepDataExchangePCD+0x1a>
    {
        return RFAL_ERR_PARAM;
 80089b6:	2307      	movs	r3, #7
 80089b8:	e293      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
    }    
    
    *outIsChaining = false;
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	2200      	movs	r2, #0
 80089be:	701a      	strb	r2, [r3, #0]
        
    /* Calculate header required and check if the buffers InfPositions are suitable */    
    gIsoDep.hdrLen = RFAL_ISODEP_PCB_LEN;
 80089c0:	4bb8      	ldr	r3, [pc, #736]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 80089c2:	222b      	movs	r2, #43	@ 0x2b
 80089c4:	2101      	movs	r1, #1
 80089c6:	5499      	strb	r1, [r3, r2]
    if ((gIsoDep.did != RFAL_ISODEP_NO_DID) && (gIsoDep.did != RFAL_ISODEP_DID_00))  { gIsoDep.hdrLen  += RFAL_ISODEP_DID_LEN;  }
 80089c8:	4bb6      	ldr	r3, [pc, #728]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 80089ca:	78db      	ldrb	r3, [r3, #3]
 80089cc:	2b10      	cmp	r3, #16
 80089ce:	d00b      	beq.n	80089e8 <rfalIsoDepDataExchangePCD+0x48>
 80089d0:	4bb4      	ldr	r3, [pc, #720]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 80089d2:	78db      	ldrb	r3, [r3, #3]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d007      	beq.n	80089e8 <rfalIsoDepDataExchangePCD+0x48>
 80089d8:	4bb2      	ldr	r3, [pc, #712]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 80089da:	222b      	movs	r2, #43	@ 0x2b
 80089dc:	5c9b      	ldrb	r3, [r3, r2]
 80089de:	3301      	adds	r3, #1
 80089e0:	b2d9      	uxtb	r1, r3
 80089e2:	4bb0      	ldr	r3, [pc, #704]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 80089e4:	222b      	movs	r2, #43	@ 0x2b
 80089e6:	5499      	strb	r1, [r3, r2]
    if (gIsoDep.nad != RFAL_ISODEP_NO_NAD)  { gIsoDep.hdrLen  += RFAL_ISODEP_NAD_LEN;  }
 80089e8:	4bae      	ldr	r3, [pc, #696]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 80089ea:	791b      	ldrb	r3, [r3, #4]
 80089ec:	2bff      	cmp	r3, #255	@ 0xff
 80089ee:	d007      	beq.n	8008a00 <rfalIsoDepDataExchangePCD+0x60>
 80089f0:	4bac      	ldr	r3, [pc, #688]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 80089f2:	222b      	movs	r2, #43	@ 0x2b
 80089f4:	5c9b      	ldrb	r3, [r3, r2]
 80089f6:	3301      	adds	r3, #1
 80089f8:	b2d9      	uxtb	r1, r3
 80089fa:	4baa      	ldr	r3, [pc, #680]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 80089fc:	222b      	movs	r2, #43	@ 0x2b
 80089fe:	5499      	strb	r1, [r3, r2]
    
    /* Check if there is enough space before the infPos to append ISO-DEP headers on rx and tx */
    if( (gIsoDep.rxBufInfPos < gIsoDep.hdrLen) || (gIsoDep.txBufInfPos < gIsoDep.hdrLen) )
 8008a00:	4ba8      	ldr	r3, [pc, #672]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008a02:	2225      	movs	r2, #37	@ 0x25
 8008a04:	5c9a      	ldrb	r2, [r3, r2]
 8008a06:	4ba7      	ldr	r3, [pc, #668]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008a08:	212b      	movs	r1, #43	@ 0x2b
 8008a0a:	5c5b      	ldrb	r3, [r3, r1]
 8008a0c:	429a      	cmp	r2, r3
 8008a0e:	d307      	bcc.n	8008a20 <rfalIsoDepDataExchangePCD+0x80>
 8008a10:	4ba4      	ldr	r3, [pc, #656]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008a12:	2224      	movs	r2, #36	@ 0x24
 8008a14:	5c9a      	ldrb	r2, [r3, r2]
 8008a16:	4ba3      	ldr	r3, [pc, #652]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008a18:	212b      	movs	r1, #43	@ 0x2b
 8008a1a:	5c5b      	ldrb	r3, [r3, r1]
 8008a1c:	429a      	cmp	r2, r3
 8008a1e:	d201      	bcs.n	8008a24 <rfalIsoDepDataExchangePCD+0x84>
    {
        return RFAL_ERR_PARAM;
 8008a20:	2307      	movs	r3, #7
 8008a22:	e25e      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
    }
    
    /*******************************************************************************/
    switch( gIsoDep.state )
 8008a24:	4b9f      	ldr	r3, [pc, #636]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008a26:	781b      	ldrb	r3, [r3, #0]
 8008a28:	2b03      	cmp	r3, #3
 8008a2a:	dd00      	ble.n	8008a2e <rfalIsoDepDataExchangePCD+0x8e>
 8008a2c:	e257      	b.n	8008ede <rfalIsoDepDataExchangePCD+0x53e>
 8008a2e:	2b02      	cmp	r3, #2
 8008a30:	da33      	bge.n	8008a9a <rfalIsoDepDataExchangePCD+0xfa>
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d002      	beq.n	8008a3c <rfalIsoDepDataExchangePCD+0x9c>
 8008a36:	2b01      	cmp	r3, #1
 8008a38:	d002      	beq.n	8008a40 <rfalIsoDepDataExchangePCD+0xa0>
            /* fall through */
          
        /*******************************************************************************/
        default:               /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            /* MISRA 16.4: no empty default (comment will suffice) */
            break;
 8008a3a:	e250      	b.n	8008ede <rfalIsoDepDataExchangePCD+0x53e>
            return RFAL_ERR_NONE;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	e250      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
            ret = rfalIsoDepTx( rfalIsoDep_PCBIBlock( gIsoDep.blockNumber ), gIsoDep.txBuf, &gIsoDep.txBuf[gIsoDep.txBufInfPos], gIsoDep.txBufLen, (gIsoDep.fwt + gIsoDep.dFwt) );
 8008a40:	4b98      	ldr	r3, [pc, #608]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008a42:	789b      	ldrb	r3, [r3, #2]
 8008a44:	2201      	movs	r2, #1
 8008a46:	4013      	ands	r3, r2
 8008a48:	b2db      	uxtb	r3, r3
 8008a4a:	2202      	movs	r2, #2
 8008a4c:	4313      	orrs	r3, r2
 8008a4e:	b2d8      	uxtb	r0, r3
 8008a50:	4b94      	ldr	r3, [pc, #592]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008a52:	6999      	ldr	r1, [r3, #24]
 8008a54:	4b93      	ldr	r3, [pc, #588]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008a56:	699b      	ldr	r3, [r3, #24]
 8008a58:	4a92      	ldr	r2, [pc, #584]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008a5a:	2424      	movs	r4, #36	@ 0x24
 8008a5c:	5d12      	ldrb	r2, [r2, r4]
 8008a5e:	189d      	adds	r5, r3, r2
 8008a60:	4b90      	ldr	r3, [pc, #576]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008a62:	8c1e      	ldrh	r6, [r3, #32]
 8008a64:	4b8f      	ldr	r3, [pc, #572]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008a66:	68da      	ldr	r2, [r3, #12]
 8008a68:	4b8e      	ldr	r3, [pc, #568]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008a6a:	691b      	ldr	r3, [r3, #16]
 8008a6c:	18d3      	adds	r3, r2, r3
 8008a6e:	220e      	movs	r2, #14
 8008a70:	18bc      	adds	r4, r7, r2
 8008a72:	9300      	str	r3, [sp, #0]
 8008a74:	0033      	movs	r3, r6
 8008a76:	002a      	movs	r2, r5
 8008a78:	f7ff fd2c 	bl	80084d4 <rfalIsoDepTx>
 8008a7c:	0003      	movs	r3, r0
 8008a7e:	8023      	strh	r3, [r4, #0]
            switch( ret )
 8008a80:	220e      	movs	r2, #14
 8008a82:	18bb      	adds	r3, r7, r2
 8008a84:	881b      	ldrh	r3, [r3, #0]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d103      	bne.n	8008a92 <rfalIsoDepDataExchangePCD+0xf2>
                  gIsoDep.state = ISODEP_ST_PCD_RX;
 8008a8a:	4b86      	ldr	r3, [pc, #536]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008a8c:	2202      	movs	r2, #2
 8008a8e:	701a      	strb	r2, [r3, #0]
                  break;
 8008a90:	e003      	b.n	8008a9a <rfalIsoDepDataExchangePCD+0xfa>
                  return ret;
 8008a92:	230e      	movs	r3, #14
 8008a94:	18fb      	adds	r3, r7, r3
 8008a96:	881b      	ldrh	r3, [r3, #0]
 8008a98:	e223      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
            ret = rfalGetTransceiveStatus();
 8008a9a:	250e      	movs	r5, #14
 8008a9c:	197c      	adds	r4, r7, r5
 8008a9e:	f7f8 ff8d 	bl	80019bc <rfalGetTransceiveStatus>
 8008aa2:	0003      	movs	r3, r0
 8008aa4:	8023      	strh	r3, [r4, #0]
            switch( ret )
 8008aa6:	197b      	adds	r3, r7, r5
 8008aa8:	881b      	ldrh	r3, [r3, #0]
 8008aaa:	2b28      	cmp	r3, #40	@ 0x28
 8008aac:	dc50      	bgt.n	8008b50 <rfalIsoDepDataExchangePCD+0x1b0>
 8008aae:	2b15      	cmp	r3, #21
 8008ab0:	da0a      	bge.n	8008ac8 <rfalIsoDepDataExchangePCD+0x128>
 8008ab2:	2b09      	cmp	r3, #9
 8008ab4:	d013      	beq.n	8008ade <rfalIsoDepDataExchangePCD+0x13e>
 8008ab6:	dc4b      	bgt.n	8008b50 <rfalIsoDepDataExchangePCD+0x1b0>
 8008ab8:	2b04      	cmp	r3, #4
 8008aba:	d010      	beq.n	8008ade <rfalIsoDepDataExchangePCD+0x13e>
 8008abc:	dc48      	bgt.n	8008b50 <rfalIsoDepDataExchangePCD+0x1b0>
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d04a      	beq.n	8008b58 <rfalIsoDepDataExchangePCD+0x1b8>
 8008ac2:	2b02      	cmp	r3, #2
 8008ac4:	d042      	beq.n	8008b4c <rfalIsoDepDataExchangePCD+0x1ac>
 8008ac6:	e043      	b.n	8008b50 <rfalIsoDepDataExchangePCD+0x1b0>
 8008ac8:	3b15      	subs	r3, #21
 8008aca:	4a77      	ldr	r2, [pc, #476]	@ (8008ca8 <rfalIsoDepDataExchangePCD+0x308>)
 8008acc:	40da      	lsrs	r2, r3
 8008ace:	0013      	movs	r3, r2
 8008ad0:	2201      	movs	r2, #1
 8008ad2:	4013      	ands	r3, r2
 8008ad4:	1e5a      	subs	r2, r3, #1
 8008ad6:	4193      	sbcs	r3, r2
 8008ad8:	b2db      	uxtb	r3, r3
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d038      	beq.n	8008b50 <rfalIsoDepDataExchangePCD+0x1b0>
                    if( gIsoDep.isRxChaining )
 8008ade:	4b71      	ldr	r3, [pc, #452]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008ae0:	7ddb      	ldrb	r3, [r3, #23]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d00e      	beq.n	8008b04 <rfalIsoDepDataExchangePCD+0x164>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_R_ACK, RFAL_ISODEP_NO_PARAM ) );
 8008ae6:	250e      	movs	r5, #14
 8008ae8:	197c      	adds	r4, r7, r5
 8008aea:	2100      	movs	r1, #0
 8008aec:	2000      	movs	r0, #0
 8008aee:	f7ff fdbb 	bl	8008668 <rfalIsoDepHandleControlMsg>
 8008af2:	0003      	movs	r3, r0
 8008af4:	8023      	strh	r3, [r4, #0]
 8008af6:	197b      	adds	r3, r7, r5
 8008af8:	881b      	ldrh	r3, [r3, #0]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d024      	beq.n	8008b48 <rfalIsoDepDataExchangePCD+0x1a8>
 8008afe:	197b      	adds	r3, r7, r5
 8008b00:	881b      	ldrh	r3, [r3, #0]
 8008b02:	e1ee      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                    else if( gIsoDep.state == ISODEP_ST_PCD_WAIT_DSL )
 8008b04:	4b67      	ldr	r3, [pc, #412]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	2b03      	cmp	r3, #3
 8008b0a:	d10e      	bne.n	8008b2a <rfalIsoDepDataExchangePCD+0x18a>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_S_DSL, RFAL_ISODEP_NO_PARAM ) );
 8008b0c:	250e      	movs	r5, #14
 8008b0e:	197c      	adds	r4, r7, r5
 8008b10:	2100      	movs	r1, #0
 8008b12:	2003      	movs	r0, #3
 8008b14:	f7ff fda8 	bl	8008668 <rfalIsoDepHandleControlMsg>
 8008b18:	0003      	movs	r3, r0
 8008b1a:	8023      	strh	r3, [r4, #0]
 8008b1c:	197b      	adds	r3, r7, r5
 8008b1e:	881b      	ldrh	r3, [r3, #0]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d011      	beq.n	8008b48 <rfalIsoDepDataExchangePCD+0x1a8>
 8008b24:	197b      	adds	r3, r7, r5
 8008b26:	881b      	ldrh	r3, [r3, #0]
 8008b28:	e1db      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_R_NAK, RFAL_ISODEP_NO_PARAM ) );
 8008b2a:	250e      	movs	r5, #14
 8008b2c:	197c      	adds	r4, r7, r5
 8008b2e:	2100      	movs	r1, #0
 8008b30:	2001      	movs	r0, #1
 8008b32:	f7ff fd99 	bl	8008668 <rfalIsoDepHandleControlMsg>
 8008b36:	0003      	movs	r3, r0
 8008b38:	8023      	strh	r3, [r4, #0]
 8008b3a:	197b      	adds	r3, r7, r5
 8008b3c:	881b      	ldrh	r3, [r3, #0]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d002      	beq.n	8008b48 <rfalIsoDepDataExchangePCD+0x1a8>
 8008b42:	197b      	adds	r3, r7, r5
 8008b44:	881b      	ldrh	r3, [r3, #0]
 8008b46:	e1cc      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                    return RFAL_ERR_BUSY;
 8008b48:	2302      	movs	r3, #2
 8008b4a:	e1ca      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                    return RFAL_ERR_BUSY;  /* Debug purposes */
 8008b4c:	2302      	movs	r3, #2
 8008b4e:	e1c8      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                    return ret;
 8008b50:	230e      	movs	r3, #14
 8008b52:	18fb      	adds	r3, r7, r3
 8008b54:	881b      	ldrh	r3, [r3, #0]
 8008b56:	e1c4      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                    break;
 8008b58:	46c0      	nop			@ (mov r8, r8)
            (*outActRxLen) = rfalConvBitsToBytes( *outActRxLen );
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	881b      	ldrh	r3, [r3, #0]
 8008b5e:	3307      	adds	r3, #7
 8008b60:	08db      	lsrs	r3, r3, #3
 8008b62:	b29a      	uxth	r2, r3
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	801a      	strh	r2, [r3, #0]
            if( ((*outActRxLen) < gIsoDep.hdrLen) || ((*outActRxLen) >= gIsoDep.ourFsx) )
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	881b      	ldrh	r3, [r3, #0]
 8008b6c:	4a4d      	ldr	r2, [pc, #308]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008b6e:	212b      	movs	r1, #43	@ 0x2b
 8008b70:	5c52      	ldrb	r2, [r2, r1]
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d305      	bcc.n	8008b82 <rfalIsoDepDataExchangePCD+0x1e2>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	881a      	ldrh	r2, [r3, #0]
 8008b7a:	4b4a      	ldr	r3, [pc, #296]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008b7c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008b7e:	429a      	cmp	r2, r3
 8008b80:	d301      	bcc.n	8008b86 <rfalIsoDepDataExchangePCD+0x1e6>
                return RFAL_ERR_PROTO;
 8008b82:	230b      	movs	r3, #11
 8008b84:	e1ad      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
            rxPCB = gIsoDep.rxBuf[ ISODEP_PCB_POS ];
 8008b86:	4b47      	ldr	r3, [pc, #284]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008b88:	69da      	ldr	r2, [r3, #28]
 8008b8a:	210d      	movs	r1, #13
 8008b8c:	187b      	adds	r3, r7, r1
 8008b8e:	7812      	ldrb	r2, [r2, #0]
 8008b90:	701a      	strb	r2, [r3, #0]
            if( (gIsoDep.compMode == RFAL_COMPLIANCE_MODE_EMV) && ( rfalIsoDep_PCBhasDID(rxPCB) || rfalIsoDep_PCBhasNAD(rxPCB)) )
 8008b92:	4b44      	ldr	r3, [pc, #272]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008b94:	2245      	movs	r2, #69	@ 0x45
 8008b96:	5c9b      	ldrb	r3, [r3, r2]
 8008b98:	2b01      	cmp	r3, #1
 8008b9a:	d10b      	bne.n	8008bb4 <rfalIsoDepDataExchangePCD+0x214>
 8008b9c:	187b      	adds	r3, r7, r1
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	2208      	movs	r2, #8
 8008ba2:	4013      	ands	r3, r2
 8008ba4:	d104      	bne.n	8008bb0 <rfalIsoDepDataExchangePCD+0x210>
 8008ba6:	187b      	adds	r3, r7, r1
 8008ba8:	781b      	ldrb	r3, [r3, #0]
 8008baa:	2204      	movs	r2, #4
 8008bac:	4013      	ands	r3, r2
 8008bae:	d001      	beq.n	8008bb4 <rfalIsoDepDataExchangePCD+0x214>
                return RFAL_ERR_PROTO;
 8008bb0:	230b      	movs	r3, #11
 8008bb2:	e196      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
            if( (gIsoDep.did != RFAL_ISODEP_NO_DID) && (gIsoDep.did != RFAL_ISODEP_DID_00) && ( (!rfalIsoDep_PCBhasDID(rxPCB)) || (gIsoDep.did != gIsoDep.rxBuf[ ISODEP_DID_POS ])) )
 8008bb4:	4b3b      	ldr	r3, [pc, #236]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008bb6:	78db      	ldrb	r3, [r3, #3]
 8008bb8:	2b10      	cmp	r3, #16
 8008bba:	d013      	beq.n	8008be4 <rfalIsoDepDataExchangePCD+0x244>
 8008bbc:	4b39      	ldr	r3, [pc, #228]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008bbe:	78db      	ldrb	r3, [r3, #3]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d00f      	beq.n	8008be4 <rfalIsoDepDataExchangePCD+0x244>
 8008bc4:	230d      	movs	r3, #13
 8008bc6:	18fb      	adds	r3, r7, r3
 8008bc8:	781b      	ldrb	r3, [r3, #0]
 8008bca:	2208      	movs	r2, #8
 8008bcc:	4013      	ands	r3, r2
 8008bce:	d007      	beq.n	8008be0 <rfalIsoDepDataExchangePCD+0x240>
 8008bd0:	4b34      	ldr	r3, [pc, #208]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008bd2:	78da      	ldrb	r2, [r3, #3]
 8008bd4:	4b33      	ldr	r3, [pc, #204]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008bd6:	69db      	ldr	r3, [r3, #28]
 8008bd8:	3301      	adds	r3, #1
 8008bda:	781b      	ldrb	r3, [r3, #0]
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	d001      	beq.n	8008be4 <rfalIsoDepDataExchangePCD+0x244>
                return RFAL_ERR_PROTO;
 8008be0:	230b      	movs	r3, #11
 8008be2:	e17e      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
            if( rfalIsoDep_PCBisSBlock(rxPCB) )
 8008be4:	210d      	movs	r1, #13
 8008be6:	187b      	adds	r3, r7, r1
 8008be8:	781b      	ldrb	r3, [r3, #0]
 8008bea:	22c7      	movs	r2, #199	@ 0xc7
 8008bec:	4013      	ands	r3, r2
 8008bee:	2bc2      	cmp	r3, #194	@ 0xc2
 8008bf0:	d15c      	bne.n	8008cac <rfalIsoDepDataExchangePCD+0x30c>
                if( rfalIsoDep_PCBisSWTX(rxPCB) )
 8008bf2:	187b      	adds	r3, r7, r1
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	22c7      	movs	r2, #199	@ 0xc7
 8008bf8:	4013      	ands	r3, r2
 8008bfa:	2bc2      	cmp	r3, #194	@ 0xc2
 8008bfc:	d13c      	bne.n	8008c78 <rfalIsoDepDataExchangePCD+0x2d8>
 8008bfe:	187b      	adds	r3, r7, r1
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	2230      	movs	r2, #48	@ 0x30
 8008c04:	4013      	ands	r3, r2
 8008c06:	2b30      	cmp	r3, #48	@ 0x30
 8008c08:	d136      	bne.n	8008c78 <rfalIsoDepDataExchangePCD+0x2d8>
                    if( rfalIsoDep_PCBisRNAK( gIsoDep.lastPCB ) )
 8008c0a:	4b26      	ldr	r3, [pc, #152]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008c0c:	2228      	movs	r2, #40	@ 0x28
 8008c0e:	5c9b      	ldrb	r3, [r3, r2]
 8008c10:	001a      	movs	r2, r3
 8008c12:	23e6      	movs	r3, #230	@ 0xe6
 8008c14:	4013      	ands	r3, r2
 8008c16:	2ba2      	cmp	r3, #162	@ 0xa2
 8008c18:	d110      	bne.n	8008c3c <rfalIsoDepDataExchangePCD+0x29c>
 8008c1a:	4b22      	ldr	r3, [pc, #136]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008c1c:	2228      	movs	r2, #40	@ 0x28
 8008c1e:	5c9b      	ldrb	r3, [r3, r2]
 8008c20:	001a      	movs	r2, r3
 8008c22:	2310      	movs	r3, #16
 8008c24:	4013      	ands	r3, r2
 8008c26:	d009      	beq.n	8008c3c <rfalIsoDepDataExchangePCD+0x29c>
                        gIsoDep.cntSWtxNack++;        /* Count S(WTX) upon R(NAK) */
 8008c28:	4b1e      	ldr	r3, [pc, #120]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008c2a:	7a5b      	ldrb	r3, [r3, #9]
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	b2da      	uxtb	r2, r3
 8008c30:	4b1c      	ldr	r3, [pc, #112]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008c32:	725a      	strb	r2, [r3, #9]
                        gIsoDep.cntRRetrys = 0;       /* Reset R-Block counter has PICC has responded */
 8008c34:	4b1b      	ldr	r3, [pc, #108]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008c36:	2200      	movs	r2, #0
 8008c38:	719a      	strb	r2, [r3, #6]
 8008c3a:	e002      	b.n	8008c42 <rfalIsoDepDataExchangePCD+0x2a2>
                        gIsoDep.cntSWtxNack = 0;      /* Reset R(NACK)->S(WTX) counter */
 8008c3c:	4b19      	ldr	r3, [pc, #100]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008c3e:	2200      	movs	r2, #0
 8008c40:	725a      	strb	r2, [r3, #9]
                    RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_S_WTX, rfalIsoDep_GetWTXM(gIsoDep.rxBuf[gIsoDep.hdrLen]) ) );                    
 8008c42:	4b18      	ldr	r3, [pc, #96]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008c44:	69db      	ldr	r3, [r3, #28]
 8008c46:	4a17      	ldr	r2, [pc, #92]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008c48:	212b      	movs	r1, #43	@ 0x2b
 8008c4a:	5c52      	ldrb	r2, [r2, r1]
 8008c4c:	189b      	adds	r3, r3, r2
 8008c4e:	781b      	ldrb	r3, [r3, #0]
 8008c50:	223f      	movs	r2, #63	@ 0x3f
 8008c52:	4013      	ands	r3, r2
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	250e      	movs	r5, #14
 8008c58:	197c      	adds	r4, r7, r5
 8008c5a:	0019      	movs	r1, r3
 8008c5c:	2002      	movs	r0, #2
 8008c5e:	f7ff fd03 	bl	8008668 <rfalIsoDepHandleControlMsg>
 8008c62:	0003      	movs	r3, r0
 8008c64:	8023      	strh	r3, [r4, #0]
 8008c66:	197b      	adds	r3, r7, r5
 8008c68:	881b      	ldrh	r3, [r3, #0]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d002      	beq.n	8008c74 <rfalIsoDepDataExchangePCD+0x2d4>
 8008c6e:	197b      	adds	r3, r7, r5
 8008c70:	881b      	ldrh	r3, [r3, #0]
 8008c72:	e136      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                    return RFAL_ERR_BUSY;
 8008c74:	2302      	movs	r3, #2
 8008c76:	e134      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                if( rfalIsoDep_PCBisSDeselect(rxPCB) )
 8008c78:	210d      	movs	r1, #13
 8008c7a:	187b      	adds	r3, r7, r1
 8008c7c:	781b      	ldrb	r3, [r3, #0]
 8008c7e:	22c7      	movs	r2, #199	@ 0xc7
 8008c80:	4013      	ands	r3, r2
 8008c82:	2bc2      	cmp	r3, #194	@ 0xc2
 8008c84:	d10c      	bne.n	8008ca0 <rfalIsoDepDataExchangePCD+0x300>
 8008c86:	187b      	adds	r3, r7, r1
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	2230      	movs	r2, #48	@ 0x30
 8008c8c:	4013      	ands	r3, r2
 8008c8e:	d107      	bne.n	8008ca0 <rfalIsoDepDataExchangePCD+0x300>
                    if( gIsoDep.state == ISODEP_ST_PCD_WAIT_DSL )
 8008c90:	4b04      	ldr	r3, [pc, #16]	@ (8008ca4 <rfalIsoDepDataExchangePCD+0x304>)
 8008c92:	781b      	ldrb	r3, [r3, #0]
 8008c94:	2b03      	cmp	r3, #3
 8008c96:	d103      	bne.n	8008ca0 <rfalIsoDepDataExchangePCD+0x300>
                        rfalIsoDepInitialize();         /* Session finished reInit vars */
 8008c98:	f7ff fdc6 	bl	8008828 <rfalIsoDepInitialize>
                        return RFAL_ERR_NONE;
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	e120      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                return RFAL_ERR_PROTO;
 8008ca0:	230b      	movs	r3, #11
 8008ca2:	e11e      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
 8008ca4:	2000024c 	.word	0x2000024c
 8008ca8:	00080041 	.word	0x00080041
            else if( rfalIsoDep_PCBisRBlock(rxPCB) )
 8008cac:	210d      	movs	r1, #13
 8008cae:	187b      	adds	r3, r7, r1
 8008cb0:	781b      	ldrb	r3, [r3, #0]
 8008cb2:	22e6      	movs	r2, #230	@ 0xe6
 8008cb4:	4013      	ands	r3, r2
 8008cb6:	2ba2      	cmp	r3, #162	@ 0xa2
 8008cb8:	d141      	bne.n	8008d3e <rfalIsoDepDataExchangePCD+0x39e>
                if( rfalIsoDep_PCBisRACK(rxPCB) )                            /* Check if is a R-ACK */
 8008cba:	187b      	adds	r3, r7, r1
 8008cbc:	781b      	ldrb	r3, [r3, #0]
 8008cbe:	22e6      	movs	r2, #230	@ 0xe6
 8008cc0:	4013      	ands	r3, r2
 8008cc2:	2ba2      	cmp	r3, #162	@ 0xa2
 8008cc4:	d139      	bne.n	8008d3a <rfalIsoDepDataExchangePCD+0x39a>
 8008cc6:	187b      	adds	r3, r7, r1
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	2210      	movs	r2, #16
 8008ccc:	4013      	ands	r3, r2
 8008cce:	d134      	bne.n	8008d3a <rfalIsoDepDataExchangePCD+0x39a>
                    if( rfalIsoDep_GetBN(rxPCB) == gIsoDep.blockNumber )     /* Expected block number  */
 8008cd0:	187b      	adds	r3, r7, r1
 8008cd2:	781b      	ldrb	r3, [r3, #0]
 8008cd4:	2201      	movs	r2, #1
 8008cd6:	4013      	ands	r3, r2
 8008cd8:	4a84      	ldr	r2, [pc, #528]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008cda:	7892      	ldrb	r2, [r2, #2]
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d117      	bne.n	8008d10 <rfalIsoDepDataExchangePCD+0x370>
                        gIsoDep.blockNumber = rfalIsoDep_PCBNextBN( gIsoDep.blockNumber );
 8008ce0:	4b82      	ldr	r3, [pc, #520]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008ce2:	789b      	ldrb	r3, [r3, #2]
 8008ce4:	2201      	movs	r2, #1
 8008ce6:	4013      	ands	r3, r2
 8008ce8:	b2db      	uxtb	r3, r3
 8008cea:	425a      	negs	r2, r3
 8008cec:	4153      	adcs	r3, r2
 8008cee:	b2db      	uxtb	r3, r3
 8008cf0:	001a      	movs	r2, r3
 8008cf2:	4b7e      	ldr	r3, [pc, #504]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008cf4:	709a      	strb	r2, [r3, #2]
                        if( !gIsoDep.isTxChaining )
 8008cf6:	4b7d      	ldr	r3, [pc, #500]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008cf8:	7d9b      	ldrb	r3, [r3, #22]
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	4053      	eors	r3, r2
 8008cfe:	b2db      	uxtb	r3, r3
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d001      	beq.n	8008d08 <rfalIsoDepDataExchangePCD+0x368>
                            return RFAL_ERR_PROTO;
 8008d04:	230b      	movs	r3, #11
 8008d06:	e0ec      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                        rfalIsoDepClearCounters();
 8008d08:	f7ff fbce 	bl	80084a8 <rfalIsoDepClearCounters>
                        return RFAL_ERR_NONE;  /* This block has been transmitted */
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	e0e8      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                        if( gIsoDep.cntIRetrys++ < gIsoDep.maxRetriesI )
 8008d10:	4b76      	ldr	r3, [pc, #472]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008d12:	795b      	ldrb	r3, [r3, #5]
 8008d14:	1c5a      	adds	r2, r3, #1
 8008d16:	b2d1      	uxtb	r1, r2
 8008d18:	4a74      	ldr	r2, [pc, #464]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008d1a:	7151      	strb	r1, [r2, #5]
 8008d1c:	4a73      	ldr	r2, [pc, #460]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008d1e:	213f      	movs	r1, #63	@ 0x3f
 8008d20:	5c52      	ldrb	r2, [r2, r1]
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d207      	bcs.n	8008d36 <rfalIsoDepDataExchangePCD+0x396>
                            gIsoDep.cntRRetrys = 0;            /* Clear R counter only */
 8008d26:	4b71      	ldr	r3, [pc, #452]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008d28:	2200      	movs	r2, #0
 8008d2a:	719a      	strb	r2, [r3, #6]
                            gIsoDep.state = ISODEP_ST_PCD_TX;
 8008d2c:	4b6f      	ldr	r3, [pc, #444]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008d2e:	2201      	movs	r2, #1
 8008d30:	701a      	strb	r2, [r3, #0]
                            return RFAL_ERR_BUSY;
 8008d32:	2302      	movs	r3, #2
 8008d34:	e0d5      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                        return RFAL_ERR_TIMEOUT; /* NFC Forum mandates timeout or transmission error depending on previous errors */
 8008d36:	2304      	movs	r3, #4
 8008d38:	e0d3      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                    return RFAL_ERR_PROTO;
 8008d3a:	230b      	movs	r3, #11
 8008d3c:	e0d1      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
            else if( rfalIsoDep_PCBisIBlock(rxPCB) )
 8008d3e:	210d      	movs	r1, #13
 8008d40:	187b      	adds	r3, r7, r1
 8008d42:	781b      	ldrb	r3, [r3, #0]
 8008d44:	22e2      	movs	r2, #226	@ 0xe2
 8008d46:	4013      	ands	r3, r2
 8008d48:	2b02      	cmp	r3, #2
 8008d4a:	d000      	beq.n	8008d4e <rfalIsoDepDataExchangePCD+0x3ae>
 8008d4c:	e0c5      	b.n	8008eda <rfalIsoDepDataExchangePCD+0x53a>
                if( rfalIsoDep_PCBisChaining(rxPCB) )
 8008d4e:	187b      	adds	r3, r7, r1
 8008d50:	781b      	ldrb	r3, [r3, #0]
 8008d52:	2210      	movs	r2, #16
 8008d54:	4013      	ands	r3, r2
 8008d56:	d064      	beq.n	8008e22 <rfalIsoDepDataExchangePCD+0x482>
                    gIsoDep.isRxChaining = true;
 8008d58:	4b64      	ldr	r3, [pc, #400]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	75da      	strb	r2, [r3, #23]
                    *outIsChaining       = true;
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	2201      	movs	r2, #1
 8008d62:	701a      	strb	r2, [r3, #0]
                    if( rfalIsoDep_GetBN(rxPCB) == gIsoDep.blockNumber )
 8008d64:	187b      	adds	r3, r7, r1
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	2201      	movs	r2, #1
 8008d6a:	4013      	ands	r3, r2
 8008d6c:	4a5f      	ldr	r2, [pc, #380]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008d6e:	7892      	ldrb	r2, [r2, #2]
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d145      	bne.n	8008e00 <rfalIsoDepDataExchangePCD+0x460>
                        rfalIsoDep_ToggleBN( gIsoDep.blockNumber );
 8008d74:	4b5d      	ldr	r3, [pc, #372]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008d76:	789b      	ldrb	r3, [r3, #2]
 8008d78:	2201      	movs	r2, #1
 8008d7a:	4013      	ands	r3, r2
 8008d7c:	b2db      	uxtb	r3, r3
 8008d7e:	425a      	negs	r2, r3
 8008d80:	4153      	adcs	r3, r2
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	001a      	movs	r2, r3
 8008d86:	4b59      	ldr	r3, [pc, #356]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008d88:	709a      	strb	r2, [r3, #2]
                        rfalIsoDepClearCounters();  /* Clear counters in case R counter is already at max */
 8008d8a:	f7ff fb8d 	bl	80084a8 <rfalIsoDepClearCounters>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_R_ACK, RFAL_ISODEP_NO_PARAM ) );
 8008d8e:	250e      	movs	r5, #14
 8008d90:	197c      	adds	r4, r7, r5
 8008d92:	2100      	movs	r1, #0
 8008d94:	2000      	movs	r0, #0
 8008d96:	f7ff fc67 	bl	8008668 <rfalIsoDepHandleControlMsg>
 8008d9a:	0003      	movs	r3, r0
 8008d9c:	8023      	strh	r3, [r4, #0]
 8008d9e:	197b      	adds	r3, r7, r5
 8008da0:	881b      	ldrh	r3, [r3, #0]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d002      	beq.n	8008dac <rfalIsoDepDataExchangePCD+0x40c>
 8008da6:	197b      	adds	r3, r7, r5
 8008da8:	881b      	ldrh	r3, [r3, #0]
 8008daa:	e09a      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                        *outActRxLen -= gIsoDep.hdrLen;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	881b      	ldrh	r3, [r3, #0]
 8008db0:	4a4e      	ldr	r2, [pc, #312]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008db2:	212b      	movs	r1, #43	@ 0x2b
 8008db4:	5c52      	ldrb	r2, [r2, r1]
 8008db6:	1a9b      	subs	r3, r3, r2
 8008db8:	b29a      	uxth	r2, r3
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	801a      	strh	r2, [r3, #0]
                        if( (gIsoDep.hdrLen != gIsoDep.rxBufInfPos) && (*outActRxLen > 0U) )
 8008dbe:	4b4b      	ldr	r3, [pc, #300]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008dc0:	222b      	movs	r2, #43	@ 0x2b
 8008dc2:	5c9a      	ldrb	r2, [r3, r2]
 8008dc4:	4b49      	ldr	r3, [pc, #292]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008dc6:	2125      	movs	r1, #37	@ 0x25
 8008dc8:	5c5b      	ldrb	r3, [r3, r1]
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d014      	beq.n	8008df8 <rfalIsoDepDataExchangePCD+0x458>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	881b      	ldrh	r3, [r3, #0]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d010      	beq.n	8008df8 <rfalIsoDepDataExchangePCD+0x458>
                            RFAL_MEMMOVE( &gIsoDep.rxBuf[gIsoDep.rxBufInfPos], &gIsoDep.rxBuf[gIsoDep.hdrLen], *outActRxLen );
 8008dd6:	4b45      	ldr	r3, [pc, #276]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008dd8:	69db      	ldr	r3, [r3, #28]
 8008dda:	4a44      	ldr	r2, [pc, #272]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008ddc:	2125      	movs	r1, #37	@ 0x25
 8008dde:	5c52      	ldrb	r2, [r2, r1]
 8008de0:	1898      	adds	r0, r3, r2
 8008de2:	4b42      	ldr	r3, [pc, #264]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008de4:	69db      	ldr	r3, [r3, #28]
 8008de6:	4a41      	ldr	r2, [pc, #260]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008de8:	212b      	movs	r1, #43	@ 0x2b
 8008dea:	5c52      	ldrb	r2, [r2, r1]
 8008dec:	1899      	adds	r1, r3, r2
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	881b      	ldrh	r3, [r3, #0]
 8008df2:	001a      	movs	r2, r3
 8008df4:	f005 fcd8 	bl	800e7a8 <memmove>
                        rfalIsoDepClearCounters();
 8008df8:	f7ff fb56 	bl	80084a8 <rfalIsoDepClearCounters>
                        return RFAL_ERR_AGAIN;       /* Send Again signalling to run again, but some chaining data has arrived */
 8008dfc:	230d      	movs	r3, #13
 8008dfe:	e070      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_R_ACK, RFAL_ISODEP_NO_PARAM ) );                        
 8008e00:	250e      	movs	r5, #14
 8008e02:	197c      	adds	r4, r7, r5
 8008e04:	2100      	movs	r1, #0
 8008e06:	2000      	movs	r0, #0
 8008e08:	f7ff fc2e 	bl	8008668 <rfalIsoDepHandleControlMsg>
 8008e0c:	0003      	movs	r3, r0
 8008e0e:	8023      	strh	r3, [r4, #0]
 8008e10:	197b      	adds	r3, r7, r5
 8008e12:	881b      	ldrh	r3, [r3, #0]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d002      	beq.n	8008e1e <rfalIsoDepDataExchangePCD+0x47e>
 8008e18:	197b      	adds	r3, r7, r5
 8008e1a:	881b      	ldrh	r3, [r3, #0]
 8008e1c:	e061      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                    return RFAL_ERR_BUSY;
 8008e1e:	2302      	movs	r3, #2
 8008e20:	e05f      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                gIsoDep.isRxChaining = false; /* clear PICC chaining flag */                
 8008e22:	4b32      	ldr	r3, [pc, #200]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008e24:	2200      	movs	r2, #0
 8008e26:	75da      	strb	r2, [r3, #23]
                if( rfalIsoDep_GetBN(rxPCB) == gIsoDep.blockNumber )
 8008e28:	230d      	movs	r3, #13
 8008e2a:	18fb      	adds	r3, r7, r3
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	2201      	movs	r2, #1
 8008e30:	4013      	ands	r3, r2
 8008e32:	4a2e      	ldr	r2, [pc, #184]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008e34:	7892      	ldrb	r2, [r2, #2]
 8008e36:	4293      	cmp	r3, r2
 8008e38:	d137      	bne.n	8008eaa <rfalIsoDepDataExchangePCD+0x50a>
                    rfalIsoDep_ToggleBN( gIsoDep.blockNumber );
 8008e3a:	4b2c      	ldr	r3, [pc, #176]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008e3c:	789b      	ldrb	r3, [r3, #2]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	4013      	ands	r3, r2
 8008e42:	b2db      	uxtb	r3, r3
 8008e44:	425a      	negs	r2, r3
 8008e46:	4153      	adcs	r3, r2
 8008e48:	b2db      	uxtb	r3, r3
 8008e4a:	001a      	movs	r2, r3
 8008e4c:	4b27      	ldr	r3, [pc, #156]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008e4e:	709a      	strb	r2, [r3, #2]
                    *outActRxLen -= gIsoDep.hdrLen;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	881b      	ldrh	r3, [r3, #0]
 8008e54:	4a25      	ldr	r2, [pc, #148]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008e56:	212b      	movs	r1, #43	@ 0x2b
 8008e58:	5c52      	ldrb	r2, [r2, r1]
 8008e5a:	1a9b      	subs	r3, r3, r2
 8008e5c:	b29a      	uxth	r2, r3
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	801a      	strh	r2, [r3, #0]
                    if( (gIsoDep.hdrLen != gIsoDep.rxBufInfPos) && (*outActRxLen > 0U) )
 8008e62:	4b22      	ldr	r3, [pc, #136]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008e64:	222b      	movs	r2, #43	@ 0x2b
 8008e66:	5c9a      	ldrb	r2, [r3, r2]
 8008e68:	4b20      	ldr	r3, [pc, #128]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008e6a:	2125      	movs	r1, #37	@ 0x25
 8008e6c:	5c5b      	ldrb	r3, [r3, r1]
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	d014      	beq.n	8008e9c <rfalIsoDepDataExchangePCD+0x4fc>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	881b      	ldrh	r3, [r3, #0]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d010      	beq.n	8008e9c <rfalIsoDepDataExchangePCD+0x4fc>
                        RFAL_MEMMOVE( &gIsoDep.rxBuf[gIsoDep.rxBufInfPos], &gIsoDep.rxBuf[gIsoDep.hdrLen], *outActRxLen );
 8008e7a:	4b1c      	ldr	r3, [pc, #112]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008e7c:	69db      	ldr	r3, [r3, #28]
 8008e7e:	4a1b      	ldr	r2, [pc, #108]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008e80:	2125      	movs	r1, #37	@ 0x25
 8008e82:	5c52      	ldrb	r2, [r2, r1]
 8008e84:	1898      	adds	r0, r3, r2
 8008e86:	4b19      	ldr	r3, [pc, #100]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008e88:	69db      	ldr	r3, [r3, #28]
 8008e8a:	4a18      	ldr	r2, [pc, #96]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008e8c:	212b      	movs	r1, #43	@ 0x2b
 8008e8e:	5c52      	ldrb	r2, [r2, r1]
 8008e90:	1899      	adds	r1, r3, r2
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	881b      	ldrh	r3, [r3, #0]
 8008e96:	001a      	movs	r2, r3
 8008e98:	f005 fc86 	bl	800e7a8 <memmove>
                    gIsoDep.state = ISODEP_ST_IDLE;
 8008e9c:	4b13      	ldr	r3, [pc, #76]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	701a      	strb	r2, [r3, #0]
                    rfalIsoDepClearCounters();
 8008ea2:	f7ff fb01 	bl	80084a8 <rfalIsoDepClearCounters>
                    return RFAL_ERR_NONE;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	e01b      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                    if( (gIsoDep.compMode != RFAL_COMPLIANCE_MODE_ISO) )
 8008eaa:	4b10      	ldr	r3, [pc, #64]	@ (8008eec <rfalIsoDepDataExchangePCD+0x54c>)
 8008eac:	2245      	movs	r2, #69	@ 0x45
 8008eae:	5c9b      	ldrb	r3, [r3, r2]
 8008eb0:	2b02      	cmp	r3, #2
 8008eb2:	d001      	beq.n	8008eb8 <rfalIsoDepDataExchangePCD+0x518>
                        return RFAL_ERR_PROTO;
 8008eb4:	230b      	movs	r3, #11
 8008eb6:	e014      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                    RFAL_EXIT_ON_ERR( ret, rfalIsoDepHandleControlMsg( ISODEP_R_NAK, RFAL_ISODEP_NO_PARAM ) );
 8008eb8:	250e      	movs	r5, #14
 8008eba:	197c      	adds	r4, r7, r5
 8008ebc:	2100      	movs	r1, #0
 8008ebe:	2001      	movs	r0, #1
 8008ec0:	f7ff fbd2 	bl	8008668 <rfalIsoDepHandleControlMsg>
 8008ec4:	0003      	movs	r3, r0
 8008ec6:	8023      	strh	r3, [r4, #0]
 8008ec8:	197b      	adds	r3, r7, r5
 8008eca:	881b      	ldrh	r3, [r3, #0]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d002      	beq.n	8008ed6 <rfalIsoDepDataExchangePCD+0x536>
 8008ed0:	197b      	adds	r3, r7, r5
 8008ed2:	881b      	ldrh	r3, [r3, #0]
 8008ed4:	e005      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                    return RFAL_ERR_BUSY;
 8008ed6:	2302      	movs	r3, #2
 8008ed8:	e003      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
                return RFAL_ERR_PROTO;
 8008eda:	230b      	movs	r3, #11
 8008edc:	e001      	b.n	8008ee2 <rfalIsoDepDataExchangePCD+0x542>
            break;
 8008ede:	46c0      	nop			@ (mov r8, r8)
    }
    
    return RFAL_ERR_INTERNAL;
 8008ee0:	230c      	movs	r3, #12
}
 8008ee2:	0018      	movs	r0, r3
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	b005      	add	sp, #20
 8008ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008eea:	46c0      	nop			@ (mov r8, r8)
 8008eec:	2000024c 	.word	0x2000024c

08008ef0 <rfalIsoDepStartDeselect>:
}


/*******************************************************************************/
ReturnCode rfalIsoDepStartDeselect( void )
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	af00      	add	r7, sp, #0
    /*******************************************************************************/
    /* Using local static vars and static config to cope with a Deselect after     *
     * RATS\ATTRIB without any I-Block exchanged                                   */
    gIsoDep.rxLen       = &gIsoDep.ctrlRxLen;
 8008ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8008f28 <rfalIsoDepStartDeselect+0x38>)
 8008ef6:	4a0d      	ldr	r2, [pc, #52]	@ (8008f2c <rfalIsoDepStartDeselect+0x3c>)
 8008ef8:	631a      	str	r2, [r3, #48]	@ 0x30
    gIsoDep.rxBuf       = gIsoDep.ctrlBuf;
 8008efa:	4b0b      	ldr	r3, [pc, #44]	@ (8008f28 <rfalIsoDepStartDeselect+0x38>)
 8008efc:	4a0c      	ldr	r2, [pc, #48]	@ (8008f30 <rfalIsoDepStartDeselect+0x40>)
 8008efe:	61da      	str	r2, [r3, #28]
    gIsoDep.rxBufLen    = ISODEP_CONTROLMSG_BUF_LEN - (RFAL_ISODEP_PCB_LEN + RFAL_ISODEP_DID_LEN);
 8008f00:	4b09      	ldr	r3, [pc, #36]	@ (8008f28 <rfalIsoDepStartDeselect+0x38>)
 8008f02:	2202      	movs	r2, #2
 8008f04:	845a      	strh	r2, [r3, #34]	@ 0x22
    gIsoDep.rxBufInfPos = (RFAL_ISODEP_PCB_LEN + RFAL_ISODEP_DID_LEN);
 8008f06:	4b08      	ldr	r3, [pc, #32]	@ (8008f28 <rfalIsoDepStartDeselect+0x38>)
 8008f08:	2225      	movs	r2, #37	@ 0x25
 8008f0a:	2102      	movs	r1, #2
 8008f0c:	5499      	strb	r1, [r3, r2]
    gIsoDep.txBufInfPos = (RFAL_ISODEP_PCB_LEN + RFAL_ISODEP_DID_LEN);
 8008f0e:	4b06      	ldr	r3, [pc, #24]	@ (8008f28 <rfalIsoDepStartDeselect+0x38>)
 8008f10:	2224      	movs	r2, #36	@ 0x24
 8008f12:	2102      	movs	r1, #2
 8008f14:	5499      	strb	r1, [r3, r2]
    
    
    /* Send DSL request */
    return rfalIsoDepHandleControlMsg( ISODEP_S_DSL, RFAL_ISODEP_NO_PARAM );
 8008f16:	2100      	movs	r1, #0
 8008f18:	2003      	movs	r0, #3
 8008f1a:	f7ff fba5 	bl	8008668 <rfalIsoDepHandleControlMsg>
 8008f1e:	0003      	movs	r3, r0
}
 8008f20:	0018      	movs	r0, r3
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd80      	pop	{r7, pc}
 8008f26:	46c0      	nop			@ (mov r8, r8)
 8008f28:	2000024c 	.word	0x2000024c
 8008f2c:	20000296 	.word	0x20000296
 8008f30:	20000292 	.word	0x20000292

08008f34 <rfalIsoDepGetDeselectStatus>:


/*******************************************************************************/
ReturnCode rfalIsoDepGetDeselectStatus( void )
{
 8008f34:	b590      	push	{r4, r7, lr}
 8008f36:	b083      	sub	sp, #12
 8008f38:	af00      	add	r7, sp, #0
    ReturnCode  ret;
    bool        dummyB;

    RFAL_EXIT_ON_BUSY( ret, rfalIsoDepDataExchangePCD( gIsoDep.rxLen, &dummyB ) );
 8008f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8008f6c <rfalIsoDepGetDeselectStatus+0x38>)
 8008f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f3e:	1dbc      	adds	r4, r7, #6
 8008f40:	1d7a      	adds	r2, r7, #5
 8008f42:	0011      	movs	r1, r2
 8008f44:	0018      	movs	r0, r3
 8008f46:	f7ff fd2b 	bl	80089a0 <rfalIsoDepDataExchangePCD>
 8008f4a:	0003      	movs	r3, r0
 8008f4c:	8023      	strh	r3, [r4, #0]
 8008f4e:	1dbb      	adds	r3, r7, #6
 8008f50:	881b      	ldrh	r3, [r3, #0]
 8008f52:	2b02      	cmp	r3, #2
 8008f54:	d102      	bne.n	8008f5c <rfalIsoDepGetDeselectStatus+0x28>
 8008f56:	1dbb      	adds	r3, r7, #6
 8008f58:	881b      	ldrh	r3, [r3, #0]
 8008f5a:	e003      	b.n	8008f64 <rfalIsoDepGetDeselectStatus+0x30>
        
    rfalIsoDepInitialize();
 8008f5c:	f7ff fc64 	bl	8008828 <rfalIsoDepInitialize>
    return ret;
 8008f60:	1dbb      	adds	r3, r7, #6
 8008f62:	881b      	ldrh	r3, [r3, #0]
}
 8008f64:	0018      	movs	r0, r3
 8008f66:	46bd      	mov	sp, r7
 8008f68:	b003      	add	sp, #12
 8008f6a:	bd90      	pop	{r4, r7, pc}
 8008f6c:	2000024c 	.word	0x2000024c

08008f70 <rfalIsoDepFWI2FWT>:
#endif /* RFAL_FEATURE_ISO_DEP_POLL */


/*******************************************************************************/
uint32_t rfalIsoDepFWI2FWT( uint8_t fwi )
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b084      	sub	sp, #16
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	0002      	movs	r2, r0
 8008f78:	1dfb      	adds	r3, r7, #7
 8008f7a:	701a      	strb	r2, [r3, #0]
    uint32_t result;
    uint8_t  tmpFWI;
    
    tmpFWI = fwi;
 8008f7c:	210f      	movs	r1, #15
 8008f7e:	187b      	adds	r3, r7, r1
 8008f80:	1dfa      	adds	r2, r7, #7
 8008f82:	7812      	ldrb	r2, [r2, #0]
 8008f84:	701a      	strb	r2, [r3, #0]
    
    /* RFU values -> take the default value  
     * Digital 1.0  11.6.2.17  FWI[1,14]
     * Digital 1.1  7.6.2.22   FWI[0,14]
     * EMVCo 2.6    Table A.5  FWI[0,14] */
    if( tmpFWI > ISODEP_FWI_MAX )
 8008f86:	000a      	movs	r2, r1
 8008f88:	18bb      	adds	r3, r7, r2
 8008f8a:	781b      	ldrb	r3, [r3, #0]
 8008f8c:	2b0e      	cmp	r3, #14
 8008f8e:	d902      	bls.n	8008f96 <rfalIsoDepFWI2FWT+0x26>
    {
        tmpFWI = RFAL_ISODEP_FWI_DEFAULT;
 8008f90:	18bb      	adds	r3, r7, r2
 8008f92:	2204      	movs	r2, #4
 8008f94:	701a      	strb	r2, [r3, #0]
    }

    /* FWT = (256 x 16/fC) x 2^FWI => 2^(FWI+12)  Digital 1.1  13.8.1 & 7.9.1 */
    
    result = ((uint32_t)1U << (tmpFWI + 12U));
 8008f96:	230f      	movs	r3, #15
 8008f98:	18fb      	adds	r3, r7, r3
 8008f9a:	781b      	ldrb	r3, [r3, #0]
 8008f9c:	330c      	adds	r3, #12
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	409a      	lsls	r2, r3
 8008fa2:	0013      	movs	r3, r2
 8008fa4:	60bb      	str	r3, [r7, #8]
    result = RFAL_MIN( RFAL_ISODEP_MAX_FWT, result);  /* Maximum Frame Waiting Time must be fulfilled */
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	2280      	movs	r2, #128	@ 0x80
 8008faa:	04d2      	lsls	r2, r2, #19
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d901      	bls.n	8008fb4 <rfalIsoDepFWI2FWT+0x44>
 8008fb0:	2380      	movs	r3, #128	@ 0x80
 8008fb2:	04db      	lsls	r3, r3, #19
 8008fb4:	60bb      	str	r3, [r7, #8]
    
    return result;
 8008fb6:	68bb      	ldr	r3, [r7, #8]
}
 8008fb8:	0018      	movs	r0, r3
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	b004      	add	sp, #16
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <rfalIsoDepFSxI2FSx>:


/*******************************************************************************/
uint16_t rfalIsoDepFSxI2FSx( uint8_t FSxI )
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	0002      	movs	r2, r0
 8008fc8:	1dfb      	adds	r3, r7, #7
 8008fca:	701a      	strb	r2, [r3, #0]
    uint16_t fsx;
    uint8_t  fsi;
    
    /* Enforce maximum FSxI/FSx allowed - NFC Forum and EMVCo differ */
    fsi = (( gIsoDep.compMode == RFAL_COMPLIANCE_MODE_EMV ) ? RFAL_MIN( FSxI, RFAL_ISODEP_FSDI_MAX_EMV ) : RFAL_MIN( FSxI, RFAL_ISODEP_FSDI_MAX_NFC ));
 8008fcc:	4b39      	ldr	r3, [pc, #228]	@ (80090b4 <rfalIsoDepFSxI2FSx+0xf4>)
 8008fce:	2245      	movs	r2, #69	@ 0x45
 8008fd0:	5c9b      	ldrb	r3, [r3, r2]
 8008fd2:	2b01      	cmp	r3, #1
 8008fd4:	d107      	bne.n	8008fe6 <rfalIsoDepFSxI2FSx+0x26>
 8008fd6:	1dfb      	adds	r3, r7, #7
 8008fd8:	781b      	ldrb	r3, [r3, #0]
 8008fda:	b2da      	uxtb	r2, r3
 8008fdc:	2a0c      	cmp	r2, #12
 8008fde:	d900      	bls.n	8008fe2 <rfalIsoDepFSxI2FSx+0x22>
 8008fe0:	230c      	movs	r3, #12
 8008fe2:	b2db      	uxtb	r3, r3
 8008fe4:	e006      	b.n	8008ff4 <rfalIsoDepFSxI2FSx+0x34>
 8008fe6:	1dfb      	adds	r3, r7, #7
 8008fe8:	781b      	ldrb	r3, [r3, #0]
 8008fea:	b2da      	uxtb	r2, r3
 8008fec:	2a08      	cmp	r2, #8
 8008fee:	d900      	bls.n	8008ff2 <rfalIsoDepFSxI2FSx+0x32>
 8008ff0:	2308      	movs	r3, #8
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	210d      	movs	r1, #13
 8008ff6:	187a      	adds	r2, r7, r1
 8008ff8:	7013      	strb	r3, [r2, #0]
    
    switch( fsi )
 8008ffa:	187b      	adds	r3, r7, r1
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	2b0c      	cmp	r3, #12
 8009000:	d84a      	bhi.n	8009098 <rfalIsoDepFSxI2FSx+0xd8>
 8009002:	009a      	lsls	r2, r3, #2
 8009004:	4b2c      	ldr	r3, [pc, #176]	@ (80090b8 <rfalIsoDepFSxI2FSx+0xf8>)
 8009006:	18d3      	adds	r3, r2, r3
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	469f      	mov	pc, r3
    {
        case (uint8_t)RFAL_ISODEP_FSXI_16:           fsx = (uint16_t)RFAL_ISODEP_FSX_16;   break;
 800900c:	230e      	movs	r3, #14
 800900e:	18fb      	adds	r3, r7, r3
 8009010:	2210      	movs	r2, #16
 8009012:	801a      	strh	r2, [r3, #0]
 8009014:	e046      	b.n	80090a4 <rfalIsoDepFSxI2FSx+0xe4>
        case (uint8_t)RFAL_ISODEP_FSXI_24:           fsx = (uint16_t)RFAL_ISODEP_FSX_24;   break;
 8009016:	230e      	movs	r3, #14
 8009018:	18fb      	adds	r3, r7, r3
 800901a:	2218      	movs	r2, #24
 800901c:	801a      	strh	r2, [r3, #0]
 800901e:	e041      	b.n	80090a4 <rfalIsoDepFSxI2FSx+0xe4>
        case (uint8_t)RFAL_ISODEP_FSXI_32:           fsx = (uint16_t)RFAL_ISODEP_FSX_32;   break;
 8009020:	230e      	movs	r3, #14
 8009022:	18fb      	adds	r3, r7, r3
 8009024:	2220      	movs	r2, #32
 8009026:	801a      	strh	r2, [r3, #0]
 8009028:	e03c      	b.n	80090a4 <rfalIsoDepFSxI2FSx+0xe4>
        case (uint8_t)RFAL_ISODEP_FSXI_40:           fsx = (uint16_t)RFAL_ISODEP_FSX_40;   break;
 800902a:	230e      	movs	r3, #14
 800902c:	18fb      	adds	r3, r7, r3
 800902e:	2228      	movs	r2, #40	@ 0x28
 8009030:	801a      	strh	r2, [r3, #0]
 8009032:	e037      	b.n	80090a4 <rfalIsoDepFSxI2FSx+0xe4>
        case (uint8_t)RFAL_ISODEP_FSXI_48:           fsx = (uint16_t)RFAL_ISODEP_FSX_48;   break;
 8009034:	230e      	movs	r3, #14
 8009036:	18fb      	adds	r3, r7, r3
 8009038:	2230      	movs	r2, #48	@ 0x30
 800903a:	801a      	strh	r2, [r3, #0]
 800903c:	e032      	b.n	80090a4 <rfalIsoDepFSxI2FSx+0xe4>
        case (uint8_t)RFAL_ISODEP_FSXI_64:           fsx = (uint16_t)RFAL_ISODEP_FSX_64;   break;
 800903e:	230e      	movs	r3, #14
 8009040:	18fb      	adds	r3, r7, r3
 8009042:	2240      	movs	r2, #64	@ 0x40
 8009044:	801a      	strh	r2, [r3, #0]
 8009046:	e02d      	b.n	80090a4 <rfalIsoDepFSxI2FSx+0xe4>
        case (uint8_t)RFAL_ISODEP_FSXI_96:           fsx = (uint16_t)RFAL_ISODEP_FSX_96;   break;
 8009048:	230e      	movs	r3, #14
 800904a:	18fb      	adds	r3, r7, r3
 800904c:	2260      	movs	r2, #96	@ 0x60
 800904e:	801a      	strh	r2, [r3, #0]
 8009050:	e028      	b.n	80090a4 <rfalIsoDepFSxI2FSx+0xe4>
        case (uint8_t)RFAL_ISODEP_FSXI_128:          fsx = (uint16_t)RFAL_ISODEP_FSX_128;  break;
 8009052:	230e      	movs	r3, #14
 8009054:	18fb      	adds	r3, r7, r3
 8009056:	2280      	movs	r2, #128	@ 0x80
 8009058:	801a      	strh	r2, [r3, #0]
 800905a:	e023      	b.n	80090a4 <rfalIsoDepFSxI2FSx+0xe4>
        case (uint8_t)RFAL_ISODEP_FSXI_256:          fsx = (uint16_t)RFAL_ISODEP_FSX_256;  break;
 800905c:	230e      	movs	r3, #14
 800905e:	18fb      	adds	r3, r7, r3
 8009060:	2280      	movs	r2, #128	@ 0x80
 8009062:	0052      	lsls	r2, r2, #1
 8009064:	801a      	strh	r2, [r3, #0]
 8009066:	e01d      	b.n	80090a4 <rfalIsoDepFSxI2FSx+0xe4>
        case (uint8_t)RFAL_ISODEP_FSXI_512:          fsx = (uint16_t)RFAL_ISODEP_FSX_512;  break;
 8009068:	230e      	movs	r3, #14
 800906a:	18fb      	adds	r3, r7, r3
 800906c:	2280      	movs	r2, #128	@ 0x80
 800906e:	0092      	lsls	r2, r2, #2
 8009070:	801a      	strh	r2, [r3, #0]
 8009072:	e017      	b.n	80090a4 <rfalIsoDepFSxI2FSx+0xe4>
        case (uint8_t)RFAL_ISODEP_FSXI_1024:         fsx = (uint16_t)RFAL_ISODEP_FSX_1024; break;
 8009074:	230e      	movs	r3, #14
 8009076:	18fb      	adds	r3, r7, r3
 8009078:	2280      	movs	r2, #128	@ 0x80
 800907a:	00d2      	lsls	r2, r2, #3
 800907c:	801a      	strh	r2, [r3, #0]
 800907e:	e011      	b.n	80090a4 <rfalIsoDepFSxI2FSx+0xe4>
        case (uint8_t)RFAL_ISODEP_FSXI_2048:         fsx = (uint16_t)RFAL_ISODEP_FSX_2048; break;
 8009080:	230e      	movs	r3, #14
 8009082:	18fb      	adds	r3, r7, r3
 8009084:	2280      	movs	r2, #128	@ 0x80
 8009086:	0112      	lsls	r2, r2, #4
 8009088:	801a      	strh	r2, [r3, #0]
 800908a:	e00b      	b.n	80090a4 <rfalIsoDepFSxI2FSx+0xe4>
        case (uint8_t)RFAL_ISODEP_FSXI_4096:         fsx = (uint16_t)RFAL_ISODEP_FSX_4096; break;
 800908c:	230e      	movs	r3, #14
 800908e:	18fb      	adds	r3, r7, r3
 8009090:	2280      	movs	r2, #128	@ 0x80
 8009092:	0152      	lsls	r2, r2, #5
 8009094:	801a      	strh	r2, [r3, #0]
 8009096:	e005      	b.n	80090a4 <rfalIsoDepFSxI2FSx+0xe4>
        default:                                     fsx = (uint16_t)RFAL_ISODEP_FSX_256;  break;
 8009098:	230e      	movs	r3, #14
 800909a:	18fb      	adds	r3, r7, r3
 800909c:	2280      	movs	r2, #128	@ 0x80
 800909e:	0052      	lsls	r2, r2, #1
 80090a0:	801a      	strh	r2, [r3, #0]
 80090a2:	46c0      	nop			@ (mov r8, r8)
    }
    return fsx;
 80090a4:	230e      	movs	r3, #14
 80090a6:	18fb      	adds	r3, r7, r3
 80090a8:	881b      	ldrh	r3, [r3, #0]
}
 80090aa:	0018      	movs	r0, r3
 80090ac:	46bd      	mov	sp, r7
 80090ae:	b004      	add	sp, #16
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	46c0      	nop			@ (mov r8, r8)
 80090b4:	2000024c 	.word	0x2000024c
 80090b8:	0800f378 	.word	0x0800f378

080090bc <rfalIsoDepGetMaxInfLen>:
#endif  /* RFAL_FEATURE_ISO_DEP_LISTEN */


/*******************************************************************************/
uint16_t rfalIsoDepGetMaxInfLen( void )
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b082      	sub	sp, #8
 80090c0:	af00      	add	r7, sp, #0
    /* Check whether all parameters are valid, otherwise return minimum default value */
    if( (gIsoDep.fsx < (uint16_t)RFAL_ISODEP_FSX_16) || (gIsoDep.fsx > (uint16_t)RFAL_ISODEP_FSX_4096) || (gIsoDep.hdrLen > ISODEP_HDR_MAX_LEN) )
 80090c2:	4b12      	ldr	r3, [pc, #72]	@ (800910c <rfalIsoDepGetMaxInfLen+0x50>)
 80090c4:	8a9b      	ldrh	r3, [r3, #20]
 80090c6:	2b0f      	cmp	r3, #15
 80090c8:	d90a      	bls.n	80090e0 <rfalIsoDepGetMaxInfLen+0x24>
 80090ca:	4b10      	ldr	r3, [pc, #64]	@ (800910c <rfalIsoDepGetMaxInfLen+0x50>)
 80090cc:	8a9a      	ldrh	r2, [r3, #20]
 80090ce:	2380      	movs	r3, #128	@ 0x80
 80090d0:	015b      	lsls	r3, r3, #5
 80090d2:	429a      	cmp	r2, r3
 80090d4:	d804      	bhi.n	80090e0 <rfalIsoDepGetMaxInfLen+0x24>
 80090d6:	4b0d      	ldr	r3, [pc, #52]	@ (800910c <rfalIsoDepGetMaxInfLen+0x50>)
 80090d8:	222b      	movs	r2, #43	@ 0x2b
 80090da:	5c9b      	ldrb	r3, [r3, r2]
 80090dc:	2b03      	cmp	r3, #3
 80090de:	d907      	bls.n	80090f0 <rfalIsoDepGetMaxInfLen+0x34>
    {
        const uint16_t aux = (uint16_t)RFAL_ISODEP_FSX_16;  /* MISRA 10.1 */
 80090e0:	1dbb      	adds	r3, r7, #6
 80090e2:	2210      	movs	r2, #16
 80090e4:	801a      	strh	r2, [r3, #0]
        return (aux - RFAL_ISODEP_PCB_LEN - ISODEP_CRC_LEN);
 80090e6:	1dbb      	adds	r3, r7, #6
 80090e8:	881b      	ldrh	r3, [r3, #0]
 80090ea:	3b03      	subs	r3, #3
 80090ec:	b29b      	uxth	r3, r3
 80090ee:	e008      	b.n	8009102 <rfalIsoDepGetMaxInfLen+0x46>
    }
    
    return (gIsoDep.fsx - gIsoDep.hdrLen - ISODEP_CRC_LEN);
 80090f0:	4b06      	ldr	r3, [pc, #24]	@ (800910c <rfalIsoDepGetMaxInfLen+0x50>)
 80090f2:	8a9b      	ldrh	r3, [r3, #20]
 80090f4:	4a05      	ldr	r2, [pc, #20]	@ (800910c <rfalIsoDepGetMaxInfLen+0x50>)
 80090f6:	212b      	movs	r1, #43	@ 0x2b
 80090f8:	5c52      	ldrb	r2, [r2, r1]
 80090fa:	1a9b      	subs	r3, r3, r2
 80090fc:	b29b      	uxth	r3, r3
 80090fe:	3b02      	subs	r3, #2
 8009100:	b29b      	uxth	r3, r3
}
 8009102:	0018      	movs	r0, r3
 8009104:	46bd      	mov	sp, r7
 8009106:	b002      	add	sp, #8
 8009108:	bd80      	pop	{r7, pc}
 800910a:	46c0      	nop			@ (mov r8, r8)
 800910c:	2000024c 	.word	0x2000024c

08009110 <rfalIsoDepStartTransceive>:


/*******************************************************************************/
ReturnCode rfalIsoDepStartTransceive( rfalIsoDepTxRxParam param )
{
 8009110:	b084      	sub	sp, #16
 8009112:	b5b0      	push	{r4, r5, r7, lr}
 8009114:	af00      	add	r7, sp, #0
 8009116:	2510      	movs	r5, #16
 8009118:	197c      	adds	r4, r7, r5
 800911a:	6020      	str	r0, [r4, #0]
 800911c:	6061      	str	r1, [r4, #4]
 800911e:	60a2      	str	r2, [r4, #8]
 8009120:	60e3      	str	r3, [r4, #12]
    gIsoDep.txBuf        = param.txBuf->prologue;
 8009122:	0028      	movs	r0, r5
 8009124:	183b      	adds	r3, r7, r0
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	001a      	movs	r2, r3
 800912a:	4b37      	ldr	r3, [pc, #220]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 800912c:	619a      	str	r2, [r3, #24]
    gIsoDep.txBufInfPos  = (uint8_t)((uintptr_t)param.txBuf->inf - (uintptr_t)param.txBuf->prologue);
 800912e:	4b36      	ldr	r3, [pc, #216]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 8009130:	2224      	movs	r2, #36	@ 0x24
 8009132:	2103      	movs	r1, #3
 8009134:	5499      	strb	r1, [r3, r2]
    gIsoDep.txBufLen     = param.txBufLen;
 8009136:	183b      	adds	r3, r7, r0
 8009138:	889a      	ldrh	r2, [r3, #4]
 800913a:	4b33      	ldr	r3, [pc, #204]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 800913c:	841a      	strh	r2, [r3, #32]
    gIsoDep.isTxChaining = param.isTxChaining;
 800913e:	183b      	adds	r3, r7, r0
 8009140:	799a      	ldrb	r2, [r3, #6]
 8009142:	4b31      	ldr	r3, [pc, #196]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 8009144:	759a      	strb	r2, [r3, #22]
    
    gIsoDep.rxBuf        = param.rxBuf->prologue;
 8009146:	183b      	adds	r3, r7, r0
 8009148:	689b      	ldr	r3, [r3, #8]
 800914a:	001a      	movs	r2, r3
 800914c:	4b2e      	ldr	r3, [pc, #184]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 800914e:	61da      	str	r2, [r3, #28]
    gIsoDep.rxBufInfPos  = (uint8_t)((uintptr_t)param.rxBuf->inf - (uintptr_t)param.rxBuf->prologue);
 8009150:	4b2d      	ldr	r3, [pc, #180]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 8009152:	2225      	movs	r2, #37	@ 0x25
 8009154:	2103      	movs	r1, #3
 8009156:	5499      	strb	r1, [r3, r2]
    gIsoDep.rxBufLen     = sizeof(rfalIsoDepBufFormat);
 8009158:	4b2b      	ldr	r3, [pc, #172]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 800915a:	2204      	movs	r2, #4
 800915c:	32ff      	adds	r2, #255	@ 0xff
 800915e:	845a      	strh	r2, [r3, #34]	@ 0x22
    
    gIsoDep.rxLen        = param.rxLen;
 8009160:	0001      	movs	r1, r0
 8009162:	187b      	adds	r3, r7, r1
 8009164:	68da      	ldr	r2, [r3, #12]
 8009166:	4b28      	ldr	r3, [pc, #160]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 8009168:	631a      	str	r2, [r3, #48]	@ 0x30
    gIsoDep.rxChaining   = param.isRxChaining;
 800916a:	187b      	adds	r3, r7, r1
 800916c:	691a      	ldr	r2, [r3, #16]
 800916e:	4b26      	ldr	r3, [pc, #152]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 8009170:	635a      	str	r2, [r3, #52]	@ 0x34
    
    
    gIsoDep.fwt          = param.FWT;
 8009172:	187b      	adds	r3, r7, r1
 8009174:	695a      	ldr	r2, [r3, #20]
 8009176:	4b24      	ldr	r3, [pc, #144]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 8009178:	60da      	str	r2, [r3, #12]
    gIsoDep.dFwt         = param.dFWT;
 800917a:	187b      	adds	r3, r7, r1
 800917c:	699a      	ldr	r2, [r3, #24]
 800917e:	4b22      	ldr	r3, [pc, #136]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 8009180:	611a      	str	r2, [r3, #16]
    gIsoDep.fsx          = param.FSx;
 8009182:	187b      	adds	r3, r7, r1
 8009184:	8bda      	ldrh	r2, [r3, #30]
 8009186:	4b20      	ldr	r3, [pc, #128]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 8009188:	829a      	strh	r2, [r3, #20]
    gIsoDep.did          = param.DID;
 800918a:	187b      	adds	r3, r7, r1
 800918c:	2220      	movs	r2, #32
 800918e:	5c9a      	ldrb	r2, [r3, r2]
 8009190:	4b1d      	ldr	r3, [pc, #116]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 8009192:	70da      	strb	r2, [r3, #3]
    
    /* Only change the FSx from activation if no to Keep */
    gIsoDep.ourFsx = (( param.ourFSx != RFAL_ISODEP_FSX_KEEP ) ? param.ourFSx : gIsoDep.ourFsx);
 8009194:	000a      	movs	r2, r1
 8009196:	18bb      	adds	r3, r7, r2
 8009198:	8b9b      	ldrh	r3, [r3, #28]
 800919a:	2bff      	cmp	r3, #255	@ 0xff
 800919c:	d002      	beq.n	80091a4 <rfalIsoDepStartTransceive+0x94>
 800919e:	18bb      	adds	r3, r7, r2
 80091a0:	8b9b      	ldrh	r3, [r3, #28]
 80091a2:	e001      	b.n	80091a8 <rfalIsoDepStartTransceive+0x98>
 80091a4:	4b18      	ldr	r3, [pc, #96]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 80091a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80091a8:	4a17      	ldr	r2, [pc, #92]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 80091aa:	84d3      	strh	r3, [r2, #38]	@ 0x26
    
    /* Clear inner control params for next dataExchange */
    gIsoDep.isRxChaining  = false;
 80091ac:	4b16      	ldr	r3, [pc, #88]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 80091ae:	2200      	movs	r2, #0
 80091b0:	75da      	strb	r2, [r3, #23]
    rfalIsoDepClearCounters();
 80091b2:	f7ff f979 	bl	80084a8 <rfalIsoDepClearCounters>
    
    if(gIsoDep.role == ISODEP_ROLE_PICC)
 80091b6:	4b14      	ldr	r3, [pc, #80]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 80091b8:	785b      	ldrb	r3, [r3, #1]
 80091ba:	2b01      	cmp	r3, #1
 80091bc:	d119      	bne.n	80091f2 <rfalIsoDepStartTransceive+0xe2>
    {
       if(gIsoDep.txBufLen > 0U)
 80091be:	4b12      	ldr	r3, [pc, #72]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 80091c0:	8c1b      	ldrh	r3, [r3, #32]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d010      	beq.n	80091e8 <rfalIsoDepStartTransceive+0xd8>
       {
           /* Ensure that an RTOX Ack is not being expected at moment */
           if( !gIsoDep.isWait4WTX )
 80091c6:	4b10      	ldr	r3, [pc, #64]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 80091c8:	223e      	movs	r2, #62	@ 0x3e
 80091ca:	5c9b      	ldrb	r3, [r3, r2]
 80091cc:	2201      	movs	r2, #1
 80091ce:	4053      	eors	r3, r2
 80091d0:	b2db      	uxtb	r3, r3
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d004      	beq.n	80091e0 <rfalIsoDepStartTransceive+0xd0>
           {
               gIsoDep.state = ISODEP_ST_PICC_TX;
 80091d6:	4b0c      	ldr	r3, [pc, #48]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 80091d8:	2209      	movs	r2, #9
 80091da:	701a      	strb	r2, [r3, #0]
               return RFAL_ERR_NONE;
 80091dc:	2300      	movs	r3, #0
 80091de:	e00c      	b.n	80091fa <rfalIsoDepStartTransceive+0xea>
           }
           else
           {
               /* If RTOX Ack is expected, signal a pending Tx to be transmitted right after */
               gIsoDep.isTxPending = true;
 80091e0:	4b09      	ldr	r3, [pc, #36]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 80091e2:	223d      	movs	r2, #61	@ 0x3d
 80091e4:	2101      	movs	r1, #1
 80091e6:	5499      	strb	r1, [r3, r2]
           }
       }
       
       /* Digital 1.1  15.2.5.1 The first block SHALL be sent by the Reader/Writer */
       gIsoDep.state = ISODEP_ST_PICC_RX;
 80091e8:	4b07      	ldr	r3, [pc, #28]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 80091ea:	2206      	movs	r2, #6
 80091ec:	701a      	strb	r2, [r3, #0]
       return RFAL_ERR_NONE;
 80091ee:	2300      	movs	r3, #0
 80091f0:	e003      	b.n	80091fa <rfalIsoDepStartTransceive+0xea>
    }
    
    gIsoDep.state = ISODEP_ST_PCD_TX;
 80091f2:	4b05      	ldr	r3, [pc, #20]	@ (8009208 <rfalIsoDepStartTransceive+0xf8>)
 80091f4:	2201      	movs	r2, #1
 80091f6:	701a      	strb	r2, [r3, #0]
    return RFAL_ERR_NONE;
 80091f8:	2300      	movs	r3, #0
}
 80091fa:	0018      	movs	r0, r3
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bcb0      	pop	{r4, r5, r7}
 8009200:	bc08      	pop	{r3}
 8009202:	b004      	add	sp, #16
 8009204:	4718      	bx	r3
 8009206:	46c0      	nop			@ (mov r8, r8)
 8009208:	2000024c 	.word	0x2000024c

0800920c <rfalIsoDepGetTransceiveStatus>:


/*******************************************************************************/
ReturnCode rfalIsoDepGetTransceiveStatus( void )
{
 800920c:	b580      	push	{r7, lr}
 800920e:	af00      	add	r7, sp, #0
    if( gIsoDep.role == ISODEP_ROLE_PICC)
 8009210:	4b08      	ldr	r3, [pc, #32]	@ (8009234 <rfalIsoDepGetTransceiveStatus+0x28>)
 8009212:	785b      	ldrb	r3, [r3, #1]
 8009214:	2b01      	cmp	r3, #1
 8009216:	d101      	bne.n	800921c <rfalIsoDepGetTransceiveStatus+0x10>
    {
#if RFAL_FEATURE_ISO_DEP_LISTEN
        return rfalIsoDepDataExchangePICC();
#else
        return RFAL_ERR_NOTSUPP;
 8009218:	2318      	movs	r3, #24
 800921a:	e008      	b.n	800922e <rfalIsoDepGetTransceiveStatus+0x22>
#endif /* RFAL_FEATURE_ISO_DEP_LISTEN */
    }
    else
    {
#if RFAL_FEATURE_ISO_DEP_POLL
        return rfalIsoDepDataExchangePCD( gIsoDep.rxLen, gIsoDep.rxChaining );
 800921c:	4b05      	ldr	r3, [pc, #20]	@ (8009234 <rfalIsoDepGetTransceiveStatus+0x28>)
 800921e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009220:	4b04      	ldr	r3, [pc, #16]	@ (8009234 <rfalIsoDepGetTransceiveStatus+0x28>)
 8009222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009224:	0019      	movs	r1, r3
 8009226:	0010      	movs	r0, r2
 8009228:	f7ff fbba 	bl	80089a0 <rfalIsoDepDataExchangePCD>
 800922c:	0003      	movs	r3, r0
#else
        return RFAL_ERR_NOTSUPP;
#endif /* RFAL_FEATURE_ISO_DEP_POLL */
    }
}
 800922e:	0018      	movs	r0, r3
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}
 8009234:	2000024c 	.word	0x2000024c

08009238 <rfalIsoDepStartRATS>:

#if RFAL_FEATURE_NFCA

/*******************************************************************************/
static ReturnCode rfalIsoDepStartRATS( rfalIsoDepFSxI FSDI, uint8_t DID, rfalIsoDepAts *ats, uint8_t *atsLen )
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b08c      	sub	sp, #48	@ 0x30
 800923c:	af00      	add	r7, sp, #0
 800923e:	60ba      	str	r2, [r7, #8]
 8009240:	607b      	str	r3, [r7, #4]
 8009242:	230f      	movs	r3, #15
 8009244:	18fb      	adds	r3, r7, r3
 8009246:	1c02      	adds	r2, r0, #0
 8009248:	701a      	strb	r2, [r3, #0]
 800924a:	230e      	movs	r3, #14
 800924c:	18fb      	adds	r3, r7, r3
 800924e:	1c0a      	adds	r2, r1, #0
 8009250:	701a      	strb	r2, [r3, #0]
    rfalTransceiveContext ctx;
    
    if( ats == NULL)
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d101      	bne.n	800925c <rfalIsoDepStartRATS+0x24>
    {
        return RFAL_ERR_PARAM;
 8009258:	2307      	movs	r3, #7
 800925a:	e038      	b.n	80092ce <rfalIsoDepStartRATS+0x96>
    }
    
    gIsoDep.rxBuf   = (uint8_t*) ats;
 800925c:	4b1e      	ldr	r3, [pc, #120]	@ (80092d8 <rfalIsoDepStartRATS+0xa0>)
 800925e:	68ba      	ldr	r2, [r7, #8]
 8009260:	61da      	str	r2, [r3, #28]
    gIsoDep.rxLen8  = atsLen;
 8009262:	4b1d      	ldr	r3, [pc, #116]	@ (80092d8 <rfalIsoDepStartRATS+0xa0>)
 8009264:	687a      	ldr	r2, [r7, #4]
 8009266:	679a      	str	r2, [r3, #120]	@ 0x78
    gIsoDep.did     = DID;
 8009268:	4b1b      	ldr	r3, [pc, #108]	@ (80092d8 <rfalIsoDepStartRATS+0xa0>)
 800926a:	200e      	movs	r0, #14
 800926c:	183a      	adds	r2, r7, r0
 800926e:	7812      	ldrb	r2, [r2, #0]
 8009270:	70da      	strb	r2, [r3, #3]
    
    /*******************************************************************************/
    /* Compose RATS */
    gIsoDep.actv.ratsReq.CMD   = RFAL_ISODEP_CMD_RATS;
 8009272:	4b19      	ldr	r3, [pc, #100]	@ (80092d8 <rfalIsoDepStartRATS+0xa0>)
 8009274:	224c      	movs	r2, #76	@ 0x4c
 8009276:	21e0      	movs	r1, #224	@ 0xe0
 8009278:	5499      	strb	r1, [r3, r2]
    gIsoDep.actv.ratsReq.PARAM = (((uint8_t)FSDI << RFAL_ISODEP_RATS_PARAM_FSDI_SHIFT) & RFAL_ISODEP_RATS_PARAM_FSDI_MASK) | (DID & RFAL_ISODEP_RATS_PARAM_DID_MASK);
 800927a:	230f      	movs	r3, #15
 800927c:	18fb      	adds	r3, r7, r3
 800927e:	781b      	ldrb	r3, [r3, #0]
 8009280:	011b      	lsls	r3, r3, #4
 8009282:	b2da      	uxtb	r2, r3
 8009284:	183b      	adds	r3, r7, r0
 8009286:	781b      	ldrb	r3, [r3, #0]
 8009288:	210f      	movs	r1, #15
 800928a:	400b      	ands	r3, r1
 800928c:	b2db      	uxtb	r3, r3
 800928e:	4313      	orrs	r3, r2
 8009290:	b2d9      	uxtb	r1, r3
 8009292:	4b11      	ldr	r3, [pc, #68]	@ (80092d8 <rfalIsoDepStartRATS+0xa0>)
 8009294:	224d      	movs	r2, #77	@ 0x4d
 8009296:	5499      	strb	r1, [r3, r2]
    
    rfalCreateByteFlagsTxRxContext( ctx, (uint8_t*)&gIsoDep.actv.ratsReq, sizeof(rfalIsoDepRats), (uint8_t*)ats, sizeof(rfalIsoDepAts), &gIsoDep.rxBufLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ISODEP_T4T_FWT_ACTIVATION );
 8009298:	2114      	movs	r1, #20
 800929a:	187b      	adds	r3, r7, r1
 800929c:	4a0f      	ldr	r2, [pc, #60]	@ (80092dc <rfalIsoDepStartRATS+0xa4>)
 800929e:	601a      	str	r2, [r3, #0]
 80092a0:	187b      	adds	r3, r7, r1
 80092a2:	2210      	movs	r2, #16
 80092a4:	809a      	strh	r2, [r3, #4]
 80092a6:	187b      	adds	r3, r7, r1
 80092a8:	68ba      	ldr	r2, [r7, #8]
 80092aa:	609a      	str	r2, [r3, #8]
 80092ac:	187b      	adds	r3, r7, r1
 80092ae:	22a0      	movs	r2, #160	@ 0xa0
 80092b0:	819a      	strh	r2, [r3, #12]
 80092b2:	187b      	adds	r3, r7, r1
 80092b4:	4a0a      	ldr	r2, [pc, #40]	@ (80092e0 <rfalIsoDepStartRATS+0xa8>)
 80092b6:	611a      	str	r2, [r3, #16]
 80092b8:	187b      	adds	r3, r7, r1
 80092ba:	2200      	movs	r2, #0
 80092bc:	615a      	str	r2, [r3, #20]
 80092be:	187b      	adds	r3, r7, r1
 80092c0:	4a08      	ldr	r2, [pc, #32]	@ (80092e4 <rfalIsoDepStartRATS+0xac>)
 80092c2:	619a      	str	r2, [r3, #24]
    return rfalStartTransceive( &ctx );
 80092c4:	187b      	adds	r3, r7, r1
 80092c6:	0018      	movs	r0, r3
 80092c8:	f7f8 f9a4 	bl	8001614 <rfalStartTransceive>
 80092cc:	0003      	movs	r3, r0
}
 80092ce:	0018      	movs	r0, r3
 80092d0:	46bd      	mov	sp, r7
 80092d2:	b00c      	add	sp, #48	@ 0x30
 80092d4:	bd80      	pop	{r7, pc}
 80092d6:	46c0      	nop			@ (mov r8, r8)
 80092d8:	2000024c 	.word	0x2000024c
 80092dc:	20000298 	.word	0x20000298
 80092e0:	2000026e 	.word	0x2000026e
 80092e4:	00046780 	.word	0x00046780

080092e8 <rfalIsoDepGetRATSStatus>:


/*******************************************************************************/
static ReturnCode rfalIsoDepGetRATSStatus( void )
{
 80092e8:	b590      	push	{r4, r7, lr}
 80092ea:	b083      	sub	sp, #12
 80092ec:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    ret = rfalGetTransceiveStatus();
 80092ee:	1dbc      	adds	r4, r7, #6
 80092f0:	f7f8 fb64 	bl	80019bc <rfalGetTransceiveStatus>
 80092f4:	0003      	movs	r3, r0
 80092f6:	8023      	strh	r3, [r4, #0]
    if( ret == RFAL_ERR_NONE )
 80092f8:	1dbb      	adds	r3, r7, #6
 80092fa:	881b      	ldrh	r3, [r3, #0]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d12e      	bne.n	800935e <rfalIsoDepGetRATSStatus+0x76>
    {
        gIsoDep.rxBufLen = rfalConvBitsToBytes(gIsoDep.rxBufLen);
 8009300:	4b1a      	ldr	r3, [pc, #104]	@ (800936c <rfalIsoDepGetRATSStatus+0x84>)
 8009302:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8009304:	3307      	adds	r3, #7
 8009306:	08db      	lsrs	r3, r3, #3
 8009308:	b29a      	uxth	r2, r3
 800930a:	4b18      	ldr	r3, [pc, #96]	@ (800936c <rfalIsoDepGetRATSStatus+0x84>)
 800930c:	845a      	strh	r2, [r3, #34]	@ 0x22
        
        /* Check for valid ATS length  Digital 1.1  13.6.2.1 & 13.6.2.3 */
        if( (gIsoDep.rxBufLen < RFAL_ISODEP_ATS_MIN_LEN) || (gIsoDep.rxBufLen > RFAL_ISODEP_ATS_MAX_LEN) || ( gIsoDep.rxBuf[RFAL_ISODEP_ATS_TL_POS] != gIsoDep.rxBufLen) )
 800930e:	4b17      	ldr	r3, [pc, #92]	@ (800936c <rfalIsoDepGetRATSStatus+0x84>)
 8009310:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8009312:	2b00      	cmp	r3, #0
 8009314:	d00b      	beq.n	800932e <rfalIsoDepGetRATSStatus+0x46>
 8009316:	4b15      	ldr	r3, [pc, #84]	@ (800936c <rfalIsoDepGetRATSStatus+0x84>)
 8009318:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800931a:	2b14      	cmp	r3, #20
 800931c:	d807      	bhi.n	800932e <rfalIsoDepGetRATSStatus+0x46>
 800931e:	4b13      	ldr	r3, [pc, #76]	@ (800936c <rfalIsoDepGetRATSStatus+0x84>)
 8009320:	69db      	ldr	r3, [r3, #28]
 8009322:	781b      	ldrb	r3, [r3, #0]
 8009324:	001a      	movs	r2, r3
 8009326:	4b11      	ldr	r3, [pc, #68]	@ (800936c <rfalIsoDepGetRATSStatus+0x84>)
 8009328:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800932a:	429a      	cmp	r2, r3
 800932c:	d001      	beq.n	8009332 <rfalIsoDepGetRATSStatus+0x4a>
        {
            return RFAL_ERR_PROTO;
 800932e:	230b      	movs	r3, #11
 8009330:	e017      	b.n	8009362 <rfalIsoDepGetRATSStatus+0x7a>
        }
        
        /* Assign our FSx, in case the a Deselect is send without Transceive */
        gIsoDep.ourFsx = rfalIsoDepFSxI2FSx( (uint8_t) (gIsoDep.actv.ratsReq.PARAM >> RFAL_ISODEP_RATS_PARAM_FSDI_SHIFT) );
 8009332:	4b0e      	ldr	r3, [pc, #56]	@ (800936c <rfalIsoDepGetRATSStatus+0x84>)
 8009334:	224d      	movs	r2, #77	@ 0x4d
 8009336:	5c9b      	ldrb	r3, [r3, r2]
 8009338:	091b      	lsrs	r3, r3, #4
 800933a:	b2db      	uxtb	r3, r3
 800933c:	0018      	movs	r0, r3
 800933e:	f7ff fe3f 	bl	8008fc0 <rfalIsoDepFSxI2FSx>
 8009342:	0003      	movs	r3, r0
 8009344:	001a      	movs	r2, r3
 8009346:	4b09      	ldr	r3, [pc, #36]	@ (800936c <rfalIsoDepGetRATSStatus+0x84>)
 8009348:	84da      	strh	r2, [r3, #38]	@ 0x26
        
        /* Check and assign if ATS length was requested (length also available on TL) */
        if( gIsoDep.rxLen8 != NULL )
 800934a:	4b08      	ldr	r3, [pc, #32]	@ (800936c <rfalIsoDepGetRATSStatus+0x84>)
 800934c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800934e:	2b00      	cmp	r3, #0
 8009350:	d005      	beq.n	800935e <rfalIsoDepGetRATSStatus+0x76>
        {
            *gIsoDep.rxLen8 = (uint8_t)gIsoDep.rxBufLen;
 8009352:	4b06      	ldr	r3, [pc, #24]	@ (800936c <rfalIsoDepGetRATSStatus+0x84>)
 8009354:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8009356:	4b05      	ldr	r3, [pc, #20]	@ (800936c <rfalIsoDepGetRATSStatus+0x84>)
 8009358:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800935a:	b2d2      	uxtb	r2, r2
 800935c:	701a      	strb	r2, [r3, #0]
        }
    }
    
    return ret;
 800935e:	1dbb      	adds	r3, r7, #6
 8009360:	881b      	ldrh	r3, [r3, #0]
}
 8009362:	0018      	movs	r0, r3
 8009364:	46bd      	mov	sp, r7
 8009366:	b003      	add	sp, #12
 8009368:	bd90      	pop	{r4, r7, pc}
 800936a:	46c0      	nop			@ (mov r8, r8)
 800936c:	2000024c 	.word	0x2000024c

08009370 <rfalIsoDepStartPPS>:
}


/*******************************************************************************/
static ReturnCode rfalIsoDepStartPPS( uint8_t DID, rfalBitRate DSI, rfalBitRate DRI, rfalIsoDepPpsRes *ppsRes )
{
 8009370:	b590      	push	{r4, r7, lr}
 8009372:	b08b      	sub	sp, #44	@ 0x2c
 8009374:	af00      	add	r7, sp, #0
 8009376:	0004      	movs	r4, r0
 8009378:	0008      	movs	r0, r1
 800937a:	0011      	movs	r1, r2
 800937c:	603b      	str	r3, [r7, #0]
 800937e:	1dfb      	adds	r3, r7, #7
 8009380:	1c22      	adds	r2, r4, #0
 8009382:	701a      	strb	r2, [r3, #0]
 8009384:	1dbb      	adds	r3, r7, #6
 8009386:	1c02      	adds	r2, r0, #0
 8009388:	701a      	strb	r2, [r3, #0]
 800938a:	1d7b      	adds	r3, r7, #5
 800938c:	1c0a      	adds	r2, r1, #0
 800938e:	701a      	strb	r2, [r3, #0]
    rfalTransceiveContext ctx;
    
    if( (ppsRes == NULL) || (DSI > RFAL_BR_848) || (DRI > RFAL_BR_848) || ((DID > RFAL_ISODEP_DID_MAX) && (DID != RFAL_ISODEP_NO_DID)) )
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d00f      	beq.n	80093b6 <rfalIsoDepStartPPS+0x46>
 8009396:	1dbb      	adds	r3, r7, #6
 8009398:	781b      	ldrb	r3, [r3, #0]
 800939a:	2b03      	cmp	r3, #3
 800939c:	d80b      	bhi.n	80093b6 <rfalIsoDepStartPPS+0x46>
 800939e:	1d7b      	adds	r3, r7, #5
 80093a0:	781b      	ldrb	r3, [r3, #0]
 80093a2:	2b03      	cmp	r3, #3
 80093a4:	d807      	bhi.n	80093b6 <rfalIsoDepStartPPS+0x46>
 80093a6:	1dfb      	adds	r3, r7, #7
 80093a8:	781b      	ldrb	r3, [r3, #0]
 80093aa:	2b0e      	cmp	r3, #14
 80093ac:	d905      	bls.n	80093ba <rfalIsoDepStartPPS+0x4a>
 80093ae:	1dfb      	adds	r3, r7, #7
 80093b0:	781b      	ldrb	r3, [r3, #0]
 80093b2:	2b10      	cmp	r3, #16
 80093b4:	d001      	beq.n	80093ba <rfalIsoDepStartPPS+0x4a>
    {
        return RFAL_ERR_PARAM;
 80093b6:	2307      	movs	r3, #7
 80093b8:	e03e      	b.n	8009438 <rfalIsoDepStartPPS+0xc8>
    }
        
    gIsoDep.rxBuf   = (uint8_t*) ppsRes;
 80093ba:	4b21      	ldr	r3, [pc, #132]	@ (8009440 <rfalIsoDepStartPPS+0xd0>)
 80093bc:	683a      	ldr	r2, [r7, #0]
 80093be:	61da      	str	r2, [r3, #28]
    
    /*******************************************************************************/
    /* Compose PPS Request */
    gIsoDep.actv.ppsReq.PPSS = (RFAL_ISODEP_PPS_SB | (DID & RFAL_ISODEP_PPS_SB_DID_MASK));
 80093c0:	1dfb      	adds	r3, r7, #7
 80093c2:	781b      	ldrb	r3, [r3, #0]
 80093c4:	220f      	movs	r2, #15
 80093c6:	4013      	ands	r3, r2
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	2230      	movs	r2, #48	@ 0x30
 80093cc:	4252      	negs	r2, r2
 80093ce:	4313      	orrs	r3, r2
 80093d0:	b2d9      	uxtb	r1, r3
 80093d2:	4b1b      	ldr	r3, [pc, #108]	@ (8009440 <rfalIsoDepStartPPS+0xd0>)
 80093d4:	224c      	movs	r2, #76	@ 0x4c
 80093d6:	5499      	strb	r1, [r3, r2]
    gIsoDep.actv.ppsReq.PPS0 = RFAL_ISODEP_PPS_PPS0_PPS1_PRESENT;
 80093d8:	4b19      	ldr	r3, [pc, #100]	@ (8009440 <rfalIsoDepStartPPS+0xd0>)
 80093da:	224d      	movs	r2, #77	@ 0x4d
 80093dc:	2111      	movs	r1, #17
 80093de:	5499      	strb	r1, [r3, r2]
    gIsoDep.actv.ppsReq.PPS1 = (RFAL_ISODEP_PPS_PPS1 | ((((uint8_t)DSI<<RFAL_ISODEP_PPS_PPS1_DSI_SHIFT) | (uint8_t)DRI) & RFAL_ISODEP_PPS_PPS1_DXI_MASK)); 
 80093e0:	1dbb      	adds	r3, r7, #6
 80093e2:	781b      	ldrb	r3, [r3, #0]
 80093e4:	b25b      	sxtb	r3, r3
 80093e6:	009b      	lsls	r3, r3, #2
 80093e8:	b25a      	sxtb	r2, r3
 80093ea:	1d7b      	adds	r3, r7, #5
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	b25b      	sxtb	r3, r3
 80093f0:	4313      	orrs	r3, r2
 80093f2:	b25b      	sxtb	r3, r3
 80093f4:	b2db      	uxtb	r3, r3
 80093f6:	220f      	movs	r2, #15
 80093f8:	4013      	ands	r3, r2
 80093fa:	b2d9      	uxtb	r1, r3
 80093fc:	4b10      	ldr	r3, [pc, #64]	@ (8009440 <rfalIsoDepStartPPS+0xd0>)
 80093fe:	224e      	movs	r2, #78	@ 0x4e
 8009400:	5499      	strb	r1, [r3, r2]
    
    rfalCreateByteFlagsTxRxContext( ctx, (uint8_t*)&gIsoDep.actv.ppsReq, sizeof(rfalIsoDepPpsReq), (uint8_t*)ppsRes, sizeof(rfalIsoDepPpsRes), &gIsoDep.rxBufLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ISODEP_T4T_FWT_ACTIVATION );
 8009402:	210c      	movs	r1, #12
 8009404:	187b      	adds	r3, r7, r1
 8009406:	4a0f      	ldr	r2, [pc, #60]	@ (8009444 <rfalIsoDepStartPPS+0xd4>)
 8009408:	601a      	str	r2, [r3, #0]
 800940a:	187b      	adds	r3, r7, r1
 800940c:	2218      	movs	r2, #24
 800940e:	809a      	strh	r2, [r3, #4]
 8009410:	187b      	adds	r3, r7, r1
 8009412:	683a      	ldr	r2, [r7, #0]
 8009414:	609a      	str	r2, [r3, #8]
 8009416:	187b      	adds	r3, r7, r1
 8009418:	2208      	movs	r2, #8
 800941a:	819a      	strh	r2, [r3, #12]
 800941c:	187b      	adds	r3, r7, r1
 800941e:	4a0a      	ldr	r2, [pc, #40]	@ (8009448 <rfalIsoDepStartPPS+0xd8>)
 8009420:	611a      	str	r2, [r3, #16]
 8009422:	187b      	adds	r3, r7, r1
 8009424:	2200      	movs	r2, #0
 8009426:	615a      	str	r2, [r3, #20]
 8009428:	187b      	adds	r3, r7, r1
 800942a:	4a08      	ldr	r2, [pc, #32]	@ (800944c <rfalIsoDepStartPPS+0xdc>)
 800942c:	619a      	str	r2, [r3, #24]
    return rfalStartTransceive( &ctx );
 800942e:	187b      	adds	r3, r7, r1
 8009430:	0018      	movs	r0, r3
 8009432:	f7f8 f8ef 	bl	8001614 <rfalStartTransceive>
 8009436:	0003      	movs	r3, r0
}
 8009438:	0018      	movs	r0, r3
 800943a:	46bd      	mov	sp, r7
 800943c:	b00b      	add	sp, #44	@ 0x2c
 800943e:	bd90      	pop	{r4, r7, pc}
 8009440:	2000024c 	.word	0x2000024c
 8009444:	20000298 	.word	0x20000298
 8009448:	2000026e 	.word	0x2000026e
 800944c:	00046780 	.word	0x00046780

08009450 <rfalIsoDepGetPPSSTatus>:


/*******************************************************************************/
static ReturnCode rfalIsoDepGetPPSSTatus( void )
{
 8009450:	b590      	push	{r4, r7, lr}
 8009452:	b083      	sub	sp, #12
 8009454:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    ret = rfalGetTransceiveStatus();
 8009456:	1dbc      	adds	r4, r7, #6
 8009458:	f7f8 fab0 	bl	80019bc <rfalGetTransceiveStatus>
 800945c:	0003      	movs	r3, r0
 800945e:	8023      	strh	r3, [r4, #0]
    if( ret == RFAL_ERR_NONE )
 8009460:	1dbb      	adds	r3, r7, #6
 8009462:	881b      	ldrh	r3, [r3, #0]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d114      	bne.n	8009492 <rfalIsoDepGetPPSSTatus+0x42>
    {
        gIsoDep.rxBufLen = rfalConvBitsToBytes(gIsoDep.rxBufLen);
 8009468:	4b0d      	ldr	r3, [pc, #52]	@ (80094a0 <rfalIsoDepGetPPSSTatus+0x50>)
 800946a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800946c:	3307      	adds	r3, #7
 800946e:	08db      	lsrs	r3, r3, #3
 8009470:	b29a      	uxth	r2, r3
 8009472:	4b0b      	ldr	r3, [pc, #44]	@ (80094a0 <rfalIsoDepGetPPSSTatus+0x50>)
 8009474:	845a      	strh	r2, [r3, #34]	@ 0x22
        
        /* Check for valid PPS Response   */
        if( (gIsoDep.rxBufLen != RFAL_ISODEP_PPS_RES_LEN) || (*gIsoDep.rxBuf != gIsoDep.actv.ppsReq.PPSS) ) 
 8009476:	4b0a      	ldr	r3, [pc, #40]	@ (80094a0 <rfalIsoDepGetPPSSTatus+0x50>)
 8009478:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800947a:	2b01      	cmp	r3, #1
 800947c:	d107      	bne.n	800948e <rfalIsoDepGetPPSSTatus+0x3e>
 800947e:	4b08      	ldr	r3, [pc, #32]	@ (80094a0 <rfalIsoDepGetPPSSTatus+0x50>)
 8009480:	69db      	ldr	r3, [r3, #28]
 8009482:	781a      	ldrb	r2, [r3, #0]
 8009484:	4b06      	ldr	r3, [pc, #24]	@ (80094a0 <rfalIsoDepGetPPSSTatus+0x50>)
 8009486:	214c      	movs	r1, #76	@ 0x4c
 8009488:	5c5b      	ldrb	r3, [r3, r1]
 800948a:	429a      	cmp	r2, r3
 800948c:	d001      	beq.n	8009492 <rfalIsoDepGetPPSSTatus+0x42>
        {
            return RFAL_ERR_PROTO;
 800948e:	230b      	movs	r3, #11
 8009490:	e001      	b.n	8009496 <rfalIsoDepGetPPSSTatus+0x46>
        }
    }
    return ret;
 8009492:	1dbb      	adds	r3, r7, #6
 8009494:	881b      	ldrh	r3, [r3, #0]
}
 8009496:	0018      	movs	r0, r3
 8009498:	46bd      	mov	sp, r7
 800949a:	b003      	add	sp, #12
 800949c:	bd90      	pop	{r4, r7, pc}
 800949e:	46c0      	nop			@ (mov r8, r8)
 80094a0:	2000024c 	.word	0x2000024c

080094a4 <rfalIsoDepStartATTRIB>:


#if RFAL_FEATURE_NFCB

static ReturnCode rfalIsoDepStartATTRIB( const uint8_t* nfcid0, uint8_t PARAM1, rfalBitRate DSI, rfalBitRate DRI, rfalIsoDepFSxI FSDI, uint8_t PARAM3, uint8_t DID, const uint8_t* HLInfo, uint8_t HLInfoLen, uint32_t fwt, rfalIsoDepAttribRes *attribRes, uint8_t *attribResLen )
{
 80094a4:	b590      	push	{r4, r7, lr}
 80094a6:	b08b      	sub	sp, #44	@ 0x2c
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	000c      	movs	r4, r1
 80094ae:	0010      	movs	r0, r2
 80094b0:	0019      	movs	r1, r3
 80094b2:	1cfb      	adds	r3, r7, #3
 80094b4:	1c22      	adds	r2, r4, #0
 80094b6:	701a      	strb	r2, [r3, #0]
 80094b8:	1cbb      	adds	r3, r7, #2
 80094ba:	1c02      	adds	r2, r0, #0
 80094bc:	701a      	strb	r2, [r3, #0]
 80094be:	1c7b      	adds	r3, r7, #1
 80094c0:	1c0a      	adds	r2, r1, #0
 80094c2:	701a      	strb	r2, [r3, #0]
    rfalTransceiveContext ctx;
    
    if( (attribRes == NULL) || (attribResLen == NULL) || (DSI > RFAL_BR_848) || (DRI > RFAL_BR_848) || ((DID > RFAL_ISODEP_DID_MAX) && (DID != RFAL_ISODEP_NO_DID)) )
 80094c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d013      	beq.n	80094f2 <rfalIsoDepStartATTRIB+0x4e>
 80094ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d010      	beq.n	80094f2 <rfalIsoDepStartATTRIB+0x4e>
 80094d0:	1cbb      	adds	r3, r7, #2
 80094d2:	781b      	ldrb	r3, [r3, #0]
 80094d4:	2b03      	cmp	r3, #3
 80094d6:	d80c      	bhi.n	80094f2 <rfalIsoDepStartATTRIB+0x4e>
 80094d8:	1c7b      	adds	r3, r7, #1
 80094da:	781b      	ldrb	r3, [r3, #0]
 80094dc:	2b03      	cmp	r3, #3
 80094de:	d808      	bhi.n	80094f2 <rfalIsoDepStartATTRIB+0x4e>
 80094e0:	2240      	movs	r2, #64	@ 0x40
 80094e2:	18bb      	adds	r3, r7, r2
 80094e4:	781b      	ldrb	r3, [r3, #0]
 80094e6:	2b0e      	cmp	r3, #14
 80094e8:	d905      	bls.n	80094f6 <rfalIsoDepStartATTRIB+0x52>
 80094ea:	18bb      	adds	r3, r7, r2
 80094ec:	781b      	ldrb	r3, [r3, #0]
 80094ee:	2b10      	cmp	r3, #16
 80094f0:	d001      	beq.n	80094f6 <rfalIsoDepStartATTRIB+0x52>
    {
        return RFAL_ERR_NONE;
 80094f2:	2300      	movs	r3, #0
 80094f4:	e085      	b.n	8009602 <rfalIsoDepStartATTRIB+0x15e>
    }
    
    gIsoDep.rxBuf   = (uint8_t*)  attribRes;
 80094f6:	4b45      	ldr	r3, [pc, #276]	@ (800960c <rfalIsoDepStartATTRIB+0x168>)
 80094f8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80094fa:	61da      	str	r2, [r3, #28]
    gIsoDep.rxLen8  = attribResLen;
 80094fc:	4b43      	ldr	r3, [pc, #268]	@ (800960c <rfalIsoDepStartATTRIB+0x168>)
 80094fe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009500:	679a      	str	r2, [r3, #120]	@ 0x78
    gIsoDep.did     = DID;
 8009502:	4b42      	ldr	r3, [pc, #264]	@ (800960c <rfalIsoDepStartATTRIB+0x168>)
 8009504:	2040      	movs	r0, #64	@ 0x40
 8009506:	183a      	adds	r2, r7, r0
 8009508:	7812      	ldrb	r2, [r2, #0]
 800950a:	70da      	strb	r2, [r3, #3]
    
    /*******************************************************************************/
    /* Compose ATTRIB command */
    gIsoDep.actv.attribReq.cmd          = RFAL_ISODEP_CMD_ATTRIB;
 800950c:	4b3f      	ldr	r3, [pc, #252]	@ (800960c <rfalIsoDepStartATTRIB+0x168>)
 800950e:	224c      	movs	r2, #76	@ 0x4c
 8009510:	211d      	movs	r1, #29
 8009512:	5499      	strb	r1, [r3, r2]
    gIsoDep.actv.attribReq.Param.PARAM1 = PARAM1;
 8009514:	4b3d      	ldr	r3, [pc, #244]	@ (800960c <rfalIsoDepStartATTRIB+0x168>)
 8009516:	1cfa      	adds	r2, r7, #3
 8009518:	2151      	movs	r1, #81	@ 0x51
 800951a:	7812      	ldrb	r2, [r2, #0]
 800951c:	545a      	strb	r2, [r3, r1]
    gIsoDep.actv.attribReq.Param.PARAM2 = ( ((((uint8_t)DSI<<RFAL_ISODEP_ATTRIB_PARAM2_DSI_SHIFT) | ((uint8_t)DRI<<RFAL_ISODEP_ATTRIB_PARAM2_DRI_SHIFT)) & RFAL_ISODEP_ATTRIB_PARAM2_DXI_MASK) | ((uint8_t)FSDI & RFAL_ISODEP_ATTRIB_PARAM2_FSDI_MASK) );
 800951e:	1cbb      	adds	r3, r7, #2
 8009520:	781b      	ldrb	r3, [r3, #0]
 8009522:	b25b      	sxtb	r3, r3
 8009524:	019b      	lsls	r3, r3, #6
 8009526:	b25a      	sxtb	r2, r3
 8009528:	1c7b      	adds	r3, r7, #1
 800952a:	781b      	ldrb	r3, [r3, #0]
 800952c:	b25b      	sxtb	r3, r3
 800952e:	011b      	lsls	r3, r3, #4
 8009530:	b25b      	sxtb	r3, r3
 8009532:	4313      	orrs	r3, r2
 8009534:	b25b      	sxtb	r3, r3
 8009536:	b2db      	uxtb	r3, r3
 8009538:	220f      	movs	r2, #15
 800953a:	4393      	bics	r3, r2
 800953c:	b2da      	uxtb	r2, r3
 800953e:	2338      	movs	r3, #56	@ 0x38
 8009540:	18fb      	adds	r3, r7, r3
 8009542:	781b      	ldrb	r3, [r3, #0]
 8009544:	210f      	movs	r1, #15
 8009546:	400b      	ands	r3, r1
 8009548:	b2db      	uxtb	r3, r3
 800954a:	4313      	orrs	r3, r2
 800954c:	b2d9      	uxtb	r1, r3
 800954e:	4b2f      	ldr	r3, [pc, #188]	@ (800960c <rfalIsoDepStartATTRIB+0x168>)
 8009550:	2252      	movs	r2, #82	@ 0x52
 8009552:	5499      	strb	r1, [r3, r2]
    gIsoDep.actv.attribReq.Param.PARAM3 = PARAM3;
 8009554:	4b2d      	ldr	r3, [pc, #180]	@ (800960c <rfalIsoDepStartATTRIB+0x168>)
 8009556:	223c      	movs	r2, #60	@ 0x3c
 8009558:	18ba      	adds	r2, r7, r2
 800955a:	2153      	movs	r1, #83	@ 0x53
 800955c:	7812      	ldrb	r2, [r2, #0]
 800955e:	545a      	strb	r2, [r3, r1]
    gIsoDep.actv.attribReq.Param.PARAM4 = (DID & RFAL_ISODEP_ATTRIB_PARAM4_DID_MASK);
 8009560:	183b      	adds	r3, r7, r0
 8009562:	781b      	ldrb	r3, [r3, #0]
 8009564:	220f      	movs	r2, #15
 8009566:	4013      	ands	r3, r2
 8009568:	b2d9      	uxtb	r1, r3
 800956a:	4b28      	ldr	r3, [pc, #160]	@ (800960c <rfalIsoDepStartATTRIB+0x168>)
 800956c:	2254      	movs	r2, #84	@ 0x54
 800956e:	5499      	strb	r1, [r3, r2]
    RFAL_MEMCPY(gIsoDep.actv.attribReq.nfcid0, nfcid0, RFAL_NFCB_NFCID0_LEN);
 8009570:	4b26      	ldr	r3, [pc, #152]	@ (800960c <rfalIsoDepStartATTRIB+0x168>)
 8009572:	224d      	movs	r2, #77	@ 0x4d
 8009574:	6879      	ldr	r1, [r7, #4]
 8009576:	189b      	adds	r3, r3, r2
 8009578:	2204      	movs	r2, #4
 800957a:	0018      	movs	r0, r3
 800957c:	f005 f95a 	bl	800e834 <memcpy>
    
     /* Append the Higher layer Info if provided */
    if( (HLInfo != NULL) && (HLInfoLen > 0U) )
 8009580:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009582:	2b00      	cmp	r3, #0
 8009584:	d011      	beq.n	80095aa <rfalIsoDepStartATTRIB+0x106>
 8009586:	2248      	movs	r2, #72	@ 0x48
 8009588:	18bb      	adds	r3, r7, r2
 800958a:	781b      	ldrb	r3, [r3, #0]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d00c      	beq.n	80095aa <rfalIsoDepStartATTRIB+0x106>
    {
        RFAL_MEMCPY(gIsoDep.actv.attribReq.HLInfo, HLInfo, RFAL_MIN(HLInfoLen, RFAL_ISODEP_ATTRIB_HLINFO_LEN) );
 8009590:	18bb      	adds	r3, r7, r2
 8009592:	781b      	ldrb	r3, [r3, #0]
 8009594:	b2da      	uxtb	r2, r3
 8009596:	2a20      	cmp	r2, #32
 8009598:	d900      	bls.n	800959c <rfalIsoDepStartATTRIB+0xf8>
 800959a:	2320      	movs	r3, #32
 800959c:	b2db      	uxtb	r3, r3
 800959e:	001a      	movs	r2, r3
 80095a0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80095a2:	4b1b      	ldr	r3, [pc, #108]	@ (8009610 <rfalIsoDepStartATTRIB+0x16c>)
 80095a4:	0018      	movs	r0, r3
 80095a6:	f005 f945 	bl	800e834 <memcpy>
    }
    
    rfalCreateByteFlagsTxRxContext( ctx, (uint8_t*)&gIsoDep.actv.attribReq, (uint16_t)(RFAL_ISODEP_ATTRIB_HDR_LEN + RFAL_MIN((uint16_t)HLInfoLen, RFAL_ISODEP_ATTRIB_HLINFO_LEN)), (uint8_t*)gIsoDep.rxBuf, sizeof(rfalIsoDepAttribRes), &gIsoDep.rxBufLen, RFAL_TXRX_FLAGS_DEFAULT, fwt );
 80095aa:	230c      	movs	r3, #12
 80095ac:	18fb      	adds	r3, r7, r3
 80095ae:	4a19      	ldr	r2, [pc, #100]	@ (8009614 <rfalIsoDepStartATTRIB+0x170>)
 80095b0:	601a      	str	r2, [r3, #0]
 80095b2:	2248      	movs	r2, #72	@ 0x48
 80095b4:	18bb      	adds	r3, r7, r2
 80095b6:	781b      	ldrb	r3, [r3, #0]
 80095b8:	2b1f      	cmp	r3, #31
 80095ba:	d807      	bhi.n	80095cc <rfalIsoDepStartATTRIB+0x128>
 80095bc:	18bb      	adds	r3, r7, r2
 80095be:	781b      	ldrb	r3, [r3, #0]
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	3309      	adds	r3, #9
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	00db      	lsls	r3, r3, #3
 80095c8:	b29b      	uxth	r3, r3
 80095ca:	e001      	b.n	80095d0 <rfalIsoDepStartATTRIB+0x12c>
 80095cc:	23a4      	movs	r3, #164	@ 0xa4
 80095ce:	005b      	lsls	r3, r3, #1
 80095d0:	210c      	movs	r1, #12
 80095d2:	187a      	adds	r2, r7, r1
 80095d4:	8093      	strh	r3, [r2, #4]
 80095d6:	4b0d      	ldr	r3, [pc, #52]	@ (800960c <rfalIsoDepStartATTRIB+0x168>)
 80095d8:	69da      	ldr	r2, [r3, #28]
 80095da:	187b      	adds	r3, r7, r1
 80095dc:	609a      	str	r2, [r3, #8]
 80095de:	187b      	adds	r3, r7, r1
 80095e0:	2284      	movs	r2, #132	@ 0x84
 80095e2:	0052      	lsls	r2, r2, #1
 80095e4:	819a      	strh	r2, [r3, #12]
 80095e6:	187b      	adds	r3, r7, r1
 80095e8:	4a0b      	ldr	r2, [pc, #44]	@ (8009618 <rfalIsoDepStartATTRIB+0x174>)
 80095ea:	611a      	str	r2, [r3, #16]
 80095ec:	187b      	adds	r3, r7, r1
 80095ee:	2200      	movs	r2, #0
 80095f0:	615a      	str	r2, [r3, #20]
 80095f2:	187b      	adds	r3, r7, r1
 80095f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80095f6:	619a      	str	r2, [r3, #24]
    return rfalStartTransceive( &ctx );
 80095f8:	187b      	adds	r3, r7, r1
 80095fa:	0018      	movs	r0, r3
 80095fc:	f7f8 f80a 	bl	8001614 <rfalStartTransceive>
 8009600:	0003      	movs	r3, r0
}
 8009602:	0018      	movs	r0, r3
 8009604:	46bd      	mov	sp, r7
 8009606:	b00b      	add	sp, #44	@ 0x2c
 8009608:	bd90      	pop	{r4, r7, pc}
 800960a:	46c0      	nop			@ (mov r8, r8)
 800960c:	2000024c 	.word	0x2000024c
 8009610:	200002a1 	.word	0x200002a1
 8009614:	20000298 	.word	0x20000298
 8009618:	2000026e 	.word	0x2000026e

0800961c <rfalIsoDepGetATTRIBStatus>:


/*******************************************************************************/
static ReturnCode rfalIsoDepGetATTRIBStatus( void )
{
 800961c:	b590      	push	{r4, r7, lr}
 800961e:	b083      	sub	sp, #12
 8009620:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    ret = rfalGetTransceiveStatus();
 8009622:	1dbc      	adds	r4, r7, #6
 8009624:	f7f8 f9ca 	bl	80019bc <rfalGetTransceiveStatus>
 8009628:	0003      	movs	r3, r0
 800962a:	8023      	strh	r3, [r4, #0]
    if( ret == RFAL_ERR_NONE )
 800962c:	1dbb      	adds	r3, r7, #6
 800962e:	881b      	ldrh	r3, [r3, #0]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d123      	bne.n	800967c <rfalIsoDepGetATTRIBStatus+0x60>
    {
        gIsoDep.rxBufLen = rfalConvBitsToBytes(gIsoDep.rxBufLen);
 8009634:	4b14      	ldr	r3, [pc, #80]	@ (8009688 <rfalIsoDepGetATTRIBStatus+0x6c>)
 8009636:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8009638:	3307      	adds	r3, #7
 800963a:	08db      	lsrs	r3, r3, #3
 800963c:	b29a      	uxth	r2, r3
 800963e:	4b12      	ldr	r3, [pc, #72]	@ (8009688 <rfalIsoDepGetATTRIBStatus+0x6c>)
 8009640:	845a      	strh	r2, [r3, #34]	@ 0x22
        
        /* Check for valid ATTRIB Response Digital 2.3  15.6.2.1 */
        if( (gIsoDep.rxBufLen < RFAL_ISODEP_ATTRIB_RES_HDR_LEN) )
 8009642:	4b11      	ldr	r3, [pc, #68]	@ (8009688 <rfalIsoDepGetATTRIBStatus+0x6c>)
 8009644:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8009646:	2b00      	cmp	r3, #0
 8009648:	d101      	bne.n	800964e <rfalIsoDepGetATTRIBStatus+0x32>
        {
           return RFAL_ERR_PROTO;
 800964a:	230b      	movs	r3, #11
 800964c:	e018      	b.n	8009680 <rfalIsoDepGetATTRIBStatus+0x64>
        }
        
        if( gIsoDep.rxLen8 != NULL )
 800964e:	4b0e      	ldr	r3, [pc, #56]	@ (8009688 <rfalIsoDepGetATTRIBStatus+0x6c>)
 8009650:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009652:	2b00      	cmp	r3, #0
 8009654:	d005      	beq.n	8009662 <rfalIsoDepGetATTRIBStatus+0x46>
        {
            *gIsoDep.rxLen8 = (uint8_t)gIsoDep.rxBufLen;
 8009656:	4b0c      	ldr	r3, [pc, #48]	@ (8009688 <rfalIsoDepGetATTRIBStatus+0x6c>)
 8009658:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 800965a:	4b0b      	ldr	r3, [pc, #44]	@ (8009688 <rfalIsoDepGetATTRIBStatus+0x6c>)
 800965c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800965e:	b2d2      	uxtb	r2, r2
 8009660:	701a      	strb	r2, [r3, #0]
        }
        
        gIsoDep.ourFsx = rfalIsoDepFSxI2FSx( (uint8_t)(gIsoDep.actv.attribReq.Param.PARAM2 & RFAL_ISODEP_ATTRIB_PARAM2_FSDI_MASK) );
 8009662:	4b09      	ldr	r3, [pc, #36]	@ (8009688 <rfalIsoDepGetATTRIBStatus+0x6c>)
 8009664:	2252      	movs	r2, #82	@ 0x52
 8009666:	5c9b      	ldrb	r3, [r3, r2]
 8009668:	220f      	movs	r2, #15
 800966a:	4013      	ands	r3, r2
 800966c:	b2db      	uxtb	r3, r3
 800966e:	0018      	movs	r0, r3
 8009670:	f7ff fca6 	bl	8008fc0 <rfalIsoDepFSxI2FSx>
 8009674:	0003      	movs	r3, r0
 8009676:	001a      	movs	r2, r3
 8009678:	4b03      	ldr	r3, [pc, #12]	@ (8009688 <rfalIsoDepGetATTRIBStatus+0x6c>)
 800967a:	84da      	strh	r2, [r3, #38]	@ 0x26
    }
   
   return ret;
 800967c:	1dbb      	adds	r3, r7, #6
 800967e:	881b      	ldrh	r3, [r3, #0]
}
 8009680:	0018      	movs	r0, r3
 8009682:	46bd      	mov	sp, r7
 8009684:	b003      	add	sp, #12
 8009686:	bd90      	pop	{r4, r7, pc}
 8009688:	2000024c 	.word	0x2000024c

0800968c <rfalIsoDepPollAStartActivation>:
}


/*******************************************************************************/
ReturnCode rfalIsoDepPollAStartActivation( rfalIsoDepFSxI FSDI, uint8_t DID, rfalBitRate maxBR, rfalIsoDepDevice *rfalIsoDepDev )
{
 800968c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800968e:	b085      	sub	sp, #20
 8009690:	af00      	add	r7, sp, #0
 8009692:	0004      	movs	r4, r0
 8009694:	0008      	movs	r0, r1
 8009696:	0011      	movs	r1, r2
 8009698:	603b      	str	r3, [r7, #0]
 800969a:	1dfb      	adds	r3, r7, #7
 800969c:	1c22      	adds	r2, r4, #0
 800969e:	701a      	strb	r2, [r3, #0]
 80096a0:	1dbb      	adds	r3, r7, #6
 80096a2:	1c02      	adds	r2, r0, #0
 80096a4:	701a      	strb	r2, [r3, #0]
 80096a6:	1d7b      	adds	r3, r7, #5
 80096a8:	1c0a      	adds	r2, r1, #0
 80096aa:	701a      	strb	r2, [r3, #0]
    ReturnCode ret;
    
    if( rfalIsoDepDev == NULL )
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d101      	bne.n	80096b6 <rfalIsoDepPollAStartActivation+0x2a>
    {
        return RFAL_ERR_PARAM;
 80096b2:	2307      	movs	r3, #7
 80096b4:	e02b      	b.n	800970e <rfalIsoDepPollAStartActivation+0x82>
    }
    
    /* Enable EMD suppresssion|handling according to  Digital 2.1  4.1.1.1 ; EMVCo 3.0  4.9.2 ; ISO 14443-3  8.3 */
    rfalSetErrorHandling( RFAL_ERRORHANDLING_EMD );
 80096b6:	2001      	movs	r0, #1
 80096b8:	f7f7 feb6 	bl	8001428 <rfalSetErrorHandling>
    
    /* Start RATS Transceive */
    RFAL_EXIT_ON_ERR( ret, rfalIsoDepStartRATS( FSDI, DID, &rfalIsoDepDev->activation.A.Listener.ATS, &rfalIsoDepDev->activation.A.Listener.ATSLen ) );
 80096bc:	683a      	ldr	r2, [r7, #0]
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	3314      	adds	r3, #20
 80096c2:	001d      	movs	r5, r3
 80096c4:	260e      	movs	r6, #14
 80096c6:	19bc      	adds	r4, r7, r6
 80096c8:	1dbb      	adds	r3, r7, #6
 80096ca:	7819      	ldrb	r1, [r3, #0]
 80096cc:	1dfb      	adds	r3, r7, #7
 80096ce:	7818      	ldrb	r0, [r3, #0]
 80096d0:	002b      	movs	r3, r5
 80096d2:	f7ff fdb1 	bl	8009238 <rfalIsoDepStartRATS>
 80096d6:	0003      	movs	r3, r0
 80096d8:	8023      	strh	r3, [r4, #0]
 80096da:	19bb      	adds	r3, r7, r6
 80096dc:	881b      	ldrh	r3, [r3, #0]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d002      	beq.n	80096e8 <rfalIsoDepPollAStartActivation+0x5c>
 80096e2:	19bb      	adds	r3, r7, r6
 80096e4:	881b      	ldrh	r3, [r3, #0]
 80096e6:	e012      	b.n	800970e <rfalIsoDepPollAStartActivation+0x82>
    
    rfalIsoDepDev->info.DSI = maxBR;
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	1d7a      	adds	r2, r7, #5
 80096ec:	2148      	movs	r1, #72	@ 0x48
 80096ee:	7812      	ldrb	r2, [r2, #0]
 80096f0:	545a      	strb	r2, [r3, r1]
    gIsoDep.actvDev     = rfalIsoDepDev;
 80096f2:	4b09      	ldr	r3, [pc, #36]	@ (8009718 <rfalIsoDepPollAStartActivation+0x8c>)
 80096f4:	683a      	ldr	r2, [r7, #0]
 80096f6:	67da      	str	r2, [r3, #124]	@ 0x7c
    gIsoDep.cntRRetrys  = gIsoDep.maxRetriesRATS;
 80096f8:	4b07      	ldr	r3, [pc, #28]	@ (8009718 <rfalIsoDepPollAStartActivation+0x8c>)
 80096fa:	2244      	movs	r2, #68	@ 0x44
 80096fc:	5c9a      	ldrb	r2, [r3, r2]
 80096fe:	4b06      	ldr	r3, [pc, #24]	@ (8009718 <rfalIsoDepPollAStartActivation+0x8c>)
 8009700:	719a      	strb	r2, [r3, #6]
    gIsoDep.state       = ISODEP_ST_PCD_ACT_RATS;
 8009702:	4b05      	ldr	r3, [pc, #20]	@ (8009718 <rfalIsoDepPollAStartActivation+0x8c>)
 8009704:	220a      	movs	r2, #10
 8009706:	701a      	strb	r2, [r3, #0]
    
    return ret;
 8009708:	230e      	movs	r3, #14
 800970a:	18fb      	adds	r3, r7, r3
 800970c:	881b      	ldrh	r3, [r3, #0]
}
 800970e:	0018      	movs	r0, r3
 8009710:	46bd      	mov	sp, r7
 8009712:	b005      	add	sp, #20
 8009714:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009716:	46c0      	nop			@ (mov r8, r8)
 8009718:	2000024c 	.word	0x2000024c

0800971c <rfalIsoDepPollAGetActivationStatus>:


/*******************************************************************************/
ReturnCode rfalIsoDepPollAGetActivationStatus( void )
{
 800971c:	b590      	push	{r4, r7, lr}
 800971e:	b083      	sub	sp, #12
 8009720:	af00      	add	r7, sp, #0
    ReturnCode  ret;
    uint8_t     msgIt;
    rfalBitRate maxBR;

    switch( gIsoDep.state )
 8009722:	4bdc      	ldr	r3, [pc, #880]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009724:	781b      	ldrb	r3, [r3, #0]
 8009726:	2b0b      	cmp	r3, #11
 8009728:	d100      	bne.n	800972c <rfalIsoDepPollAGetActivationStatus+0x10>
 800972a:	e198      	b.n	8009a5e <rfalIsoDepPollAGetActivationStatus+0x342>
 800972c:	dd00      	ble.n	8009730 <rfalIsoDepPollAGetActivationStatus+0x14>
 800972e:	e1d2      	b.n	8009ad6 <rfalIsoDepPollAGetActivationStatus+0x3ba>
 8009730:	2b03      	cmp	r3, #3
 8009732:	d100      	bne.n	8009736 <rfalIsoDepPollAGetActivationStatus+0x1a>
 8009734:	e1c2      	b.n	8009abc <rfalIsoDepPollAGetActivationStatus+0x3a0>
 8009736:	2b0a      	cmp	r3, #10
 8009738:	d000      	beq.n	800973c <rfalIsoDepPollAGetActivationStatus+0x20>
 800973a:	e1cc      	b.n	8009ad6 <rfalIsoDepPollAGetActivationStatus+0x3ba>
    {
        /*******************************************************************************/
        case ISODEP_ST_PCD_ACT_RATS:
            
            ret = rfalIsoDepGetRATSStatus();
 800973c:	1dbc      	adds	r4, r7, #6
 800973e:	f7ff fdd3 	bl	80092e8 <rfalIsoDepGetRATSStatus>
 8009742:	0003      	movs	r3, r0
 8009744:	8023      	strh	r3, [r4, #0]
            if( ret != RFAL_ERR_BUSY )
 8009746:	1dbb      	adds	r3, r7, #6
 8009748:	881b      	ldrh	r3, [r3, #0]
 800974a:	2b02      	cmp	r3, #2
 800974c:	d100      	bne.n	8009750 <rfalIsoDepPollAGetActivationStatus+0x34>
 800974e:	e1c6      	b.n	8009ade <rfalIsoDepPollAGetActivationStatus+0x3c2>
            {
                if( ret != RFAL_ERR_NONE )
 8009750:	1dbb      	adds	r3, r7, #6
 8009752:	881b      	ldrh	r3, [r3, #0]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d04c      	beq.n	80097f2 <rfalIsoDepPollAGetActivationStatus+0xd6>
                {
                    /* EMVCo 2.6  9.6.1.1 & 9.6.1.2  If a timeout error is detected retransmit, on transmission error abort */
                    if( (gIsoDep.compMode == RFAL_COMPLIANCE_MODE_EMV) && (ret != RFAL_ERR_TIMEOUT) )
 8009758:	4bce      	ldr	r3, [pc, #824]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 800975a:	2245      	movs	r2, #69	@ 0x45
 800975c:	5c9b      	ldrb	r3, [r3, r2]
 800975e:	2b01      	cmp	r3, #1
 8009760:	d104      	bne.n	800976c <rfalIsoDepPollAGetActivationStatus+0x50>
 8009762:	1dbb      	adds	r3, r7, #6
 8009764:	881b      	ldrh	r3, [r3, #0]
 8009766:	2b04      	cmp	r3, #4
 8009768:	d000      	beq.n	800976c <rfalIsoDepPollAGetActivationStatus+0x50>
 800976a:	e1ba      	b.n	8009ae2 <rfalIsoDepPollAGetActivationStatus+0x3c6>
                    {
                        break;
                    }
                    
                    if( gIsoDep.cntRRetrys != 0U )
 800976c:	4bc9      	ldr	r3, [pc, #804]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 800976e:	799b      	ldrb	r3, [r3, #6]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d02a      	beq.n	80097ca <rfalIsoDepPollAGetActivationStatus+0xae>
                    {
                        /* Ensure FDT before retransmission (reuse RFAL GT timer) */
                        rfalSetGT( rfalGetFDTPoll() );
 8009774:	f7f7 fe8e 	bl	8001494 <rfalGetFDTPoll>
 8009778:	0003      	movs	r3, r0
 800977a:	0018      	movs	r0, r3
 800977c:	f7f7 fea8 	bl	80014d0 <rfalSetGT>
                        rfalFieldOnAndStartGT();
 8009780:	f7f7 fed4 	bl	800152c <rfalFieldOnAndStartGT>
                        
                        /* Send RATS retransmission */  /* PRQA S 4342 1 # MISRA 10.5 - Layout of enum rfalIsoDepFSxI is guaranteed whithin 4bit range */
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepStartRATS( (rfalIsoDepFSxI)(uint8_t)(gIsoDep.actv.ratsReq.PARAM >> RFAL_ISODEP_RATS_PARAM_FSDI_SHIFT), 
 8009784:	4bc3      	ldr	r3, [pc, #780]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009786:	224d      	movs	r2, #77	@ 0x4d
 8009788:	5c9b      	ldrb	r3, [r3, r2]
 800978a:	091b      	lsrs	r3, r3, #4
 800978c:	b2d8      	uxtb	r0, r3
 800978e:	4bc1      	ldr	r3, [pc, #772]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009790:	78d9      	ldrb	r1, [r3, #3]
 8009792:	4bc0      	ldr	r3, [pc, #768]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009794:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009796:	001a      	movs	r2, r3
 8009798:	4bbe      	ldr	r3, [pc, #760]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 800979a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800979c:	3314      	adds	r3, #20
 800979e:	1dbc      	adds	r4, r7, #6
 80097a0:	f7ff fd4a 	bl	8009238 <rfalIsoDepStartRATS>
 80097a4:	0003      	movs	r3, r0
 80097a6:	8023      	strh	r3, [r4, #0]
 80097a8:	1dbb      	adds	r3, r7, #6
 80097aa:	881b      	ldrh	r3, [r3, #0]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d002      	beq.n	80097b6 <rfalIsoDepPollAGetActivationStatus+0x9a>
 80097b0:	1dbb      	adds	r3, r7, #6
 80097b2:	881b      	ldrh	r3, [r3, #0]
 80097b4:	e19c      	b.n	8009af0 <rfalIsoDepPollAGetActivationStatus+0x3d4>
                                                                                gIsoDep.did,
                                                                                &gIsoDep.actvDev->activation.A.Listener.ATS, 
                                                                                &gIsoDep.actvDev->activation.A.Listener.ATSLen ) );
                        gIsoDep.cntRRetrys--;
 80097b6:	4bb7      	ldr	r3, [pc, #732]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80097b8:	799b      	ldrb	r3, [r3, #6]
 80097ba:	3b01      	subs	r3, #1
 80097bc:	b2da      	uxtb	r2, r3
 80097be:	4bb5      	ldr	r3, [pc, #724]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80097c0:	719a      	strb	r2, [r3, #6]
                        ret = RFAL_ERR_BUSY;
 80097c2:	1dbb      	adds	r3, r7, #6
 80097c4:	2202      	movs	r2, #2
 80097c6:	801a      	strh	r2, [r3, #0]
                    }
                    
                    return RFAL_ERR_NONE;
                }
            }
            break;
 80097c8:	e189      	b.n	8009ade <rfalIsoDepPollAGetActivationStatus+0x3c2>
                    else if( gIsoDep.compMode == RFAL_COMPLIANCE_MODE_ISO )
 80097ca:	4bb2      	ldr	r3, [pc, #712]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80097cc:	2245      	movs	r2, #69	@ 0x45
 80097ce:	5c9b      	ldrb	r3, [r3, r2]
 80097d0:	2b02      	cmp	r3, #2
 80097d2:	d000      	beq.n	80097d6 <rfalIsoDepPollAGetActivationStatus+0xba>
 80097d4:	e183      	b.n	8009ade <rfalIsoDepPollAGetActivationStatus+0x3c2>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepStartDeselect() );
 80097d6:	1dbc      	adds	r4, r7, #6
 80097d8:	f7ff fb8a 	bl	8008ef0 <rfalIsoDepStartDeselect>
 80097dc:	0003      	movs	r3, r0
 80097de:	8023      	strh	r3, [r4, #0]
 80097e0:	1dbb      	adds	r3, r7, #6
 80097e2:	881b      	ldrh	r3, [r3, #0]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d002      	beq.n	80097ee <rfalIsoDepPollAGetActivationStatus+0xd2>
 80097e8:	1dbb      	adds	r3, r7, #6
 80097ea:	881b      	ldrh	r3, [r3, #0]
 80097ec:	e180      	b.n	8009af0 <rfalIsoDepPollAGetActivationStatus+0x3d4>
                        return RFAL_ERR_BUSY;
 80097ee:	2302      	movs	r3, #2
 80097f0:	e17e      	b.n	8009af0 <rfalIsoDepPollAGetActivationStatus+0x3d4>
                    maxBR = gIsoDep.actvDev->info.DSI;             /* Retrieve requested max bitrate */
 80097f2:	4ba8      	ldr	r3, [pc, #672]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80097f4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80097f6:	1d3b      	adds	r3, r7, #4
 80097f8:	2148      	movs	r1, #72	@ 0x48
 80097fa:	5c52      	ldrb	r2, [r2, r1]
 80097fc:	701a      	strb	r2, [r3, #0]
                    gIsoDep.actvDev->info.FWI  = RFAL_ISODEP_FWI_DEFAULT; /* Default value   EMVCo 2.6  5.7.2.6  */
 80097fe:	4ba5      	ldr	r3, [pc, #660]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009800:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009802:	222c      	movs	r2, #44	@ 0x2c
 8009804:	2104      	movs	r1, #4
 8009806:	5499      	strb	r1, [r3, r2]
                    gIsoDep.actvDev->info.SFGI = 0U;
 8009808:	4ba2      	ldr	r3, [pc, #648]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 800980a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800980c:	2200      	movs	r2, #0
 800980e:	639a      	str	r2, [r3, #56]	@ 0x38
                    gIsoDep.actvDev->info.MBL  = 0U;
 8009810:	4ba0      	ldr	r3, [pc, #640]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009812:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009814:	2200      	movs	r2, #0
 8009816:	645a      	str	r2, [r3, #68]	@ 0x44
                    gIsoDep.actvDev->info.DSI  = RFAL_BR_106;
 8009818:	4b9e      	ldr	r3, [pc, #632]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 800981a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800981c:	2248      	movs	r2, #72	@ 0x48
 800981e:	2100      	movs	r1, #0
 8009820:	5499      	strb	r1, [r3, r2]
                    gIsoDep.actvDev->info.DRI  = RFAL_BR_106;
 8009822:	4b9c      	ldr	r3, [pc, #624]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009824:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009826:	2249      	movs	r2, #73	@ 0x49
 8009828:	2100      	movs	r1, #0
 800982a:	5499      	strb	r1, [r3, r2]
                    gIsoDep.actvDev->info.FSxI = (uint8_t)RFAL_ISODEP_FSXI_32;     /* FSC default value is 32 bytes  ISO14443-A  5.2.3 */
 800982c:	4b99      	ldr	r3, [pc, #612]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 800982e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009830:	2240      	movs	r2, #64	@ 0x40
 8009832:	2102      	movs	r1, #2
 8009834:	5499      	strb	r1, [r3, r2]
                    if( gIsoDep.actvDev->activation.A.Listener.ATS.TL > RFAL_ISODEP_ATS_MIN_LEN )
 8009836:	4b97      	ldr	r3, [pc, #604]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009838:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800983a:	781b      	ldrb	r3, [r3, #0]
 800983c:	2b01      	cmp	r3, #1
 800983e:	d800      	bhi.n	8009842 <rfalIsoDepPollAGetActivationStatus+0x126>
 8009840:	e096      	b.n	8009970 <rfalIsoDepPollAGetActivationStatus+0x254>
                        msgIt = RFAL_ISODEP_ATS_MIN_LEN;
 8009842:	1d7b      	adds	r3, r7, #5
 8009844:	2201      	movs	r2, #1
 8009846:	701a      	strb	r2, [r3, #0]
                        gIsoDep.actvDev->info.FSxI = (gIsoDep.actvDev->activation.A.Listener.ATS.T0 & RFAL_ISODEP_ATS_T0_FSCI_MASK);
 8009848:	4b92      	ldr	r3, [pc, #584]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 800984a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800984c:	785a      	ldrb	r2, [r3, #1]
 800984e:	4b91      	ldr	r3, [pc, #580]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009850:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009852:	210f      	movs	r1, #15
 8009854:	400a      	ands	r2, r1
 8009856:	b2d1      	uxtb	r1, r2
 8009858:	2240      	movs	r2, #64	@ 0x40
 800985a:	5499      	strb	r1, [r3, r2]
                        msgIt++; 
 800985c:	1d7b      	adds	r3, r7, #5
 800985e:	781a      	ldrb	r2, [r3, #0]
 8009860:	1d7b      	adds	r3, r7, #5
 8009862:	3201      	adds	r2, #1
 8009864:	701a      	strb	r2, [r3, #0]
                        if( (gIsoDep.actvDev->activation.A.Listener.ATS.T0 & RFAL_ISODEP_ATS_T0_TA_PRESENCE_MASK) != 0U )
 8009866:	4b8b      	ldr	r3, [pc, #556]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009868:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800986a:	785b      	ldrb	r3, [r3, #1]
 800986c:	001a      	movs	r2, r3
 800986e:	2310      	movs	r3, #16
 8009870:	4013      	ands	r3, r2
 8009872:	d016      	beq.n	80098a2 <rfalIsoDepPollAGetActivationStatus+0x186>
                            rfalIsoDepCalcBitRate( maxBR, ((uint8_t*)&gIsoDep.actvDev->activation.A.Listener.ATS)[msgIt++], &gIsoDep.actvDev->info.DSI, &gIsoDep.actvDev->info.DRI );
 8009874:	4b87      	ldr	r3, [pc, #540]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009876:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009878:	0019      	movs	r1, r3
 800987a:	1d7b      	adds	r3, r7, #5
 800987c:	781b      	ldrb	r3, [r3, #0]
 800987e:	1d7a      	adds	r2, r7, #5
 8009880:	1c58      	adds	r0, r3, #1
 8009882:	7010      	strb	r0, [r2, #0]
 8009884:	18cb      	adds	r3, r1, r3
 8009886:	7819      	ldrb	r1, [r3, #0]
 8009888:	4b82      	ldr	r3, [pc, #520]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 800988a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800988c:	3348      	adds	r3, #72	@ 0x48
 800988e:	001a      	movs	r2, r3
 8009890:	4b80      	ldr	r3, [pc, #512]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009892:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009894:	3349      	adds	r3, #73	@ 0x49
 8009896:	001c      	movs	r4, r3
 8009898:	1d3b      	adds	r3, r7, #4
 800989a:	7818      	ldrb	r0, [r3, #0]
 800989c:	0023      	movs	r3, r4
 800989e:	f000 fa9f 	bl	8009de0 <rfalIsoDepCalcBitRate>
                        if( (gIsoDep.actvDev->activation.A.Listener.ATS.T0 & RFAL_ISODEP_ATS_T0_TB_PRESENCE_MASK) != 0U )
 80098a2:	4b7c      	ldr	r3, [pc, #496]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80098a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098a6:	785b      	ldrb	r3, [r3, #1]
 80098a8:	001a      	movs	r2, r3
 80098aa:	2320      	movs	r3, #32
 80098ac:	4013      	ands	r3, r2
 80098ae:	d020      	beq.n	80098f2 <rfalIsoDepPollAGetActivationStatus+0x1d6>
                            gIsoDep.actvDev->info.SFGI  = ((uint8_t*)&gIsoDep.actvDev->activation.A.Listener.ATS)[msgIt++];
 80098b0:	4b78      	ldr	r3, [pc, #480]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80098b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098b4:	0019      	movs	r1, r3
 80098b6:	1d7b      	adds	r3, r7, #5
 80098b8:	781b      	ldrb	r3, [r3, #0]
 80098ba:	1d7a      	adds	r2, r7, #5
 80098bc:	1c58      	adds	r0, r3, #1
 80098be:	7010      	strb	r0, [r2, #0]
 80098c0:	18cb      	adds	r3, r1, r3
 80098c2:	781a      	ldrb	r2, [r3, #0]
 80098c4:	4b73      	ldr	r3, [pc, #460]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80098c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098c8:	639a      	str	r2, [r3, #56]	@ 0x38
                            gIsoDep.actvDev->info.FWI   = (uint8_t)((gIsoDep.actvDev->info.SFGI >> RFAL_ISODEP_ATS_TB_FWI_SHIFT) & RFAL_ISODEP_ATS_FWI_MASK);
 80098ca:	4b72      	ldr	r3, [pc, #456]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80098cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098d0:	091b      	lsrs	r3, r3, #4
 80098d2:	b2da      	uxtb	r2, r3
 80098d4:	4b6f      	ldr	r3, [pc, #444]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80098d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098d8:	210f      	movs	r1, #15
 80098da:	400a      	ands	r2, r1
 80098dc:	b2d1      	uxtb	r1, r2
 80098de:	222c      	movs	r2, #44	@ 0x2c
 80098e0:	5499      	strb	r1, [r3, r2]
                            gIsoDep.actvDev->info.SFGI &= RFAL_ISODEP_ATS_TB_SFGI_MASK;
 80098e2:	4b6c      	ldr	r3, [pc, #432]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80098e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098e8:	4b6a      	ldr	r3, [pc, #424]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80098ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098ec:	210f      	movs	r1, #15
 80098ee:	400a      	ands	r2, r1
 80098f0:	639a      	str	r2, [r3, #56]	@ 0x38
                        if( (gIsoDep.actvDev->activation.A.Listener.ATS.T0 & RFAL_ISODEP_ATS_T0_TC_PRESENCE_MASK) != 0U )
 80098f2:	4b68      	ldr	r3, [pc, #416]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80098f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098f6:	785b      	ldrb	r3, [r3, #1]
 80098f8:	001a      	movs	r2, r3
 80098fa:	2340      	movs	r3, #64	@ 0x40
 80098fc:	4013      	ands	r3, r2
 80098fe:	d037      	beq.n	8009970 <rfalIsoDepPollAGetActivationStatus+0x254>
                            gIsoDep.actvDev->info.supAdFt = (((((uint8_t*)&gIsoDep.actvDev->activation.A.Listener.ATS)[msgIt]   & RFAL_ISODEP_ATS_TC_ADV_FEAT) != 0U)  ? true : false);
 8009900:	4b64      	ldr	r3, [pc, #400]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009902:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009904:	001a      	movs	r2, r3
 8009906:	1d7b      	adds	r3, r7, #5
 8009908:	781b      	ldrb	r3, [r3, #0]
 800990a:	18d3      	adds	r3, r2, r3
 800990c:	781b      	ldrb	r3, [r3, #0]
 800990e:	091b      	lsrs	r3, r3, #4
 8009910:	001a      	movs	r2, r3
 8009912:	2301      	movs	r3, #1
 8009914:	401a      	ands	r2, r3
 8009916:	4b5f      	ldr	r3, [pc, #380]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009918:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800991a:	1e51      	subs	r1, r2, #1
 800991c:	418a      	sbcs	r2, r1
 800991e:	b2d1      	uxtb	r1, r2
 8009920:	224e      	movs	r2, #78	@ 0x4e
 8009922:	5499      	strb	r1, [r3, r2]
                            gIsoDep.actvDev->info.supDID  = (((((uint8_t*)&gIsoDep.actvDev->activation.A.Listener.ATS)[msgIt]   & RFAL_ISODEP_ATS_TC_DID)      != 0U)  ? true : false);
 8009924:	4b5b      	ldr	r3, [pc, #364]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009926:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009928:	001a      	movs	r2, r3
 800992a:	1d7b      	adds	r3, r7, #5
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	18d3      	adds	r3, r2, r3
 8009930:	781b      	ldrb	r3, [r3, #0]
 8009932:	085b      	lsrs	r3, r3, #1
 8009934:	001a      	movs	r2, r3
 8009936:	2301      	movs	r3, #1
 8009938:	401a      	ands	r2, r3
 800993a:	4b56      	ldr	r3, [pc, #344]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 800993c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800993e:	1e51      	subs	r1, r2, #1
 8009940:	418a      	sbcs	r2, r1
 8009942:	b2d1      	uxtb	r1, r2
 8009944:	224c      	movs	r2, #76	@ 0x4c
 8009946:	5499      	strb	r1, [r3, r2]
                            gIsoDep.actvDev->info.supNAD  = (((((uint8_t*)&gIsoDep.actvDev->activation.A.Listener.ATS)[msgIt++] & RFAL_ISODEP_ATS_TC_NAD)      != 0U)  ? true : false);
 8009948:	4b52      	ldr	r3, [pc, #328]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 800994a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800994c:	0019      	movs	r1, r3
 800994e:	1d7b      	adds	r3, r7, #5
 8009950:	781b      	ldrb	r3, [r3, #0]
 8009952:	1d7a      	adds	r2, r7, #5
 8009954:	1c58      	adds	r0, r3, #1
 8009956:	7010      	strb	r0, [r2, #0]
 8009958:	18cb      	adds	r3, r1, r3
 800995a:	781b      	ldrb	r3, [r3, #0]
 800995c:	001a      	movs	r2, r3
 800995e:	2301      	movs	r3, #1
 8009960:	401a      	ands	r2, r3
 8009962:	4b4c      	ldr	r3, [pc, #304]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009964:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009966:	1e51      	subs	r1, r2, #1
 8009968:	418a      	sbcs	r2, r1
 800996a:	b2d1      	uxtb	r1, r2
 800996c:	224d      	movs	r2, #77	@ 0x4d
 800996e:	5499      	strb	r1, [r3, r2]
                    gIsoDep.actvDev->info.FSx  = rfalIsoDepFSxI2FSx(gIsoDep.actvDev->info.FSxI);
 8009970:	4b48      	ldr	r3, [pc, #288]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009972:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009974:	2240      	movs	r2, #64	@ 0x40
 8009976:	5c9a      	ldrb	r2, [r3, r2]
 8009978:	4b46      	ldr	r3, [pc, #280]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 800997a:	6fdc      	ldr	r4, [r3, #124]	@ 0x7c
 800997c:	0010      	movs	r0, r2
 800997e:	f7ff fb1f 	bl	8008fc0 <rfalIsoDepFSxI2FSx>
 8009982:	0003      	movs	r3, r0
 8009984:	001a      	movs	r2, r3
 8009986:	2342      	movs	r3, #66	@ 0x42
 8009988:	52e2      	strh	r2, [r4, r3]
                    gIsoDep.fsx                = gIsoDep.actvDev->info.FSx;
 800998a:	4b42      	ldr	r3, [pc, #264]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 800998c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800998e:	2242      	movs	r2, #66	@ 0x42
 8009990:	5a9a      	ldrh	r2, [r3, r2]
 8009992:	4b40      	ldr	r3, [pc, #256]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009994:	829a      	strh	r2, [r3, #20]
                    gIsoDep.actvDev->info.SFGT = rfalIsoDepSFGI2SFGT( (uint8_t)gIsoDep.actvDev->info.SFGI );
 8009996:	4b3f      	ldr	r3, [pc, #252]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009998:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800999a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800999c:	b2da      	uxtb	r2, r3
 800999e:	4b3d      	ldr	r3, [pc, #244]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80099a0:	6fdc      	ldr	r4, [r3, #124]	@ 0x7c
 80099a2:	0010      	movs	r0, r2
 80099a4:	f000 fb0e 	bl	8009fc4 <rfalIsoDepSFGI2SFGT>
 80099a8:	0003      	movs	r3, r0
 80099aa:	63e3      	str	r3, [r4, #60]	@ 0x3c
                    rfalSetGT( rfalConvMsTo1fc(gIsoDep.actvDev->info.SFGT) );
 80099ac:	4b39      	ldr	r3, [pc, #228]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80099ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80099b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099b2:	4a39      	ldr	r2, [pc, #228]	@ (8009a98 <rfalIsoDepPollAGetActivationStatus+0x37c>)
 80099b4:	4353      	muls	r3, r2
 80099b6:	0018      	movs	r0, r3
 80099b8:	f7f7 fd8a 	bl	80014d0 <rfalSetGT>
                    rfalFieldOnAndStartGT();
 80099bc:	f7f7 fdb6 	bl	800152c <rfalFieldOnAndStartGT>
                    gIsoDep.actvDev->info.FWT  = rfalIsoDepFWI2FWT( gIsoDep.actvDev->info.FWI );
 80099c0:	4b34      	ldr	r3, [pc, #208]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80099c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80099c4:	222c      	movs	r2, #44	@ 0x2c
 80099c6:	5c9a      	ldrb	r2, [r3, r2]
 80099c8:	4b32      	ldr	r3, [pc, #200]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80099ca:	6fdc      	ldr	r4, [r3, #124]	@ 0x7c
 80099cc:	0010      	movs	r0, r2
 80099ce:	f7ff facf 	bl	8008f70 <rfalIsoDepFWI2FWT>
 80099d2:	0003      	movs	r3, r0
 80099d4:	6323      	str	r3, [r4, #48]	@ 0x30
                    gIsoDep.actvDev->info.dFWT = RFAL_ISODEP_DFWT_20;
 80099d6:	4b2f      	ldr	r3, [pc, #188]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80099d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80099da:	22c0      	movs	r2, #192	@ 0xc0
 80099dc:	0212      	lsls	r2, r2, #8
 80099de:	635a      	str	r2, [r3, #52]	@ 0x34
                    gIsoDep.actvDev->info.DID = ( (gIsoDep.actvDev->info.supDID) ? gIsoDep.did : RFAL_ISODEP_NO_DID);
 80099e0:	4b2c      	ldr	r3, [pc, #176]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80099e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80099e4:	224c      	movs	r2, #76	@ 0x4c
 80099e6:	5c9b      	ldrb	r3, [r3, r2]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d002      	beq.n	80099f2 <rfalIsoDepPollAGetActivationStatus+0x2d6>
 80099ec:	4b29      	ldr	r3, [pc, #164]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80099ee:	78da      	ldrb	r2, [r3, #3]
 80099f0:	e000      	b.n	80099f4 <rfalIsoDepPollAGetActivationStatus+0x2d8>
 80099f2:	2210      	movs	r2, #16
 80099f4:	4b27      	ldr	r3, [pc, #156]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80099f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80099f8:	214a      	movs	r1, #74	@ 0x4a
 80099fa:	545a      	strb	r2, [r3, r1]
                    gIsoDep.actvDev->info.NAD = RFAL_ISODEP_NO_NAD;
 80099fc:	4b25      	ldr	r3, [pc, #148]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 80099fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a00:	224b      	movs	r2, #75	@ 0x4b
 8009a02:	21ff      	movs	r1, #255	@ 0xff
 8009a04:	5499      	strb	r1, [r3, r2]
                    if( (gIsoDep.actvDev->info.DSI != RFAL_BR_106) || (gIsoDep.actvDev->info.DRI != RFAL_BR_106) )
 8009a06:	4b23      	ldr	r3, [pc, #140]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009a08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a0a:	2248      	movs	r2, #72	@ 0x48
 8009a0c:	5c9b      	ldrb	r3, [r3, r2]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d105      	bne.n	8009a1e <rfalIsoDepPollAGetActivationStatus+0x302>
 8009a12:	4b20      	ldr	r3, [pc, #128]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009a14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a16:	2249      	movs	r2, #73	@ 0x49
 8009a18:	5c9b      	ldrb	r3, [r3, r2]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d01d      	beq.n	8009a5a <rfalIsoDepPollAGetActivationStatus+0x33e>
                        RFAL_EXIT_ON_ERR( ret, rfalIsoDepStartPPS( gIsoDep.actvDev->info.DID, gIsoDep.actvDev->info.DSI, gIsoDep.actvDev->info.DRI, (rfalIsoDepPpsRes*)&gIsoDep.ctrlBuf ));
 8009a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009a20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a22:	224a      	movs	r2, #74	@ 0x4a
 8009a24:	5c98      	ldrb	r0, [r3, r2]
 8009a26:	4b1b      	ldr	r3, [pc, #108]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009a28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a2a:	2248      	movs	r2, #72	@ 0x48
 8009a2c:	5c99      	ldrb	r1, [r3, r2]
 8009a2e:	4b19      	ldr	r3, [pc, #100]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009a30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a32:	2249      	movs	r2, #73	@ 0x49
 8009a34:	5c9a      	ldrb	r2, [r3, r2]
 8009a36:	1dbc      	adds	r4, r7, #6
 8009a38:	4b18      	ldr	r3, [pc, #96]	@ (8009a9c <rfalIsoDepPollAGetActivationStatus+0x380>)
 8009a3a:	f7ff fc99 	bl	8009370 <rfalIsoDepStartPPS>
 8009a3e:	0003      	movs	r3, r0
 8009a40:	8023      	strh	r3, [r4, #0]
 8009a42:	1dbb      	adds	r3, r7, #6
 8009a44:	881b      	ldrh	r3, [r3, #0]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d002      	beq.n	8009a50 <rfalIsoDepPollAGetActivationStatus+0x334>
 8009a4a:	1dbb      	adds	r3, r7, #6
 8009a4c:	881b      	ldrh	r3, [r3, #0]
 8009a4e:	e04f      	b.n	8009af0 <rfalIsoDepPollAGetActivationStatus+0x3d4>
                        gIsoDep.state = ISODEP_ST_PCD_ACT_PPS;
 8009a50:	4b10      	ldr	r3, [pc, #64]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009a52:	220b      	movs	r2, #11
 8009a54:	701a      	strb	r2, [r3, #0]
                        return RFAL_ERR_BUSY;
 8009a56:	2302      	movs	r3, #2
 8009a58:	e04a      	b.n	8009af0 <rfalIsoDepPollAGetActivationStatus+0x3d4>
                    return RFAL_ERR_NONE;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	e048      	b.n	8009af0 <rfalIsoDepPollAGetActivationStatus+0x3d4>
        
        /*******************************************************************************/
        case ISODEP_ST_PCD_ACT_PPS:
            
            ret = rfalIsoDepGetPPSSTatus();
 8009a5e:	1dbc      	adds	r4, r7, #6
 8009a60:	f7ff fcf6 	bl	8009450 <rfalIsoDepGetPPSSTatus>
 8009a64:	0003      	movs	r3, r0
 8009a66:	8023      	strh	r3, [r4, #0]
            if( ret != RFAL_ERR_BUSY )
 8009a68:	1dbb      	adds	r3, r7, #6
 8009a6a:	881b      	ldrh	r3, [r3, #0]
 8009a6c:	2b02      	cmp	r3, #2
 8009a6e:	d03a      	beq.n	8009ae6 <rfalIsoDepPollAGetActivationStatus+0x3ca>
            {
                /* Check whether PPS has been acknowledge */
                if( ret == RFAL_ERR_NONE )
 8009a70:	1dbb      	adds	r3, r7, #6
 8009a72:	881b      	ldrh	r3, [r3, #0]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d113      	bne.n	8009aa0 <rfalIsoDepPollAGetActivationStatus+0x384>
                {
                    /* DSI code the divisor from PICC to PCD */
                    /* DRI code the divisor from PCD to PICC */
                    rfalSetBitRate( gIsoDep.actvDev->info.DRI, gIsoDep.actvDev->info.DSI );
 8009a78:	4b06      	ldr	r3, [pc, #24]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009a7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a7c:	2249      	movs	r2, #73	@ 0x49
 8009a7e:	5c9a      	ldrb	r2, [r3, r2]
 8009a80:	4b04      	ldr	r3, [pc, #16]	@ (8009a94 <rfalIsoDepPollAGetActivationStatus+0x378>)
 8009a82:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a84:	2148      	movs	r1, #72	@ 0x48
 8009a86:	5c5b      	ldrb	r3, [r3, r1]
 8009a88:	0019      	movs	r1, r3
 8009a8a:	0010      	movs	r0, r2
 8009a8c:	f7f7 fb80 	bl	8001190 <rfalSetBitRate>
                    
                    /* Ignore PPS response fail, proceed to data exchange */
                    ret = RFAL_ERR_NONE;
                }
            }
            break;
 8009a90:	e029      	b.n	8009ae6 <rfalIsoDepPollAGetActivationStatus+0x3ca>
 8009a92:	46c0      	nop			@ (mov r8, r8)
 8009a94:	2000024c 	.word	0x2000024c
 8009a98:	000034f8 	.word	0x000034f8
 8009a9c:	20000292 	.word	0x20000292
                    gIsoDep.actvDev->info.DSI = RFAL_BR_106;
 8009aa0:	4b15      	ldr	r3, [pc, #84]	@ (8009af8 <rfalIsoDepPollAGetActivationStatus+0x3dc>)
 8009aa2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009aa4:	2248      	movs	r2, #72	@ 0x48
 8009aa6:	2100      	movs	r1, #0
 8009aa8:	5499      	strb	r1, [r3, r2]
                    gIsoDep.actvDev->info.DRI = RFAL_BR_106;
 8009aaa:	4b13      	ldr	r3, [pc, #76]	@ (8009af8 <rfalIsoDepPollAGetActivationStatus+0x3dc>)
 8009aac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009aae:	2249      	movs	r2, #73	@ 0x49
 8009ab0:	2100      	movs	r1, #0
 8009ab2:	5499      	strb	r1, [r3, r2]
                    ret = RFAL_ERR_NONE;
 8009ab4:	1dbb      	adds	r3, r7, #6
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	801a      	strh	r2, [r3, #0]
            break;
 8009aba:	e014      	b.n	8009ae6 <rfalIsoDepPollAGetActivationStatus+0x3ca>
            
        /*******************************************************************************/
        case ISODEP_ST_PCD_WAIT_DSL:
            
            ret = rfalIsoDepGetDeselectStatus();
 8009abc:	1dbc      	adds	r4, r7, #6
 8009abe:	f7ff fa39 	bl	8008f34 <rfalIsoDepGetDeselectStatus>
 8009ac2:	0003      	movs	r3, r0
 8009ac4:	8023      	strh	r3, [r4, #0]
            if( ret != RFAL_ERR_BUSY )
 8009ac6:	1dbb      	adds	r3, r7, #6
 8009ac8:	881b      	ldrh	r3, [r3, #0]
 8009aca:	2b02      	cmp	r3, #2
 8009acc:	d00d      	beq.n	8009aea <rfalIsoDepPollAGetActivationStatus+0x3ce>
            {
                /* Report activation failed with generic tranmission error */
                ret = RFAL_ERR_FRAMING;
 8009ace:	1dbb      	adds	r3, r7, #6
 8009ad0:	2209      	movs	r2, #9
 8009ad2:	801a      	strh	r2, [r3, #0]
            }
            break;
 8009ad4:	e009      	b.n	8009aea <rfalIsoDepPollAGetActivationStatus+0x3ce>

        /*******************************************************************************/    
        default:
            ret = RFAL_ERR_WRONG_STATE;
 8009ad6:	1dbb      	adds	r3, r7, #6
 8009ad8:	2221      	movs	r2, #33	@ 0x21
 8009ada:	801a      	strh	r2, [r3, #0]
            break;
 8009adc:	e006      	b.n	8009aec <rfalIsoDepPollAGetActivationStatus+0x3d0>
            break;
 8009ade:	46c0      	nop			@ (mov r8, r8)
 8009ae0:	e004      	b.n	8009aec <rfalIsoDepPollAGetActivationStatus+0x3d0>
                        break;
 8009ae2:	46c0      	nop			@ (mov r8, r8)
 8009ae4:	e002      	b.n	8009aec <rfalIsoDepPollAGetActivationStatus+0x3d0>
            break;
 8009ae6:	46c0      	nop			@ (mov r8, r8)
 8009ae8:	e000      	b.n	8009aec <rfalIsoDepPollAGetActivationStatus+0x3d0>
            break;
 8009aea:	46c0      	nop			@ (mov r8, r8)
    }
    
    return ret;
 8009aec:	1dbb      	adds	r3, r7, #6
 8009aee:	881b      	ldrh	r3, [r3, #0]
}
 8009af0:	0018      	movs	r0, r3
 8009af2:	46bd      	mov	sp, r7
 8009af4:	b003      	add	sp, #12
 8009af6:	bd90      	pop	{r4, r7, pc}
 8009af8:	2000024c 	.word	0x2000024c

08009afc <rfalIsoDepPollBStartActivation>:
}


/*******************************************************************************/
ReturnCode rfalIsoDepPollBStartActivation( rfalIsoDepFSxI FSDI, uint8_t DID, rfalBitRate maxBR, uint8_t PARAM1, const rfalNfcbListenDevice *nfcbDev, const uint8_t* HLInfo, uint8_t HLInfoLen, rfalIsoDepDevice *rfalIsoDepDev )
{
 8009afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009afe:	46c6      	mov	lr, r8
 8009b00:	b500      	push	{lr}
 8009b02:	b08c      	sub	sp, #48	@ 0x30
 8009b04:	af08      	add	r7, sp, #32
 8009b06:	0005      	movs	r5, r0
 8009b08:	000c      	movs	r4, r1
 8009b0a:	0010      	movs	r0, r2
 8009b0c:	0019      	movs	r1, r3
 8009b0e:	1dfb      	adds	r3, r7, #7
 8009b10:	1c2a      	adds	r2, r5, #0
 8009b12:	701a      	strb	r2, [r3, #0]
 8009b14:	1dbb      	adds	r3, r7, #6
 8009b16:	1c22      	adds	r2, r4, #0
 8009b18:	701a      	strb	r2, [r3, #0]
 8009b1a:	1d7b      	adds	r3, r7, #5
 8009b1c:	1c02      	adds	r2, r0, #0
 8009b1e:	701a      	strb	r2, [r3, #0]
 8009b20:	1d3b      	adds	r3, r7, #4
 8009b22:	1c0a      	adds	r2, r1, #0
 8009b24:	701a      	strb	r2, [r3, #0]
    ReturnCode ret;
    uint32_t   tr2;
    
    /***************************************************************************/
    /* Initialize ISO-DEP Device with info from SENSB_RES                      */
    rfalIsoDepDev->info.FWI     = ((nfcbDev->sensbRes.protInfo.FwiAdcFo >> RFAL_NFCB_SENSB_RES_FWI_SHIFT) & RFAL_NFCB_SENSB_RES_FWI_MASK);
 8009b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b28:	7b1b      	ldrb	r3, [r3, #12]
 8009b2a:	091b      	lsrs	r3, r3, #4
 8009b2c:	b2d9      	uxtb	r1, r3
 8009b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b30:	222c      	movs	r2, #44	@ 0x2c
 8009b32:	5499      	strb	r1, [r3, r2]
    rfalIsoDepDev->info.FWT     = rfalIsoDepFWI2FWT( rfalIsoDepDev->info.FWI );
 8009b34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b36:	222c      	movs	r2, #44	@ 0x2c
 8009b38:	5c9b      	ldrb	r3, [r3, r2]
 8009b3a:	0018      	movs	r0, r3
 8009b3c:	f7ff fa18 	bl	8008f70 <rfalIsoDepFWI2FWT>
 8009b40:	0002      	movs	r2, r0
 8009b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b44:	631a      	str	r2, [r3, #48]	@ 0x30
    rfalIsoDepDev->info.dFWT    = RFAL_NFCB_DFWT;
 8009b46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b48:	22c0      	movs	r2, #192	@ 0xc0
 8009b4a:	0212      	lsls	r2, r2, #8
 8009b4c:	635a      	str	r2, [r3, #52]	@ 0x34
    rfalIsoDepDev->info.SFGI    = (((uint32_t)nfcbDev->sensbRes.protInfo.SFGI >> RFAL_NFCB_SENSB_RES_SFGI_SHIFT) & RFAL_NFCB_SENSB_RES_SFGI_MASK);
 8009b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b50:	7b5b      	ldrb	r3, [r3, #13]
 8009b52:	091b      	lsrs	r3, r3, #4
 8009b54:	b2db      	uxtb	r3, r3
 8009b56:	001a      	movs	r2, r3
 8009b58:	230f      	movs	r3, #15
 8009b5a:	401a      	ands	r2, r3
 8009b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b5e:	639a      	str	r2, [r3, #56]	@ 0x38
    rfalIsoDepDev->info.SFGT    = rfalIsoDepSFGI2SFGT( (uint8_t)rfalIsoDepDev->info.SFGI );
 8009b60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b64:	b2db      	uxtb	r3, r3
 8009b66:	0018      	movs	r0, r3
 8009b68:	f000 fa2c 	bl	8009fc4 <rfalIsoDepSFGI2SFGT>
 8009b6c:	0002      	movs	r2, r0
 8009b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b70:	63da      	str	r2, [r3, #60]	@ 0x3c
    rfalIsoDepDev->info.FSxI    = ((nfcbDev->sensbRes.protInfo.FsciProType >> RFAL_NFCB_SENSB_RES_FSCI_SHIFT) & RFAL_NFCB_SENSB_RES_FSCI_MASK);
 8009b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b74:	7adb      	ldrb	r3, [r3, #11]
 8009b76:	091b      	lsrs	r3, r3, #4
 8009b78:	b2d9      	uxtb	r1, r3
 8009b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b7c:	2240      	movs	r2, #64	@ 0x40
 8009b7e:	5499      	strb	r1, [r3, r2]
    rfalIsoDepDev->info.FSx     = rfalIsoDepFSxI2FSx(rfalIsoDepDev->info.FSxI);
 8009b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b82:	2240      	movs	r2, #64	@ 0x40
 8009b84:	5c9b      	ldrb	r3, [r3, r2]
 8009b86:	0018      	movs	r0, r3
 8009b88:	f7ff fa1a 	bl	8008fc0 <rfalIsoDepFSxI2FSx>
 8009b8c:	0003      	movs	r3, r0
 8009b8e:	0019      	movs	r1, r3
 8009b90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b92:	2242      	movs	r2, #66	@ 0x42
 8009b94:	5299      	strh	r1, [r3, r2]
    rfalIsoDepDev->info.DID     = DID;
 8009b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b98:	1dba      	adds	r2, r7, #6
 8009b9a:	214a      	movs	r1, #74	@ 0x4a
 8009b9c:	7812      	ldrb	r2, [r2, #0]
 8009b9e:	545a      	strb	r2, [r3, r1]
    rfalIsoDepDev->info.supDID  = ((( nfcbDev->sensbRes.protInfo.FwiAdcFo & RFAL_NFCB_SENSB_RES_FO_DID_MASK ) != 0U) ? true : false);
 8009ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ba2:	7b1b      	ldrb	r3, [r3, #12]
 8009ba4:	001a      	movs	r2, r3
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	4013      	ands	r3, r2
 8009baa:	1e5a      	subs	r2, r3, #1
 8009bac:	4193      	sbcs	r3, r2
 8009bae:	b2d9      	uxtb	r1, r3
 8009bb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bb2:	224c      	movs	r2, #76	@ 0x4c
 8009bb4:	5499      	strb	r1, [r3, r2]
    rfalIsoDepDev->info.supNAD  = ((( nfcbDev->sensbRes.protInfo.FwiAdcFo & RFAL_NFCB_SENSB_RES_FO_NAD_MASK ) != 0U) ? true : false);
 8009bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb8:	7b1b      	ldrb	r3, [r3, #12]
 8009bba:	085b      	lsrs	r3, r3, #1
 8009bbc:	001a      	movs	r2, r3
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	4013      	ands	r3, r2
 8009bc2:	1e5a      	subs	r2, r3, #1
 8009bc4:	4193      	sbcs	r3, r2
 8009bc6:	b2d9      	uxtb	r1, r3
 8009bc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bca:	224d      	movs	r2, #77	@ 0x4d
 8009bcc:	5499      	strb	r1, [r3, r2]
    
    
    /* Check if DID requested is supported by PICC */
    if( (DID != RFAL_ISODEP_NO_DID) && (!rfalIsoDepDev->info.supDID) )
 8009bce:	1dbb      	adds	r3, r7, #6
 8009bd0:	781b      	ldrb	r3, [r3, #0]
 8009bd2:	2b10      	cmp	r3, #16
 8009bd4:	d009      	beq.n	8009bea <rfalIsoDepPollBStartActivation+0xee>
 8009bd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bd8:	224c      	movs	r2, #76	@ 0x4c
 8009bda:	5c9b      	ldrb	r3, [r3, r2]
 8009bdc:	2201      	movs	r2, #1
 8009bde:	4053      	eors	r3, r2
 8009be0:	b2db      	uxtb	r3, r3
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d001      	beq.n	8009bea <rfalIsoDepPollBStartActivation+0xee>
    {
        return RFAL_ERR_PARAM;
 8009be6:	2307      	movs	r3, #7
 8009be8:	e082      	b.n	8009cf0 <rfalIsoDepPollBStartActivation+0x1f4>
    }
    
    /* Enable EMD suppresssion|handling according to  Digital 2.1  4.1.1.1 ; EMVCo 3.0  4.9.2 ; ISO 14443-3  8.3 */
    rfalSetErrorHandling( RFAL_ERRORHANDLING_EMD );
 8009bea:	2001      	movs	r0, #1
 8009bec:	f7f7 fc1c 	bl	8001428 <rfalSetErrorHandling>
    
    /***************************************************************************/
    /* Set FDT Poll to be used on upcoming communications                      */
    if( gIsoDep.compMode == RFAL_COMPLIANCE_MODE_EMV )
 8009bf0:	4b42      	ldr	r3, [pc, #264]	@ (8009cfc <rfalIsoDepPollBStartActivation+0x200>)
 8009bf2:	2245      	movs	r2, #69	@ 0x45
 8009bf4:	5c9b      	ldrb	r3, [r3, r2]
 8009bf6:	2b01      	cmp	r3, #1
 8009bf8:	d104      	bne.n	8009c04 <rfalIsoDepPollBStartActivation+0x108>
    {
        /* Disregard Minimum TR2 returned by PICC, always use FDTb MIN   EMVCo 3.0  6.3.2.10  */
        rfalSetFDTPoll( RFAL_FDT_POLL_NFCB_POLLER );
 8009bfa:	4b41      	ldr	r3, [pc, #260]	@ (8009d00 <rfalIsoDepPollBStartActivation+0x204>)
 8009bfc:	0018      	movs	r0, r3
 8009bfe:	f7f7 fc35 	bl	800146c <rfalSetFDTPoll>
 8009c02:	e018      	b.n	8009c36 <rfalIsoDepPollBStartActivation+0x13a>
    }
    else
    {
        tr2 = rfalNfcbTR2ToFDT(((nfcbDev->sensbRes.protInfo.FsciProType >>RFAL_NFCB_SENSB_RES_PROTO_TR2_SHIFT) & RFAL_NFCB_SENSB_RES_PROTO_TR2_MASK));
 8009c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c06:	7adb      	ldrb	r3, [r3, #11]
 8009c08:	085b      	lsrs	r3, r3, #1
 8009c0a:	b2db      	uxtb	r3, r3
 8009c0c:	2203      	movs	r2, #3
 8009c0e:	4013      	ands	r3, r2
 8009c10:	b2db      	uxtb	r3, r3
 8009c12:	0018      	movs	r0, r3
 8009c14:	f003 fd8a 	bl	800d72c <rfalNfcbTR2ToFDT>
 8009c18:	0003      	movs	r3, r0
 8009c1a:	60fb      	str	r3, [r7, #12]
        if( rfalGetFDTPoll() < tr2 )
 8009c1c:	f7f7 fc3a 	bl	8001494 <rfalGetFDTPoll>
 8009c20:	0002      	movs	r2, r0
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d902      	bls.n	8009c2e <rfalIsoDepPollBStartActivation+0x132>
        {
            /* In case TR2 is longer than the one currently running, ensure it's fulfilled (max: 9472/fc => 700us)  */
            platformDelay( 1 );
 8009c28:	2001      	movs	r0, #1
 8009c2a:	f7fa fca3 	bl	8004574 <HAL_Delay>
        }
        
        /* Apply minimum TR2 from SENSB_RES   Digital 2.1  7.6.2.23 */
        rfalSetFDTPoll( tr2 );
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	0018      	movs	r0, r3
 8009c32:	f7f7 fc1b 	bl	800146c <rfalSetFDTPoll>
    }
    
    
    /* Calculate max Bit Rate */
    rfalIsoDepCalcBitRate( maxBR, nfcbDev->sensbRes.protInfo.BRC, &rfalIsoDepDev->info.DSI, &rfalIsoDepDev->info.DRI );
 8009c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c38:	7a99      	ldrb	r1, [r3, #10]
 8009c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c3c:	3348      	adds	r3, #72	@ 0x48
 8009c3e:	001a      	movs	r2, r3
 8009c40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c42:	3349      	adds	r3, #73	@ 0x49
 8009c44:	001c      	movs	r4, r3
 8009c46:	1d7b      	adds	r3, r7, #5
 8009c48:	7818      	ldrb	r0, [r3, #0]
 8009c4a:	0023      	movs	r3, r4
 8009c4c:	f000 f8c8 	bl	8009de0 <rfalIsoDepCalcBitRate>
    
    /***************************************************************************/
    /* Send ATTRIB Command                                                     */
    RFAL_EXIT_ON_ERR( ret, rfalIsoDepStartATTRIB( (const uint8_t*)&nfcbDev->sensbRes.nfcid0,
 8009c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c52:	1c9e      	adds	r6, r3, #2
 8009c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c56:	7b1b      	ldrb	r3, [r3, #12]
 8009c58:	001a      	movs	r2, r3
 8009c5a:	2308      	movs	r3, #8
 8009c5c:	4013      	ands	r3, r2
 8009c5e:	d002      	beq.n	8009c66 <rfalIsoDepPollBStartActivation+0x16a>
 8009c60:	1d3b      	adds	r3, r7, #4
 8009c62:	7819      	ldrb	r1, [r3, #0]
 8009c64:	e000      	b.n	8009c68 <rfalIsoDepPollBStartActivation+0x16c>
 8009c66:	2100      	movs	r1, #0
 8009c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c6a:	2248      	movs	r2, #72	@ 0x48
 8009c6c:	5c9b      	ldrb	r3, [r3, r2]
 8009c6e:	469c      	mov	ip, r3
 8009c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c72:	2249      	movs	r2, #73	@ 0x49
 8009c74:	5c9b      	ldrb	r3, [r3, r2]
 8009c76:	4698      	mov	r8, r3
 8009c78:	4b20      	ldr	r3, [pc, #128]	@ (8009cfc <rfalIsoDepPollBStartActivation+0x200>)
 8009c7a:	2245      	movs	r2, #69	@ 0x45
 8009c7c:	5c9b      	ldrb	r3, [r3, r2]
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d005      	beq.n	8009c8e <rfalIsoDepPollBStartActivation+0x192>
 8009c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c84:	7adb      	ldrb	r3, [r3, #11]
 8009c86:	2207      	movs	r2, #7
 8009c88:	4013      	ands	r3, r2
 8009c8a:	b2da      	uxtb	r2, r3
 8009c8c:	e000      	b.n	8009c90 <rfalIsoDepPollBStartActivation+0x194>
 8009c8e:	2201      	movs	r2, #1
 8009c90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c92:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c98:	18c3      	adds	r3, r0, r3
 8009c9a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8009c9c:	6b7c      	ldr	r4, [r7, #52]	@ 0x34
 8009c9e:	3421      	adds	r4, #33	@ 0x21
 8009ca0:	0025      	movs	r5, r4
 8009ca2:	240a      	movs	r4, #10
 8009ca4:	193c      	adds	r4, r7, r4
 8009ca6:	9507      	str	r5, [sp, #28]
 8009ca8:	9006      	str	r0, [sp, #24]
 8009caa:	9305      	str	r3, [sp, #20]
 8009cac:	2330      	movs	r3, #48	@ 0x30
 8009cae:	18fb      	adds	r3, r7, r3
 8009cb0:	781b      	ldrb	r3, [r3, #0]
 8009cb2:	9304      	str	r3, [sp, #16]
 8009cb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cb6:	9303      	str	r3, [sp, #12]
 8009cb8:	1dbb      	adds	r3, r7, #6
 8009cba:	781b      	ldrb	r3, [r3, #0]
 8009cbc:	9302      	str	r3, [sp, #8]
 8009cbe:	9201      	str	r2, [sp, #4]
 8009cc0:	1dfb      	adds	r3, r7, #7
 8009cc2:	781b      	ldrb	r3, [r3, #0]
 8009cc4:	9300      	str	r3, [sp, #0]
 8009cc6:	4643      	mov	r3, r8
 8009cc8:	4662      	mov	r2, ip
 8009cca:	0030      	movs	r0, r6
 8009ccc:	f7ff fbea 	bl	80094a4 <rfalIsoDepStartATTRIB>
 8009cd0:	0003      	movs	r3, r0
 8009cd2:	8023      	strh	r3, [r4, #0]
 8009cd4:	220a      	movs	r2, #10
 8009cd6:	18bb      	adds	r3, r7, r2
 8009cd8:	881b      	ldrh	r3, [r3, #0]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d002      	beq.n	8009ce4 <rfalIsoDepPollBStartActivation+0x1e8>
 8009cde:	18bb      	adds	r3, r7, r2
 8009ce0:	881b      	ldrh	r3, [r3, #0]
 8009ce2:	e005      	b.n	8009cf0 <rfalIsoDepPollBStartActivation+0x1f4>
                               &rfalIsoDepDev->activation.B.Listener.ATTRIB_RES,
                               &rfalIsoDepDev->activation.B.Listener.ATTRIB_RESLen
                             ) );
    
    
    gIsoDep.actvDev = rfalIsoDepDev;
 8009ce4:	4b05      	ldr	r3, [pc, #20]	@ (8009cfc <rfalIsoDepPollBStartActivation+0x200>)
 8009ce6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ce8:	67da      	str	r2, [r3, #124]	@ 0x7c
    return ret;
 8009cea:	230a      	movs	r3, #10
 8009cec:	18fb      	adds	r3, r7, r3
 8009cee:	881b      	ldrh	r3, [r3, #0]
}
 8009cf0:	0018      	movs	r0, r3
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	b004      	add	sp, #16
 8009cf6:	bc80      	pop	{r7}
 8009cf8:	46b8      	mov	r8, r7
 8009cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cfc:	2000024c 	.word	0x2000024c
 8009d00:	00001a7c 	.word	0x00001a7c

08009d04 <rfalIsoDepPollBGetActivationStatus>:


/*******************************************************************************/
ReturnCode rfalIsoDepPollBGetActivationStatus( void )
{
 8009d04:	b590      	push	{r4, r7, lr}
 8009d06:	b083      	sub	sp, #12
 8009d08:	af00      	add	r7, sp, #0
    ReturnCode ret;
    uint8_t    mbli;

    /***************************************************************************/
    /* Process ATTRIB Response                                                 */
    ret = rfalIsoDepGetATTRIBStatus();
 8009d0a:	1dbc      	adds	r4, r7, #6
 8009d0c:	f7ff fc86 	bl	800961c <rfalIsoDepGetATTRIBStatus>
 8009d10:	0003      	movs	r3, r0
 8009d12:	8023      	strh	r3, [r4, #0]
    if( ret != RFAL_ERR_BUSY)
 8009d14:	1dbb      	adds	r3, r7, #6
 8009d16:	881b      	ldrh	r3, [r3, #0]
 8009d18:	2b02      	cmp	r3, #2
 8009d1a:	d057      	beq.n	8009dcc <rfalIsoDepPollBGetActivationStatus+0xc8>
    {
        if( ret == RFAL_ERR_NONE )
 8009d1c:	1dbb      	adds	r3, r7, #6
 8009d1e:	881b      	ldrh	r3, [r3, #0]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d143      	bne.n	8009dac <rfalIsoDepPollBGetActivationStatus+0xa8>
        {
            /* Digital 1.1 14.6.2.3 - Check if received DID match */
            uint8_t expected_did = ((RFAL_ISODEP_NO_DID==gIsoDep.did) ? RFAL_ISODEP_DID_00 : gIsoDep.did);
 8009d24:	4b2c      	ldr	r3, [pc, #176]	@ (8009dd8 <rfalIsoDepPollBGetActivationStatus+0xd4>)
 8009d26:	78db      	ldrb	r3, [r3, #3]
 8009d28:	2b10      	cmp	r3, #16
 8009d2a:	d002      	beq.n	8009d32 <rfalIsoDepPollBGetActivationStatus+0x2e>
 8009d2c:	4b2a      	ldr	r3, [pc, #168]	@ (8009dd8 <rfalIsoDepPollBGetActivationStatus+0xd4>)
 8009d2e:	78da      	ldrb	r2, [r3, #3]
 8009d30:	e000      	b.n	8009d34 <rfalIsoDepPollBGetActivationStatus+0x30>
 8009d32:	2200      	movs	r2, #0
 8009d34:	1d7b      	adds	r3, r7, #5
 8009d36:	701a      	strb	r2, [r3, #0]
            if( (gIsoDep.actvDev->activation.B.Listener.ATTRIB_RES.mbliDid & RFAL_ISODEP_ATTRIB_RES_DID_MASK) != expected_did )
 8009d38:	4b27      	ldr	r3, [pc, #156]	@ (8009dd8 <rfalIsoDepPollBGetActivationStatus+0xd4>)
 8009d3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d3c:	781b      	ldrb	r3, [r3, #0]
 8009d3e:	001a      	movs	r2, r3
 8009d40:	230f      	movs	r3, #15
 8009d42:	401a      	ands	r2, r3
 8009d44:	1d7b      	adds	r3, r7, #5
 8009d46:	781b      	ldrb	r3, [r3, #0]
 8009d48:	429a      	cmp	r2, r3
 8009d4a:	d001      	beq.n	8009d50 <rfalIsoDepPollBGetActivationStatus+0x4c>
            {
                return RFAL_ERR_PROTO;
 8009d4c:	230b      	movs	r3, #11
 8009d4e:	e03f      	b.n	8009dd0 <rfalIsoDepPollBGetActivationStatus+0xcc>
            }
                    
            /* Retrieve MBLI and calculate new FDS/MBL (Maximum Buffer Length) */
            mbli = ((gIsoDep.actvDev->activation.B.Listener.ATTRIB_RES.mbliDid >> RFAL_ISODEP_ATTRIB_RES_MBLI_SHIFT) & RFAL_ISODEP_ATTRIB_RES_MBLI_MASK);
 8009d50:	4b21      	ldr	r3, [pc, #132]	@ (8009dd8 <rfalIsoDepPollBGetActivationStatus+0xd4>)
 8009d52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d54:	781a      	ldrb	r2, [r3, #0]
 8009d56:	1d3b      	adds	r3, r7, #4
 8009d58:	0912      	lsrs	r2, r2, #4
 8009d5a:	701a      	strb	r2, [r3, #0]
            if( mbli > 0U)
 8009d5c:	1d3b      	adds	r3, r7, #4
 8009d5e:	781b      	ldrb	r3, [r3, #0]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d00c      	beq.n	8009d7e <rfalIsoDepPollBGetActivationStatus+0x7a>
            {
                /* Digital 1.1  14.6.2  Calculate Maximum Buffer Length MBL = FSC x 2^(MBLI-1) */
                gIsoDep.actvDev->info.MBL = (gIsoDep.actvDev->info.FSx * ((uint32_t)1U<<(mbli-1U)));
 8009d64:	4b1c      	ldr	r3, [pc, #112]	@ (8009dd8 <rfalIsoDepPollBGetActivationStatus+0xd4>)
 8009d66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d68:	2242      	movs	r2, #66	@ 0x42
 8009d6a:	5a9b      	ldrh	r3, [r3, r2]
 8009d6c:	0019      	movs	r1, r3
 8009d6e:	1d3b      	adds	r3, r7, #4
 8009d70:	781b      	ldrb	r3, [r3, #0]
 8009d72:	1e5a      	subs	r2, r3, #1
 8009d74:	4b18      	ldr	r3, [pc, #96]	@ (8009dd8 <rfalIsoDepPollBGetActivationStatus+0xd4>)
 8009d76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d78:	4091      	lsls	r1, r2
 8009d7a:	000a      	movs	r2, r1
 8009d7c:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            
            /* DSI code the divisor from PICC to PCD */
            /* DRI code the divisor from PCD to PICC */
            rfalSetBitRate( gIsoDep.actvDev->info.DRI, gIsoDep.actvDev->info.DSI );
 8009d7e:	4b16      	ldr	r3, [pc, #88]	@ (8009dd8 <rfalIsoDepPollBGetActivationStatus+0xd4>)
 8009d80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d82:	2249      	movs	r2, #73	@ 0x49
 8009d84:	5c9a      	ldrb	r2, [r3, r2]
 8009d86:	4b14      	ldr	r3, [pc, #80]	@ (8009dd8 <rfalIsoDepPollBGetActivationStatus+0xd4>)
 8009d88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d8a:	2148      	movs	r1, #72	@ 0x48
 8009d8c:	5c5b      	ldrb	r3, [r3, r1]
 8009d8e:	0019      	movs	r1, r3
 8009d90:	0010      	movs	r0, r2
 8009d92:	f7f7 f9fd 	bl	8001190 <rfalSetBitRate>
            
            /* REMARK: SoF EoF TR0 and TR1 are not passed on to RF layer */
            
            
            /* Start the SFGT timer (reuse RFAL GT timer) */
            rfalSetGT( rfalConvMsTo1fc(gIsoDep.actvDev->info.SFGT) );
 8009d96:	4b10      	ldr	r3, [pc, #64]	@ (8009dd8 <rfalIsoDepPollBGetActivationStatus+0xd4>)
 8009d98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009d9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d9c:	4a0f      	ldr	r2, [pc, #60]	@ (8009ddc <rfalIsoDepPollBGetActivationStatus+0xd8>)
 8009d9e:	4353      	muls	r3, r2
 8009da0:	0018      	movs	r0, r3
 8009da2:	f7f7 fb95 	bl	80014d0 <rfalSetGT>
            rfalFieldOnAndStartGT();
 8009da6:	f7f7 fbc1 	bl	800152c <rfalFieldOnAndStartGT>
 8009daa:	e009      	b.n	8009dc0 <rfalIsoDepPollBGetActivationStatus+0xbc>
        }
        else
        {
            gIsoDep.actvDev->info.DSI = RFAL_BR_106;
 8009dac:	4b0a      	ldr	r3, [pc, #40]	@ (8009dd8 <rfalIsoDepPollBGetActivationStatus+0xd4>)
 8009dae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009db0:	2248      	movs	r2, #72	@ 0x48
 8009db2:	2100      	movs	r1, #0
 8009db4:	5499      	strb	r1, [r3, r2]
            gIsoDep.actvDev->info.DRI = RFAL_BR_106;
 8009db6:	4b08      	ldr	r3, [pc, #32]	@ (8009dd8 <rfalIsoDepPollBGetActivationStatus+0xd4>)
 8009db8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009dba:	2249      	movs	r2, #73	@ 0x49
 8009dbc:	2100      	movs	r1, #0
 8009dbe:	5499      	strb	r1, [r3, r2]
        }
        
        /*******************************************************************************/
        /* Store already FS info,  rfalIsoDepGetMaxInfLen() may be called before setting TxRx params */
        gIsoDep.fsx    = gIsoDep.actvDev->info.FSx;
 8009dc0:	4b05      	ldr	r3, [pc, #20]	@ (8009dd8 <rfalIsoDepPollBGetActivationStatus+0xd4>)
 8009dc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009dc4:	2242      	movs	r2, #66	@ 0x42
 8009dc6:	5a9a      	ldrh	r2, [r3, r2]
 8009dc8:	4b03      	ldr	r3, [pc, #12]	@ (8009dd8 <rfalIsoDepPollBGetActivationStatus+0xd4>)
 8009dca:	829a      	strh	r2, [r3, #20]
    }
    
    return ret;
 8009dcc:	1dbb      	adds	r3, r7, #6
 8009dce:	881b      	ldrh	r3, [r3, #0]
}
 8009dd0:	0018      	movs	r0, r3
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	b003      	add	sp, #12
 8009dd6:	bd90      	pop	{r4, r7, pc}
 8009dd8:	2000024c 	.word	0x2000024c
 8009ddc:	000034f8 	.word	0x000034f8

08009de0 <rfalIsoDepCalcBitRate>:
}


/*******************************************************************************/
static void rfalIsoDepCalcBitRate( rfalBitRate maxAllowedBR, uint8_t piccBRCapability, rfalBitRate *dsi, rfalBitRate *dri )
{
 8009de0:	b590      	push	{r4, r7, lr}
 8009de2:	b087      	sub	sp, #28
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	60ba      	str	r2, [r7, #8]
 8009de8:	607b      	str	r3, [r7, #4]
 8009dea:	240f      	movs	r4, #15
 8009dec:	193b      	adds	r3, r7, r4
 8009dee:	1c02      	adds	r2, r0, #0
 8009df0:	701a      	strb	r2, [r3, #0]
 8009df2:	230e      	movs	r3, #14
 8009df4:	18fb      	adds	r3, r7, r3
 8009df6:	1c0a      	adds	r2, r1, #0
 8009df8:	701a      	strb	r2, [r3, #0]
    uint8_t     dsiMask;
    int16_t      i;
    bool        bitrateFound;
    rfalBitRate curMaxBR;
    
    curMaxBR = maxAllowedBR;
 8009dfa:	2314      	movs	r3, #20
 8009dfc:	18fb      	adds	r3, r7, r3
 8009dfe:	193a      	adds	r2, r7, r4
 8009e00:	7812      	ldrb	r2, [r2, #0]
 8009e02:	701a      	strb	r2, [r3, #0]
    
    do
    {
        bitrateFound = true;
 8009e04:	2315      	movs	r3, #21
 8009e06:	18fb      	adds	r3, r7, r3
 8009e08:	2201      	movs	r2, #1
 8009e0a:	701a      	strb	r2, [r3, #0]
        
        (*dsi) = RFAL_BR_106;
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	2200      	movs	r2, #0
 8009e10:	701a      	strb	r2, [r3, #0]
        (*dri) = RFAL_BR_106;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2200      	movs	r2, #0
 8009e16:	701a      	strb	r2, [r3, #0]
        
        /* Digital 1.0  5.6.2.5 & 11.6.2.14: A received RFU value of b4 = 1b MUST be interpreted as if b7 to b1 ? 0000000b (only 106 kbits/s in both direction) */
        if( ((RFAL_ISODEP_BITRATE_RFU_MASK & piccBRCapability) != 0U) || (curMaxBR > RFAL_BR_848) || (curMaxBR == RFAL_BR_KEEP) )
 8009e18:	210e      	movs	r1, #14
 8009e1a:	187b      	adds	r3, r7, r1
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	2208      	movs	r2, #8
 8009e20:	4013      	ands	r3, r2
 8009e22:	b2db      	uxtb	r3, r3
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d000      	beq.n	8009e2a <rfalIsoDepCalcBitRate+0x4a>
 8009e28:	e0c8      	b.n	8009fbc <rfalIsoDepCalcBitRate+0x1dc>
 8009e2a:	2214      	movs	r2, #20
 8009e2c:	18bb      	adds	r3, r7, r2
 8009e2e:	781b      	ldrb	r3, [r3, #0]
 8009e30:	2b03      	cmp	r3, #3
 8009e32:	d900      	bls.n	8009e36 <rfalIsoDepCalcBitRate+0x56>
 8009e34:	e0c2      	b.n	8009fbc <rfalIsoDepCalcBitRate+0x1dc>
 8009e36:	18bb      	adds	r3, r7, r2
 8009e38:	781b      	ldrb	r3, [r3, #0]
 8009e3a:	2bff      	cmp	r3, #255	@ 0xff
 8009e3c:	d100      	bne.n	8009e40 <rfalIsoDepCalcBitRate+0x60>
 8009e3e:	e0bd      	b.n	8009fbc <rfalIsoDepCalcBitRate+0x1dc>
            return;
        }
        
        /***************************************************************************/
        /* Determine Listen->Poll bit rate */
        dsiMask = (piccBRCapability & RFAL_ISODEP_BSI_MASK);
 8009e40:	2313      	movs	r3, #19
 8009e42:	18fb      	adds	r3, r7, r3
 8009e44:	187a      	adds	r2, r7, r1
 8009e46:	7812      	ldrb	r2, [r2, #0]
 8009e48:	2170      	movs	r1, #112	@ 0x70
 8009e4a:	400a      	ands	r2, r1
 8009e4c:	701a      	strb	r2, [r3, #0]
        for( i = 2; i >= 0; i-- )  /* Check supported bit rate from the highest */
 8009e4e:	2316      	movs	r3, #22
 8009e50:	18fb      	adds	r3, r7, r3
 8009e52:	2202      	movs	r2, #2
 8009e54:	801a      	strh	r2, [r3, #0]
 8009e56:	e02a      	b.n	8009eae <rfalIsoDepCalcBitRate+0xce>
        {
            if (((dsiMask & (0x10U << (uint8_t)i)) != 0U) && (((uint8_t)i+1U) <= (uint8_t)curMaxBR))
 8009e58:	2313      	movs	r3, #19
 8009e5a:	18fb      	adds	r3, r7, r3
 8009e5c:	781b      	ldrb	r3, [r3, #0]
 8009e5e:	2016      	movs	r0, #22
 8009e60:	183a      	adds	r2, r7, r0
 8009e62:	8812      	ldrh	r2, [r2, #0]
 8009e64:	b2d2      	uxtb	r2, r2
 8009e66:	0011      	movs	r1, r2
 8009e68:	2210      	movs	r2, #16
 8009e6a:	408a      	lsls	r2, r1
 8009e6c:	4013      	ands	r3, r2
 8009e6e:	d015      	beq.n	8009e9c <rfalIsoDepCalcBitRate+0xbc>
 8009e70:	0001      	movs	r1, r0
 8009e72:	187b      	adds	r3, r7, r1
 8009e74:	881b      	ldrh	r3, [r3, #0]
 8009e76:	b2db      	uxtb	r3, r3
 8009e78:	1c5a      	adds	r2, r3, #1
 8009e7a:	2314      	movs	r3, #20
 8009e7c:	18fb      	adds	r3, r7, r3
 8009e7e:	781b      	ldrb	r3, [r3, #0]
 8009e80:	429a      	cmp	r2, r3
 8009e82:	d80b      	bhi.n	8009e9c <rfalIsoDepCalcBitRate+0xbc>
            {
                const uint8_t newdsi = ((uint8_t) i) + 1U;
 8009e84:	187b      	adds	r3, r7, r1
 8009e86:	881b      	ldrh	r3, [r3, #0]
 8009e88:	b2da      	uxtb	r2, r3
 8009e8a:	2112      	movs	r1, #18
 8009e8c:	187b      	adds	r3, r7, r1
 8009e8e:	3201      	adds	r2, #1
 8009e90:	701a      	strb	r2, [r3, #0]
                (*dsi) = (rfalBitRate)newdsi; /* PRQA S 4342 # MISRA 10.5 - Layout of enum rfalBitRate and range of loop variable guarantee no invalid enum values to be created */
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	187a      	adds	r2, r7, r1
 8009e96:	7812      	ldrb	r2, [r2, #0]
 8009e98:	701a      	strb	r2, [r3, #0]
                break;
 8009e9a:	e00e      	b.n	8009eba <rfalIsoDepCalcBitRate+0xda>
        for( i = 2; i >= 0; i-- )  /* Check supported bit rate from the highest */
 8009e9c:	2116      	movs	r1, #22
 8009e9e:	187b      	adds	r3, r7, r1
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	5e9b      	ldrsh	r3, [r3, r2]
 8009ea4:	b29b      	uxth	r3, r3
 8009ea6:	3b01      	subs	r3, #1
 8009ea8:	b29a      	uxth	r2, r3
 8009eaa:	187b      	adds	r3, r7, r1
 8009eac:	801a      	strh	r2, [r3, #0]
 8009eae:	2316      	movs	r3, #22
 8009eb0:	18fb      	adds	r3, r7, r3
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	5e9b      	ldrsh	r3, [r3, r2]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	dace      	bge.n	8009e58 <rfalIsoDepCalcBitRate+0x78>
            }
        }
        
        /***************************************************************************/
        /* Determine Poll->Listen bit rate */ 
        driMask = (piccBRCapability & RFAL_ISODEP_BRI_MASK);
 8009eba:	2311      	movs	r3, #17
 8009ebc:	18fb      	adds	r3, r7, r3
 8009ebe:	220e      	movs	r2, #14
 8009ec0:	18ba      	adds	r2, r7, r2
 8009ec2:	7812      	ldrb	r2, [r2, #0]
 8009ec4:	2107      	movs	r1, #7
 8009ec6:	400a      	ands	r2, r1
 8009ec8:	701a      	strb	r2, [r3, #0]
        for( i = 2; i >= 0; i-- )  /* Check supported bit rate from the highest */ 
 8009eca:	2316      	movs	r3, #22
 8009ecc:	18fb      	adds	r3, r7, r3
 8009ece:	2202      	movs	r2, #2
 8009ed0:	801a      	strh	r2, [r3, #0]
 8009ed2:	e028      	b.n	8009f26 <rfalIsoDepCalcBitRate+0x146>
        {
            if (((driMask & (0x01U << (uint8_t)i)) != 0U) && (((uint8_t)i+1U) <= (uint8_t)curMaxBR))
 8009ed4:	2311      	movs	r3, #17
 8009ed6:	18fb      	adds	r3, r7, r3
 8009ed8:	781b      	ldrb	r3, [r3, #0]
 8009eda:	2116      	movs	r1, #22
 8009edc:	187a      	adds	r2, r7, r1
 8009ede:	8812      	ldrh	r2, [r2, #0]
 8009ee0:	b2d2      	uxtb	r2, r2
 8009ee2:	40d3      	lsrs	r3, r2
 8009ee4:	2201      	movs	r2, #1
 8009ee6:	4013      	ands	r3, r2
 8009ee8:	d014      	beq.n	8009f14 <rfalIsoDepCalcBitRate+0x134>
 8009eea:	187b      	adds	r3, r7, r1
 8009eec:	881b      	ldrh	r3, [r3, #0]
 8009eee:	b2db      	uxtb	r3, r3
 8009ef0:	1c5a      	adds	r2, r3, #1
 8009ef2:	2314      	movs	r3, #20
 8009ef4:	18fb      	adds	r3, r7, r3
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d80b      	bhi.n	8009f14 <rfalIsoDepCalcBitRate+0x134>
            {
                const uint8_t newdri = ((uint8_t) i) + 1U;
 8009efc:	187b      	adds	r3, r7, r1
 8009efe:	881b      	ldrh	r3, [r3, #0]
 8009f00:	b2da      	uxtb	r2, r3
 8009f02:	2110      	movs	r1, #16
 8009f04:	187b      	adds	r3, r7, r1
 8009f06:	3201      	adds	r2, #1
 8009f08:	701a      	strb	r2, [r3, #0]
                (*dri) = (rfalBitRate)newdri; /* PRQA S 4342 # MISRA 10.5 - Layout of enum rfalBitRate and range of loop variable guarantee no invalid enum values to be created */
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	187a      	adds	r2, r7, r1
 8009f0e:	7812      	ldrb	r2, [r2, #0]
 8009f10:	701a      	strb	r2, [r3, #0]
                break;
 8009f12:	e00e      	b.n	8009f32 <rfalIsoDepCalcBitRate+0x152>
        for( i = 2; i >= 0; i-- )  /* Check supported bit rate from the highest */ 
 8009f14:	2116      	movs	r1, #22
 8009f16:	187b      	adds	r3, r7, r1
 8009f18:	2200      	movs	r2, #0
 8009f1a:	5e9b      	ldrsh	r3, [r3, r2]
 8009f1c:	b29b      	uxth	r3, r3
 8009f1e:	3b01      	subs	r3, #1
 8009f20:	b29a      	uxth	r2, r3
 8009f22:	187b      	adds	r3, r7, r1
 8009f24:	801a      	strh	r2, [r3, #0]
 8009f26:	2316      	movs	r3, #22
 8009f28:	18fb      	adds	r3, r7, r3
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	5e9b      	ldrsh	r3, [r3, r2]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	dad0      	bge.n	8009ed4 <rfalIsoDepCalcBitRate+0xf4>
        
        /***************************************************************************/
        /* Check if different bit rate is supported */
        
        /* Digital 1.0 Table 67: if b8=1b, then only the same bit rate divisor for both directions is supported */
        if( (piccBRCapability & RFAL_ISODEP_SAME_BITRATE_MASK) != 0U )
 8009f32:	230e      	movs	r3, #14
 8009f34:	18fb      	adds	r3, r7, r3
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	b25b      	sxtb	r3, r3
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	da34      	bge.n	8009fa8 <rfalIsoDepCalcBitRate+0x1c8>
        {   
            (*dsi) = RFAL_MIN((*dsi), (*dri));
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	781a      	ldrb	r2, [r3, #0]
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	781b      	ldrb	r3, [r3, #0]
 8009f46:	1c18      	adds	r0, r3, #0
 8009f48:	1c11      	adds	r1, r2, #0
 8009f4a:	b2ca      	uxtb	r2, r1
 8009f4c:	b2c3      	uxtb	r3, r0
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d900      	bls.n	8009f54 <rfalIsoDepCalcBitRate+0x174>
 8009f52:	1c01      	adds	r1, r0, #0
 8009f54:	b2ca      	uxtb	r2, r1
 8009f56:	68bb      	ldr	r3, [r7, #8]
 8009f58:	701a      	strb	r2, [r3, #0]
            (*dri) = (*dsi);
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	781a      	ldrb	r2, [r3, #0]
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	701a      	strb	r2, [r3, #0]
            /* Check that the baudrate is supported */
            if(  (RFAL_BR_106 != (*dsi)) && ( !(((dsiMask & (0x10U << ((uint8_t)(*dsi) - 1U))) != 0U) && ((driMask & (0x01U << ((uint8_t)(*dri) - 1U))) != 0U)) )  )
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	781b      	ldrb	r3, [r3, #0]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d01e      	beq.n	8009fa8 <rfalIsoDepCalcBitRate+0x1c8>
 8009f6a:	2313      	movs	r3, #19
 8009f6c:	18fb      	adds	r3, r7, r3
 8009f6e:	781b      	ldrb	r3, [r3, #0]
 8009f70:	68ba      	ldr	r2, [r7, #8]
 8009f72:	7812      	ldrb	r2, [r2, #0]
 8009f74:	3a01      	subs	r2, #1
 8009f76:	2110      	movs	r1, #16
 8009f78:	4091      	lsls	r1, r2
 8009f7a:	000a      	movs	r2, r1
 8009f7c:	4013      	ands	r3, r2
 8009f7e:	d00a      	beq.n	8009f96 <rfalIsoDepCalcBitRate+0x1b6>
 8009f80:	2311      	movs	r3, #17
 8009f82:	18fb      	adds	r3, r7, r3
 8009f84:	781a      	ldrb	r2, [r3, #0]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	781b      	ldrb	r3, [r3, #0]
 8009f8a:	3b01      	subs	r3, #1
 8009f8c:	40da      	lsrs	r2, r3
 8009f8e:	0013      	movs	r3, r2
 8009f90:	2201      	movs	r2, #1
 8009f92:	4013      	ands	r3, r2
 8009f94:	d108      	bne.n	8009fa8 <rfalIsoDepCalcBitRate+0x1c8>
            {
                bitrateFound = false;
 8009f96:	2315      	movs	r3, #21
 8009f98:	18fb      	adds	r3, r7, r3
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	701a      	strb	r2, [r3, #0]
                curMaxBR     = (*dsi); /* set allowed bitrate to be lowest and determine bit rate again */
 8009f9e:	2314      	movs	r3, #20
 8009fa0:	18fb      	adds	r3, r7, r3
 8009fa2:	68ba      	ldr	r2, [r7, #8]
 8009fa4:	7812      	ldrb	r2, [r2, #0]
 8009fa6:	701a      	strb	r2, [r3, #0]
            }
        }
    } while (!(bitrateFound));
 8009fa8:	2315      	movs	r3, #21
 8009faa:	18fb      	adds	r3, r7, r3
 8009fac:	781b      	ldrb	r3, [r3, #0]
 8009fae:	2201      	movs	r2, #1
 8009fb0:	4053      	eors	r3, r2
 8009fb2:	b2db      	uxtb	r3, r3
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d000      	beq.n	8009fba <rfalIsoDepCalcBitRate+0x1da>
 8009fb8:	e724      	b.n	8009e04 <rfalIsoDepCalcBitRate+0x24>
 8009fba:	e000      	b.n	8009fbe <rfalIsoDepCalcBitRate+0x1de>
            return;
 8009fbc:	46c0      	nop			@ (mov r8, r8)
    
}
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	b007      	add	sp, #28
 8009fc2:	bd90      	pop	{r4, r7, pc}

08009fc4 <rfalIsoDepSFGI2SFGT>:

/*******************************************************************************/
static uint32_t rfalIsoDepSFGI2SFGT( uint8_t sfgi )
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b084      	sub	sp, #16
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	0002      	movs	r2, r0
 8009fcc:	1dfb      	adds	r3, r7, #7
 8009fce:	701a      	strb	r2, [r3, #0]
    uint32_t sfgt;
    uint8_t tmpSFGI;
    
    tmpSFGI = sfgi;
 8009fd0:	210b      	movs	r1, #11
 8009fd2:	187b      	adds	r3, r7, r1
 8009fd4:	1dfa      	adds	r2, r7, #7
 8009fd6:	7812      	ldrb	r2, [r2, #0]
 8009fd8:	701a      	strb	r2, [r3, #0]
 
    if (tmpSFGI > ISODEP_SFGI_MAX)
 8009fda:	000a      	movs	r2, r1
 8009fdc:	18bb      	adds	r3, r7, r2
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	2b0e      	cmp	r3, #14
 8009fe2:	d902      	bls.n	8009fea <rfalIsoDepSFGI2SFGT+0x26>
    {
        tmpSFGI = ISODEP_SFGI_MIN;
 8009fe4:	18bb      	adds	r3, r7, r2
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	701a      	strb	r2, [r3, #0]
    }
        
    if (tmpSFGI != ISODEP_SFGI_MIN)
 8009fea:	230b      	movs	r3, #11
 8009fec:	18fb      	adds	r3, r7, r3
 8009fee:	781b      	ldrb	r3, [r3, #0]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d007      	beq.n	800a004 <rfalIsoDepSFGI2SFGT+0x40>
    {
        /* If sfgi != 0 wait SFGT + dSFGT   Digital 1.1  13.8.2.1 */
        sfgt  = rfalIsoDepCalcSGFT(sfgi) + rfalIsoDepCalcdSGFT(sfgi);
 8009ff4:	1dfb      	adds	r3, r7, #7
 8009ff6:	781b      	ldrb	r3, [r3, #0]
 8009ff8:	228c      	movs	r2, #140	@ 0x8c
 8009ffa:	0152      	lsls	r2, r2, #5
 8009ffc:	409a      	lsls	r2, r3
 8009ffe:	0013      	movs	r3, r2
 800a000:	60fb      	str	r3, [r7, #12]
 800a002:	e001      	b.n	800a008 <rfalIsoDepSFGI2SFGT+0x44>
    }
    /* Otherwise use FDTPoll min Digital  1.1  13.8.2.3*/
    else
    {
        sfgt = RFAL_FDT_POLL_NFCA_POLLER;
 800a004:	4b06      	ldr	r3, [pc, #24]	@ (800a020 <rfalIsoDepSFGI2SFGT+0x5c>)
 800a006:	60fb      	str	r3, [r7, #12]
    }

    /* Convert carrier cycles to milli seconds */
    return (rfalConv1fcToMs(sfgt) + 1U);
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	4906      	ldr	r1, [pc, #24]	@ (800a024 <rfalIsoDepSFGI2SFGT+0x60>)
 800a00c:	0018      	movs	r0, r3
 800a00e:	f7f6 f88b 	bl	8000128 <__udivsi3>
 800a012:	0003      	movs	r3, r0
 800a014:	3301      	adds	r3, #1
}
 800a016:	0018      	movs	r0, r3
 800a018:	46bd      	mov	sp, r7
 800a01a:	b004      	add	sp, #16
 800a01c:	bd80      	pop	{r7, pc}
 800a01e:	46c0      	nop			@ (mov r8, r8)
 800a020:	00001a7c 	.word	0x00001a7c
 800a024:	000034f8 	.word	0x000034f8

0800a028 <rfalIsoDepApdu2IBLockParam>:
#endif  /* RFAL_FEATURE_ISO_DEP_POLL */
 

 /*******************************************************************************/
 static void rfalIsoDepApdu2IBLockParam( rfalIsoDepApduTxRxParam apduParam, rfalIsoDepTxRxParam *iBlockParam, uint16_t txPos, uint16_t rxPos )
{
 800a028:	b084      	sub	sp, #16
 800a02a:	b5b0      	push	{r4, r5, r7, lr}
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	2510      	movs	r5, #16
 800a030:	197c      	adds	r4, r7, r5
 800a032:	6020      	str	r0, [r4, #0]
 800a034:	6061      	str	r1, [r4, #4]
 800a036:	60a2      	str	r2, [r4, #8]
 800a038:	60e3      	str	r3, [r4, #12]
     RFAL_NO_WARNING(rxPos); /* Keep this param for future use */
     
     iBlockParam->DID    = apduParam.DID;
 800a03a:	0028      	movs	r0, r5
 800a03c:	183b      	adds	r3, r7, r0
 800a03e:	2220      	movs	r2, #32
 800a040:	5c99      	ldrb	r1, [r3, r2]
 800a042:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a044:	2220      	movs	r2, #32
 800a046:	5499      	strb	r1, [r3, r2]
     iBlockParam->FSx    = apduParam.FSx;
 800a048:	0001      	movs	r1, r0
 800a04a:	187b      	adds	r3, r7, r1
 800a04c:	8b9a      	ldrh	r2, [r3, #28]
 800a04e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a050:	83da      	strh	r2, [r3, #30]
     iBlockParam->ourFSx = apduParam.ourFSx;
 800a052:	187b      	adds	r3, r7, r1
 800a054:	8bda      	ldrh	r2, [r3, #30]
 800a056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a058:	839a      	strh	r2, [r3, #28]
     iBlockParam->FWT    = apduParam.FWT;
 800a05a:	187b      	adds	r3, r7, r1
 800a05c:	695a      	ldr	r2, [r3, #20]
 800a05e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a060:	615a      	str	r2, [r3, #20]
     iBlockParam->dFWT   = apduParam.dFWT;
 800a062:	187b      	adds	r3, r7, r1
 800a064:	699a      	ldr	r2, [r3, #24]
 800a066:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a068:	619a      	str	r2, [r3, #24]
     
     if( (apduParam.txBufLen - txPos) > rfalIsoDepGetMaxInfLen() )
 800a06a:	187b      	adds	r3, r7, r1
 800a06c:	889b      	ldrh	r3, [r3, #4]
 800a06e:	001a      	movs	r2, r3
 800a070:	2338      	movs	r3, #56	@ 0x38
 800a072:	18fb      	adds	r3, r7, r3
 800a074:	881b      	ldrh	r3, [r3, #0]
 800a076:	1ad4      	subs	r4, r2, r3
 800a078:	f7ff f820 	bl	80090bc <rfalIsoDepGetMaxInfLen>
 800a07c:	0003      	movs	r3, r0
 800a07e:	429c      	cmp	r4, r3
 800a080:	dd09      	ble.n	800a096 <rfalIsoDepApdu2IBLockParam+0x6e>
     {
         iBlockParam->isTxChaining = true;
 800a082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a084:	2201      	movs	r2, #1
 800a086:	719a      	strb	r2, [r3, #6]
         iBlockParam->txBufLen     = rfalIsoDepGetMaxInfLen();
 800a088:	f7ff f818 	bl	80090bc <rfalIsoDepGetMaxInfLen>
 800a08c:	0003      	movs	r3, r0
 800a08e:	001a      	movs	r2, r3
 800a090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a092:	809a      	strh	r2, [r3, #4]
 800a094:	e00c      	b.n	800a0b0 <rfalIsoDepApdu2IBLockParam+0x88>
     }
     else
     {
         iBlockParam->isTxChaining = false;
 800a096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a098:	2200      	movs	r2, #0
 800a09a:	719a      	strb	r2, [r3, #6]
         iBlockParam->txBufLen     = (apduParam.txBufLen - txPos);
 800a09c:	2310      	movs	r3, #16
 800a09e:	18fb      	adds	r3, r7, r3
 800a0a0:	889a      	ldrh	r2, [r3, #4]
 800a0a2:	2338      	movs	r3, #56	@ 0x38
 800a0a4:	18fb      	adds	r3, r7, r3
 800a0a6:	881b      	ldrh	r3, [r3, #0]
 800a0a8:	1ad3      	subs	r3, r2, r3
 800a0aa:	b29a      	uxth	r2, r3
 800a0ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0ae:	809a      	strh	r2, [r3, #4]
     }
     
     /* TxBuf is moved to the beginning for every I-Block */
     iBlockParam->txBuf        = (rfalIsoDepBufFormat*)apduParam.txBuf;   /*  PRQA S 0310 # MISRA 11.3 - Intentional safe cast to avoiding large buffer duplication */
 800a0b0:	2110      	movs	r1, #16
 800a0b2:	187b      	adds	r3, r7, r1
 800a0b4:	681a      	ldr	r2, [r3, #0]
 800a0b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0b8:	601a      	str	r2, [r3, #0]
     iBlockParam->rxBuf        = apduParam.tmpBuf;                        /* Simply using the apdu buffer is not possible because of current ACK handling */
 800a0ba:	187b      	adds	r3, r7, r1
 800a0bc:	691a      	ldr	r2, [r3, #16]
 800a0be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0c0:	609a      	str	r2, [r3, #8]
     iBlockParam->isRxChaining = &gIsoDep.isAPDURxChaining;
 800a0c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0c4:	4a05      	ldr	r2, [pc, #20]	@ (800a0dc <rfalIsoDepApdu2IBLockParam+0xb4>)
 800a0c6:	611a      	str	r2, [r3, #16]
     iBlockParam->rxLen        = apduParam.rxLen;
 800a0c8:	187b      	adds	r3, r7, r1
 800a0ca:	68da      	ldr	r2, [r3, #12]
 800a0cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0ce:	60da      	str	r2, [r3, #12]
}
 800a0d0:	46c0      	nop			@ (mov r8, r8)
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bcb0      	pop	{r4, r5, r7}
 800a0d6:	bc08      	pop	{r3}
 800a0d8:	b004      	add	sp, #16
 800a0da:	4718      	bx	r3
 800a0dc:	20000304 	.word	0x20000304

0800a0e0 <rfalIsoDepGetApduTransceiveStatus>:
}
 
 
/*******************************************************************************/
ReturnCode rfalIsoDepGetApduTransceiveStatus( void )
{
 800a0e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0e2:	b093      	sub	sp, #76	@ 0x4c
 800a0e4:	af08      	add	r7, sp, #32
    ReturnCode          ret;
    rfalIsoDepTxRxParam txRxParam;
    
    ret = rfalIsoDepGetTransceiveStatus();
 800a0e6:	2526      	movs	r5, #38	@ 0x26
 800a0e8:	197c      	adds	r4, r7, r5
 800a0ea:	f7ff f88f 	bl	800920c <rfalIsoDepGetTransceiveStatus>
 800a0ee:	0003      	movs	r3, r0
 800a0f0:	8023      	strh	r3, [r4, #0]
    switch( ret )
 800a0f2:	002a      	movs	r2, r5
 800a0f4:	18bb      	adds	r3, r7, r2
 800a0f6:	881b      	ldrh	r3, [r3, #0]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d005      	beq.n	800a108 <rfalIsoDepGetApduTransceiveStatus+0x28>
 800a0fc:	2b0d      	cmp	r3, #13
 800a0fe:	d061      	beq.n	800a1c4 <rfalIsoDepGetApduTransceiveStatus+0xe4>
            return ((ret == RFAL_ERR_AGAIN) ? RFAL_ERR_BUSY : RFAL_ERR_NONE);
        
        /*******************************************************************************/
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 800a100:	46c0      	nop			@ (mov r8, r8)
    }
    
    return ret;
 800a102:	18bb      	adds	r3, r7, r2
 800a104:	881b      	ldrh	r3, [r3, #0]
 800a106:	e0ae      	b.n	800a266 <rfalIsoDepGetApduTransceiveStatus+0x186>
            if( gIsoDep.isTxChaining )
 800a108:	4b59      	ldr	r3, [pc, #356]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a10a:	7d9b      	ldrb	r3, [r3, #22]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d059      	beq.n	800a1c4 <rfalIsoDepGetApduTransceiveStatus+0xe4>
                gIsoDep.APDUTxPos += gIsoDep.txBufLen;
 800a110:	4b57      	ldr	r3, [pc, #348]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a112:	22b4      	movs	r2, #180	@ 0xb4
 800a114:	5a9a      	ldrh	r2, [r3, r2]
 800a116:	4b56      	ldr	r3, [pc, #344]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a118:	8c1b      	ldrh	r3, [r3, #32]
 800a11a:	18d3      	adds	r3, r2, r3
 800a11c:	b299      	uxth	r1, r3
 800a11e:	4b54      	ldr	r3, [pc, #336]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a120:	22b4      	movs	r2, #180	@ 0xb4
 800a122:	5299      	strh	r1, [r3, r2]
                rfalIsoDepApdu2IBLockParam( gIsoDep.APDUParam, &txRxParam, gIsoDep.APDUTxPos, gIsoDep.APDURxPos );
 800a124:	4b52      	ldr	r3, [pc, #328]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a126:	22b4      	movs	r2, #180	@ 0xb4
 800a128:	5a9a      	ldrh	r2, [r3, r2]
 800a12a:	4b51      	ldr	r3, [pc, #324]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a12c:	21b6      	movs	r1, #182	@ 0xb6
 800a12e:	5a59      	ldrh	r1, [r3, r1]
 800a130:	4b4f      	ldr	r3, [pc, #316]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a132:	2490      	movs	r4, #144	@ 0x90
 800a134:	9107      	str	r1, [sp, #28]
 800a136:	9206      	str	r2, [sp, #24]
 800a138:	003a      	movs	r2, r7
 800a13a:	9205      	str	r2, [sp, #20]
 800a13c:	2110      	movs	r1, #16
 800a13e:	191a      	adds	r2, r3, r4
 800a140:	1851      	adds	r1, r2, r1
 800a142:	466a      	mov	r2, sp
 800a144:	c961      	ldmia	r1!, {r0, r5, r6}
 800a146:	c261      	stmia	r2!, {r0, r5, r6}
 800a148:	c921      	ldmia	r1!, {r0, r5}
 800a14a:	c221      	stmia	r2!, {r0, r5}
 800a14c:	5918      	ldr	r0, [r3, r4]
 800a14e:	191a      	adds	r2, r3, r4
 800a150:	6851      	ldr	r1, [r2, #4]
 800a152:	191a      	adds	r2, r3, r4
 800a154:	6892      	ldr	r2, [r2, #8]
 800a156:	191b      	adds	r3, r3, r4
 800a158:	68db      	ldr	r3, [r3, #12]
 800a15a:	f7ff ff65 	bl	800a028 <rfalIsoDepApdu2IBLockParam>
                if( txRxParam.txBufLen > 0U )      /* MISRA 21.18 */
 800a15e:	003b      	movs	r3, r7
 800a160:	889b      	ldrh	r3, [r3, #4]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d010      	beq.n	800a188 <rfalIsoDepGetApduTransceiveStatus+0xa8>
                    RFAL_MEMCPY( gIsoDep.APDUParam.txBuf->apdu, &gIsoDep.APDUParam.txBuf->apdu[gIsoDep.APDUTxPos], txRxParam.txBufLen );
 800a166:	4b42      	ldr	r3, [pc, #264]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a168:	2290      	movs	r2, #144	@ 0x90
 800a16a:	589b      	ldr	r3, [r3, r2]
 800a16c:	1cd8      	adds	r0, r3, #3
 800a16e:	4b40      	ldr	r3, [pc, #256]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a170:	2290      	movs	r2, #144	@ 0x90
 800a172:	589b      	ldr	r3, [r3, r2]
 800a174:	4a3e      	ldr	r2, [pc, #248]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a176:	21b4      	movs	r1, #180	@ 0xb4
 800a178:	5a52      	ldrh	r2, [r2, r1]
 800a17a:	189b      	adds	r3, r3, r2
 800a17c:	1cd9      	adds	r1, r3, #3
 800a17e:	003b      	movs	r3, r7
 800a180:	889b      	ldrh	r3, [r3, #4]
 800a182:	001a      	movs	r2, r3
 800a184:	f004 fb56 	bl	800e834 <memcpy>
                RFAL_EXIT_ON_ERR( ret, rfalIsoDepStartTransceive( txRxParam ) );
 800a188:	2226      	movs	r2, #38	@ 0x26
 800a18a:	18bc      	adds	r4, r7, r2
 800a18c:	003b      	movs	r3, r7
 800a18e:	466a      	mov	r2, sp
 800a190:	0011      	movs	r1, r2
 800a192:	0018      	movs	r0, r3
 800a194:	3010      	adds	r0, #16
 800a196:	0002      	movs	r2, r0
 800a198:	ca61      	ldmia	r2!, {r0, r5, r6}
 800a19a:	c161      	stmia	r1!, {r0, r5, r6}
 800a19c:	ca21      	ldmia	r2!, {r0, r5}
 800a19e:	c121      	stmia	r1!, {r0, r5}
 800a1a0:	6818      	ldr	r0, [r3, #0]
 800a1a2:	6859      	ldr	r1, [r3, #4]
 800a1a4:	689a      	ldr	r2, [r3, #8]
 800a1a6:	68db      	ldr	r3, [r3, #12]
 800a1a8:	f7fe ffb2 	bl	8009110 <rfalIsoDepStartTransceive>
 800a1ac:	0003      	movs	r3, r0
 800a1ae:	8023      	strh	r3, [r4, #0]
 800a1b0:	2226      	movs	r2, #38	@ 0x26
 800a1b2:	18bb      	adds	r3, r7, r2
 800a1b4:	881b      	ldrh	r3, [r3, #0]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d002      	beq.n	800a1c0 <rfalIsoDepGetApduTransceiveStatus+0xe0>
 800a1ba:	18bb      	adds	r3, r7, r2
 800a1bc:	881b      	ldrh	r3, [r3, #0]
 800a1be:	e052      	b.n	800a266 <rfalIsoDepGetApduTransceiveStatus+0x186>
                return RFAL_ERR_BUSY;
 800a1c0:	2302      	movs	r3, #2
 800a1c2:	e050      	b.n	800a266 <rfalIsoDepGetApduTransceiveStatus+0x186>
            if( gIsoDep.APDUParam.rxLen == NULL )
 800a1c4:	4b2a      	ldr	r3, [pc, #168]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a1c6:	229c      	movs	r2, #156	@ 0x9c
 800a1c8:	589b      	ldr	r3, [r3, r2]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d108      	bne.n	800a1e0 <rfalIsoDepGetApduTransceiveStatus+0x100>
                if( ret == RFAL_ERR_AGAIN  )
 800a1ce:	2326      	movs	r3, #38	@ 0x26
 800a1d0:	18fb      	adds	r3, r7, r3
 800a1d2:	881b      	ldrh	r3, [r3, #0]
 800a1d4:	2b0d      	cmp	r3, #13
 800a1d6:	d101      	bne.n	800a1dc <rfalIsoDepGetApduTransceiveStatus+0xfc>
                    return RFAL_ERR_NOTSUPP;
 800a1d8:	2318      	movs	r3, #24
 800a1da:	e044      	b.n	800a266 <rfalIsoDepGetApduTransceiveStatus+0x186>
                return RFAL_ERR_NONE;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	e042      	b.n	800a266 <rfalIsoDepGetApduTransceiveStatus+0x186>
            if( *gIsoDep.APDUParam.rxLen > 0U )    /* MISRA 21.18 */
 800a1e0:	4b23      	ldr	r3, [pc, #140]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a1e2:	229c      	movs	r2, #156	@ 0x9c
 800a1e4:	589b      	ldr	r3, [r3, r2]
 800a1e6:	881b      	ldrh	r3, [r3, #0]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d02d      	beq.n	800a248 <rfalIsoDepGetApduTransceiveStatus+0x168>
                if( (gIsoDep.APDURxPos + (*gIsoDep.APDUParam.rxLen)) > (uint16_t)RFAL_FEATURE_ISO_DEP_APDU_MAX_LEN )
 800a1ec:	4b20      	ldr	r3, [pc, #128]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a1ee:	22b6      	movs	r2, #182	@ 0xb6
 800a1f0:	5a9b      	ldrh	r3, [r3, r2]
 800a1f2:	0019      	movs	r1, r3
 800a1f4:	4b1e      	ldr	r3, [pc, #120]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a1f6:	229c      	movs	r2, #156	@ 0x9c
 800a1f8:	589b      	ldr	r3, [r3, r2]
 800a1fa:	881b      	ldrh	r3, [r3, #0]
 800a1fc:	18ca      	adds	r2, r1, r3
 800a1fe:	2380      	movs	r3, #128	@ 0x80
 800a200:	009b      	lsls	r3, r3, #2
 800a202:	429a      	cmp	r2, r3
 800a204:	dd01      	ble.n	800a20a <rfalIsoDepGetApduTransceiveStatus+0x12a>
                    return RFAL_ERR_NOMEM;
 800a206:	2301      	movs	r3, #1
 800a208:	e02d      	b.n	800a266 <rfalIsoDepGetApduTransceiveStatus+0x186>
                RFAL_MEMCPY( &gIsoDep.APDUParam.rxBuf->apdu[gIsoDep.APDURxPos], gIsoDep.APDUParam.tmpBuf->inf, *gIsoDep.APDUParam.rxLen );
 800a20a:	4b19      	ldr	r3, [pc, #100]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a20c:	2298      	movs	r2, #152	@ 0x98
 800a20e:	589b      	ldr	r3, [r3, r2]
 800a210:	4a17      	ldr	r2, [pc, #92]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a212:	21b6      	movs	r1, #182	@ 0xb6
 800a214:	5a52      	ldrh	r2, [r2, r1]
 800a216:	189b      	adds	r3, r3, r2
 800a218:	1cd8      	adds	r0, r3, #3
 800a21a:	4b15      	ldr	r3, [pc, #84]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a21c:	22a0      	movs	r2, #160	@ 0xa0
 800a21e:	589b      	ldr	r3, [r3, r2]
 800a220:	1cd9      	adds	r1, r3, #3
 800a222:	4b13      	ldr	r3, [pc, #76]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a224:	229c      	movs	r2, #156	@ 0x9c
 800a226:	589b      	ldr	r3, [r3, r2]
 800a228:	881b      	ldrh	r3, [r3, #0]
 800a22a:	001a      	movs	r2, r3
 800a22c:	f004 fb02 	bl	800e834 <memcpy>
                gIsoDep.APDURxPos += *gIsoDep.APDUParam.rxLen;
 800a230:	4b0f      	ldr	r3, [pc, #60]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a232:	22b6      	movs	r2, #182	@ 0xb6
 800a234:	5a9a      	ldrh	r2, [r3, r2]
 800a236:	4b0e      	ldr	r3, [pc, #56]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a238:	219c      	movs	r1, #156	@ 0x9c
 800a23a:	585b      	ldr	r3, [r3, r1]
 800a23c:	881b      	ldrh	r3, [r3, #0]
 800a23e:	18d3      	adds	r3, r2, r3
 800a240:	b299      	uxth	r1, r3
 800a242:	4b0b      	ldr	r3, [pc, #44]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a244:	22b6      	movs	r2, #182	@ 0xb6
 800a246:	5299      	strh	r1, [r3, r2]
            *gIsoDep.APDUParam.rxLen = gIsoDep.APDURxPos;
 800a248:	4b09      	ldr	r3, [pc, #36]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a24a:	229c      	movs	r2, #156	@ 0x9c
 800a24c:	589b      	ldr	r3, [r3, r2]
 800a24e:	4a08      	ldr	r2, [pc, #32]	@ (800a270 <rfalIsoDepGetApduTransceiveStatus+0x190>)
 800a250:	21b6      	movs	r1, #182	@ 0xb6
 800a252:	5a52      	ldrh	r2, [r2, r1]
 800a254:	801a      	strh	r2, [r3, #0]
            return ((ret == RFAL_ERR_AGAIN) ? RFAL_ERR_BUSY : RFAL_ERR_NONE);
 800a256:	2326      	movs	r3, #38	@ 0x26
 800a258:	18fb      	adds	r3, r7, r3
 800a25a:	881b      	ldrh	r3, [r3, #0]
 800a25c:	2b0d      	cmp	r3, #13
 800a25e:	d101      	bne.n	800a264 <rfalIsoDepGetApduTransceiveStatus+0x184>
 800a260:	2302      	movs	r3, #2
 800a262:	e000      	b.n	800a266 <rfalIsoDepGetApduTransceiveStatus+0x186>
 800a264:	2300      	movs	r3, #0
 }
 800a266:	0018      	movs	r0, r3
 800a268:	46bd      	mov	sp, r7
 800a26a:	b00b      	add	sp, #44	@ 0x2c
 800a26c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a26e:	46c0      	nop			@ (mov r8, r8)
 800a270:	2000024c 	.word	0x2000024c

0800a274 <rfalNfcInitialize>:
#endif /* RFAL_FEATURE_LISTEN_MODE*/


/*******************************************************************************/
ReturnCode rfalNfcInitialize( void )
{
 800a274:	b590      	push	{r4, r7, lr}
 800a276:	b083      	sub	sp, #12
 800a278:	af00      	add	r7, sp, #0
    ReturnCode err;
    
    gNfcDev.state = RFAL_NFC_STATE_NOTINIT;
 800a27a:	4b14      	ldr	r3, [pc, #80]	@ (800a2cc <rfalNfcInitialize+0x58>)
 800a27c:	2200      	movs	r2, #0
 800a27e:	701a      	strb	r2, [r3, #0]
    
#ifdef RFAL_FEATURE_DYNAMIC_ANALOG_CONFIG
    /* Initialize the AC if not already done                                   */
    /* Prevents reseting to default AC table in case another has been loaded   */
    /* meanwhile - For use cases where a dynamic AC is loaded at run time      */
    if( (!rfalAnalogConfigIsReady()) )
 800a280:	f7fd ffa8 	bl	80081d4 <rfalAnalogConfigIsReady>
 800a284:	0003      	movs	r3, r0
 800a286:	001a      	movs	r2, r3
 800a288:	2301      	movs	r3, #1
 800a28a:	4053      	eors	r3, r2
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d001      	beq.n	800a296 <rfalNfcInitialize+0x22>
#endif /* RFAL_FEATURE_DYNAMIC_ANALOG_CONFIG */
    {
        rfalAnalogConfigInitialize();          /* Initialize RFAL's Analog Configs */
 800a292:	f7fd ff8d 	bl	80081b0 <rfalAnalogConfigInitialize>
    }
    
    RFAL_EXIT_ON_ERR( err, rfalInitialize() ); /* Initialize RFAL */
 800a296:	1dbc      	adds	r4, r7, #6
 800a298:	f7f6 fe26 	bl	8000ee8 <rfalInitialize>
 800a29c:	0003      	movs	r3, r0
 800a29e:	8023      	strh	r3, [r4, #0]
 800a2a0:	1dbb      	adds	r3, r7, #6
 800a2a2:	881b      	ldrh	r3, [r3, #0]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d002      	beq.n	800a2ae <rfalNfcInitialize+0x3a>
 800a2a8:	1dbb      	adds	r3, r7, #6
 800a2aa:	881b      	ldrh	r3, [r3, #0]
 800a2ac:	e00a      	b.n	800a2c4 <rfalNfcInitialize+0x50>
    
    RFAL_MEMSET( &gNfcDev, 0x00, sizeof(gNfcDev) );
 800a2ae:	2384      	movs	r3, #132	@ 0x84
 800a2b0:	011a      	lsls	r2, r3, #4
 800a2b2:	4b06      	ldr	r3, [pc, #24]	@ (800a2cc <rfalNfcInitialize+0x58>)
 800a2b4:	2100      	movs	r1, #0
 800a2b6:	0018      	movs	r0, r3
 800a2b8:	f004 fa88 	bl	800e7cc <memset>
    
    gNfcDev.state = RFAL_NFC_STATE_IDLE;       /* Go to initialized */
 800a2bc:	4b03      	ldr	r3, [pc, #12]	@ (800a2cc <rfalNfcInitialize+0x58>)
 800a2be:	2201      	movs	r2, #1
 800a2c0:	701a      	strb	r2, [r3, #0]
    return RFAL_ERR_NONE;
 800a2c2:	2300      	movs	r3, #0
}
 800a2c4:	0018      	movs	r0, r3
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	b003      	add	sp, #12
 800a2ca:	bd90      	pop	{r4, r7, pc}
 800a2cc:	20000308 	.word	0x20000308

0800a2d0 <rfalNfcDiscover>:

/*******************************************************************************/
ReturnCode rfalNfcDiscover( const rfalNfcDiscoverParam *disParams )
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b082      	sub	sp, #8
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
    /* Check if initialization has been performed */
    if( gNfcDev.state != RFAL_NFC_STATE_IDLE )
 800a2d8:	4b7c      	ldr	r3, [pc, #496]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a2da:	781b      	ldrb	r3, [r3, #0]
 800a2dc:	2b01      	cmp	r3, #1
 800a2de:	d001      	beq.n	800a2e4 <rfalNfcDiscover+0x14>
    {
        return RFAL_ERR_WRONG_STATE;
 800a2e0:	2321      	movs	r3, #33	@ 0x21
 800a2e2:	e0ef      	b.n	800a4c4 <rfalNfcDiscover+0x1f4>
    }
    
    /* Check valid parameters */
    if( (disParams == NULL) || (disParams->devLimit > RFAL_NFC_MAX_DEVICES) || (disParams->devLimit == 0U)                                                 || 
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d02d      	beq.n	800a346 <rfalNfcDiscover+0x76>
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	7a1b      	ldrb	r3, [r3, #8]
 800a2ee:	2b05      	cmp	r3, #5
 800a2f0:	d829      	bhi.n	800a346 <rfalNfcDiscover+0x76>
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	7a1b      	ldrb	r3, [r3, #8]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d025      	beq.n	800a346 <rfalNfcDiscover+0x76>
        ( (disParams->maxBR > RFAL_BR_1695) && (disParams->maxBR != RFAL_BR_KEEP) )                                                                        ||
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	7a5b      	ldrb	r3, [r3, #9]
    if( (disParams == NULL) || (disParams->devLimit > RFAL_NFC_MAX_DEVICES) || (disParams->devLimit == 0U)                                                 || 
 800a2fe:	2b04      	cmp	r3, #4
 800a300:	d903      	bls.n	800a30a <rfalNfcDiscover+0x3a>
        ( (disParams->maxBR > RFAL_BR_1695) && (disParams->maxBR != RFAL_BR_KEEP) )                                                                        ||
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	7a5b      	ldrb	r3, [r3, #9]
 800a306:	2bff      	cmp	r3, #255	@ 0xff
 800a308:	d11d      	bne.n	800a346 <rfalNfcDiscover+0x76>
        ( ((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)     && (disParams->nfcfBR != RFAL_BR_212) && (disParams->nfcfBR != RFAL_BR_424) )         ||
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	885b      	ldrh	r3, [r3, #2]
 800a30e:	001a      	movs	r2, r3
 800a310:	2304      	movs	r3, #4
 800a312:	4013      	ands	r3, r2
        ( (disParams->maxBR > RFAL_BR_1695) && (disParams->maxBR != RFAL_BR_KEEP) )                                                                        ||
 800a314:	d007      	beq.n	800a326 <rfalNfcDiscover+0x56>
        ( ((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)     && (disParams->nfcfBR != RFAL_BR_212) && (disParams->nfcfBR != RFAL_BR_424) )         ||
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	7a9b      	ldrb	r3, [r3, #10]
 800a31a:	2b01      	cmp	r3, #1
 800a31c:	d003      	beq.n	800a326 <rfalNfcDiscover+0x56>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	7a9b      	ldrb	r3, [r3, #10]
 800a322:	2b02      	cmp	r3, #2
 800a324:	d10f      	bne.n	800a346 <rfalNfcDiscover+0x76>
        ( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U) && (disParams->ap2pBR > RFAL_BR_424)) || (disParams->GBLen > RFAL_NFCDEP_GB_MAX_LEN) )  )
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	885b      	ldrh	r3, [r3, #2]
 800a32a:	001a      	movs	r2, r3
 800a32c:	2310      	movs	r3, #16
 800a32e:	4013      	ands	r3, r2
        ( ((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)     && (disParams->nfcfBR != RFAL_BR_212) && (disParams->nfcfBR != RFAL_BR_424) )         ||
 800a330:	d004      	beq.n	800a33c <rfalNfcDiscover+0x6c>
        ( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U) && (disParams->ap2pBR > RFAL_BR_424)) || (disParams->GBLen > RFAL_NFCDEP_GB_MAX_LEN) )  )
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2246      	movs	r2, #70	@ 0x46
 800a336:	5c9b      	ldrb	r3, [r3, r2]
 800a338:	2b02      	cmp	r3, #2
 800a33a:	d804      	bhi.n	800a346 <rfalNfcDiscover+0x76>
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2245      	movs	r2, #69	@ 0x45
 800a340:	5c9b      	ldrb	r3, [r3, r2]
 800a342:	2b30      	cmp	r3, #48	@ 0x30
 800a344:	d901      	bls.n	800a34a <rfalNfcDiscover+0x7a>
    {
        return RFAL_ERR_PARAM;
 800a346:	2307      	movs	r3, #7
 800a348:	e0bc      	b.n	800a4c4 <rfalNfcDiscover+0x1f4>
    }
    
    if( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_A) != 0U)      && (!((bool)RFAL_FEATURE_NFCA)))    ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_B) != 0U)      && (!((bool)RFAL_FEATURE_NFCB)))    ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)      && (!((bool)RFAL_FEATURE_NFCF)))    ||
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	885b      	ldrh	r3, [r3, #2]
 800a34e:	001a      	movs	r2, r3
 800a350:	2304      	movs	r3, #4
 800a352:	4013      	ands	r3, r2
    if( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_A) != 0U)      && (!((bool)RFAL_FEATURE_NFCA)))    ||
 800a354:	d111      	bne.n	800a37a <rfalNfcDiscover+0xaa>
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_V) != 0U)      && (!((bool)RFAL_FEATURE_NFCV)))    ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_ST25TB) != 0U) && (!((bool)RFAL_FEATURE_ST25TB)))  ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U)   && (!((bool)RFAL_FEATURE_NFC_DEP))) ||
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	885b      	ldrh	r3, [r3, #2]
 800a35a:	001a      	movs	r2, r3
 800a35c:	2310      	movs	r3, #16
 800a35e:	4013      	ands	r3, r2
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_A) != 0U)    && (!((bool)RFAL_FEATURE_NFCA)))    ||
 800a360:	d10b      	bne.n	800a37a <rfalNfcDiscover+0xaa>
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_B) != 0U)    && (!((bool)RFAL_FEATURE_NFCB)))    ||
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_F) != 0U)    && (!((bool)RFAL_FEATURE_NFCF)))    ||
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	885b      	ldrh	r3, [r3, #2]
 800a366:	001a      	movs	r2, r3
 800a368:	2380      	movs	r3, #128	@ 0x80
 800a36a:	01db      	lsls	r3, r3, #7
 800a36c:	4013      	ands	r3, r2
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_B) != 0U)    && (!((bool)RFAL_FEATURE_NFCB)))    ||
 800a36e:	d104      	bne.n	800a37a <rfalNfcDiscover+0xaa>
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_AP2P) != 0U) && (!((bool)RFAL_FEATURE_NFC_DEP)))    )
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	885b      	ldrh	r3, [r3, #2]
 800a374:	b21b      	sxth	r3, r3
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_F) != 0U)    && (!((bool)RFAL_FEATURE_NFCF)))    ||
 800a376:	2b00      	cmp	r3, #0
 800a378:	da01      	bge.n	800a37e <rfalNfcDiscover+0xae>
    {
        return RFAL_ERR_DISABLED;   /*  PRQA S  2880 # MISRA 2.1 - Unreachable code due to configuration option being set/unset  */ 
 800a37a:	2323      	movs	r3, #35	@ 0x23
 800a37c:	e0a2      	b.n	800a4c4 <rfalNfcDiscover+0x1f4>
    }

    if( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_A) != 0U)      && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCA)))         ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_B) != 0U)      && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCB)))         ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_F) != 0U)      && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCF)))         ||
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	885b      	ldrh	r3, [r3, #2]
 800a382:	001a      	movs	r2, r3
 800a384:	2304      	movs	r3, #4
 800a386:	4013      	ands	r3, r2
    if( (((disParams->techs2Find & RFAL_NFC_POLL_TECH_A) != 0U)      && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCA)))         ||
 800a388:	d11f      	bne.n	800a3ca <rfalNfcDiscover+0xfa>
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_V) != 0U)      && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCV)))         ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_ST25TB) != 0U) && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCB)))         ||
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U)   && (!((bool)RFAL_SUPPORT_MODE_POLL_ACTIVE_P2P)))   ||
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	885b      	ldrh	r3, [r3, #2]
 800a38e:	001a      	movs	r2, r3
 800a390:	2310      	movs	r3, #16
 800a392:	4013      	ands	r3, r2
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_ST25TB) != 0U) && (!((bool)RFAL_SUPPORT_MODE_POLL_NFCB)))         ||
 800a394:	d119      	bne.n	800a3ca <rfalNfcDiscover+0xfa>
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_A) != 0U)    && (!((bool)RFAL_SUPPORT_MODE_LISTEN_NFCA)))       ||
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	885b      	ldrh	r3, [r3, #2]
 800a39a:	001a      	movs	r2, r3
 800a39c:	2380      	movs	r3, #128	@ 0x80
 800a39e:	015b      	lsls	r3, r3, #5
 800a3a0:	4013      	ands	r3, r2
        (((disParams->techs2Find & RFAL_NFC_POLL_TECH_AP2P) != 0U)   && (!((bool)RFAL_SUPPORT_MODE_POLL_ACTIVE_P2P)))   ||
 800a3a2:	d112      	bne.n	800a3ca <rfalNfcDiscover+0xfa>
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_B) != 0U)    && (!((bool)RFAL_SUPPORT_MODE_LISTEN_NFCB)))       ||
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	885b      	ldrh	r3, [r3, #2]
 800a3a8:	001a      	movs	r2, r3
 800a3aa:	2380      	movs	r3, #128	@ 0x80
 800a3ac:	019b      	lsls	r3, r3, #6
 800a3ae:	4013      	ands	r3, r2
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_A) != 0U)    && (!((bool)RFAL_SUPPORT_MODE_LISTEN_NFCA)))       ||
 800a3b0:	d10b      	bne.n	800a3ca <rfalNfcDiscover+0xfa>
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_F) != 0U)    && (!((bool)RFAL_SUPPORT_MODE_LISTEN_NFCF)))       ||
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	885b      	ldrh	r3, [r3, #2]
 800a3b6:	001a      	movs	r2, r3
 800a3b8:	2380      	movs	r3, #128	@ 0x80
 800a3ba:	01db      	lsls	r3, r3, #7
 800a3bc:	4013      	ands	r3, r2
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_B) != 0U)    && (!((bool)RFAL_SUPPORT_MODE_LISTEN_NFCB)))       ||
 800a3be:	d104      	bne.n	800a3ca <rfalNfcDiscover+0xfa>
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_AP2P) != 0U) && (!((bool)RFAL_SUPPORT_MODE_LISTEN_ACTIVE_P2P)))    )
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	885b      	ldrh	r3, [r3, #2]
 800a3c4:	b21b      	sxth	r3, r3
        (((disParams->techs2Find & RFAL_NFC_LISTEN_TECH_F) != 0U)    && (!((bool)RFAL_SUPPORT_MODE_LISTEN_NFCF)))       ||
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	da01      	bge.n	800a3ce <rfalNfcDiscover+0xfe>
    {
        return RFAL_ERR_NOTSUPP;   /*  PRQA S  2880 # MISRA 2.1 - Unreachable code due to configuration option being set/unset  */ 
 800a3ca:	2318      	movs	r3, #24
 800a3cc:	e07a      	b.n	800a4c4 <rfalNfcDiscover+0x1f4>
    }
    
    /* Initialize context for discovery */
    gNfcDev.activeDev       = NULL;
 800a3ce:	4b3f      	ldr	r3, [pc, #252]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	60da      	str	r2, [r3, #12]
    gNfcDev.techsFound      = RFAL_NFC_TECH_NONE;
 800a3d4:	4b3d      	ldr	r3, [pc, #244]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	805a      	strh	r2, [r3, #2]
    gNfcDev.techDctCnt      = 0;
 800a3da:	4b3c      	ldr	r3, [pc, #240]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a3dc:	2200      	movs	r2, #0
 800a3de:	80da      	strh	r2, [r3, #6]
    gNfcDev.devCnt          = 0;
 800a3e0:	4a3a      	ldr	r2, [pc, #232]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a3e2:	23c4      	movs	r3, #196	@ 0xc4
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	2100      	movs	r1, #0
 800a3e8:	54d1      	strb	r1, [r2, r3]
    gNfcDev.deactType       = RFAL_NFC_DEACTIVATE_DISCOVERY;
 800a3ea:	4b38      	ldr	r3, [pc, #224]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a3ec:	4a38      	ldr	r2, [pc, #224]	@ (800a4d0 <rfalNfcDiscover+0x200>)
 800a3ee:	2102      	movs	r1, #2
 800a3f0:	5499      	strb	r1, [r3, r2]
    gNfcDev.isTechInit      = false;
 800a3f2:	4b36      	ldr	r3, [pc, #216]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a3f4:	4a37      	ldr	r2, [pc, #220]	@ (800a4d4 <rfalNfcDiscover+0x204>)
 800a3f6:	2100      	movs	r1, #0
 800a3f8:	5499      	strb	r1, [r3, r2]
    gNfcDev.isFieldOn       = false;
 800a3fa:	4a34      	ldr	r2, [pc, #208]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a3fc:	23c8      	movs	r3, #200	@ 0xc8
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	2100      	movs	r1, #0
 800a402:	54d1      	strb	r1, [r2, r3]
    gNfcDev.isDeactivating  = false;
 800a404:	4b31      	ldr	r3, [pc, #196]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a406:	4a34      	ldr	r2, [pc, #208]	@ (800a4d8 <rfalNfcDiscover+0x208>)
 800a408:	2100      	movs	r1, #0
 800a40a:	5499      	strb	r1, [r3, r2]
    gNfcDev.disc            = *disParams;
 800a40c:	4b2f      	ldr	r3, [pc, #188]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a40e:	687a      	ldr	r2, [r7, #4]
 800a410:	3310      	adds	r3, #16
 800a412:	0011      	movs	r1, r2
 800a414:	22a8      	movs	r2, #168	@ 0xa8
 800a416:	0018      	movs	r0, r3
 800a418:	f004 fa0c 	bl	800e834 <memcpy>
    
    
    /* Calculate Listen Mask */
    gNfcDev.lmMask  = 0U;
 800a41c:	4a2b      	ldr	r2, [pc, #172]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a41e:	23c7      	movs	r3, #199	@ 0xc7
 800a420:	009b      	lsls	r3, r3, #2
 800a422:	2100      	movs	r1, #0
 800a424:	50d1      	str	r1, [r2, r3]
    gNfcDev.lmMask |= (((gNfcDev.disc.techs2Find & RFAL_NFC_LISTEN_TECH_A) != 0U) ? RFAL_LM_MASK_NFCA : 0U);
 800a426:	4a29      	ldr	r2, [pc, #164]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a428:	23c7      	movs	r3, #199	@ 0xc7
 800a42a:	009b      	lsls	r3, r3, #2
 800a42c:	58d2      	ldr	r2, [r2, r3]
 800a42e:	4b27      	ldr	r3, [pc, #156]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a430:	8a5b      	ldrh	r3, [r3, #18]
 800a432:	0899      	lsrs	r1, r3, #2
 800a434:	2380      	movs	r3, #128	@ 0x80
 800a436:	00db      	lsls	r3, r3, #3
 800a438:	400b      	ands	r3, r1
 800a43a:	431a      	orrs	r2, r3
 800a43c:	0011      	movs	r1, r2
 800a43e:	4a23      	ldr	r2, [pc, #140]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a440:	23c7      	movs	r3, #199	@ 0xc7
 800a442:	009b      	lsls	r3, r3, #2
 800a444:	50d1      	str	r1, [r2, r3]
    gNfcDev.lmMask |= (((gNfcDev.disc.techs2Find & RFAL_NFC_LISTEN_TECH_B) != 0U) ? RFAL_LM_MASK_NFCB : 0U);
 800a446:	4a21      	ldr	r2, [pc, #132]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a448:	23c7      	movs	r3, #199	@ 0xc7
 800a44a:	009b      	lsls	r3, r3, #2
 800a44c:	58d2      	ldr	r2, [r2, r3]
 800a44e:	4b1f      	ldr	r3, [pc, #124]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a450:	8a5b      	ldrh	r3, [r3, #18]
 800a452:	0899      	lsrs	r1, r3, #2
 800a454:	2380      	movs	r3, #128	@ 0x80
 800a456:	011b      	lsls	r3, r3, #4
 800a458:	400b      	ands	r3, r1
 800a45a:	431a      	orrs	r2, r3
 800a45c:	0011      	movs	r1, r2
 800a45e:	4a1b      	ldr	r2, [pc, #108]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a460:	23c7      	movs	r3, #199	@ 0xc7
 800a462:	009b      	lsls	r3, r3, #2
 800a464:	50d1      	str	r1, [r2, r3]
    gNfcDev.lmMask |= (((gNfcDev.disc.techs2Find & RFAL_NFC_LISTEN_TECH_F) != 0U) ? RFAL_LM_MASK_NFCF : 0U);
 800a466:	4a19      	ldr	r2, [pc, #100]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a468:	23c7      	movs	r3, #199	@ 0xc7
 800a46a:	009b      	lsls	r3, r3, #2
 800a46c:	58d2      	ldr	r2, [r2, r3]
 800a46e:	4b17      	ldr	r3, [pc, #92]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a470:	8a5b      	ldrh	r3, [r3, #18]
 800a472:	0899      	lsrs	r1, r3, #2
 800a474:	2380      	movs	r3, #128	@ 0x80
 800a476:	015b      	lsls	r3, r3, #5
 800a478:	400b      	ands	r3, r1
 800a47a:	431a      	orrs	r2, r3
 800a47c:	0011      	movs	r1, r2
 800a47e:	4a13      	ldr	r2, [pc, #76]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a480:	23c7      	movs	r3, #199	@ 0xc7
 800a482:	009b      	lsls	r3, r3, #2
 800a484:	50d1      	str	r1, [r2, r3]
    gNfcDev.lmMask |= (((gNfcDev.disc.techs2Find & RFAL_NFC_LISTEN_TECH_AP2P) != 0U) ? RFAL_LM_MASK_ACTIVE_P2P : 0U);
 800a486:	4a11      	ldr	r2, [pc, #68]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a488:	23c7      	movs	r3, #199	@ 0xc7
 800a48a:	009b      	lsls	r3, r3, #2
 800a48c:	58d2      	ldr	r2, [r2, r3]
 800a48e:	4b0f      	ldr	r3, [pc, #60]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a490:	8a5b      	ldrh	r3, [r3, #18]
 800a492:	b21b      	sxth	r3, r3
 800a494:	109b      	asrs	r3, r3, #2
 800a496:	b21b      	sxth	r3, r3
 800a498:	0019      	movs	r1, r3
 800a49a:	2380      	movs	r3, #128	@ 0x80
 800a49c:	019b      	lsls	r3, r3, #6
 800a49e:	400b      	ands	r3, r1
 800a4a0:	431a      	orrs	r2, r3
 800a4a2:	0011      	movs	r1, r2
 800a4a4:	4a09      	ldr	r2, [pc, #36]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a4a6:	23c7      	movs	r3, #199	@ 0xc7
 800a4a8:	009b      	lsls	r3, r3, #2
 800a4aa:	50d1      	str	r1, [r2, r3]
    
#if !RFAL_FEATURE_LISTEN_MODE
    /* Check if Listen Mode is supported/Enabled */
    if( gNfcDev.lmMask != 0U )
 800a4ac:	4a07      	ldr	r2, [pc, #28]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a4ae:	23c7      	movs	r3, #199	@ 0xc7
 800a4b0:	009b      	lsls	r3, r3, #2
 800a4b2:	58d3      	ldr	r3, [r2, r3]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d001      	beq.n	800a4bc <rfalNfcDiscover+0x1ec>
    {
        return RFAL_ERR_DISABLED;
 800a4b8:	2323      	movs	r3, #35	@ 0x23
 800a4ba:	e003      	b.n	800a4c4 <rfalNfcDiscover+0x1f4>
    }
#endif
    
    gNfcDev.state = RFAL_NFC_STATE_START_DISCOVERY;
 800a4bc:	4b03      	ldr	r3, [pc, #12]	@ (800a4cc <rfalNfcDiscover+0x1fc>)
 800a4be:	2202      	movs	r2, #2
 800a4c0:	701a      	strb	r2, [r3, #0]
    
    return RFAL_ERR_NONE;
 800a4c2:	2300      	movs	r3, #0
}
 800a4c4:	0018      	movs	r0, r3
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	b002      	add	sp, #8
 800a4ca:	bd80      	pop	{r7, pc}
 800a4cc:	20000308 	.word	0x20000308
 800a4d0:	0000031a 	.word	0x0000031a
 800a4d4:	00000321 	.word	0x00000321
 800a4d8:	00000323 	.word	0x00000323

0800a4dc <rfalNfcDeactivate>:

/*******************************************************************************/
ReturnCode rfalNfcDeactivate( rfalNfcDeactivateType deactType )
{
 800a4dc:	b5b0      	push	{r4, r5, r7, lr}
 800a4de:	b084      	sub	sp, #16
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	0002      	movs	r2, r0
 800a4e4:	1dfb      	adds	r3, r7, #7
 800a4e6:	701a      	strb	r2, [r3, #0]
    ReturnCode ret;

    /* Check for valid state */
    if( (gNfcDev.state <= RFAL_NFC_STATE_IDLE) || ((deactType == RFAL_NFC_DEACTIVATE_SLEEP) && ((gNfcDev.state < RFAL_NFC_STATE_ACTIVATED) || (gNfcDev.activeDev == NULL))) )
 800a4e8:	4b27      	ldr	r3, [pc, #156]	@ (800a588 <rfalNfcDeactivate+0xac>)
 800a4ea:	781b      	ldrb	r3, [r3, #0]
 800a4ec:	2b01      	cmp	r3, #1
 800a4ee:	d90b      	bls.n	800a508 <rfalNfcDeactivate+0x2c>
 800a4f0:	1dfb      	adds	r3, r7, #7
 800a4f2:	781b      	ldrb	r3, [r3, #0]
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	d109      	bne.n	800a50c <rfalNfcDeactivate+0x30>
 800a4f8:	4b23      	ldr	r3, [pc, #140]	@ (800a588 <rfalNfcDeactivate+0xac>)
 800a4fa:	781b      	ldrb	r3, [r3, #0]
 800a4fc:	2b1d      	cmp	r3, #29
 800a4fe:	d903      	bls.n	800a508 <rfalNfcDeactivate+0x2c>
 800a500:	4b21      	ldr	r3, [pc, #132]	@ (800a588 <rfalNfcDeactivate+0xac>)
 800a502:	68db      	ldr	r3, [r3, #12]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d101      	bne.n	800a50c <rfalNfcDeactivate+0x30>
    {
        return RFAL_ERR_WRONG_STATE;
 800a508:	2321      	movs	r3, #33	@ 0x21
 800a50a:	e038      	b.n	800a57e <rfalNfcDeactivate+0xa2>
    }
    
    /* Check valid paramters for the deactivation types */
    if( ( (deactType == RFAL_NFC_DEACTIVATE_SLEEP) && rfalNfcIsRemDevPoller(gNfcDev.activeDev->type) )       || 
 800a50c:	1dfb      	adds	r3, r7, #7
 800a50e:	781b      	ldrb	r3, [r3, #0]
 800a510:	2b01      	cmp	r3, #1
 800a512:	d109      	bne.n	800a528 <rfalNfcDeactivate+0x4c>
 800a514:	4b1c      	ldr	r3, [pc, #112]	@ (800a588 <rfalNfcDeactivate+0xac>)
 800a516:	68db      	ldr	r3, [r3, #12]
 800a518:	781b      	ldrb	r3, [r3, #0]
 800a51a:	2b09      	cmp	r3, #9
 800a51c:	d904      	bls.n	800a528 <rfalNfcDeactivate+0x4c>
 800a51e:	4b1a      	ldr	r3, [pc, #104]	@ (800a588 <rfalNfcDeactivate+0xac>)
 800a520:	68db      	ldr	r3, [r3, #12]
 800a522:	781b      	ldrb	r3, [r3, #0]
 800a524:	2b0f      	cmp	r3, #15
 800a526:	d907      	bls.n	800a538 <rfalNfcDeactivate+0x5c>
 800a528:	1dfb      	adds	r3, r7, #7
 800a52a:	781b      	ldrb	r3, [r3, #0]
 800a52c:	2b02      	cmp	r3, #2
 800a52e:	d105      	bne.n	800a53c <rfalNfcDeactivate+0x60>
        ( (deactType == RFAL_NFC_DEACTIVATE_DISCOVERY)  && (gNfcDev.disc.techs2Find == RFAL_NFC_TECH_NONE) )    )
 800a530:	4b15      	ldr	r3, [pc, #84]	@ (800a588 <rfalNfcDeactivate+0xac>)
 800a532:	8a5b      	ldrh	r3, [r3, #18]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d101      	bne.n	800a53c <rfalNfcDeactivate+0x60>
    {
        return RFAL_ERR_PARAM;
 800a538:	2307      	movs	r3, #7
 800a53a:	e020      	b.n	800a57e <rfalNfcDeactivate+0xa2>
    }

    gNfcDev.deactType = deactType;
 800a53c:	4b12      	ldr	r3, [pc, #72]	@ (800a588 <rfalNfcDeactivate+0xac>)
 800a53e:	1dfa      	adds	r2, r7, #7
 800a540:	4912      	ldr	r1, [pc, #72]	@ (800a58c <rfalNfcDeactivate+0xb0>)
 800a542:	7812      	ldrb	r2, [r2, #0]
 800a544:	545a      	strb	r2, [r3, r1]
    
    /* Check if Discovery is to continue afterwards or back to Select */
    if( (deactType == RFAL_NFC_DEACTIVATE_DISCOVERY) || (deactType == RFAL_NFC_DEACTIVATE_SLEEP) )
 800a546:	1dfb      	adds	r3, r7, #7
 800a548:	781b      	ldrb	r3, [r3, #0]
 800a54a:	2b02      	cmp	r3, #2
 800a54c:	d003      	beq.n	800a556 <rfalNfcDeactivate+0x7a>
 800a54e:	1dfb      	adds	r3, r7, #7
 800a550:	781b      	ldrb	r3, [r3, #0]
 800a552:	2b01      	cmp	r3, #1
 800a554:	d103      	bne.n	800a55e <rfalNfcDeactivate+0x82>
    {
        /* If so let the state machine continue*/
        gNfcDev.state     = RFAL_NFC_STATE_DEACTIVATION;
 800a556:	4b0c      	ldr	r3, [pc, #48]	@ (800a588 <rfalNfcDeactivate+0xac>)
 800a558:	2222      	movs	r2, #34	@ 0x22
 800a55a:	701a      	strb	r2, [r3, #0]
 800a55c:	e00e      	b.n	800a57c <rfalNfcDeactivate+0xa0>
    }
    else
    {
        /* Otherwise deactivate immediately and go to IDLE */
        rfalRunBlocking( ret, rfalNfcDeactivation() );
 800a55e:	250e      	movs	r5, #14
 800a560:	197c      	adds	r4, r7, r5
 800a562:	f001 fc97 	bl	800be94 <rfalNfcDeactivation>
 800a566:	0003      	movs	r3, r0
 800a568:	8023      	strh	r3, [r4, #0]
 800a56a:	f7f7 fa37 	bl	80019dc <rfalWorker>
 800a56e:	197b      	adds	r3, r7, r5
 800a570:	881b      	ldrh	r3, [r3, #0]
 800a572:	2b02      	cmp	r3, #2
 800a574:	d0f3      	beq.n	800a55e <rfalNfcDeactivate+0x82>
        gNfcDev.state = RFAL_NFC_STATE_IDLE;
 800a576:	4b04      	ldr	r3, [pc, #16]	@ (800a588 <rfalNfcDeactivate+0xac>)
 800a578:	2201      	movs	r2, #1
 800a57a:	701a      	strb	r2, [r3, #0]
    }
    
    return RFAL_ERR_NONE;
 800a57c:	2300      	movs	r3, #0
}
 800a57e:	0018      	movs	r0, r3
 800a580:	46bd      	mov	sp, r7
 800a582:	b004      	add	sp, #16
 800a584:	bdb0      	pop	{r4, r5, r7, pc}
 800a586:	46c0      	nop			@ (mov r8, r8)
 800a588:	20000308 	.word	0x20000308
 800a58c:	0000031a 	.word	0x0000031a

0800a590 <rfalNfcGetState>:
    return RFAL_ERR_NONE;
}

/*******************************************************************************/
rfalNfcState rfalNfcGetState( void )
{
 800a590:	b580      	push	{r7, lr}
 800a592:	af00      	add	r7, sp, #0
    return gNfcDev.state;
 800a594:	4b02      	ldr	r3, [pc, #8]	@ (800a5a0 <rfalNfcGetState+0x10>)
 800a596:	781b      	ldrb	r3, [r3, #0]
}
 800a598:	0018      	movs	r0, r3
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
 800a59e:	46c0      	nop			@ (mov r8, r8)
 800a5a0:	20000308 	.word	0x20000308

0800a5a4 <rfalNfcGetActiveDevice>:
    return RFAL_ERR_NONE;
}

/*******************************************************************************/
ReturnCode rfalNfcGetActiveDevice( rfalNfcDevice **dev )
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b082      	sub	sp, #8
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
    /* Check for valid state */
    if( gNfcDev.state < RFAL_NFC_STATE_ACTIVATED )
 800a5ac:	4b0f      	ldr	r3, [pc, #60]	@ (800a5ec <rfalNfcGetActiveDevice+0x48>)
 800a5ae:	781b      	ldrb	r3, [r3, #0]
 800a5b0:	2b1d      	cmp	r3, #29
 800a5b2:	d801      	bhi.n	800a5b8 <rfalNfcGetActiveDevice+0x14>
    {
        return RFAL_ERR_WRONG_STATE;
 800a5b4:	2321      	movs	r3, #33	@ 0x21
 800a5b6:	e015      	b.n	800a5e4 <rfalNfcGetActiveDevice+0x40>
    }
    
    /* Check valid parameter */
    if( dev == NULL )
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d101      	bne.n	800a5c2 <rfalNfcGetActiveDevice+0x1e>
    {
        return RFAL_ERR_PARAM;
 800a5be:	2307      	movs	r3, #7
 800a5c0:	e010      	b.n	800a5e4 <rfalNfcGetActiveDevice+0x40>
    }
    
    /* Check for valid state */
    if( (gNfcDev.devCnt == 0U) || (gNfcDev.activeDev == NULL)  )
 800a5c2:	4a0a      	ldr	r2, [pc, #40]	@ (800a5ec <rfalNfcGetActiveDevice+0x48>)
 800a5c4:	23c4      	movs	r3, #196	@ 0xc4
 800a5c6:	009b      	lsls	r3, r3, #2
 800a5c8:	5cd3      	ldrb	r3, [r2, r3]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d003      	beq.n	800a5d6 <rfalNfcGetActiveDevice+0x32>
 800a5ce:	4b07      	ldr	r3, [pc, #28]	@ (800a5ec <rfalNfcGetActiveDevice+0x48>)
 800a5d0:	68db      	ldr	r3, [r3, #12]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d101      	bne.n	800a5da <rfalNfcGetActiveDevice+0x36>
    {
        return RFAL_ERR_REQUEST;
 800a5d6:	2305      	movs	r3, #5
 800a5d8:	e004      	b.n	800a5e4 <rfalNfcGetActiveDevice+0x40>
    }
    
    *dev = gNfcDev.activeDev;
 800a5da:	4b04      	ldr	r3, [pc, #16]	@ (800a5ec <rfalNfcGetActiveDevice+0x48>)
 800a5dc:	68da      	ldr	r2, [r3, #12]
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	601a      	str	r2, [r3, #0]
    return RFAL_ERR_NONE;
 800a5e2:	2300      	movs	r3, #0
}
 800a5e4:	0018      	movs	r0, r3
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	b002      	add	sp, #8
 800a5ea:	bd80      	pop	{r7, pc}
 800a5ec:	20000308 	.word	0x20000308

0800a5f0 <rfalNfcWorker>:


/*******************************************************************************/
void rfalNfcWorker( void )
{
 800a5f0:	b590      	push	{r4, r7, lr}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0
    ReturnCode err;
   
    rfalWorker();                                                                     /* Execute RFAL process  */
 800a5f6:	f7f7 f9f1 	bl	80019dc <rfalWorker>
    
    switch( gNfcDev.state )
 800a5fa:	4bc9      	ldr	r3, [pc, #804]	@ (800a920 <rfalNfcWorker+0x330>)
 800a5fc:	781b      	ldrb	r3, [r3, #0]
 800a5fe:	2b22      	cmp	r3, #34	@ 0x22
 800a600:	d900      	bls.n	800a604 <rfalNfcWorker+0x14>
 800a602:	e1b9      	b.n	800a978 <rfalNfcWorker+0x388>
 800a604:	009a      	lsls	r2, r3, #2
 800a606:	4bc7      	ldr	r3, [pc, #796]	@ (800a924 <rfalNfcWorker+0x334>)
 800a608:	18d3      	adds	r3, r2, r3
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	469f      	mov	pc, r3
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_START_DISCOVERY:
        
            /* Initialize context for discovery cycle */
            gNfcDev.devCnt         = 0;
 800a60e:	4ac4      	ldr	r2, [pc, #784]	@ (800a920 <rfalNfcWorker+0x330>)
 800a610:	23c4      	movs	r3, #196	@ 0xc4
 800a612:	009b      	lsls	r3, r3, #2
 800a614:	2100      	movs	r1, #0
 800a616:	54d1      	strb	r1, [r2, r3]
            gNfcDev.selDevIdx      = 0;
 800a618:	4bc1      	ldr	r3, [pc, #772]	@ (800a920 <rfalNfcWorker+0x330>)
 800a61a:	2200      	movs	r2, #0
 800a61c:	725a      	strb	r2, [r3, #9]
            RFAL_MEMSET( gNfcDev.devList, 0x00, sizeof(gNfcDev.devList) );
 800a61e:	2396      	movs	r3, #150	@ 0x96
 800a620:	009a      	lsls	r2, r3, #2
 800a622:	4bc1      	ldr	r3, [pc, #772]	@ (800a928 <rfalNfcWorker+0x338>)
 800a624:	2100      	movs	r1, #0
 800a626:	0018      	movs	r0, r3
 800a628:	f004 f8d0 	bl	800e7cc <memset>
            gNfcDev.techsFound     = RFAL_NFC_TECH_NONE;
 800a62c:	4bbc      	ldr	r3, [pc, #752]	@ (800a920 <rfalNfcWorker+0x330>)
 800a62e:	2200      	movs	r2, #0
 800a630:	805a      	strh	r2, [r3, #2]
            gNfcDev.techs2do       = gNfcDev.disc.techs2Find;
 800a632:	4bbb      	ldr	r3, [pc, #748]	@ (800a920 <rfalNfcWorker+0x330>)
 800a634:	8a5a      	ldrh	r2, [r3, #18]
 800a636:	4bba      	ldr	r3, [pc, #744]	@ (800a920 <rfalNfcWorker+0x330>)
 800a638:	809a      	strh	r2, [r3, #4]
            gNfcDev.state          = RFAL_NFC_STATE_POLL_TECHDETECT;
 800a63a:	4bb9      	ldr	r3, [pc, #740]	@ (800a920 <rfalNfcWorker+0x330>)
 800a63c:	220a      	movs	r2, #10
 800a63e:	701a      	strb	r2, [r3, #0]
            gNfcDev.isDeactivating = false;
 800a640:	4bb7      	ldr	r3, [pc, #732]	@ (800a920 <rfalNfcWorker+0x330>)
 800a642:	4aba      	ldr	r2, [pc, #744]	@ (800a92c <rfalNfcWorker+0x33c>)
 800a644:	2100      	movs	r1, #0
 800a646:	5499      	strb	r1, [r3, r2]
        
            /* Start total duration timer */
            platformTimerDestroy( gNfcDev.discTmr );
            gNfcDev.discTmr = (uint32_t)platformTimerCreate( gNfcDev.disc.totalDuration );
 800a648:	4bb5      	ldr	r3, [pc, #724]	@ (800a920 <rfalNfcWorker+0x330>)
 800a64a:	8adb      	ldrh	r3, [r3, #22]
 800a64c:	0018      	movs	r0, r3
 800a64e:	f7f9 fee3 	bl	8004418 <timerCalculateTimer>
 800a652:	0001      	movs	r1, r0
 800a654:	4ab2      	ldr	r2, [pc, #712]	@ (800a920 <rfalNfcWorker+0x330>)
 800a656:	23c5      	movs	r3, #197	@ 0xc5
 800a658:	009b      	lsls	r3, r3, #2
 800a65a:	50d1      	str	r1, [r2, r3]
        
        #if RFAL_FEATURE_WAKEUP_MODE    
            /* Check if Low power Wake-Up is to be performed */
            if( (gNfcDev.disc.wakeupEnabled) && ( ((gNfcDev.techDctCnt == 0U) && (gNfcDev.disc.wakeupPollBefore == false)) || (gNfcDev.techDctCnt >= gNfcDev.disc.wakeupNPolls)) )
 800a65c:	4bb0      	ldr	r3, [pc, #704]	@ (800a920 <rfalNfcWorker+0x330>)
 800a65e:	229c      	movs	r2, #156	@ 0x9c
 800a660:	5c9b      	ldrb	r3, [r3, r2]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d027      	beq.n	800a6b6 <rfalNfcWorker+0xc6>
 800a666:	4bae      	ldr	r3, [pc, #696]	@ (800a920 <rfalNfcWorker+0x330>)
 800a668:	88db      	ldrh	r3, [r3, #6]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d107      	bne.n	800a67e <rfalNfcWorker+0x8e>
 800a66e:	4bac      	ldr	r3, [pc, #688]	@ (800a920 <rfalNfcWorker+0x330>)
 800a670:	22b3      	movs	r2, #179	@ 0xb3
 800a672:	5c9b      	ldrb	r3, [r3, r2]
 800a674:	2201      	movs	r2, #1
 800a676:	4053      	eors	r3, r2
 800a678:	b2db      	uxtb	r3, r3
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d106      	bne.n	800a68c <rfalNfcWorker+0x9c>
 800a67e:	4ba8      	ldr	r3, [pc, #672]	@ (800a920 <rfalNfcWorker+0x330>)
 800a680:	88da      	ldrh	r2, [r3, #6]
 800a682:	4ba7      	ldr	r3, [pc, #668]	@ (800a920 <rfalNfcWorker+0x330>)
 800a684:	21b4      	movs	r1, #180	@ 0xb4
 800a686:	5a5b      	ldrh	r3, [r3, r1]
 800a688:	429a      	cmp	r2, r3
 800a68a:	d314      	bcc.n	800a6b6 <rfalNfcWorker+0xc6>
            {
                /* Initialize Low power Wake-up mode and wait */
                err = rfalWakeUpModeStart( (gNfcDev.disc.wakeupConfigDefault ? NULL : &gNfcDev.disc.wakeupConfig) );
 800a68c:	4ba4      	ldr	r3, [pc, #656]	@ (800a920 <rfalNfcWorker+0x330>)
 800a68e:	229d      	movs	r2, #157	@ 0x9d
 800a690:	5c9b      	ldrb	r3, [r3, r2]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d001      	beq.n	800a69a <rfalNfcWorker+0xaa>
 800a696:	2300      	movs	r3, #0
 800a698:	e000      	b.n	800a69c <rfalNfcWorker+0xac>
 800a69a:	4ba5      	ldr	r3, [pc, #660]	@ (800a930 <rfalNfcWorker+0x340>)
 800a69c:	1dbc      	adds	r4, r7, #6
 800a69e:	0018      	movs	r0, r3
 800a6a0:	f7f8 fa46 	bl	8002b30 <rfalWakeUpModeStart>
 800a6a4:	0003      	movs	r3, r0
 800a6a6:	8023      	strh	r3, [r4, #0]
                if( err == RFAL_ERR_NONE )
 800a6a8:	1dbb      	adds	r3, r7, #6
 800a6aa:	881b      	ldrh	r3, [r3, #0]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d102      	bne.n	800a6b6 <rfalNfcWorker+0xc6>
                {
                    gNfcDev.state = RFAL_NFC_STATE_WAKEUP_MODE;
 800a6b0:	4b9b      	ldr	r3, [pc, #620]	@ (800a920 <rfalNfcWorker+0x330>)
 800a6b2:	2203      	movs	r2, #3
 800a6b4:	701a      	strb	r2, [r3, #0]
                }
            }
            gNfcDev.techDctCnt++;
 800a6b6:	4b9a      	ldr	r3, [pc, #616]	@ (800a920 <rfalNfcWorker+0x330>)
 800a6b8:	88db      	ldrh	r3, [r3, #6]
 800a6ba:	3301      	adds	r3, #1
 800a6bc:	b29a      	uxth	r2, r3
 800a6be:	4b98      	ldr	r3, [pc, #608]	@ (800a920 <rfalNfcWorker+0x330>)
 800a6c0:	80da      	strh	r2, [r3, #6]
            
        #endif /* RFAL_FEATURE_WAKEUP_MODE */
            
            rfalNfcNfcNotify( gNfcDev.state );                                /* Notify caller that WU or Technology Detection has started  */
 800a6c2:	4b97      	ldr	r3, [pc, #604]	@ (800a920 <rfalNfcWorker+0x330>)
 800a6c4:	2298      	movs	r2, #152	@ 0x98
 800a6c6:	589b      	ldr	r3, [r3, r2]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d100      	bne.n	800a6ce <rfalNfcWorker+0xde>
 800a6cc:	e156      	b.n	800a97c <rfalNfcWorker+0x38c>
 800a6ce:	4b94      	ldr	r3, [pc, #592]	@ (800a920 <rfalNfcWorker+0x330>)
 800a6d0:	2298      	movs	r2, #152	@ 0x98
 800a6d2:	589b      	ldr	r3, [r3, r2]
 800a6d4:	4a92      	ldr	r2, [pc, #584]	@ (800a920 <rfalNfcWorker+0x330>)
 800a6d6:	7812      	ldrb	r2, [r2, #0]
 800a6d8:	0010      	movs	r0, r2
 800a6da:	4798      	blx	r3
            break;
 800a6dc:	e14e      	b.n	800a97c <rfalNfcWorker+0x38c>
        /*******************************************************************************/
        case RFAL_NFC_STATE_WAKEUP_MODE:
            
    #if RFAL_FEATURE_WAKEUP_MODE
            /* Check if the Wake-up mode has woke */
            if( rfalWakeUpModeHasWoke() )
 800a6de:	f7f8 fc87 	bl	8002ff0 <rfalWakeUpModeHasWoke>
 800a6e2:	1e03      	subs	r3, r0, #0
 800a6e4:	d100      	bne.n	800a6e8 <rfalNfcWorker+0xf8>
 800a6e6:	e14b      	b.n	800a980 <rfalNfcWorker+0x390>
            {
                rfalWakeUpModeStop();                                                 /* Disable Wake-up mode           */
 800a6e8:	f7f8 fce4 	bl	80030b4 <rfalWakeUpModeStop>
                gNfcDev.state      = RFAL_NFC_STATE_POLL_TECHDETECT;                  /* Go to Technology detection     */
 800a6ec:	4b8c      	ldr	r3, [pc, #560]	@ (800a920 <rfalNfcWorker+0x330>)
 800a6ee:	220a      	movs	r2, #10
 800a6f0:	701a      	strb	r2, [r3, #0]
                gNfcDev.techDctCnt = 1;                                               /* Tech Detect counter (1 woke)   */
 800a6f2:	4b8b      	ldr	r3, [pc, #556]	@ (800a920 <rfalNfcWorker+0x330>)
 800a6f4:	2201      	movs	r2, #1
 800a6f6:	80da      	strh	r2, [r3, #6]
                
                /* (Re)Start total duration timer upon waking up */
                platformTimerDestroy( gNfcDev.discTmr );
                gNfcDev.discTmr = (uint32_t)platformTimerCreate( gNfcDev.disc.totalDuration );
 800a6f8:	4b89      	ldr	r3, [pc, #548]	@ (800a920 <rfalNfcWorker+0x330>)
 800a6fa:	8adb      	ldrh	r3, [r3, #22]
 800a6fc:	0018      	movs	r0, r3
 800a6fe:	f7f9 fe8b 	bl	8004418 <timerCalculateTimer>
 800a702:	0001      	movs	r1, r0
 800a704:	4a86      	ldr	r2, [pc, #536]	@ (800a920 <rfalNfcWorker+0x330>)
 800a706:	23c5      	movs	r3, #197	@ 0xc5
 800a708:	009b      	lsls	r3, r3, #2
 800a70a:	50d1      	str	r1, [r2, r3]
                
                rfalNfcNfcNotify( gNfcDev.state );                                    /* Notify caller that WU has woke */
 800a70c:	4b84      	ldr	r3, [pc, #528]	@ (800a920 <rfalNfcWorker+0x330>)
 800a70e:	2298      	movs	r2, #152	@ 0x98
 800a710:	589b      	ldr	r3, [r3, r2]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d100      	bne.n	800a718 <rfalNfcWorker+0x128>
 800a716:	e133      	b.n	800a980 <rfalNfcWorker+0x390>
 800a718:	4b81      	ldr	r3, [pc, #516]	@ (800a920 <rfalNfcWorker+0x330>)
 800a71a:	2298      	movs	r2, #152	@ 0x98
 800a71c:	589b      	ldr	r3, [r3, r2]
 800a71e:	4a80      	ldr	r2, [pc, #512]	@ (800a920 <rfalNfcWorker+0x330>)
 800a720:	7812      	ldrb	r2, [r2, #0]
 800a722:	0010      	movs	r0, r2
 800a724:	4798      	blx	r3
            }
    #endif /* RFAL_FEATURE_WAKEUP_MODE */

            break;
 800a726:	e12b      	b.n	800a980 <rfalNfcWorker+0x390>
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_POLL_TECHDETECT:
        
            err = rfalNfcPollTechDetection();                                       /* Perform Technology Detection                         */
 800a728:	1dbc      	adds	r4, r7, #6
 800a72a:	f000 f99f 	bl	800aa6c <rfalNfcPollTechDetection>
 800a72e:	0003      	movs	r3, r0
 800a730:	8023      	strh	r3, [r4, #0]
            if( err != RFAL_ERR_BUSY )                                                /* Wait until all technologies are performed            */
 800a732:	1dbb      	adds	r3, r7, #6
 800a734:	881b      	ldrh	r3, [r3, #0]
 800a736:	2b02      	cmp	r3, #2
 800a738:	d100      	bne.n	800a73c <rfalNfcWorker+0x14c>
 800a73a:	e123      	b.n	800a984 <rfalNfcWorker+0x394>
            {
                if( ( err != RFAL_ERR_NONE) || (gNfcDev.techsFound == RFAL_NFC_TECH_NONE) )/* Check if any error occurred or no techs were found   */
 800a73c:	1dbb      	adds	r3, r7, #6
 800a73e:	881b      	ldrh	r3, [r3, #0]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d103      	bne.n	800a74c <rfalNfcWorker+0x15c>
 800a744:	4b76      	ldr	r3, [pc, #472]	@ (800a920 <rfalNfcWorker+0x330>)
 800a746:	885b      	ldrh	r3, [r3, #2]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d10a      	bne.n	800a762 <rfalNfcWorker+0x172>
                {
                    rfalFieldOff();
 800a74c:	f7f6 ff4a 	bl	80015e4 <rfalFieldOff>
                    gNfcDev.isFieldOn = false;
 800a750:	4a73      	ldr	r2, [pc, #460]	@ (800a920 <rfalNfcWorker+0x330>)
 800a752:	23c8      	movs	r3, #200	@ 0xc8
 800a754:	009b      	lsls	r3, r3, #2
 800a756:	2100      	movs	r1, #0
 800a758:	54d1      	strb	r1, [r2, r3]
                    gNfcDev.state     = RFAL_NFC_STATE_LISTEN_TECHDETECT;             /* Nothing found as poller, go to listener */
 800a75a:	4b71      	ldr	r3, [pc, #452]	@ (800a920 <rfalNfcWorker+0x330>)
 800a75c:	2214      	movs	r2, #20
 800a75e:	701a      	strb	r2, [r3, #0]
                    break;
 800a760:	e11f      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
                }
                
                gNfcDev.techs2do = gNfcDev.techsFound;                                /* Store the found technologies for collision resolution */
 800a762:	4b6f      	ldr	r3, [pc, #444]	@ (800a920 <rfalNfcWorker+0x330>)
 800a764:	885a      	ldrh	r2, [r3, #2]
 800a766:	4b6e      	ldr	r3, [pc, #440]	@ (800a920 <rfalNfcWorker+0x330>)
 800a768:	809a      	strh	r2, [r3, #4]
                gNfcDev.state    = RFAL_NFC_STATE_POLL_COLAVOIDANCE;                  /* One or more devices found, go to Collision Avoidance  */
 800a76a:	4b6d      	ldr	r3, [pc, #436]	@ (800a920 <rfalNfcWorker+0x330>)
 800a76c:	220b      	movs	r2, #11
 800a76e:	701a      	strb	r2, [r3, #0]
            }
            break;
 800a770:	e108      	b.n	800a984 <rfalNfcWorker+0x394>
            
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_POLL_COLAVOIDANCE:
        
            err = rfalNfcPollCollResolution();                                        /* Resolve any eventual collision                       */
 800a772:	1dbc      	adds	r4, r7, #6
 800a774:	f000 fbc8 	bl	800af08 <rfalNfcPollCollResolution>
 800a778:	0003      	movs	r3, r0
 800a77a:	8023      	strh	r3, [r4, #0]
            if( err != RFAL_ERR_BUSY )                                                /* Wait until all technologies are performed            */
 800a77c:	1dbb      	adds	r3, r7, #6
 800a77e:	881b      	ldrh	r3, [r3, #0]
 800a780:	2b02      	cmp	r3, #2
 800a782:	d100      	bne.n	800a786 <rfalNfcWorker+0x196>
 800a784:	e100      	b.n	800a988 <rfalNfcWorker+0x398>
            {
                if( (err != RFAL_ERR_NONE) || (gNfcDev.devCnt == 0U) )                /* Check if any error occurred or no devices were found */
 800a786:	1dbb      	adds	r3, r7, #6
 800a788:	881b      	ldrh	r3, [r3, #0]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d105      	bne.n	800a79a <rfalNfcWorker+0x1aa>
 800a78e:	4a64      	ldr	r2, [pc, #400]	@ (800a920 <rfalNfcWorker+0x330>)
 800a790:	23c4      	movs	r3, #196	@ 0xc4
 800a792:	009b      	lsls	r3, r3, #2
 800a794:	5cd3      	ldrb	r3, [r2, r3]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d107      	bne.n	800a7aa <rfalNfcWorker+0x1ba>
                {
                    gNfcDev.deactType = RFAL_NFC_DEACTIVATE_DISCOVERY;
 800a79a:	4b61      	ldr	r3, [pc, #388]	@ (800a920 <rfalNfcWorker+0x330>)
 800a79c:	4a65      	ldr	r2, [pc, #404]	@ (800a934 <rfalNfcWorker+0x344>)
 800a79e:	2102      	movs	r1, #2
 800a7a0:	5499      	strb	r1, [r3, r2]
                    gNfcDev.state     = RFAL_NFC_STATE_DEACTIVATION;
 800a7a2:	4b5f      	ldr	r3, [pc, #380]	@ (800a920 <rfalNfcWorker+0x330>)
 800a7a4:	2222      	movs	r2, #34	@ 0x22
 800a7a6:	701a      	strb	r2, [r3, #0]
                    break;                                                            /* Unable to retrieve any device, restart loop          */
 800a7a8:	e0fb      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
                }
                
                /* Check if more than one device has been found */
                if( gNfcDev.devCnt > 1U )
 800a7aa:	4a5d      	ldr	r2, [pc, #372]	@ (800a920 <rfalNfcWorker+0x330>)
 800a7ac:	23c4      	movs	r3, #196	@ 0xc4
 800a7ae:	009b      	lsls	r3, r3, #2
 800a7b0:	5cd3      	ldrb	r3, [r2, r3]
 800a7b2:	2b01      	cmp	r3, #1
 800a7b4:	d90f      	bls.n	800a7d6 <rfalNfcWorker+0x1e6>
                {
                    /* If more than one device was found inform upper layer to choose which one to activate */
                    if( gNfcDev.disc.notifyCb != NULL )
 800a7b6:	4b5a      	ldr	r3, [pc, #360]	@ (800a920 <rfalNfcWorker+0x330>)
 800a7b8:	2298      	movs	r2, #152	@ 0x98
 800a7ba:	589b      	ldr	r3, [r3, r2]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d00a      	beq.n	800a7d6 <rfalNfcWorker+0x1e6>
                    {
                        gNfcDev.state = RFAL_NFC_STATE_POLL_SELECT;
 800a7c0:	4b57      	ldr	r3, [pc, #348]	@ (800a920 <rfalNfcWorker+0x330>)
 800a7c2:	220c      	movs	r2, #12
 800a7c4:	701a      	strb	r2, [r3, #0]
                        gNfcDev.disc.notifyCb( gNfcDev.state );
 800a7c6:	4b56      	ldr	r3, [pc, #344]	@ (800a920 <rfalNfcWorker+0x330>)
 800a7c8:	2298      	movs	r2, #152	@ 0x98
 800a7ca:	589b      	ldr	r3, [r3, r2]
 800a7cc:	4a54      	ldr	r2, [pc, #336]	@ (800a920 <rfalNfcWorker+0x330>)
 800a7ce:	7812      	ldrb	r2, [r2, #0]
 800a7d0:	0010      	movs	r0, r2
 800a7d2:	4798      	blx	r3
                        break;
 800a7d4:	e0e5      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
                    }
                }
                
                /* If only one device or no callback has been set, activate the first device found */
                gNfcDev.selDevIdx = 0U;
 800a7d6:	4b52      	ldr	r3, [pc, #328]	@ (800a920 <rfalNfcWorker+0x330>)
 800a7d8:	2200      	movs	r2, #0
 800a7da:	725a      	strb	r2, [r3, #9]
                gNfcDev.state = RFAL_NFC_STATE_POLL_ACTIVATION;
 800a7dc:	4b50      	ldr	r3, [pc, #320]	@ (800a920 <rfalNfcWorker+0x330>)
 800a7de:	220d      	movs	r2, #13
 800a7e0:	701a      	strb	r2, [r3, #0]
            }
            break;
 800a7e2:	e0d1      	b.n	800a988 <rfalNfcWorker+0x398>
        
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_POLL_ACTIVATION:
            
            err = rfalNfcPollActivation( gNfcDev.selDevIdx );
 800a7e4:	4b4e      	ldr	r3, [pc, #312]	@ (800a920 <rfalNfcWorker+0x330>)
 800a7e6:	7a5b      	ldrb	r3, [r3, #9]
 800a7e8:	1dbc      	adds	r4, r7, #6
 800a7ea:	0018      	movs	r0, r3
 800a7ec:	f000 ff5e 	bl	800b6ac <rfalNfcPollActivation>
 800a7f0:	0003      	movs	r3, r0
 800a7f2:	8023      	strh	r3, [r4, #0]
            if( err != RFAL_ERR_BUSY )                                                     /* Wait until all Activation is complete */
 800a7f4:	1dbb      	adds	r3, r7, #6
 800a7f6:	881b      	ldrh	r3, [r3, #0]
 800a7f8:	2b02      	cmp	r3, #2
 800a7fa:	d100      	bne.n	800a7fe <rfalNfcWorker+0x20e>
 800a7fc:	e0c6      	b.n	800a98c <rfalNfcWorker+0x39c>
            {
                if( err != RFAL_ERR_NONE )                                                 /* Check if activation has failed        */
 800a7fe:	1dbb      	adds	r3, r7, #6
 800a800:	881b      	ldrh	r3, [r3, #0]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d023      	beq.n	800a84e <rfalNfcWorker+0x25e>
                {
                    /* Check if more than one device has been found */
                    if( (gNfcDev.devCnt > 1U) && (gNfcDev.disc.notifyCb != NULL) )
 800a806:	4a46      	ldr	r2, [pc, #280]	@ (800a920 <rfalNfcWorker+0x330>)
 800a808:	23c4      	movs	r3, #196	@ 0xc4
 800a80a:	009b      	lsls	r3, r3, #2
 800a80c:	5cd3      	ldrb	r3, [r2, r3]
 800a80e:	2b01      	cmp	r3, #1
 800a810:	d915      	bls.n	800a83e <rfalNfcWorker+0x24e>
 800a812:	4b43      	ldr	r3, [pc, #268]	@ (800a920 <rfalNfcWorker+0x330>)
 800a814:	2298      	movs	r2, #152	@ 0x98
 800a816:	589b      	ldr	r3, [r3, r2]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d010      	beq.n	800a83e <rfalNfcWorker+0x24e>
                    {
                        gNfcDev.state = RFAL_NFC_STATE_POLL_SELECT;
 800a81c:	4b40      	ldr	r3, [pc, #256]	@ (800a920 <rfalNfcWorker+0x330>)
 800a81e:	220c      	movs	r2, #12
 800a820:	701a      	strb	r2, [r3, #0]
                        rfalNfcNfcNotify( gNfcDev.state );
 800a822:	4b3f      	ldr	r3, [pc, #252]	@ (800a920 <rfalNfcWorker+0x330>)
 800a824:	2298      	movs	r2, #152	@ 0x98
 800a826:	589b      	ldr	r3, [r3, r2]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d100      	bne.n	800a82e <rfalNfcWorker+0x23e>
 800a82c:	e0b0      	b.n	800a990 <rfalNfcWorker+0x3a0>
 800a82e:	4b3c      	ldr	r3, [pc, #240]	@ (800a920 <rfalNfcWorker+0x330>)
 800a830:	2298      	movs	r2, #152	@ 0x98
 800a832:	589b      	ldr	r3, [r3, r2]
 800a834:	4a3a      	ldr	r2, [pc, #232]	@ (800a920 <rfalNfcWorker+0x330>)
 800a836:	7812      	ldrb	r2, [r2, #0]
 800a838:	0010      	movs	r0, r2
 800a83a:	4798      	blx	r3
                        break;
 800a83c:	e0a8      	b.n	800a990 <rfalNfcWorker+0x3a0>
                    }
                    
                    gNfcDev.deactType = RFAL_NFC_DEACTIVATE_DISCOVERY;                /* Ensure deactivation, not Sleep        */
 800a83e:	4b38      	ldr	r3, [pc, #224]	@ (800a920 <rfalNfcWorker+0x330>)
 800a840:	4a3c      	ldr	r2, [pc, #240]	@ (800a934 <rfalNfcWorker+0x344>)
 800a842:	2102      	movs	r1, #2
 800a844:	5499      	strb	r1, [r3, r2]
                    gNfcDev.state     = RFAL_NFC_STATE_DEACTIVATION;                  /* If Activation failed, restart loop    */
 800a846:	4b36      	ldr	r3, [pc, #216]	@ (800a920 <rfalNfcWorker+0x330>)
 800a848:	2222      	movs	r2, #34	@ 0x22
 800a84a:	701a      	strb	r2, [r3, #0]
                    break;
 800a84c:	e0a9      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
                }
                
                gNfcDev.state = RFAL_NFC_STATE_ACTIVATED;                             /* Device has been properly activated    */
 800a84e:	4b34      	ldr	r3, [pc, #208]	@ (800a920 <rfalNfcWorker+0x330>)
 800a850:	221e      	movs	r2, #30
 800a852:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* Inform upper layer that a device has been activated */
 800a854:	4b32      	ldr	r3, [pc, #200]	@ (800a920 <rfalNfcWorker+0x330>)
 800a856:	2298      	movs	r2, #152	@ 0x98
 800a858:	589b      	ldr	r3, [r3, r2]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d100      	bne.n	800a860 <rfalNfcWorker+0x270>
 800a85e:	e095      	b.n	800a98c <rfalNfcWorker+0x39c>
 800a860:	4b2f      	ldr	r3, [pc, #188]	@ (800a920 <rfalNfcWorker+0x330>)
 800a862:	2298      	movs	r2, #152	@ 0x98
 800a864:	589b      	ldr	r3, [r3, r2]
 800a866:	4a2e      	ldr	r2, [pc, #184]	@ (800a920 <rfalNfcWorker+0x330>)
 800a868:	7812      	ldrb	r2, [r2, #0]
 800a86a:	0010      	movs	r0, r2
 800a86c:	4798      	blx	r3
            }
            break;
 800a86e:	e08d      	b.n	800a98c <rfalNfcWorker+0x39c>
            
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_DATAEXCHANGE:

            rfalNfcDataExchangeGetStatus();                                           /* Run the internal state machine */
 800a870:	f000 f89c 	bl	800a9ac <rfalNfcDataExchangeGetStatus>
            
            if( gNfcDev.dataExErr != RFAL_ERR_BUSY )                                  /* If Dataexchange has terminated */
 800a874:	4a2a      	ldr	r2, [pc, #168]	@ (800a920 <rfalNfcWorker+0x330>)
 800a876:	23c6      	movs	r3, #198	@ 0xc6
 800a878:	009b      	lsls	r3, r3, #2
 800a87a:	5ad3      	ldrh	r3, [r2, r3]
 800a87c:	2b02      	cmp	r3, #2
 800a87e:	d00e      	beq.n	800a89e <rfalNfcWorker+0x2ae>
            {
                gNfcDev.state = RFAL_NFC_STATE_DATAEXCHANGE_DONE;                     /* Go to done state               */
 800a880:	4b27      	ldr	r3, [pc, #156]	@ (800a920 <rfalNfcWorker+0x330>)
 800a882:	2221      	movs	r2, #33	@ 0x21
 800a884:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* And notify caller              */
 800a886:	4b26      	ldr	r3, [pc, #152]	@ (800a920 <rfalNfcWorker+0x330>)
 800a888:	2298      	movs	r2, #152	@ 0x98
 800a88a:	589b      	ldr	r3, [r3, r2]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d006      	beq.n	800a89e <rfalNfcWorker+0x2ae>
 800a890:	4b23      	ldr	r3, [pc, #140]	@ (800a920 <rfalNfcWorker+0x330>)
 800a892:	2298      	movs	r2, #152	@ 0x98
 800a894:	589b      	ldr	r3, [r3, r2]
 800a896:	4a22      	ldr	r2, [pc, #136]	@ (800a920 <rfalNfcWorker+0x330>)
 800a898:	7812      	ldrb	r2, [r2, #0]
 800a89a:	0010      	movs	r0, r2
 800a89c:	4798      	blx	r3
            }
            if( gNfcDev.dataExErr == RFAL_ERR_SLEEP_REQ )                             /* Check if Listen mode has to go to Sleep */
 800a89e:	4a20      	ldr	r2, [pc, #128]	@ (800a920 <rfalNfcWorker+0x330>)
 800a8a0:	23c6      	movs	r3, #198	@ 0xc6
 800a8a2:	009b      	lsls	r3, r3, #2
 800a8a4:	5ad3      	ldrh	r3, [r2, r3]
 800a8a6:	2b20      	cmp	r3, #32
 800a8a8:	d000      	beq.n	800a8ac <rfalNfcWorker+0x2bc>
 800a8aa:	e073      	b.n	800a994 <rfalNfcWorker+0x3a4>
            {
                gNfcDev.state = RFAL_NFC_STATE_LISTEN_SLEEP;                          /* Go to Listen Sleep state       */
 800a8ac:	4b1c      	ldr	r3, [pc, #112]	@ (800a920 <rfalNfcWorker+0x330>)
 800a8ae:	2217      	movs	r2, #23
 800a8b0:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* And notify caller              */
 800a8b2:	4b1b      	ldr	r3, [pc, #108]	@ (800a920 <rfalNfcWorker+0x330>)
 800a8b4:	2298      	movs	r2, #152	@ 0x98
 800a8b6:	589b      	ldr	r3, [r3, r2]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d100      	bne.n	800a8be <rfalNfcWorker+0x2ce>
 800a8bc:	e06a      	b.n	800a994 <rfalNfcWorker+0x3a4>
 800a8be:	4b18      	ldr	r3, [pc, #96]	@ (800a920 <rfalNfcWorker+0x330>)
 800a8c0:	2298      	movs	r2, #152	@ 0x98
 800a8c2:	589b      	ldr	r3, [r3, r2]
 800a8c4:	4a16      	ldr	r2, [pc, #88]	@ (800a920 <rfalNfcWorker+0x330>)
 800a8c6:	7812      	ldrb	r2, [r2, #0]
 800a8c8:	0010      	movs	r0, r2
 800a8ca:	4798      	blx	r3
            }
            break;
 800a8cc:	e062      	b.n	800a994 <rfalNfcWorker+0x3a4>
            
            
        /*******************************************************************************/
        case RFAL_NFC_STATE_DEACTIVATION:
            
            err = rfalNfcDeactivation();                                              /* Deactivate current device */
 800a8ce:	1dbc      	adds	r4, r7, #6
 800a8d0:	f001 fae0 	bl	800be94 <rfalNfcDeactivation>
 800a8d4:	0003      	movs	r3, r0
 800a8d6:	8023      	strh	r3, [r4, #0]
            if( err != RFAL_ERR_BUSY )
 800a8d8:	1dbb      	adds	r3, r7, #6
 800a8da:	881b      	ldrh	r3, [r3, #0]
 800a8dc:	2b02      	cmp	r3, #2
 800a8de:	d05b      	beq.n	800a998 <rfalNfcWorker+0x3a8>
            {
                if( gNfcDev.deactType == RFAL_NFC_DEACTIVATE_SLEEP )
 800a8e0:	4b0f      	ldr	r3, [pc, #60]	@ (800a920 <rfalNfcWorker+0x330>)
 800a8e2:	4a14      	ldr	r2, [pc, #80]	@ (800a934 <rfalNfcWorker+0x344>)
 800a8e4:	5c9b      	ldrb	r3, [r3, r2]
 800a8e6:	2b01      	cmp	r3, #1
 800a8e8:	d103      	bne.n	800a8f2 <rfalNfcWorker+0x302>
                {
                    gNfcDev.state = RFAL_NFC_STATE_POLL_SELECT;
 800a8ea:	4b0d      	ldr	r3, [pc, #52]	@ (800a920 <rfalNfcWorker+0x330>)
 800a8ec:	220c      	movs	r2, #12
 800a8ee:	701a      	strb	r2, [r3, #0]
 800a8f0:	e009      	b.n	800a906 <rfalNfcWorker+0x316>
                }
                else
                {
                    gNfcDev.state = ( (gNfcDev.deactType == RFAL_NFC_DEACTIVATE_DISCOVERY) ? RFAL_NFC_STATE_START_DISCOVERY : RFAL_NFC_STATE_IDLE );
 800a8f2:	4b0b      	ldr	r3, [pc, #44]	@ (800a920 <rfalNfcWorker+0x330>)
 800a8f4:	4a0f      	ldr	r2, [pc, #60]	@ (800a934 <rfalNfcWorker+0x344>)
 800a8f6:	5c9b      	ldrb	r3, [r3, r2]
 800a8f8:	2b02      	cmp	r3, #2
 800a8fa:	d101      	bne.n	800a900 <rfalNfcWorker+0x310>
 800a8fc:	2202      	movs	r2, #2
 800a8fe:	e000      	b.n	800a902 <rfalNfcWorker+0x312>
 800a900:	2201      	movs	r2, #1
 800a902:	4b07      	ldr	r3, [pc, #28]	@ (800a920 <rfalNfcWorker+0x330>)
 800a904:	701a      	strb	r2, [r3, #0]
                }
                
                rfalNfcNfcNotify( gNfcDev.state );                                        /* Notify caller             */
 800a906:	4b06      	ldr	r3, [pc, #24]	@ (800a920 <rfalNfcWorker+0x330>)
 800a908:	2298      	movs	r2, #152	@ 0x98
 800a90a:	589b      	ldr	r3, [r3, r2]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d043      	beq.n	800a998 <rfalNfcWorker+0x3a8>
 800a910:	4b03      	ldr	r3, [pc, #12]	@ (800a920 <rfalNfcWorker+0x330>)
 800a912:	2298      	movs	r2, #152	@ 0x98
 800a914:	589b      	ldr	r3, [r3, r2]
 800a916:	4a02      	ldr	r2, [pc, #8]	@ (800a920 <rfalNfcWorker+0x330>)
 800a918:	7812      	ldrb	r2, [r2, #0]
 800a91a:	0010      	movs	r0, r2
 800a91c:	4798      	blx	r3
            }
            break;
 800a91e:	e03b      	b.n	800a998 <rfalNfcWorker+0x3a8>
 800a920:	20000308 	.word	0x20000308
 800a924:	0800f3ac 	.word	0x0800f3ac
 800a928:	200003c0 	.word	0x200003c0
 800a92c:	00000323 	.word	0x00000323
 800a930:	200003a6 	.word	0x200003a6
 800a934:	0000031a 	.word	0x0000031a
        
        /*******************************************************************************/
        case RFAL_NFC_STATE_LISTEN_TECHDETECT:
            
            if( platformTimerIsExpired( gNfcDev.discTmr ) )
 800a938:	4a1b      	ldr	r2, [pc, #108]	@ (800a9a8 <rfalNfcWorker+0x3b8>)
 800a93a:	23c5      	movs	r3, #197	@ 0xc5
 800a93c:	009b      	lsls	r3, r3, #2
 800a93e:	58d3      	ldr	r3, [r2, r3]
 800a940:	0018      	movs	r0, r3
 800a942:	f7f9 fd79 	bl	8004438 <timerIsExpired>
 800a946:	1e03      	subs	r3, r0, #0
 800a948:	d028      	beq.n	800a99c <rfalNfcWorker+0x3ac>
            {
                #if RFAL_FEATURE_LISTEN_MODE
                    rfalListenStop();
                #else
                    rfalFieldOff();
 800a94a:	f7f6 fe4b 	bl	80015e4 <rfalFieldOff>
                #endif /* RFAL_FEATURE_LISTEN_MODE */
                gNfcDev.isFieldOn = false;
 800a94e:	4a16      	ldr	r2, [pc, #88]	@ (800a9a8 <rfalNfcWorker+0x3b8>)
 800a950:	23c8      	movs	r3, #200	@ 0xc8
 800a952:	009b      	lsls	r3, r3, #2
 800a954:	2100      	movs	r1, #0
 800a956:	54d1      	strb	r1, [r2, r3]
                
                gNfcDev.state = RFAL_NFC_STATE_START_DISCOVERY;                       /* Restart the discovery loop */
 800a958:	4b13      	ldr	r3, [pc, #76]	@ (800a9a8 <rfalNfcWorker+0x3b8>)
 800a95a:	2202      	movs	r2, #2
 800a95c:	701a      	strb	r2, [r3, #0]
                rfalNfcNfcNotify( gNfcDev.state );                                    /* Notify caller             */
 800a95e:	4b12      	ldr	r3, [pc, #72]	@ (800a9a8 <rfalNfcWorker+0x3b8>)
 800a960:	2298      	movs	r2, #152	@ 0x98
 800a962:	589b      	ldr	r3, [r3, r2]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d01b      	beq.n	800a9a0 <rfalNfcWorker+0x3b0>
 800a968:	4b0f      	ldr	r3, [pc, #60]	@ (800a9a8 <rfalNfcWorker+0x3b8>)
 800a96a:	2298      	movs	r2, #152	@ 0x98
 800a96c:	589b      	ldr	r3, [r3, r2]
 800a96e:	4a0e      	ldr	r2, [pc, #56]	@ (800a9a8 <rfalNfcWorker+0x3b8>)
 800a970:	7812      	ldrb	r2, [r2, #0]
 800a972:	0010      	movs	r0, r2
 800a974:	4798      	blx	r3
                break;
 800a976:	e013      	b.n	800a9a0 <rfalNfcWorker+0x3b0>
        /*******************************************************************************/
        case RFAL_NFC_STATE_ACTIVATED:
        case RFAL_NFC_STATE_POLL_SELECT:
        case RFAL_NFC_STATE_DATAEXCHANGE_DONE:
        default:
            return;
 800a978:	46c0      	nop			@ (mov r8, r8)
 800a97a:	e012      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
            break;
 800a97c:	46c0      	nop			@ (mov r8, r8)
 800a97e:	e010      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
            break;
 800a980:	46c0      	nop			@ (mov r8, r8)
 800a982:	e00e      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
            break;
 800a984:	46c0      	nop			@ (mov r8, r8)
 800a986:	e00c      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
            break;
 800a988:	46c0      	nop			@ (mov r8, r8)
 800a98a:	e00a      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
            break;
 800a98c:	46c0      	nop			@ (mov r8, r8)
 800a98e:	e008      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
                        break;
 800a990:	46c0      	nop			@ (mov r8, r8)
 800a992:	e006      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
            break;
 800a994:	46c0      	nop			@ (mov r8, r8)
 800a996:	e004      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
            break;
 800a998:	46c0      	nop			@ (mov r8, r8)
 800a99a:	e002      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
            break;
 800a99c:	46c0      	nop			@ (mov r8, r8)
 800a99e:	e000      	b.n	800a9a2 <rfalNfcWorker+0x3b2>
                break;
 800a9a0:	46c0      	nop			@ (mov r8, r8)
    }
}
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	b003      	add	sp, #12
 800a9a6:	bd90      	pop	{r4, r7, pc}
 800a9a8:	20000308 	.word	0x20000308

0800a9ac <rfalNfcDataExchangeGetStatus>:
}


/*******************************************************************************/
ReturnCode rfalNfcDataExchangeGetStatus( void )
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	af00      	add	r7, sp, #0
    /*******************************************************************************/
    /* Check if it's the first frame received in Listen mode */
    if( gNfcDev.state == RFAL_NFC_STATE_ACTIVATED )
 800a9b0:	4b2d      	ldr	r3, [pc, #180]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800a9b2:	781b      	ldrb	r3, [r3, #0]
 800a9b4:	2b1e      	cmp	r3, #30
 800a9b6:	d116      	bne.n	800a9e6 <rfalNfcDataExchangeGetStatus+0x3a>
    {
        /* Continue data exchange as normal */
        gNfcDev.dataExErr = RFAL_ERR_BUSY;
 800a9b8:	4a2b      	ldr	r2, [pc, #172]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800a9ba:	23c6      	movs	r3, #198	@ 0xc6
 800a9bc:	009b      	lsls	r3, r3, #2
 800a9be:	2102      	movs	r1, #2
 800a9c0:	52d1      	strh	r1, [r2, r3]
        gNfcDev.state     = RFAL_NFC_STATE_DATAEXCHANGE;
 800a9c2:	4b29      	ldr	r3, [pc, #164]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800a9c4:	221f      	movs	r2, #31
 800a9c6:	701a      	strb	r2, [r3, #0]
        
        /* Check if we performing in T3T CE */
        if( (gNfcDev.activeDev->type == RFAL_NFC_POLL_TYPE_NFCF) && (gNfcDev.activeDev->rfInterface == RFAL_NFC_INTERFACE_RF) )
 800a9c8:	4b27      	ldr	r3, [pc, #156]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800a9ca:	68db      	ldr	r3, [r3, #12]
 800a9cc:	781b      	ldrb	r3, [r3, #0]
 800a9ce:	2b0c      	cmp	r3, #12
 800a9d0:	d109      	bne.n	800a9e6 <rfalNfcDataExchangeGetStatus+0x3a>
 800a9d2:	4b25      	ldr	r3, [pc, #148]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800a9d4:	68db      	ldr	r3, [r3, #12]
 800a9d6:	7f5b      	ldrb	r3, [r3, #29]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d104      	bne.n	800a9e6 <rfalNfcDataExchangeGetStatus+0x3a>
        {
            /* The first frame has been retrieved by rfalListenMode, flag data immediately                  */
            /* Can only call rfalGetTransceiveStatus() after starting a transceive with rfalStartTransceive */
            gNfcDev.dataExErr = RFAL_ERR_NONE;
 800a9dc:	4a22      	ldr	r2, [pc, #136]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800a9de:	23c6      	movs	r3, #198	@ 0xc6
 800a9e0:	009b      	lsls	r3, r3, #2
 800a9e2:	2100      	movs	r1, #0
 800a9e4:	52d1      	strh	r1, [r2, r3]
    }
    
    
    /*******************************************************************************/
    /* Check if we are in we have been placed to sleep, and return last error     */
    if( gNfcDev.state == RFAL_NFC_STATE_LISTEN_SLEEP )
 800a9e6:	4b20      	ldr	r3, [pc, #128]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800a9e8:	781b      	ldrb	r3, [r3, #0]
 800a9ea:	2b17      	cmp	r3, #23
 800a9ec:	d104      	bne.n	800a9f8 <rfalNfcDataExchangeGetStatus+0x4c>
    {
        return gNfcDev.dataExErr;                                /* RFAL_ERR_SLEEP_REQ */
 800a9ee:	4a1e      	ldr	r2, [pc, #120]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800a9f0:	23c6      	movs	r3, #198	@ 0xc6
 800a9f2:	009b      	lsls	r3, r3, #2
 800a9f4:	5ad3      	ldrh	r3, [r2, r3]
 800a9f6:	e033      	b.n	800aa60 <rfalNfcDataExchangeGetStatus+0xb4>
    }

    
    /*******************************************************************************/    
    /* Check if Data exchange has been started */
    if( (gNfcDev.state != RFAL_NFC_STATE_DATAEXCHANGE) && (gNfcDev.state != RFAL_NFC_STATE_DATAEXCHANGE_DONE) )
 800a9f8:	4b1b      	ldr	r3, [pc, #108]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800a9fa:	781b      	ldrb	r3, [r3, #0]
 800a9fc:	2b1f      	cmp	r3, #31
 800a9fe:	d005      	beq.n	800aa0c <rfalNfcDataExchangeGetStatus+0x60>
 800aa00:	4b19      	ldr	r3, [pc, #100]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800aa02:	781b      	ldrb	r3, [r3, #0]
 800aa04:	2b21      	cmp	r3, #33	@ 0x21
 800aa06:	d001      	beq.n	800aa0c <rfalNfcDataExchangeGetStatus+0x60>
    {
        return RFAL_ERR_WRONG_STATE;
 800aa08:	2321      	movs	r3, #33	@ 0x21
 800aa0a:	e029      	b.n	800aa60 <rfalNfcDataExchangeGetStatus+0xb4>
    }
    
    /* Check if Data exchange is still ongoing */
    if( gNfcDev.dataExErr == RFAL_ERR_BUSY )
 800aa0c:	4a16      	ldr	r2, [pc, #88]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800aa0e:	23c6      	movs	r3, #198	@ 0xc6
 800aa10:	009b      	lsls	r3, r3, #2
 800aa12:	5ad3      	ldrh	r3, [r2, r3]
 800aa14:	2b02      	cmp	r3, #2
 800aa16:	d11f      	bne.n	800aa58 <rfalNfcDataExchangeGetStatus+0xac>
    {
        switch( gNfcDev.activeDev->rfInterface )
 800aa18:	4b13      	ldr	r3, [pc, #76]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800aa1a:	68db      	ldr	r3, [r3, #12]
 800aa1c:	7f5b      	ldrb	r3, [r3, #29]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d002      	beq.n	800aa28 <rfalNfcDataExchangeGetStatus+0x7c>
 800aa22:	2b01      	cmp	r3, #1
 800aa24:	d009      	beq.n	800aa3a <rfalNfcDataExchangeGetStatus+0x8e>
 800aa26:	e011      	b.n	800aa4c <rfalNfcDataExchangeGetStatus+0xa0>
        {
            /*******************************************************************************/
            case RFAL_NFC_INTERFACE_RF:
                gNfcDev.dataExErr = rfalGetTransceiveStatus();
 800aa28:	f7f6 ffc8 	bl	80019bc <rfalGetTransceiveStatus>
 800aa2c:	0003      	movs	r3, r0
 800aa2e:	0019      	movs	r1, r3
 800aa30:	4a0d      	ldr	r2, [pc, #52]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800aa32:	23c6      	movs	r3, #198	@ 0xc6
 800aa34:	009b      	lsls	r3, r3, #2
 800aa36:	52d1      	strh	r1, [r2, r3]
                break;
 800aa38:	e00e      	b.n	800aa58 <rfalNfcDataExchangeGetStatus+0xac>
        
        #if RFAL_FEATURE_ISO_DEP
            /*******************************************************************************/
            case RFAL_NFC_INTERFACE_ISODEP:
                gNfcDev.dataExErr = rfalIsoDepGetApduTransceiveStatus();
 800aa3a:	f7ff fb51 	bl	800a0e0 <rfalIsoDepGetApduTransceiveStatus>
 800aa3e:	0003      	movs	r3, r0
 800aa40:	0019      	movs	r1, r3
 800aa42:	4a09      	ldr	r2, [pc, #36]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800aa44:	23c6      	movs	r3, #198	@ 0xc6
 800aa46:	009b      	lsls	r3, r3, #2
 800aa48:	52d1      	strh	r1, [r2, r3]
                break;
 800aa4a:	e005      	b.n	800aa58 <rfalNfcDataExchangeGetStatus+0xac>
                break;
        #endif /* RFAL_FEATURE_NFC_DEP */
                
            /*******************************************************************************/
            default:
                gNfcDev.dataExErr = RFAL_ERR_PARAM;
 800aa4c:	4a06      	ldr	r2, [pc, #24]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800aa4e:	23c6      	movs	r3, #198	@ 0xc6
 800aa50:	009b      	lsls	r3, r3, #2
 800aa52:	2107      	movs	r1, #7
 800aa54:	52d1      	strh	r1, [r2, r3]
                break;
 800aa56:	46c0      	nop			@ (mov r8, r8)
        }
    #endif /* RFAL_FEATURE_LISTEN_MODE */
        
    }
    
    return gNfcDev.dataExErr;
 800aa58:	4a03      	ldr	r2, [pc, #12]	@ (800aa68 <rfalNfcDataExchangeGetStatus+0xbc>)
 800aa5a:	23c6      	movs	r3, #198	@ 0xc6
 800aa5c:	009b      	lsls	r3, r3, #2
 800aa5e:	5ad3      	ldrh	r3, [r2, r3]
}
 800aa60:	0018      	movs	r0, r3
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	46c0      	nop			@ (mov r8, r8)
 800aa68:	20000308 	.word	0x20000308

0800aa6c <rfalNfcPollTechDetection>:
 * \return  RFAL_ERR_XXXX         : Error occurred
 * 
 ******************************************************************************
 */
static ReturnCode rfalNfcPollTechDetection( void )
{
 800aa6c:	b5b0      	push	{r4, r5, r7, lr}
 800aa6e:	b084      	sub	sp, #16
 800aa70:	af00      	add	r7, sp, #0
    ReturnCode err;
    
    err = RFAL_ERR_NONE;
 800aa72:	210e      	movs	r1, #14
 800aa74:	187b      	adds	r3, r7, r1
 800aa76:	2200      	movs	r2, #0
 800aa78:	801a      	strh	r2, [r3, #0]
    
    
    /*******************************************************************************/
    /* Turn Field On if Passive Poll technologies are enabled                      */
    /*******************************************************************************/
    if( (!gNfcDev.isFieldOn) && ( (gNfcDev.disc.techs2Find & (RFAL_NFC_POLL_TECH_A | RFAL_NFC_POLL_TECH_B | RFAL_NFC_POLL_TECH_F | RFAL_NFC_POLL_TECH_V | RFAL_NFC_POLL_TECH_ST25TB | RFAL_NFC_POLL_TECH_PROP)) != 0U) )
 800aa7a:	4abb      	ldr	r2, [pc, #748]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800aa7c:	23c8      	movs	r3, #200	@ 0xc8
 800aa7e:	009b      	lsls	r3, r3, #2
 800aa80:	5cd3      	ldrb	r3, [r2, r3]
 800aa82:	2201      	movs	r2, #1
 800aa84:	4053      	eors	r3, r2
 800aa86:	b2db      	uxtb	r3, r3
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d019      	beq.n	800aac0 <rfalNfcPollTechDetection+0x54>
 800aa8c:	4bb6      	ldr	r3, [pc, #728]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800aa8e:	8a5b      	ldrh	r3, [r3, #18]
 800aa90:	001a      	movs	r2, r3
 800aa92:	236f      	movs	r3, #111	@ 0x6f
 800aa94:	4013      	ands	r3, r2
 800aa96:	d013      	beq.n	800aac0 <rfalNfcPollTechDetection+0x54>
    {
        RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                              /* Turns the Field On  */
 800aa98:	000d      	movs	r5, r1
 800aa9a:	187c      	adds	r4, r7, r1
 800aa9c:	f7f6 fd46 	bl	800152c <rfalFieldOnAndStartGT>
 800aaa0:	0003      	movs	r3, r0
 800aaa2:	8023      	strh	r3, [r4, #0]
 800aaa4:	197b      	adds	r3, r7, r5
 800aaa6:	881b      	ldrh	r3, [r3, #0]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d002      	beq.n	800aab2 <rfalNfcPollTechDetection+0x46>
 800aaac:	197b      	adds	r3, r7, r5
 800aaae:	881b      	ldrh	r3, [r3, #0]
 800aab0:	e221      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
        gNfcDev.isFieldOn = true;
 800aab2:	4aad      	ldr	r2, [pc, #692]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800aab4:	23c8      	movs	r3, #200	@ 0xc8
 800aab6:	009b      	lsls	r3, r3, #2
 800aab8:	2101      	movs	r1, #1
 800aaba:	54d1      	strb	r1, [r2, r3]
        return RFAL_ERR_BUSY;
 800aabc:	2302      	movs	r3, #2
 800aabe:	e21a      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>

    
    /*******************************************************************************/
    /* Passive NFC-A Technology Detection                                          */
    /*******************************************************************************/
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_A) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_A) != 0U) )
 800aac0:	4ba9      	ldr	r3, [pc, #676]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800aac2:	8a5b      	ldrh	r3, [r3, #18]
 800aac4:	001a      	movs	r2, r3
 800aac6:	2301      	movs	r3, #1
 800aac8:	4013      	ands	r3, r2
 800aaca:	d100      	bne.n	800aace <rfalNfcPollTechDetection+0x62>
 800aacc:	e077      	b.n	800abbe <rfalNfcPollTechDetection+0x152>
 800aace:	4ba6      	ldr	r3, [pc, #664]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800aad0:	889b      	ldrh	r3, [r3, #4]
 800aad2:	001a      	movs	r2, r3
 800aad4:	2301      	movs	r3, #1
 800aad6:	4013      	ands	r3, r2
 800aad8:	d100      	bne.n	800aadc <rfalNfcPollTechDetection+0x70>
 800aada:	e070      	b.n	800abbe <rfalNfcPollTechDetection+0x152>
    {
        
    #if RFAL_FEATURE_NFCA
        
        if( !gNfcDev.isTechInit )
 800aadc:	4ba2      	ldr	r3, [pc, #648]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800aade:	4aa3      	ldr	r2, [pc, #652]	@ (800ad6c <rfalNfcPollTechDetection+0x300>)
 800aae0:	5c9b      	ldrb	r3, [r3, r2]
 800aae2:	2201      	movs	r2, #1
 800aae4:	4053      	eors	r3, r2
 800aae6:	b2db      	uxtb	r3, r3
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d021      	beq.n	800ab30 <rfalNfcPollTechDetection+0xc4>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcaPollerInitialize() );                       /* Initialize RFAL for NFC-A */
 800aaec:	250e      	movs	r5, #14
 800aaee:	197c      	adds	r4, r7, r5
 800aaf0:	f001 fdbe 	bl	800c670 <rfalNfcaPollerInitialize>
 800aaf4:	0003      	movs	r3, r0
 800aaf6:	8023      	strh	r3, [r4, #0]
 800aaf8:	197b      	adds	r3, r7, r5
 800aafa:	881b      	ldrh	r3, [r3, #0]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d002      	beq.n	800ab06 <rfalNfcPollTechDetection+0x9a>
 800ab00:	197b      	adds	r3, r7, r5
 800ab02:	881b      	ldrh	r3, [r3, #0]
 800ab04:	e1f7      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                          /* As field is already On only starts GT timer */
 800ab06:	250e      	movs	r5, #14
 800ab08:	197c      	adds	r4, r7, r5
 800ab0a:	f7f6 fd0f 	bl	800152c <rfalFieldOnAndStartGT>
 800ab0e:	0003      	movs	r3, r0
 800ab10:	8023      	strh	r3, [r4, #0]
 800ab12:	197b      	adds	r3, r7, r5
 800ab14:	881b      	ldrh	r3, [r3, #0]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d002      	beq.n	800ab20 <rfalNfcPollTechDetection+0xb4>
 800ab1a:	197b      	adds	r3, r7, r5
 800ab1c:	881b      	ldrh	r3, [r3, #0]
 800ab1e:	e1ea      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            gNfcDev.isTechInit    = true;
 800ab20:	4b91      	ldr	r3, [pc, #580]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ab22:	4a92      	ldr	r2, [pc, #584]	@ (800ad6c <rfalNfcPollTechDetection+0x300>)
 800ab24:	2101      	movs	r1, #1
 800ab26:	5499      	strb	r1, [r3, r2]
            gNfcDev.isOperOngoing = false;                                             /* No operation currently ongoing  */
 800ab28:	4b8f      	ldr	r3, [pc, #572]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ab2a:	4a91      	ldr	r2, [pc, #580]	@ (800ad70 <rfalNfcPollTechDetection+0x304>)
 800ab2c:	2100      	movs	r1, #0
 800ab2e:	5499      	strb	r1, [r3, r2]
        }
        
        if( rfalIsGTExpired() )                                                        /* Wait until Guard Time is fulfilled */
 800ab30:	f7f6 fce2 	bl	80014f8 <rfalIsGTExpired>
 800ab34:	1e03      	subs	r3, r0, #0
 800ab36:	d040      	beq.n	800abba <rfalNfcPollTechDetection+0x14e>
        {
            if( !gNfcDev.isOperOngoing )
 800ab38:	4b8b      	ldr	r3, [pc, #556]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ab3a:	4a8d      	ldr	r2, [pc, #564]	@ (800ad70 <rfalNfcPollTechDetection+0x304>)
 800ab3c:	5c9b      	ldrb	r3, [r3, r2]
 800ab3e:	2201      	movs	r2, #1
 800ab40:	4053      	eors	r3, r2
 800ab42:	b2db      	uxtb	r3, r3
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d00c      	beq.n	800ab62 <rfalNfcPollTechDetection+0xf6>
            {
                rfalNfcaPollerStartTechnologyDetection( gNfcDev.disc.compMode, &gNfcDev.sensRes );/* Poll for NFC-A devices */
 800ab48:	4b87      	ldr	r3, [pc, #540]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ab4a:	7c1b      	ldrb	r3, [r3, #16]
 800ab4c:	4a89      	ldr	r2, [pc, #548]	@ (800ad74 <rfalNfcPollTechDetection+0x308>)
 800ab4e:	0011      	movs	r1, r2
 800ab50:	0018      	movs	r0, r3
 800ab52:	f001 fdf5 	bl	800c740 <rfalNfcaPollerStartTechnologyDetection>
             
                gNfcDev.isOperOngoing = true;
 800ab56:	4b84      	ldr	r3, [pc, #528]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ab58:	4a85      	ldr	r2, [pc, #532]	@ (800ad70 <rfalNfcPollTechDetection+0x304>)
 800ab5a:	2101      	movs	r1, #1
 800ab5c:	5499      	strb	r1, [r3, r2]
                return RFAL_ERR_BUSY;
 800ab5e:	2302      	movs	r3, #2
 800ab60:	e1c9      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            }
            
            err = rfalNfcaPollerGetTechnologyDetectionStatus();
 800ab62:	250e      	movs	r5, #14
 800ab64:	197c      	adds	r4, r7, r5
 800ab66:	f001 fe23 	bl	800c7b0 <rfalNfcaPollerGetTechnologyDetectionStatus>
 800ab6a:	0003      	movs	r3, r0
 800ab6c:	8023      	strh	r3, [r4, #0]
            if( err != RFAL_ERR_BUSY )
 800ab6e:	197b      	adds	r3, r7, r5
 800ab70:	881b      	ldrh	r3, [r3, #0]
 800ab72:	2b02      	cmp	r3, #2
 800ab74:	d015      	beq.n	800aba2 <rfalNfcPollTechDetection+0x136>
            {
                if( err == RFAL_ERR_NONE )
 800ab76:	197b      	adds	r3, r7, r5
 800ab78:	881b      	ldrh	r3, [r3, #0]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d106      	bne.n	800ab8c <rfalNfcPollTechDetection+0x120>
                {
                    gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_A;
 800ab7e:	4b7a      	ldr	r3, [pc, #488]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ab80:	885b      	ldrh	r3, [r3, #2]
 800ab82:	2201      	movs	r2, #1
 800ab84:	4313      	orrs	r3, r2
 800ab86:	b29a      	uxth	r2, r3
 800ab88:	4b77      	ldr	r3, [pc, #476]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ab8a:	805a      	strh	r2, [r3, #2]
                }
                
                gNfcDev.isTechInit = false;
 800ab8c:	4b76      	ldr	r3, [pc, #472]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ab8e:	4a77      	ldr	r2, [pc, #476]	@ (800ad6c <rfalNfcPollTechDetection+0x300>)
 800ab90:	2100      	movs	r1, #0
 800ab92:	5499      	strb	r1, [r3, r2]
                gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_A;
 800ab94:	4b74      	ldr	r3, [pc, #464]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ab96:	889b      	ldrh	r3, [r3, #4]
 800ab98:	2201      	movs	r2, #1
 800ab9a:	4393      	bics	r3, r2
 800ab9c:	b29a      	uxth	r2, r3
 800ab9e:	4b72      	ldr	r3, [pc, #456]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800aba0:	809a      	strh	r2, [r3, #4]
            }
            
            /* Check if bail-out after NFC-A     Activity 2.1  9.2.3.21 */
            if( ((gNfcDev.disc.techs2Bail & RFAL_NFC_POLL_TECH_A) != 0U) && (gNfcDev.techsFound != 0U) )
 800aba2:	4b71      	ldr	r3, [pc, #452]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800aba4:	8a9b      	ldrh	r3, [r3, #20]
 800aba6:	001a      	movs	r2, r3
 800aba8:	2301      	movs	r3, #1
 800abaa:	4013      	ands	r3, r2
 800abac:	d005      	beq.n	800abba <rfalNfcPollTechDetection+0x14e>
 800abae:	4b6e      	ldr	r3, [pc, #440]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800abb0:	885b      	ldrh	r3, [r3, #2]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d001      	beq.n	800abba <rfalNfcPollTechDetection+0x14e>
            {
                return RFAL_ERR_NONE;
 800abb6:	2300      	movs	r3, #0
 800abb8:	e19d      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            }
        }
    
        return RFAL_ERR_BUSY;
 800abba:	2302      	movs	r3, #2
 800abbc:	e19b      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
    
    
    /*******************************************************************************/
    /* Passive NFC-B Technology Detection                                          */
    /*******************************************************************************/
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_B) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_B) != 0U) )
 800abbe:	4b6a      	ldr	r3, [pc, #424]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800abc0:	8a5b      	ldrh	r3, [r3, #18]
 800abc2:	001a      	movs	r2, r3
 800abc4:	2302      	movs	r3, #2
 800abc6:	4013      	ands	r3, r2
 800abc8:	d100      	bne.n	800abcc <rfalNfcPollTechDetection+0x160>
 800abca:	e077      	b.n	800acbc <rfalNfcPollTechDetection+0x250>
 800abcc:	4b66      	ldr	r3, [pc, #408]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800abce:	889b      	ldrh	r3, [r3, #4]
 800abd0:	001a      	movs	r2, r3
 800abd2:	2302      	movs	r3, #2
 800abd4:	4013      	ands	r3, r2
 800abd6:	d100      	bne.n	800abda <rfalNfcPollTechDetection+0x16e>
 800abd8:	e070      	b.n	800acbc <rfalNfcPollTechDetection+0x250>
    {
    #if RFAL_FEATURE_NFCB
        
        if( !gNfcDev.isTechInit )
 800abda:	4b63      	ldr	r3, [pc, #396]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800abdc:	4a63      	ldr	r2, [pc, #396]	@ (800ad6c <rfalNfcPollTechDetection+0x300>)
 800abde:	5c9b      	ldrb	r3, [r3, r2]
 800abe0:	2201      	movs	r2, #1
 800abe2:	4053      	eors	r3, r2
 800abe4:	b2db      	uxtb	r3, r3
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d021      	beq.n	800ac2e <rfalNfcPollTechDetection+0x1c2>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcbPollerInitialize() );                      /* Initialize RFAL for NFC-B */
 800abea:	250e      	movs	r5, #14
 800abec:	197c      	adds	r4, r7, r5
 800abee:	f002 f97b 	bl	800cee8 <rfalNfcbPollerInitialize>
 800abf2:	0003      	movs	r3, r0
 800abf4:	8023      	strh	r3, [r4, #0]
 800abf6:	197b      	adds	r3, r7, r5
 800abf8:	881b      	ldrh	r3, [r3, #0]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d002      	beq.n	800ac04 <rfalNfcPollTechDetection+0x198>
 800abfe:	197b      	adds	r3, r7, r5
 800ac00:	881b      	ldrh	r3, [r3, #0]
 800ac02:	e178      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* As field is already On only starts GT timer */
 800ac04:	250e      	movs	r5, #14
 800ac06:	197c      	adds	r4, r7, r5
 800ac08:	f7f6 fc90 	bl	800152c <rfalFieldOnAndStartGT>
 800ac0c:	0003      	movs	r3, r0
 800ac0e:	8023      	strh	r3, [r4, #0]
 800ac10:	197b      	adds	r3, r7, r5
 800ac12:	881b      	ldrh	r3, [r3, #0]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d002      	beq.n	800ac1e <rfalNfcPollTechDetection+0x1b2>
 800ac18:	197b      	adds	r3, r7, r5
 800ac1a:	881b      	ldrh	r3, [r3, #0]
 800ac1c:	e16b      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            gNfcDev.isTechInit    = true;
 800ac1e:	4b52      	ldr	r3, [pc, #328]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ac20:	4a52      	ldr	r2, [pc, #328]	@ (800ad6c <rfalNfcPollTechDetection+0x300>)
 800ac22:	2101      	movs	r1, #1
 800ac24:	5499      	strb	r1, [r3, r2]
            gNfcDev.isOperOngoing = false;                                            /* No operation currently ongoing  */
 800ac26:	4b50      	ldr	r3, [pc, #320]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ac28:	4a51      	ldr	r2, [pc, #324]	@ (800ad70 <rfalNfcPollTechDetection+0x304>)
 800ac2a:	2100      	movs	r1, #0
 800ac2c:	5499      	strb	r1, [r3, r2]
        }
        
        if( rfalIsGTExpired() )                                                       /* Wait until Guard Time is fulfilled */
 800ac2e:	f7f6 fc63 	bl	80014f8 <rfalIsGTExpired>
 800ac32:	1e03      	subs	r3, r0, #0
 800ac34:	d040      	beq.n	800acb8 <rfalNfcPollTechDetection+0x24c>
        {
            
            if( !gNfcDev.isOperOngoing )
 800ac36:	4b4c      	ldr	r3, [pc, #304]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ac38:	4a4d      	ldr	r2, [pc, #308]	@ (800ad70 <rfalNfcPollTechDetection+0x304>)
 800ac3a:	5c9b      	ldrb	r3, [r3, r2]
 800ac3c:	2201      	movs	r2, #1
 800ac3e:	4053      	eors	r3, r2
 800ac40:	b2db      	uxtb	r3, r3
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d00c      	beq.n	800ac60 <rfalNfcPollTechDetection+0x1f4>
            {
                rfalNfcbPollerStartTechnologyDetection( gNfcDev.disc.compMode, &gNfcDev.sensbRes, &gNfcDev.sensbResLen );/* Poll for NFC-B devices */
 800ac46:	4b48      	ldr	r3, [pc, #288]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ac48:	7c1b      	ldrb	r3, [r3, #16]
 800ac4a:	4a4b      	ldr	r2, [pc, #300]	@ (800ad78 <rfalNfcPollTechDetection+0x30c>)
 800ac4c:	494b      	ldr	r1, [pc, #300]	@ (800ad7c <rfalNfcPollTechDetection+0x310>)
 800ac4e:	0018      	movs	r0, r3
 800ac50:	f002 fad8 	bl	800d204 <rfalNfcbPollerStartTechnologyDetection>
             
                gNfcDev.isOperOngoing = true;
 800ac54:	4b44      	ldr	r3, [pc, #272]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ac56:	4a46      	ldr	r2, [pc, #280]	@ (800ad70 <rfalNfcPollTechDetection+0x304>)
 800ac58:	2101      	movs	r1, #1
 800ac5a:	5499      	strb	r1, [r3, r2]
                return RFAL_ERR_BUSY;
 800ac5c:	2302      	movs	r3, #2
 800ac5e:	e14a      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            }
            
            err = rfalNfcbPollerGetTechnologyDetectionStatus();
 800ac60:	250e      	movs	r5, #14
 800ac62:	197c      	adds	r4, r7, r5
 800ac64:	f002 fae8 	bl	800d238 <rfalNfcbPollerGetTechnologyDetectionStatus>
 800ac68:	0003      	movs	r3, r0
 800ac6a:	8023      	strh	r3, [r4, #0]
            if( err != RFAL_ERR_BUSY )
 800ac6c:	197b      	adds	r3, r7, r5
 800ac6e:	881b      	ldrh	r3, [r3, #0]
 800ac70:	2b02      	cmp	r3, #2
 800ac72:	d015      	beq.n	800aca0 <rfalNfcPollTechDetection+0x234>
            {
                if( err == RFAL_ERR_NONE )
 800ac74:	197b      	adds	r3, r7, r5
 800ac76:	881b      	ldrh	r3, [r3, #0]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d106      	bne.n	800ac8a <rfalNfcPollTechDetection+0x21e>
                {
                    gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_B;
 800ac7c:	4b3a      	ldr	r3, [pc, #232]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ac7e:	885b      	ldrh	r3, [r3, #2]
 800ac80:	2202      	movs	r2, #2
 800ac82:	4313      	orrs	r3, r2
 800ac84:	b29a      	uxth	r2, r3
 800ac86:	4b38      	ldr	r3, [pc, #224]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ac88:	805a      	strh	r2, [r3, #2]
                }
                
                gNfcDev.isTechInit = false;
 800ac8a:	4b37      	ldr	r3, [pc, #220]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ac8c:	4a37      	ldr	r2, [pc, #220]	@ (800ad6c <rfalNfcPollTechDetection+0x300>)
 800ac8e:	2100      	movs	r1, #0
 800ac90:	5499      	strb	r1, [r3, r2]
                gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_B;
 800ac92:	4b35      	ldr	r3, [pc, #212]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ac94:	889b      	ldrh	r3, [r3, #4]
 800ac96:	2202      	movs	r2, #2
 800ac98:	4393      	bics	r3, r2
 800ac9a:	b29a      	uxth	r2, r3
 800ac9c:	4b32      	ldr	r3, [pc, #200]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ac9e:	809a      	strh	r2, [r3, #4]
            }
            
            /* Check if bail-out after NFC-B     Activity 2.1  9.2.3.26 */
            if( ((gNfcDev.disc.techs2Bail & RFAL_NFC_POLL_TECH_B) != 0U) && (gNfcDev.techsFound != 0U) )
 800aca0:	4b31      	ldr	r3, [pc, #196]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800aca2:	8a9b      	ldrh	r3, [r3, #20]
 800aca4:	001a      	movs	r2, r3
 800aca6:	2302      	movs	r3, #2
 800aca8:	4013      	ands	r3, r2
 800acaa:	d005      	beq.n	800acb8 <rfalNfcPollTechDetection+0x24c>
 800acac:	4b2e      	ldr	r3, [pc, #184]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800acae:	885b      	ldrh	r3, [r3, #2]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d001      	beq.n	800acb8 <rfalNfcPollTechDetection+0x24c>
            {
                return RFAL_ERR_NONE;
 800acb4:	2300      	movs	r3, #0
 800acb6:	e11e      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            }
        }        
        
        return RFAL_ERR_BUSY;
 800acb8:	2302      	movs	r3, #2
 800acba:	e11c      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
    
    
    /*******************************************************************************/
    /* Passive NFC-V Technology Detection                                          */
    /*******************************************************************************/
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_V) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_V) != 0U) )
 800acbc:	4b2a      	ldr	r3, [pc, #168]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800acbe:	8a5b      	ldrh	r3, [r3, #18]
 800acc0:	001a      	movs	r2, r3
 800acc2:	2308      	movs	r3, #8
 800acc4:	4013      	ands	r3, r2
 800acc6:	d05b      	beq.n	800ad80 <rfalNfcPollTechDetection+0x314>
 800acc8:	4b27      	ldr	r3, [pc, #156]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800acca:	889b      	ldrh	r3, [r3, #4]
 800accc:	001a      	movs	r2, r3
 800acce:	2308      	movs	r3, #8
 800acd0:	4013      	ands	r3, r2
 800acd2:	d055      	beq.n	800ad80 <rfalNfcPollTechDetection+0x314>
    {
    #if RFAL_FEATURE_NFCV
        
        rfalNfcvInventoryRes invRes;
 
        if( !gNfcDev.isTechInit )
 800acd4:	4b24      	ldr	r3, [pc, #144]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800acd6:	4a25      	ldr	r2, [pc, #148]	@ (800ad6c <rfalNfcPollTechDetection+0x300>)
 800acd8:	5c9b      	ldrb	r3, [r3, r2]
 800acda:	2201      	movs	r2, #1
 800acdc:	4053      	eors	r3, r2
 800acde:	b2db      	uxtb	r3, r3
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d01d      	beq.n	800ad20 <rfalNfcPollTechDetection+0x2b4>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcvPollerInitialize() );                      /* Initialize RFAL for NFC-V */
 800ace4:	250e      	movs	r5, #14
 800ace6:	197c      	adds	r4, r7, r5
 800ace8:	f002 fd38 	bl	800d75c <rfalNfcvPollerInitialize>
 800acec:	0003      	movs	r3, r0
 800acee:	8023      	strh	r3, [r4, #0]
 800acf0:	197b      	adds	r3, r7, r5
 800acf2:	881b      	ldrh	r3, [r3, #0]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d002      	beq.n	800acfe <rfalNfcPollTechDetection+0x292>
 800acf8:	197b      	adds	r3, r7, r5
 800acfa:	881b      	ldrh	r3, [r3, #0]
 800acfc:	e0fb      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* As field is already On only starts GT timer */
 800acfe:	250e      	movs	r5, #14
 800ad00:	197c      	adds	r4, r7, r5
 800ad02:	f7f6 fc13 	bl	800152c <rfalFieldOnAndStartGT>
 800ad06:	0003      	movs	r3, r0
 800ad08:	8023      	strh	r3, [r4, #0]
 800ad0a:	197b      	adds	r3, r7, r5
 800ad0c:	881b      	ldrh	r3, [r3, #0]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d002      	beq.n	800ad18 <rfalNfcPollTechDetection+0x2ac>
 800ad12:	197b      	adds	r3, r7, r5
 800ad14:	881b      	ldrh	r3, [r3, #0]
 800ad16:	e0ee      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            gNfcDev.isTechInit = true;
 800ad18:	4b13      	ldr	r3, [pc, #76]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ad1a:	4a14      	ldr	r2, [pc, #80]	@ (800ad6c <rfalNfcPollTechDetection+0x300>)
 800ad1c:	2101      	movs	r1, #1
 800ad1e:	5499      	strb	r1, [r3, r2]
        }
                
        if( rfalIsGTExpired() )                                                       /* Wait until Guard Time is fulfilled */
 800ad20:	f7f6 fbea 	bl	80014f8 <rfalIsGTExpired>
 800ad24:	1e03      	subs	r3, r0, #0
 800ad26:	d01d      	beq.n	800ad64 <rfalNfcPollTechDetection+0x2f8>
        {
            err = rfalNfcvPollerCheckPresence( &invRes );                             /* Poll for NFC-V devices */
 800ad28:	250e      	movs	r5, #14
 800ad2a:	197c      	adds	r4, r7, r5
 800ad2c:	003b      	movs	r3, r7
 800ad2e:	0018      	movs	r0, r3
 800ad30:	f002 fd40 	bl	800d7b4 <rfalNfcvPollerCheckPresence>
 800ad34:	0003      	movs	r3, r0
 800ad36:	8023      	strh	r3, [r4, #0]
            if( err == RFAL_ERR_NONE )
 800ad38:	197b      	adds	r3, r7, r5
 800ad3a:	881b      	ldrh	r3, [r3, #0]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d106      	bne.n	800ad4e <rfalNfcPollTechDetection+0x2e2>
            {
                gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_V;
 800ad40:	4b09      	ldr	r3, [pc, #36]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ad42:	885b      	ldrh	r3, [r3, #2]
 800ad44:	2208      	movs	r2, #8
 800ad46:	4313      	orrs	r3, r2
 800ad48:	b29a      	uxth	r2, r3
 800ad4a:	4b07      	ldr	r3, [pc, #28]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ad4c:	805a      	strh	r2, [r3, #2]
            }
            
            gNfcDev.isTechInit = false;
 800ad4e:	4b06      	ldr	r3, [pc, #24]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ad50:	4a06      	ldr	r2, [pc, #24]	@ (800ad6c <rfalNfcPollTechDetection+0x300>)
 800ad52:	2100      	movs	r1, #0
 800ad54:	5499      	strb	r1, [r3, r2]
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_V;
 800ad56:	4b04      	ldr	r3, [pc, #16]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ad58:	889b      	ldrh	r3, [r3, #4]
 800ad5a:	2208      	movs	r2, #8
 800ad5c:	4393      	bics	r3, r2
 800ad5e:	b29a      	uxth	r2, r3
 800ad60:	4b01      	ldr	r3, [pc, #4]	@ (800ad68 <rfalNfcPollTechDetection+0x2fc>)
 800ad62:	809a      	strh	r2, [r3, #4]
        }
        
        return RFAL_ERR_BUSY;
 800ad64:	2302      	movs	r3, #2
 800ad66:	e0c6      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
 800ad68:	20000308 	.word	0x20000308
 800ad6c:	00000321 	.word	0x00000321
 800ad70:	00000322 	.word	0x00000322
 800ad74:	2000062c 	.word	0x2000062c
 800ad78:	2000063b 	.word	0x2000063b
 800ad7c:	2000062e 	.word	0x2000062e
    
    
    /*******************************************************************************/
    /* Passive Proprietary Technology ST25TB                                       */
    /*******************************************************************************/  
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_ST25TB) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_ST25TB) != 0U) )
 800ad80:	4b5f      	ldr	r3, [pc, #380]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ad82:	8a5b      	ldrh	r3, [r3, #18]
 800ad84:	001a      	movs	r2, r3
 800ad86:	2320      	movs	r3, #32
 800ad88:	4013      	ands	r3, r2
 800ad8a:	d04e      	beq.n	800ae2a <rfalNfcPollTechDetection+0x3be>
 800ad8c:	4b5c      	ldr	r3, [pc, #368]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ad8e:	889b      	ldrh	r3, [r3, #4]
 800ad90:	001a      	movs	r2, r3
 800ad92:	2320      	movs	r3, #32
 800ad94:	4013      	ands	r3, r2
 800ad96:	d048      	beq.n	800ae2a <rfalNfcPollTechDetection+0x3be>
    {
    #if RFAL_FEATURE_ST25TB
        
        if( !gNfcDev.isTechInit )
 800ad98:	4b59      	ldr	r3, [pc, #356]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ad9a:	4a5a      	ldr	r2, [pc, #360]	@ (800af04 <rfalNfcPollTechDetection+0x498>)
 800ad9c:	5c9b      	ldrb	r3, [r3, r2]
 800ad9e:	2201      	movs	r2, #1
 800ada0:	4053      	eors	r3, r2
 800ada2:	b2db      	uxtb	r3, r3
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d01d      	beq.n	800ade4 <rfalNfcPollTechDetection+0x378>
        {
            RFAL_EXIT_ON_ERR( err, rfalSt25tbPollerInitialize() );                    /* Initialize RFAL for NFC-V */
 800ada8:	250e      	movs	r5, #14
 800adaa:	197c      	adds	r4, r7, r5
 800adac:	f003 f844 	bl	800de38 <rfalSt25tbPollerInitialize>
 800adb0:	0003      	movs	r3, r0
 800adb2:	8023      	strh	r3, [r4, #0]
 800adb4:	197b      	adds	r3, r7, r5
 800adb6:	881b      	ldrh	r3, [r3, #0]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d002      	beq.n	800adc2 <rfalNfcPollTechDetection+0x356>
 800adbc:	197b      	adds	r3, r7, r5
 800adbe:	881b      	ldrh	r3, [r3, #0]
 800adc0:	e099      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* As field is already On only starts GT timer */
 800adc2:	250e      	movs	r5, #14
 800adc4:	197c      	adds	r4, r7, r5
 800adc6:	f7f6 fbb1 	bl	800152c <rfalFieldOnAndStartGT>
 800adca:	0003      	movs	r3, r0
 800adcc:	8023      	strh	r3, [r4, #0]
 800adce:	197b      	adds	r3, r7, r5
 800add0:	881b      	ldrh	r3, [r3, #0]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d002      	beq.n	800addc <rfalNfcPollTechDetection+0x370>
 800add6:	197b      	adds	r3, r7, r5
 800add8:	881b      	ldrh	r3, [r3, #0]
 800adda:	e08c      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            gNfcDev.isTechInit = true;
 800addc:	4b48      	ldr	r3, [pc, #288]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800adde:	4a49      	ldr	r2, [pc, #292]	@ (800af04 <rfalNfcPollTechDetection+0x498>)
 800ade0:	2101      	movs	r1, #1
 800ade2:	5499      	strb	r1, [r3, r2]
        }
     
        if( rfalIsGTExpired() )                                                       /* Wait until Guard Time is fulfilled */
 800ade4:	f7f6 fb88 	bl	80014f8 <rfalIsGTExpired>
 800ade8:	1e03      	subs	r3, r0, #0
 800adea:	d01c      	beq.n	800ae26 <rfalNfcPollTechDetection+0x3ba>
        {
            err = rfalSt25tbPollerCheckPresence( NULL );                              /* Poll for ST25TB devices */
 800adec:	250e      	movs	r5, #14
 800adee:	197c      	adds	r4, r7, r5
 800adf0:	2000      	movs	r0, #0
 800adf2:	f003 f829 	bl	800de48 <rfalSt25tbPollerCheckPresence>
 800adf6:	0003      	movs	r3, r0
 800adf8:	8023      	strh	r3, [r4, #0]
            if( err == RFAL_ERR_NONE )
 800adfa:	197b      	adds	r3, r7, r5
 800adfc:	881b      	ldrh	r3, [r3, #0]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d106      	bne.n	800ae10 <rfalNfcPollTechDetection+0x3a4>
            {
                gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_ST25TB;
 800ae02:	4b3f      	ldr	r3, [pc, #252]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ae04:	885b      	ldrh	r3, [r3, #2]
 800ae06:	2220      	movs	r2, #32
 800ae08:	4313      	orrs	r3, r2
 800ae0a:	b29a      	uxth	r2, r3
 800ae0c:	4b3c      	ldr	r3, [pc, #240]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ae0e:	805a      	strh	r2, [r3, #2]
            }
            
            gNfcDev.isTechInit = false;
 800ae10:	4b3b      	ldr	r3, [pc, #236]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ae12:	4a3c      	ldr	r2, [pc, #240]	@ (800af04 <rfalNfcPollTechDetection+0x498>)
 800ae14:	2100      	movs	r1, #0
 800ae16:	5499      	strb	r1, [r3, r2]
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_ST25TB;
 800ae18:	4b39      	ldr	r3, [pc, #228]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ae1a:	889b      	ldrh	r3, [r3, #4]
 800ae1c:	2220      	movs	r2, #32
 800ae1e:	4393      	bics	r3, r2
 800ae20:	b29a      	uxth	r2, r3
 800ae22:	4b37      	ldr	r3, [pc, #220]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ae24:	809a      	strh	r2, [r3, #4]
        }
        
        return RFAL_ERR_BUSY;
 800ae26:	2302      	movs	r3, #2
 800ae28:	e065      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
    }
    
    /*******************************************************************************/
    /* Passive Proprietary Technology                                              */
    /*******************************************************************************/  
    if( ((gNfcDev.disc.techs2Find & RFAL_NFC_POLL_TECH_PROP) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_PROP) != 0U) )
 800ae2a:	4b35      	ldr	r3, [pc, #212]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ae2c:	8a5b      	ldrh	r3, [r3, #18]
 800ae2e:	001a      	movs	r2, r3
 800ae30:	2340      	movs	r3, #64	@ 0x40
 800ae32:	4013      	ands	r3, r2
 800ae34:	d05e      	beq.n	800aef4 <rfalNfcPollTechDetection+0x488>
 800ae36:	4b32      	ldr	r3, [pc, #200]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ae38:	889b      	ldrh	r3, [r3, #4]
 800ae3a:	001a      	movs	r2, r3
 800ae3c:	2340      	movs	r3, #64	@ 0x40
 800ae3e:	4013      	ands	r3, r2
 800ae40:	d058      	beq.n	800aef4 <rfalNfcPollTechDetection+0x488>
    {
        if( !gNfcDev.isTechInit )
 800ae42:	4b2f      	ldr	r3, [pc, #188]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ae44:	4a2f      	ldr	r2, [pc, #188]	@ (800af04 <rfalNfcPollTechDetection+0x498>)
 800ae46:	5c9b      	ldrb	r3, [r3, r2]
 800ae48:	2201      	movs	r2, #1
 800ae4a:	4053      	eors	r3, r2
 800ae4c:	b2db      	uxtb	r3, r3
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d026      	beq.n	800aea0 <rfalNfcPollTechDetection+0x434>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcpCbPollerInitialize() );                    /* Initialize RFAL for Proprietary NFC */
 800ae52:	4b2b      	ldr	r3, [pc, #172]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ae54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d005      	beq.n	800ae66 <rfalNfcPollTechDetection+0x3fa>
 800ae5a:	4b29      	ldr	r3, [pc, #164]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ae5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae5e:	4798      	blx	r3
 800ae60:	0003      	movs	r3, r0
 800ae62:	001a      	movs	r2, r3
 800ae64:	e000      	b.n	800ae68 <rfalNfcPollTechDetection+0x3fc>
 800ae66:	2218      	movs	r2, #24
 800ae68:	210e      	movs	r1, #14
 800ae6a:	187b      	adds	r3, r7, r1
 800ae6c:	801a      	strh	r2, [r3, #0]
 800ae6e:	000a      	movs	r2, r1
 800ae70:	18bb      	adds	r3, r7, r2
 800ae72:	881b      	ldrh	r3, [r3, #0]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d002      	beq.n	800ae7e <rfalNfcPollTechDetection+0x412>
 800ae78:	18bb      	adds	r3, r7, r2
 800ae7a:	881b      	ldrh	r3, [r3, #0]
 800ae7c:	e03b      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* As field may already be On only starts GT timer */
 800ae7e:	250e      	movs	r5, #14
 800ae80:	197c      	adds	r4, r7, r5
 800ae82:	f7f6 fb53 	bl	800152c <rfalFieldOnAndStartGT>
 800ae86:	0003      	movs	r3, r0
 800ae88:	8023      	strh	r3, [r4, #0]
 800ae8a:	197b      	adds	r3, r7, r5
 800ae8c:	881b      	ldrh	r3, [r3, #0]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d002      	beq.n	800ae98 <rfalNfcPollTechDetection+0x42c>
 800ae92:	197b      	adds	r3, r7, r5
 800ae94:	881b      	ldrh	r3, [r3, #0]
 800ae96:	e02e      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
            gNfcDev.isTechInit = true;
 800ae98:	4b19      	ldr	r3, [pc, #100]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800ae9a:	4a1a      	ldr	r2, [pc, #104]	@ (800af04 <rfalNfcPollTechDetection+0x498>)
 800ae9c:	2101      	movs	r1, #1
 800ae9e:	5499      	strb	r1, [r3, r2]
        }
     
        if( rfalIsGTExpired() )                                                       /* Wait until Guard Time is fulfilled */
 800aea0:	f7f6 fb2a 	bl	80014f8 <rfalIsGTExpired>
 800aea4:	1e03      	subs	r3, r0, #0
 800aea6:	d023      	beq.n	800aef0 <rfalNfcPollTechDetection+0x484>
        {
            err = rfalNfcpCbPollerTechnologyDetection();                              /* Poll for devices */
 800aea8:	4b15      	ldr	r3, [pc, #84]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800aeaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d005      	beq.n	800aebc <rfalNfcPollTechDetection+0x450>
 800aeb0:	4b13      	ldr	r3, [pc, #76]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800aeb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aeb4:	4798      	blx	r3
 800aeb6:	0003      	movs	r3, r0
 800aeb8:	001a      	movs	r2, r3
 800aeba:	e000      	b.n	800aebe <rfalNfcPollTechDetection+0x452>
 800aebc:	2204      	movs	r2, #4
 800aebe:	210e      	movs	r1, #14
 800aec0:	187b      	adds	r3, r7, r1
 800aec2:	801a      	strh	r2, [r3, #0]
            if( err == RFAL_ERR_NONE )
 800aec4:	187b      	adds	r3, r7, r1
 800aec6:	881b      	ldrh	r3, [r3, #0]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d106      	bne.n	800aeda <rfalNfcPollTechDetection+0x46e>
            {
                gNfcDev.techsFound |= RFAL_NFC_POLL_TECH_PROP;
 800aecc:	4b0c      	ldr	r3, [pc, #48]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800aece:	885b      	ldrh	r3, [r3, #2]
 800aed0:	2240      	movs	r2, #64	@ 0x40
 800aed2:	4313      	orrs	r3, r2
 800aed4:	b29a      	uxth	r2, r3
 800aed6:	4b0a      	ldr	r3, [pc, #40]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800aed8:	805a      	strh	r2, [r3, #2]
            }
            
            gNfcDev.isTechInit = false;
 800aeda:	4b09      	ldr	r3, [pc, #36]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800aedc:	4a09      	ldr	r2, [pc, #36]	@ (800af04 <rfalNfcPollTechDetection+0x498>)
 800aede:	2100      	movs	r1, #0
 800aee0:	5499      	strb	r1, [r3, r2]
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_PROP;
 800aee2:	4b07      	ldr	r3, [pc, #28]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800aee4:	889b      	ldrh	r3, [r3, #4]
 800aee6:	2240      	movs	r2, #64	@ 0x40
 800aee8:	4393      	bics	r3, r2
 800aeea:	b29a      	uxth	r2, r3
 800aeec:	4b04      	ldr	r3, [pc, #16]	@ (800af00 <rfalNfcPollTechDetection+0x494>)
 800aeee:	809a      	strh	r2, [r3, #4]
        }
        
        return RFAL_ERR_BUSY;
 800aef0:	2302      	movs	r3, #2
 800aef2:	e000      	b.n	800aef6 <rfalNfcPollTechDetection+0x48a>
    }
    
    return RFAL_ERR_NONE;
 800aef4:	2300      	movs	r3, #0
}
 800aef6:	0018      	movs	r0, r3
 800aef8:	46bd      	mov	sp, r7
 800aefa:	b004      	add	sp, #16
 800aefc:	bdb0      	pop	{r4, r5, r7, pc}
 800aefe:	46c0      	nop			@ (mov r8, r8)
 800af00:	20000308 	.word	0x20000308
 800af04:	00000321 	.word	0x00000321

0800af08 <rfalNfcPollCollResolution>:
 * \return  RFAL_ERR_XXXX         : Error occurred
 * 
 ******************************************************************************
 */
static ReturnCode rfalNfcPollCollResolution( void )
{
 800af08:	b5b0      	push	{r4, r5, r7, lr}
 800af0a:	b092      	sub	sp, #72	@ 0x48
 800af0c:	af00      	add	r7, sp, #0
    uint8_t    i;
    static uint8_t    devCnt;
    ReturnCode err;
    
    err    = RFAL_ERR_NONE;
 800af0e:	2344      	movs	r3, #68	@ 0x44
 800af10:	18fb      	adds	r3, r7, r3
 800af12:	2200      	movs	r2, #0
 800af14:	801a      	strh	r2, [r3, #0]
    i      = 0;
 800af16:	2347      	movs	r3, #71	@ 0x47
 800af18:	18fb      	adds	r3, r7, r3
 800af1a:	2200      	movs	r2, #0
 800af1c:	701a      	strb	r2, [r3, #0]
    RFAL_NO_WARNING(err);
    RFAL_NO_WARNING(devCnt);
    RFAL_NO_WARNING(i);
    
    /* Check if device limit has been reached */
    if( gNfcDev.devCnt >= gNfcDev.disc.devLimit )
 800af1e:	4ab4      	ldr	r2, [pc, #720]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800af20:	23c4      	movs	r3, #196	@ 0xc4
 800af22:	009b      	lsls	r3, r3, #2
 800af24:	5cd2      	ldrb	r2, [r2, r3]
 800af26:	4bb2      	ldr	r3, [pc, #712]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800af28:	7e1b      	ldrb	r3, [r3, #24]
 800af2a:	429a      	cmp	r2, r3
 800af2c:	d302      	bcc.n	800af34 <rfalNfcPollCollResolution+0x2c>
    {
        return RFAL_ERR_NONE;
 800af2e:	2300      	movs	r3, #0
 800af30:	f000 fbb1 	bl	800b696 <rfalNfcPollCollResolution+0x78e>
    
    /*******************************************************************************/
    /* NFC-A Collision Resolution                                                  */
    /*******************************************************************************/
#if RFAL_FEATURE_NFCA
    if( ((gNfcDev.techsFound & RFAL_NFC_POLL_TECH_A) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_A) != 0U) )   /* If a NFC-A device was found/detected, perform Collision Resolution */
 800af34:	4bae      	ldr	r3, [pc, #696]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800af36:	885b      	ldrh	r3, [r3, #2]
 800af38:	001a      	movs	r2, r3
 800af3a:	2301      	movs	r3, #1
 800af3c:	4013      	ands	r3, r2
 800af3e:	d100      	bne.n	800af42 <rfalNfcPollCollResolution+0x3a>
 800af40:	e0c9      	b.n	800b0d6 <rfalNfcPollCollResolution+0x1ce>
 800af42:	4bab      	ldr	r3, [pc, #684]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800af44:	889b      	ldrh	r3, [r3, #4]
 800af46:	001a      	movs	r2, r3
 800af48:	2301      	movs	r3, #1
 800af4a:	4013      	ands	r3, r2
 800af4c:	d100      	bne.n	800af50 <rfalNfcPollCollResolution+0x48>
 800af4e:	e0c2      	b.n	800b0d6 <rfalNfcPollCollResolution+0x1ce>
    {
        static rfalNfcaListenDevice nfcaDevList[RFAL_NFC_MAX_DEVICES];
        
        if( !gNfcDev.isTechInit )
 800af50:	4ba7      	ldr	r3, [pc, #668]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800af52:	4aa8      	ldr	r2, [pc, #672]	@ (800b1f4 <rfalNfcPollCollResolution+0x2ec>)
 800af54:	5c9b      	ldrb	r3, [r3, r2]
 800af56:	2201      	movs	r2, #1
 800af58:	4053      	eors	r3, r2
 800af5a:	b2db      	uxtb	r3, r3
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d023      	beq.n	800afa8 <rfalNfcPollCollResolution+0xa0>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcaPollerInitialize() );                       /* Initialize RFAL for NFC-A */
 800af60:	2544      	movs	r5, #68	@ 0x44
 800af62:	197c      	adds	r4, r7, r5
 800af64:	f001 fb84 	bl	800c670 <rfalNfcaPollerInitialize>
 800af68:	0003      	movs	r3, r0
 800af6a:	8023      	strh	r3, [r4, #0]
 800af6c:	197b      	adds	r3, r7, r5
 800af6e:	881b      	ldrh	r3, [r3, #0]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d003      	beq.n	800af7c <rfalNfcPollCollResolution+0x74>
 800af74:	197b      	adds	r3, r7, r5
 800af76:	881b      	ldrh	r3, [r3, #0]
 800af78:	f000 fb8d 	bl	800b696 <rfalNfcPollCollResolution+0x78e>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                          /* Turns the Field On and starts GT timer */
 800af7c:	2544      	movs	r5, #68	@ 0x44
 800af7e:	197c      	adds	r4, r7, r5
 800af80:	f7f6 fad4 	bl	800152c <rfalFieldOnAndStartGT>
 800af84:	0003      	movs	r3, r0
 800af86:	8023      	strh	r3, [r4, #0]
 800af88:	197b      	adds	r3, r7, r5
 800af8a:	881b      	ldrh	r3, [r3, #0]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d003      	beq.n	800af98 <rfalNfcPollCollResolution+0x90>
 800af90:	197b      	adds	r3, r7, r5
 800af92:	881b      	ldrh	r3, [r3, #0]
 800af94:	f000 fb7f 	bl	800b696 <rfalNfcPollCollResolution+0x78e>
            
            gNfcDev.isTechInit    = true;                                              /* Technology has been initialized */
 800af98:	4b95      	ldr	r3, [pc, #596]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800af9a:	4a96      	ldr	r2, [pc, #600]	@ (800b1f4 <rfalNfcPollCollResolution+0x2ec>)
 800af9c:	2101      	movs	r1, #1
 800af9e:	5499      	strb	r1, [r3, r2]
            gNfcDev.isOperOngoing = false;                                             /* No operation currently ongoing  */
 800afa0:	4b93      	ldr	r3, [pc, #588]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800afa2:	4a95      	ldr	r2, [pc, #596]	@ (800b1f8 <rfalNfcPollCollResolution+0x2f0>)
 800afa4:	2100      	movs	r1, #0
 800afa6:	5499      	strb	r1, [r3, r2]
        }
        
        if( !rfalIsGTExpired() )
 800afa8:	f7f6 faa6 	bl	80014f8 <rfalIsGTExpired>
 800afac:	0003      	movs	r3, r0
 800afae:	001a      	movs	r2, r3
 800afb0:	2301      	movs	r3, #1
 800afb2:	4053      	eors	r3, r2
 800afb4:	b2db      	uxtb	r3, r3
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d002      	beq.n	800afc0 <rfalNfcPollCollResolution+0xb8>
        {
            return RFAL_ERR_BUSY;
 800afba:	2302      	movs	r3, #2
 800afbc:	f000 fb6b 	bl	800b696 <rfalNfcPollCollResolution+0x78e>
        }
        
        if( !gNfcDev.isOperOngoing )
 800afc0:	4b8b      	ldr	r3, [pc, #556]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800afc2:	4a8d      	ldr	r2, [pc, #564]	@ (800b1f8 <rfalNfcPollCollResolution+0x2f0>)
 800afc4:	5c9b      	ldrb	r3, [r3, r2]
 800afc6:	2201      	movs	r2, #1
 800afc8:	4053      	eors	r3, r2
 800afca:	b2db      	uxtb	r3, r3
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d01e      	beq.n	800b00e <rfalNfcPollCollResolution+0x106>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcaPollerStartFullCollisionResolution( gNfcDev.disc.compMode, (gNfcDev.disc.devLimit - gNfcDev.devCnt), nfcaDevList, &devCnt ) );
 800afd0:	4b87      	ldr	r3, [pc, #540]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800afd2:	7c18      	ldrb	r0, [r3, #16]
 800afd4:	4b86      	ldr	r3, [pc, #536]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800afd6:	7e1a      	ldrb	r2, [r3, #24]
 800afd8:	4985      	ldr	r1, [pc, #532]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800afda:	23c4      	movs	r3, #196	@ 0xc4
 800afdc:	009b      	lsls	r3, r3, #2
 800afde:	5ccb      	ldrb	r3, [r1, r3]
 800afe0:	1ad3      	subs	r3, r2, r3
 800afe2:	b2d9      	uxtb	r1, r3
 800afe4:	2544      	movs	r5, #68	@ 0x44
 800afe6:	197c      	adds	r4, r7, r5
 800afe8:	4b84      	ldr	r3, [pc, #528]	@ (800b1fc <rfalNfcPollCollResolution+0x2f4>)
 800afea:	4a85      	ldr	r2, [pc, #532]	@ (800b200 <rfalNfcPollCollResolution+0x2f8>)
 800afec:	f001 fc00 	bl	800c7f0 <rfalNfcaPollerStartFullCollisionResolution>
 800aff0:	0003      	movs	r3, r0
 800aff2:	8023      	strh	r3, [r4, #0]
 800aff4:	197b      	adds	r3, r7, r5
 800aff6:	881b      	ldrh	r3, [r3, #0]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d002      	beq.n	800b002 <rfalNfcPollCollResolution+0xfa>
 800affc:	197b      	adds	r3, r7, r5
 800affe:	881b      	ldrh	r3, [r3, #0]
 800b000:	e349      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
         
            gNfcDev.isOperOngoing = true;
 800b002:	4b7b      	ldr	r3, [pc, #492]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b004:	4a7c      	ldr	r2, [pc, #496]	@ (800b1f8 <rfalNfcPollCollResolution+0x2f0>)
 800b006:	2101      	movs	r1, #1
 800b008:	5499      	strb	r1, [r3, r2]
            return RFAL_ERR_BUSY;
 800b00a:	2302      	movs	r3, #2
 800b00c:	e343      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
        }
        
        err = rfalNfcaPollerGetFullCollisionResolutionStatus();
 800b00e:	2544      	movs	r5, #68	@ 0x44
 800b010:	197c      	adds	r4, r7, r5
 800b012:	f001 fce5 	bl	800c9e0 <rfalNfcaPollerGetFullCollisionResolutionStatus>
 800b016:	0003      	movs	r3, r0
 800b018:	8023      	strh	r3, [r4, #0]
        if( err != RFAL_ERR_BUSY )
 800b01a:	0028      	movs	r0, r5
 800b01c:	183b      	adds	r3, r7, r0
 800b01e:	881b      	ldrh	r3, [r3, #0]
 800b020:	2b02      	cmp	r3, #2
 800b022:	d056      	beq.n	800b0d2 <rfalNfcPollCollResolution+0x1ca>
        {
            gNfcDev.isTechInit = false;
 800b024:	4b72      	ldr	r3, [pc, #456]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b026:	4a73      	ldr	r2, [pc, #460]	@ (800b1f4 <rfalNfcPollCollResolution+0x2ec>)
 800b028:	2100      	movs	r1, #0
 800b02a:	5499      	strb	r1, [r3, r2]
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_A;
 800b02c:	4b70      	ldr	r3, [pc, #448]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b02e:	889b      	ldrh	r3, [r3, #4]
 800b030:	2201      	movs	r2, #1
 800b032:	4393      	bics	r3, r2
 800b034:	b29a      	uxth	r2, r3
 800b036:	4b6e      	ldr	r3, [pc, #440]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b038:	809a      	strh	r2, [r3, #4]
            
            if( (err == RFAL_ERR_NONE) && (devCnt != 0U) )
 800b03a:	183b      	adds	r3, r7, r0
 800b03c:	881b      	ldrh	r3, [r3, #0]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d147      	bne.n	800b0d2 <rfalNfcPollCollResolution+0x1ca>
 800b042:	4b6e      	ldr	r3, [pc, #440]	@ (800b1fc <rfalNfcPollCollResolution+0x2f4>)
 800b044:	781b      	ldrb	r3, [r3, #0]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d043      	beq.n	800b0d2 <rfalNfcPollCollResolution+0x1ca>
            {
                for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfca list into global device list */
 800b04a:	2347      	movs	r3, #71	@ 0x47
 800b04c:	18fb      	adds	r3, r7, r3
 800b04e:	2200      	movs	r2, #0
 800b050:	701a      	strb	r2, [r3, #0]
 800b052:	e037      	b.n	800b0c4 <rfalNfcPollCollResolution+0x1bc>
                {
                    gNfcDev.devList[gNfcDev.devCnt].type     = RFAL_NFC_LISTEN_TYPE_NFCA;
 800b054:	4a66      	ldr	r2, [pc, #408]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b056:	23c4      	movs	r3, #196	@ 0xc4
 800b058:	009b      	lsls	r3, r3, #2
 800b05a:	5cd3      	ldrb	r3, [r2, r3]
 800b05c:	0018      	movs	r0, r3
 800b05e:	4a64      	ldr	r2, [pc, #400]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b060:	21b8      	movs	r1, #184	@ 0xb8
 800b062:	0003      	movs	r3, r0
 800b064:	011b      	lsls	r3, r3, #4
 800b066:	1a1b      	subs	r3, r3, r0
 800b068:	00db      	lsls	r3, r3, #3
 800b06a:	18d3      	adds	r3, r2, r3
 800b06c:	185b      	adds	r3, r3, r1
 800b06e:	2200      	movs	r2, #0
 800b070:	701a      	strb	r2, [r3, #0]
                    gNfcDev.devList[gNfcDev.devCnt].dev.nfca = nfcaDevList[i];
 800b072:	2547      	movs	r5, #71	@ 0x47
 800b074:	197b      	adds	r3, r7, r5
 800b076:	7818      	ldrb	r0, [r3, #0]
 800b078:	4a5d      	ldr	r2, [pc, #372]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b07a:	23c4      	movs	r3, #196	@ 0xc4
 800b07c:	009b      	lsls	r3, r3, #2
 800b07e:	5cd3      	ldrb	r3, [r2, r3]
 800b080:	001c      	movs	r4, r3
 800b082:	4a5b      	ldr	r2, [pc, #364]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b084:	21b8      	movs	r1, #184	@ 0xb8
 800b086:	0023      	movs	r3, r4
 800b088:	011b      	lsls	r3, r3, #4
 800b08a:	1b1b      	subs	r3, r3, r4
 800b08c:	00db      	lsls	r3, r3, #3
 800b08e:	18d3      	adds	r3, r2, r3
 800b090:	1859      	adds	r1, r3, r1
 800b092:	2401      	movs	r4, #1
 800b094:	4a5a      	ldr	r2, [pc, #360]	@ (800b200 <rfalNfcPollCollResolution+0x2f8>)
 800b096:	2316      	movs	r3, #22
 800b098:	4343      	muls	r3, r0
 800b09a:	1908      	adds	r0, r1, r4
 800b09c:	18d3      	adds	r3, r2, r3
 800b09e:	2216      	movs	r2, #22
 800b0a0:	0019      	movs	r1, r3
 800b0a2:	f003 fbc7 	bl	800e834 <memcpy>
                    gNfcDev.devCnt++;
 800b0a6:	4a52      	ldr	r2, [pc, #328]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b0a8:	23c4      	movs	r3, #196	@ 0xc4
 800b0aa:	009b      	lsls	r3, r3, #2
 800b0ac:	5cd3      	ldrb	r3, [r2, r3]
 800b0ae:	3301      	adds	r3, #1
 800b0b0:	b2d9      	uxtb	r1, r3
 800b0b2:	4a4f      	ldr	r2, [pc, #316]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b0b4:	23c4      	movs	r3, #196	@ 0xc4
 800b0b6:	009b      	lsls	r3, r3, #2
 800b0b8:	54d1      	strb	r1, [r2, r3]
                for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfca list into global device list */
 800b0ba:	197b      	adds	r3, r7, r5
 800b0bc:	781a      	ldrb	r2, [r3, #0]
 800b0be:	197b      	adds	r3, r7, r5
 800b0c0:	3201      	adds	r2, #1
 800b0c2:	701a      	strb	r2, [r3, #0]
 800b0c4:	4b4d      	ldr	r3, [pc, #308]	@ (800b1fc <rfalNfcPollCollResolution+0x2f4>)
 800b0c6:	781b      	ldrb	r3, [r3, #0]
 800b0c8:	2247      	movs	r2, #71	@ 0x47
 800b0ca:	18ba      	adds	r2, r7, r2
 800b0cc:	7812      	ldrb	r2, [r2, #0]
 800b0ce:	429a      	cmp	r2, r3
 800b0d0:	d3c0      	bcc.n	800b054 <rfalNfcPollCollResolution+0x14c>
                }
            }
        }
        
        return RFAL_ERR_BUSY;
 800b0d2:	2302      	movs	r3, #2
 800b0d4:	e2df      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
    
    /*******************************************************************************/
    /* NFC-B Collision Resolution                                                  */
    /*******************************************************************************/
#if RFAL_FEATURE_NFCB
    if( ((gNfcDev.techsFound & RFAL_NFC_POLL_TECH_B) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_B) != 0U) )   /* If a NFC-B device was found/detected, perform Collision Resolution */
 800b0d6:	4b46      	ldr	r3, [pc, #280]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b0d8:	885b      	ldrh	r3, [r3, #2]
 800b0da:	001a      	movs	r2, r3
 800b0dc:	2302      	movs	r3, #2
 800b0de:	4013      	ands	r3, r2
 800b0e0:	d100      	bne.n	800b0e4 <rfalNfcPollCollResolution+0x1dc>
 800b0e2:	e0d3      	b.n	800b28c <rfalNfcPollCollResolution+0x384>
 800b0e4:	4b42      	ldr	r3, [pc, #264]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b0e6:	889b      	ldrh	r3, [r3, #4]
 800b0e8:	001a      	movs	r2, r3
 800b0ea:	2302      	movs	r3, #2
 800b0ec:	4013      	ands	r3, r2
 800b0ee:	d100      	bne.n	800b0f2 <rfalNfcPollCollResolution+0x1ea>
 800b0f0:	e0cc      	b.n	800b28c <rfalNfcPollCollResolution+0x384>
    {
        static rfalNfcbListenDevice nfcbDevList[RFAL_NFC_MAX_DEVICES];
        
        if( !gNfcDev.isTechInit )
 800b0f2:	4b3f      	ldr	r3, [pc, #252]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b0f4:	4a3f      	ldr	r2, [pc, #252]	@ (800b1f4 <rfalNfcPollCollResolution+0x2ec>)
 800b0f6:	5c9b      	ldrb	r3, [r3, r2]
 800b0f8:	2201      	movs	r2, #1
 800b0fa:	4053      	eors	r3, r2
 800b0fc:	b2db      	uxtb	r3, r3
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d021      	beq.n	800b146 <rfalNfcPollCollResolution+0x23e>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcbPollerInitialize());                        /* Initialize RFAL for NFC-B */
 800b102:	2544      	movs	r5, #68	@ 0x44
 800b104:	197c      	adds	r4, r7, r5
 800b106:	f001 feef 	bl	800cee8 <rfalNfcbPollerInitialize>
 800b10a:	0003      	movs	r3, r0
 800b10c:	8023      	strh	r3, [r4, #0]
 800b10e:	197b      	adds	r3, r7, r5
 800b110:	881b      	ldrh	r3, [r3, #0]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d002      	beq.n	800b11c <rfalNfcPollCollResolution+0x214>
 800b116:	197b      	adds	r3, r7, r5
 800b118:	881b      	ldrh	r3, [r3, #0]
 800b11a:	e2bc      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                          /* Ensure GT again as other technologies have also been polled */
 800b11c:	2544      	movs	r5, #68	@ 0x44
 800b11e:	197c      	adds	r4, r7, r5
 800b120:	f7f6 fa04 	bl	800152c <rfalFieldOnAndStartGT>
 800b124:	0003      	movs	r3, r0
 800b126:	8023      	strh	r3, [r4, #0]
 800b128:	197b      	adds	r3, r7, r5
 800b12a:	881b      	ldrh	r3, [r3, #0]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d002      	beq.n	800b136 <rfalNfcPollCollResolution+0x22e>
 800b130:	197b      	adds	r3, r7, r5
 800b132:	881b      	ldrh	r3, [r3, #0]
 800b134:	e2af      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
            
            gNfcDev.isTechInit    = true;
 800b136:	4b2e      	ldr	r3, [pc, #184]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b138:	4a2e      	ldr	r2, [pc, #184]	@ (800b1f4 <rfalNfcPollCollResolution+0x2ec>)
 800b13a:	2101      	movs	r1, #1
 800b13c:	5499      	strb	r1, [r3, r2]
            gNfcDev.isOperOngoing = false;                                             /* No operation currently ongoing  */
 800b13e:	4b2c      	ldr	r3, [pc, #176]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b140:	4a2d      	ldr	r2, [pc, #180]	@ (800b1f8 <rfalNfcPollCollResolution+0x2f0>)
 800b142:	2100      	movs	r1, #0
 800b144:	5499      	strb	r1, [r3, r2]
        }
        
        if( !rfalIsGTExpired() )
 800b146:	f7f6 f9d7 	bl	80014f8 <rfalIsGTExpired>
 800b14a:	0003      	movs	r3, r0
 800b14c:	001a      	movs	r2, r3
 800b14e:	2301      	movs	r3, #1
 800b150:	4053      	eors	r3, r2
 800b152:	b2db      	uxtb	r3, r3
 800b154:	2b00      	cmp	r3, #0
 800b156:	d001      	beq.n	800b15c <rfalNfcPollCollResolution+0x254>
        {
            return RFAL_ERR_BUSY;
 800b158:	2302      	movs	r3, #2
 800b15a:	e29c      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
        }
        
        if( !gNfcDev.isOperOngoing )
 800b15c:	4b24      	ldr	r3, [pc, #144]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b15e:	4a26      	ldr	r2, [pc, #152]	@ (800b1f8 <rfalNfcPollCollResolution+0x2f0>)
 800b160:	5c9b      	ldrb	r3, [r3, r2]
 800b162:	2201      	movs	r2, #1
 800b164:	4053      	eors	r3, r2
 800b166:	b2db      	uxtb	r3, r3
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d01e      	beq.n	800b1aa <rfalNfcPollCollResolution+0x2a2>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcbPollerStartCollisionResolution( gNfcDev.disc.compMode, (gNfcDev.disc.devLimit - gNfcDev.devCnt), nfcbDevList, &devCnt ) );
 800b16c:	4b20      	ldr	r3, [pc, #128]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b16e:	7c18      	ldrb	r0, [r3, #16]
 800b170:	4b1f      	ldr	r3, [pc, #124]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b172:	7e1a      	ldrb	r2, [r3, #24]
 800b174:	491e      	ldr	r1, [pc, #120]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b176:	23c4      	movs	r3, #196	@ 0xc4
 800b178:	009b      	lsls	r3, r3, #2
 800b17a:	5ccb      	ldrb	r3, [r1, r3]
 800b17c:	1ad3      	subs	r3, r2, r3
 800b17e:	b2d9      	uxtb	r1, r3
 800b180:	2544      	movs	r5, #68	@ 0x44
 800b182:	197c      	adds	r4, r7, r5
 800b184:	4b1d      	ldr	r3, [pc, #116]	@ (800b1fc <rfalNfcPollCollResolution+0x2f4>)
 800b186:	4a1f      	ldr	r2, [pc, #124]	@ (800b204 <rfalNfcPollCollResolution+0x2fc>)
 800b188:	f002 f85e 	bl	800d248 <rfalNfcbPollerStartCollisionResolution>
 800b18c:	0003      	movs	r3, r0
 800b18e:	8023      	strh	r3, [r4, #0]
 800b190:	197b      	adds	r3, r7, r5
 800b192:	881b      	ldrh	r3, [r3, #0]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d002      	beq.n	800b19e <rfalNfcPollCollResolution+0x296>
 800b198:	197b      	adds	r3, r7, r5
 800b19a:	881b      	ldrh	r3, [r3, #0]
 800b19c:	e27b      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
         
            gNfcDev.isOperOngoing = true;
 800b19e:	4b14      	ldr	r3, [pc, #80]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b1a0:	4a15      	ldr	r2, [pc, #84]	@ (800b1f8 <rfalNfcPollCollResolution+0x2f0>)
 800b1a2:	2101      	movs	r1, #1
 800b1a4:	5499      	strb	r1, [r3, r2]
            return RFAL_ERR_BUSY;
 800b1a6:	2302      	movs	r3, #2
 800b1a8:	e275      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
        }
        
        err = rfalNfcbPollerGetCollisionResolutionStatus();
 800b1aa:	2544      	movs	r5, #68	@ 0x44
 800b1ac:	197c      	adds	r4, r7, r5
 800b1ae:	f002 f8d3 	bl	800d358 <rfalNfcbPollerGetCollisionResolutionStatus>
 800b1b2:	0003      	movs	r3, r0
 800b1b4:	8023      	strh	r3, [r4, #0]
        if( err != RFAL_ERR_BUSY )
 800b1b6:	0028      	movs	r0, r5
 800b1b8:	183b      	adds	r3, r7, r0
 800b1ba:	881b      	ldrh	r3, [r3, #0]
 800b1bc:	2b02      	cmp	r3, #2
 800b1be:	d063      	beq.n	800b288 <rfalNfcPollCollResolution+0x380>
        {
            gNfcDev.isTechInit = false;
 800b1c0:	4b0b      	ldr	r3, [pc, #44]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b1c2:	4a0c      	ldr	r2, [pc, #48]	@ (800b1f4 <rfalNfcPollCollResolution+0x2ec>)
 800b1c4:	2100      	movs	r1, #0
 800b1c6:	5499      	strb	r1, [r3, r2]
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_B;
 800b1c8:	4b09      	ldr	r3, [pc, #36]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b1ca:	889b      	ldrh	r3, [r3, #4]
 800b1cc:	2202      	movs	r2, #2
 800b1ce:	4393      	bics	r3, r2
 800b1d0:	b29a      	uxth	r2, r3
 800b1d2:	4b07      	ldr	r3, [pc, #28]	@ (800b1f0 <rfalNfcPollCollResolution+0x2e8>)
 800b1d4:	809a      	strh	r2, [r3, #4]
            
            if( (err == RFAL_ERR_NONE) && (devCnt != 0U) )
 800b1d6:	183b      	adds	r3, r7, r0
 800b1d8:	881b      	ldrh	r3, [r3, #0]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d154      	bne.n	800b288 <rfalNfcPollCollResolution+0x380>
 800b1de:	4b07      	ldr	r3, [pc, #28]	@ (800b1fc <rfalNfcPollCollResolution+0x2f4>)
 800b1e0:	781b      	ldrb	r3, [r3, #0]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d050      	beq.n	800b288 <rfalNfcPollCollResolution+0x380>
            {
                for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcb list into global device list */
 800b1e6:	2347      	movs	r3, #71	@ 0x47
 800b1e8:	18fb      	adds	r3, r7, r3
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	701a      	strb	r2, [r3, #0]
 800b1ee:	e044      	b.n	800b27a <rfalNfcPollCollResolution+0x372>
 800b1f0:	20000308 	.word	0x20000308
 800b1f4:	00000321 	.word	0x00000321
 800b1f8:	00000322 	.word	0x00000322
 800b1fc:	20000bb6 	.word	0x20000bb6
 800b200:	20000b48 	.word	0x20000b48
 800b204:	20000bb8 	.word	0x20000bb8
                {
                    gNfcDev.devList[gNfcDev.devCnt].type     = RFAL_NFC_LISTEN_TYPE_NFCB;
 800b208:	4ad0      	ldr	r2, [pc, #832]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b20a:	23c4      	movs	r3, #196	@ 0xc4
 800b20c:	009b      	lsls	r3, r3, #2
 800b20e:	5cd3      	ldrb	r3, [r2, r3]
 800b210:	0018      	movs	r0, r3
 800b212:	4ace      	ldr	r2, [pc, #824]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b214:	21b8      	movs	r1, #184	@ 0xb8
 800b216:	0003      	movs	r3, r0
 800b218:	011b      	lsls	r3, r3, #4
 800b21a:	1a1b      	subs	r3, r3, r0
 800b21c:	00db      	lsls	r3, r3, #3
 800b21e:	18d3      	adds	r3, r2, r3
 800b220:	185b      	adds	r3, r3, r1
 800b222:	2201      	movs	r2, #1
 800b224:	701a      	strb	r2, [r3, #0]
                    gNfcDev.devList[gNfcDev.devCnt].dev.nfcb = nfcbDevList[i];
 800b226:	2547      	movs	r5, #71	@ 0x47
 800b228:	197b      	adds	r3, r7, r5
 800b22a:	781a      	ldrb	r2, [r3, #0]
 800b22c:	49c7      	ldr	r1, [pc, #796]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b22e:	23c4      	movs	r3, #196	@ 0xc4
 800b230:	009b      	lsls	r3, r3, #2
 800b232:	5ccb      	ldrb	r3, [r1, r3]
 800b234:	001c      	movs	r4, r3
 800b236:	49c5      	ldr	r1, [pc, #788]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b238:	20b8      	movs	r0, #184	@ 0xb8
 800b23a:	0023      	movs	r3, r4
 800b23c:	011b      	lsls	r3, r3, #4
 800b23e:	1b1b      	subs	r3, r3, r4
 800b240:	00db      	lsls	r3, r3, #3
 800b242:	18cb      	adds	r3, r1, r3
 800b244:	1818      	adds	r0, r3, r0
 800b246:	2401      	movs	r4, #1
 800b248:	49c1      	ldr	r1, [pc, #772]	@ (800b550 <rfalNfcPollCollResolution+0x648>)
 800b24a:	0013      	movs	r3, r2
 800b24c:	011b      	lsls	r3, r3, #4
 800b24e:	1a9b      	subs	r3, r3, r2
 800b250:	1900      	adds	r0, r0, r4
 800b252:	18cb      	adds	r3, r1, r3
 800b254:	220f      	movs	r2, #15
 800b256:	0019      	movs	r1, r3
 800b258:	f003 faec 	bl	800e834 <memcpy>
                    gNfcDev.devCnt++;
 800b25c:	4abb      	ldr	r2, [pc, #748]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b25e:	23c4      	movs	r3, #196	@ 0xc4
 800b260:	009b      	lsls	r3, r3, #2
 800b262:	5cd3      	ldrb	r3, [r2, r3]
 800b264:	3301      	adds	r3, #1
 800b266:	b2d9      	uxtb	r1, r3
 800b268:	4ab8      	ldr	r2, [pc, #736]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b26a:	23c4      	movs	r3, #196	@ 0xc4
 800b26c:	009b      	lsls	r3, r3, #2
 800b26e:	54d1      	strb	r1, [r2, r3]
                for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcb list into global device list */
 800b270:	197b      	adds	r3, r7, r5
 800b272:	781a      	ldrb	r2, [r3, #0]
 800b274:	197b      	adds	r3, r7, r5
 800b276:	3201      	adds	r2, #1
 800b278:	701a      	strb	r2, [r3, #0]
 800b27a:	4bb6      	ldr	r3, [pc, #728]	@ (800b554 <rfalNfcPollCollResolution+0x64c>)
 800b27c:	781b      	ldrb	r3, [r3, #0]
 800b27e:	2247      	movs	r2, #71	@ 0x47
 800b280:	18ba      	adds	r2, r7, r2
 800b282:	7812      	ldrb	r2, [r2, #0]
 800b284:	429a      	cmp	r2, r3
 800b286:	d3bf      	bcc.n	800b208 <rfalNfcPollCollResolution+0x300>
                }
            }
        }
        
        return RFAL_ERR_BUSY;
 800b288:	2302      	movs	r3, #2
 800b28a:	e204      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
    
    /*******************************************************************************/
    /* NFC-V Collision Resolution                                                  */
    /*******************************************************************************/
#if RFAL_FEATURE_NFCV
    if( ((gNfcDev.techsFound & RFAL_NFC_POLL_TECH_V) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_V) != 0U) )  /* If a NFC-V device was found/detected, perform Collision Resolution */
 800b28c:	4baf      	ldr	r3, [pc, #700]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b28e:	885b      	ldrh	r3, [r3, #2]
 800b290:	001a      	movs	r2, r3
 800b292:	2308      	movs	r3, #8
 800b294:	4013      	ands	r3, r2
 800b296:	d100      	bne.n	800b29a <rfalNfcPollCollResolution+0x392>
 800b298:	e0a9      	b.n	800b3ee <rfalNfcPollCollResolution+0x4e6>
 800b29a:	4bac      	ldr	r3, [pc, #688]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b29c:	889b      	ldrh	r3, [r3, #4]
 800b29e:	001a      	movs	r2, r3
 800b2a0:	2308      	movs	r3, #8
 800b2a2:	4013      	ands	r3, r2
 800b2a4:	d100      	bne.n	800b2a8 <rfalNfcPollCollResolution+0x3a0>
 800b2a6:	e0a2      	b.n	800b3ee <rfalNfcPollCollResolution+0x4e6>
    {
        rfalNfcvListenDevice nfcvDevList[RFAL_NFC_MAX_DEVICES];
        
        if( !gNfcDev.isTechInit )
 800b2a8:	4ba8      	ldr	r3, [pc, #672]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b2aa:	4aab      	ldr	r2, [pc, #684]	@ (800b558 <rfalNfcPollCollResolution+0x650>)
 800b2ac:	5c9b      	ldrb	r3, [r3, r2]
 800b2ae:	2201      	movs	r2, #1
 800b2b0:	4053      	eors	r3, r2
 800b2b2:	b2db      	uxtb	r3, r3
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d01f      	beq.n	800b2f8 <rfalNfcPollCollResolution+0x3f0>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcvPollerInitialize());                       /* Initialize RFAL for NFC-V */
 800b2b8:	2544      	movs	r5, #68	@ 0x44
 800b2ba:	197c      	adds	r4, r7, r5
 800b2bc:	f002 fa4e 	bl	800d75c <rfalNfcvPollerInitialize>
 800b2c0:	0003      	movs	r3, r0
 800b2c2:	8023      	strh	r3, [r4, #0]
 800b2c4:	002a      	movs	r2, r5
 800b2c6:	18bb      	adds	r3, r7, r2
 800b2c8:	881b      	ldrh	r3, [r3, #0]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d002      	beq.n	800b2d4 <rfalNfcPollCollResolution+0x3cc>
 800b2ce:	18bb      	adds	r3, r7, r2
 800b2d0:	881b      	ldrh	r3, [r3, #0]
 800b2d2:	e1e0      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* Ensure GT again as other technologies have also been polled */
 800b2d4:	2544      	movs	r5, #68	@ 0x44
 800b2d6:	197c      	adds	r4, r7, r5
 800b2d8:	f7f6 f928 	bl	800152c <rfalFieldOnAndStartGT>
 800b2dc:	0003      	movs	r3, r0
 800b2de:	8023      	strh	r3, [r4, #0]
 800b2e0:	002a      	movs	r2, r5
 800b2e2:	18bb      	adds	r3, r7, r2
 800b2e4:	881b      	ldrh	r3, [r3, #0]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d002      	beq.n	800b2f0 <rfalNfcPollCollResolution+0x3e8>
 800b2ea:	18bb      	adds	r3, r7, r2
 800b2ec:	881b      	ldrh	r3, [r3, #0]
 800b2ee:	e1d2      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
            gNfcDev.isTechInit = true;
 800b2f0:	4b96      	ldr	r3, [pc, #600]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b2f2:	4a99      	ldr	r2, [pc, #612]	@ (800b558 <rfalNfcPollCollResolution+0x650>)
 800b2f4:	2101      	movs	r1, #1
 800b2f6:	5499      	strb	r1, [r3, r2]
        }
        
        if( !rfalIsGTExpired() )
 800b2f8:	f7f6 f8fe 	bl	80014f8 <rfalIsGTExpired>
 800b2fc:	0003      	movs	r3, r0
 800b2fe:	001a      	movs	r2, r3
 800b300:	2301      	movs	r3, #1
 800b302:	4053      	eors	r3, r2
 800b304:	b2db      	uxtb	r3, r3
 800b306:	2b00      	cmp	r3, #0
 800b308:	d001      	beq.n	800b30e <rfalNfcPollCollResolution+0x406>
        {
            return RFAL_ERR_BUSY;
 800b30a:	2302      	movs	r3, #2
 800b30c:	e1c3      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
        }
        
        devCnt             = 0;
 800b30e:	4b91      	ldr	r3, [pc, #580]	@ (800b554 <rfalNfcPollCollResolution+0x64c>)
 800b310:	2200      	movs	r2, #0
 800b312:	701a      	strb	r2, [r3, #0]
        gNfcDev.isTechInit = false;
 800b314:	4b8d      	ldr	r3, [pc, #564]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b316:	4a90      	ldr	r2, [pc, #576]	@ (800b558 <rfalNfcPollCollResolution+0x650>)
 800b318:	2100      	movs	r1, #0
 800b31a:	5499      	strb	r1, [r3, r2]
        gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_V;
 800b31c:	4b8b      	ldr	r3, [pc, #556]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b31e:	889b      	ldrh	r3, [r3, #4]
 800b320:	2208      	movs	r2, #8
 800b322:	4393      	bics	r3, r2
 800b324:	b29a      	uxth	r2, r3
 800b326:	4b89      	ldr	r3, [pc, #548]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b328:	809a      	strh	r2, [r3, #4]
        
        
        err = rfalNfcvPollerCollisionResolution( RFAL_COMPLIANCE_MODE_NFC, (gNfcDev.disc.devLimit - gNfcDev.devCnt), nfcvDevList, &devCnt );
 800b32a:	4b88      	ldr	r3, [pc, #544]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b32c:	7e1a      	ldrb	r2, [r3, #24]
 800b32e:	4987      	ldr	r1, [pc, #540]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b330:	23c4      	movs	r3, #196	@ 0xc4
 800b332:	009b      	lsls	r3, r3, #2
 800b334:	5ccb      	ldrb	r3, [r1, r3]
 800b336:	1ad3      	subs	r3, r2, r3
 800b338:	b2d9      	uxtb	r1, r3
 800b33a:	2544      	movs	r5, #68	@ 0x44
 800b33c:	197c      	adds	r4, r7, r5
 800b33e:	4b85      	ldr	r3, [pc, #532]	@ (800b554 <rfalNfcPollCollResolution+0x64c>)
 800b340:	003a      	movs	r2, r7
 800b342:	2000      	movs	r0, #0
 800b344:	f002 fae9 	bl	800d91a <rfalNfcvPollerCollisionResolution>
 800b348:	0003      	movs	r3, r0
 800b34a:	8023      	strh	r3, [r4, #0]
        if( (err == RFAL_ERR_NONE) && (devCnt != 0U) )
 800b34c:	197b      	adds	r3, r7, r5
 800b34e:	881b      	ldrh	r3, [r3, #0]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d14a      	bne.n	800b3ea <rfalNfcPollCollResolution+0x4e2>
 800b354:	4b7f      	ldr	r3, [pc, #508]	@ (800b554 <rfalNfcPollCollResolution+0x64c>)
 800b356:	781b      	ldrb	r3, [r3, #0]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d046      	beq.n	800b3ea <rfalNfcPollCollResolution+0x4e2>
        {
            for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcf list into global device list */
 800b35c:	2347      	movs	r3, #71	@ 0x47
 800b35e:	18fb      	adds	r3, r7, r3
 800b360:	2200      	movs	r2, #0
 800b362:	701a      	strb	r2, [r3, #0]
 800b364:	e03a      	b.n	800b3dc <rfalNfcPollCollResolution+0x4d4>
            {
                gNfcDev.devList[gNfcDev.devCnt].type     = RFAL_NFC_LISTEN_TYPE_NFCV;
 800b366:	4a79      	ldr	r2, [pc, #484]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b368:	23c4      	movs	r3, #196	@ 0xc4
 800b36a:	009b      	lsls	r3, r3, #2
 800b36c:	5cd3      	ldrb	r3, [r2, r3]
 800b36e:	0018      	movs	r0, r3
 800b370:	4a76      	ldr	r2, [pc, #472]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b372:	21b8      	movs	r1, #184	@ 0xb8
 800b374:	0003      	movs	r3, r0
 800b376:	011b      	lsls	r3, r3, #4
 800b378:	1a1b      	subs	r3, r3, r0
 800b37a:	00db      	lsls	r3, r3, #3
 800b37c:	18d3      	adds	r3, r2, r3
 800b37e:	185b      	adds	r3, r3, r1
 800b380:	2203      	movs	r2, #3
 800b382:	701a      	strb	r2, [r3, #0]
                gNfcDev.devList[gNfcDev.devCnt].dev.nfcv = nfcvDevList[i];
 800b384:	2547      	movs	r5, #71	@ 0x47
 800b386:	197b      	adds	r3, r7, r5
 800b388:	781a      	ldrb	r2, [r3, #0]
 800b38a:	4970      	ldr	r1, [pc, #448]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b38c:	23c4      	movs	r3, #196	@ 0xc4
 800b38e:	009b      	lsls	r3, r3, #2
 800b390:	5ccb      	ldrb	r3, [r1, r3]
 800b392:	001c      	movs	r4, r3
 800b394:	496d      	ldr	r1, [pc, #436]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b396:	20b8      	movs	r0, #184	@ 0xb8
 800b398:	0023      	movs	r3, r4
 800b39a:	011b      	lsls	r3, r3, #4
 800b39c:	1b1b      	subs	r3, r3, r4
 800b39e:	00db      	lsls	r3, r3, #3
 800b3a0:	18cb      	adds	r3, r1, r3
 800b3a2:	1818      	adds	r0, r3, r0
 800b3a4:	2401      	movs	r4, #1
 800b3a6:	0039      	movs	r1, r7
 800b3a8:	0013      	movs	r3, r2
 800b3aa:	005b      	lsls	r3, r3, #1
 800b3ac:	189b      	adds	r3, r3, r2
 800b3ae:	009b      	lsls	r3, r3, #2
 800b3b0:	189b      	adds	r3, r3, r2
 800b3b2:	1900      	adds	r0, r0, r4
 800b3b4:	18cb      	adds	r3, r1, r3
 800b3b6:	220d      	movs	r2, #13
 800b3b8:	0019      	movs	r1, r3
 800b3ba:	f003 fa3b 	bl	800e834 <memcpy>
                gNfcDev.devCnt++;
 800b3be:	4a63      	ldr	r2, [pc, #396]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b3c0:	23c4      	movs	r3, #196	@ 0xc4
 800b3c2:	009b      	lsls	r3, r3, #2
 800b3c4:	5cd3      	ldrb	r3, [r2, r3]
 800b3c6:	3301      	adds	r3, #1
 800b3c8:	b2d9      	uxtb	r1, r3
 800b3ca:	4a60      	ldr	r2, [pc, #384]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b3cc:	23c4      	movs	r3, #196	@ 0xc4
 800b3ce:	009b      	lsls	r3, r3, #2
 800b3d0:	54d1      	strb	r1, [r2, r3]
            for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcf list into global device list */
 800b3d2:	197b      	adds	r3, r7, r5
 800b3d4:	781a      	ldrb	r2, [r3, #0]
 800b3d6:	197b      	adds	r3, r7, r5
 800b3d8:	3201      	adds	r2, #1
 800b3da:	701a      	strb	r2, [r3, #0]
 800b3dc:	4b5d      	ldr	r3, [pc, #372]	@ (800b554 <rfalNfcPollCollResolution+0x64c>)
 800b3de:	781b      	ldrb	r3, [r3, #0]
 800b3e0:	2247      	movs	r2, #71	@ 0x47
 800b3e2:	18ba      	adds	r2, r7, r2
 800b3e4:	7812      	ldrb	r2, [r2, #0]
 800b3e6:	429a      	cmp	r2, r3
 800b3e8:	d3bd      	bcc.n	800b366 <rfalNfcPollCollResolution+0x45e>
            }
        }
        
        return RFAL_ERR_BUSY;
 800b3ea:	2302      	movs	r3, #2
 800b3ec:	e153      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
    
    /*******************************************************************************/
    /* ST25TB Collision Resolution                                                 */
    /*******************************************************************************/
#if RFAL_FEATURE_ST25TB
    if( ((gNfcDev.techsFound & RFAL_NFC_POLL_TECH_ST25TB) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_ST25TB) != 0U) ) /* If a ST25TB device was found/detected, perform Collision Resolution */
 800b3ee:	4b57      	ldr	r3, [pc, #348]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b3f0:	885b      	ldrh	r3, [r3, #2]
 800b3f2:	001a      	movs	r2, r3
 800b3f4:	2320      	movs	r3, #32
 800b3f6:	4013      	ands	r3, r2
 800b3f8:	d100      	bne.n	800b3fc <rfalNfcPollCollResolution+0x4f4>
 800b3fa:	e0af      	b.n	800b55c <rfalNfcPollCollResolution+0x654>
 800b3fc:	4b53      	ldr	r3, [pc, #332]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b3fe:	889b      	ldrh	r3, [r3, #4]
 800b400:	001a      	movs	r2, r3
 800b402:	2320      	movs	r3, #32
 800b404:	4013      	ands	r3, r2
 800b406:	d100      	bne.n	800b40a <rfalNfcPollCollResolution+0x502>
 800b408:	e0a8      	b.n	800b55c <rfalNfcPollCollResolution+0x654>
    {
        rfalSt25tbListenDevice st25tbDevList[RFAL_NFC_MAX_DEVICES];
        
        if( !gNfcDev.isTechInit )
 800b40a:	4b50      	ldr	r3, [pc, #320]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b40c:	4a52      	ldr	r2, [pc, #328]	@ (800b558 <rfalNfcPollCollResolution+0x650>)
 800b40e:	5c9b      	ldrb	r3, [r3, r2]
 800b410:	2201      	movs	r2, #1
 800b412:	4053      	eors	r3, r2
 800b414:	b2db      	uxtb	r3, r3
 800b416:	2b00      	cmp	r3, #0
 800b418:	d01e      	beq.n	800b458 <rfalNfcPollCollResolution+0x550>
        {
            RFAL_EXIT_ON_ERR( err, rfalSt25tbPollerInitialize() );                    /* Initialize RFAL for ST25TB */
 800b41a:	2544      	movs	r5, #68	@ 0x44
 800b41c:	197c      	adds	r4, r7, r5
 800b41e:	f002 fd0b 	bl	800de38 <rfalSt25tbPollerInitialize>
 800b422:	0003      	movs	r3, r0
 800b424:	8023      	strh	r3, [r4, #0]
 800b426:	002a      	movs	r2, r5
 800b428:	18bb      	adds	r3, r7, r2
 800b42a:	881b      	ldrh	r3, [r3, #0]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d002      	beq.n	800b436 <rfalNfcPollCollResolution+0x52e>
 800b430:	18bb      	adds	r3, r7, r2
 800b432:	881b      	ldrh	r3, [r3, #0]
 800b434:	e12f      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                         /* Ensure GT again as other technologies have also been polled */
 800b436:	2544      	movs	r5, #68	@ 0x44
 800b438:	197c      	adds	r4, r7, r5
 800b43a:	f7f6 f877 	bl	800152c <rfalFieldOnAndStartGT>
 800b43e:	0003      	movs	r3, r0
 800b440:	8023      	strh	r3, [r4, #0]
 800b442:	197b      	adds	r3, r7, r5
 800b444:	881b      	ldrh	r3, [r3, #0]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d002      	beq.n	800b450 <rfalNfcPollCollResolution+0x548>
 800b44a:	197b      	adds	r3, r7, r5
 800b44c:	881b      	ldrh	r3, [r3, #0]
 800b44e:	e122      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
            gNfcDev.isTechInit = true;
 800b450:	4b3e      	ldr	r3, [pc, #248]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b452:	4a41      	ldr	r2, [pc, #260]	@ (800b558 <rfalNfcPollCollResolution+0x650>)
 800b454:	2101      	movs	r1, #1
 800b456:	5499      	strb	r1, [r3, r2]
        }
        
        if( !rfalIsGTExpired() )
 800b458:	f7f6 f84e 	bl	80014f8 <rfalIsGTExpired>
 800b45c:	0003      	movs	r3, r0
 800b45e:	001a      	movs	r2, r3
 800b460:	2301      	movs	r3, #1
 800b462:	4053      	eors	r3, r2
 800b464:	b2db      	uxtb	r3, r3
 800b466:	2b00      	cmp	r3, #0
 800b468:	d001      	beq.n	800b46e <rfalNfcPollCollResolution+0x566>
        {
            return RFAL_ERR_BUSY;
 800b46a:	2302      	movs	r3, #2
 800b46c:	e113      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
        }
        
        devCnt             = 0;
 800b46e:	4b39      	ldr	r3, [pc, #228]	@ (800b554 <rfalNfcPollCollResolution+0x64c>)
 800b470:	2200      	movs	r2, #0
 800b472:	701a      	strb	r2, [r3, #0]
        gNfcDev.isTechInit = false;
 800b474:	4b35      	ldr	r3, [pc, #212]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b476:	4a38      	ldr	r2, [pc, #224]	@ (800b558 <rfalNfcPollCollResolution+0x650>)
 800b478:	2100      	movs	r1, #0
 800b47a:	5499      	strb	r1, [r3, r2]
        gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_ST25TB;
 800b47c:	4b33      	ldr	r3, [pc, #204]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b47e:	889b      	ldrh	r3, [r3, #4]
 800b480:	2220      	movs	r2, #32
 800b482:	4393      	bics	r3, r2
 800b484:	b29a      	uxth	r2, r3
 800b486:	4b31      	ldr	r3, [pc, #196]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b488:	809a      	strh	r2, [r3, #4]
        
        
        err = rfalSt25tbPollerCollisionResolution( (gNfcDev.disc.devLimit - gNfcDev.devCnt), st25tbDevList, &devCnt );
 800b48a:	4b30      	ldr	r3, [pc, #192]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b48c:	7e1a      	ldrb	r2, [r3, #24]
 800b48e:	492f      	ldr	r1, [pc, #188]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b490:	23c4      	movs	r3, #196	@ 0xc4
 800b492:	009b      	lsls	r3, r3, #2
 800b494:	5ccb      	ldrb	r3, [r1, r3]
 800b496:	1ad3      	subs	r3, r2, r3
 800b498:	b2db      	uxtb	r3, r3
 800b49a:	2544      	movs	r5, #68	@ 0x44
 800b49c:	197c      	adds	r4, r7, r5
 800b49e:	4a2d      	ldr	r2, [pc, #180]	@ (800b554 <rfalNfcPollCollResolution+0x64c>)
 800b4a0:	0039      	movs	r1, r7
 800b4a2:	0018      	movs	r0, r3
 800b4a4:	f002 fe08 	bl	800e0b8 <rfalSt25tbPollerCollisionResolution>
 800b4a8:	0003      	movs	r3, r0
 800b4aa:	8023      	strh	r3, [r4, #0]
        if( (err == RFAL_ERR_NONE) && (devCnt != 0U) )
 800b4ac:	197b      	adds	r3, r7, r5
 800b4ae:	881b      	ldrh	r3, [r3, #0]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d149      	bne.n	800b548 <rfalNfcPollCollResolution+0x640>
 800b4b4:	4b27      	ldr	r3, [pc, #156]	@ (800b554 <rfalNfcPollCollResolution+0x64c>)
 800b4b6:	781b      	ldrb	r3, [r3, #0]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d045      	beq.n	800b548 <rfalNfcPollCollResolution+0x640>
        {
            for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcf list into global device list */
 800b4bc:	2347      	movs	r3, #71	@ 0x47
 800b4be:	18fb      	adds	r3, r7, r3
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	701a      	strb	r2, [r3, #0]
 800b4c4:	e039      	b.n	800b53a <rfalNfcPollCollResolution+0x632>
            {
                gNfcDev.devList[gNfcDev.devCnt].type       = RFAL_NFC_LISTEN_TYPE_ST25TB;
 800b4c6:	4a21      	ldr	r2, [pc, #132]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b4c8:	23c4      	movs	r3, #196	@ 0xc4
 800b4ca:	009b      	lsls	r3, r3, #2
 800b4cc:	5cd3      	ldrb	r3, [r2, r3]
 800b4ce:	0018      	movs	r0, r3
 800b4d0:	4a1e      	ldr	r2, [pc, #120]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b4d2:	21b8      	movs	r1, #184	@ 0xb8
 800b4d4:	0003      	movs	r3, r0
 800b4d6:	011b      	lsls	r3, r3, #4
 800b4d8:	1a1b      	subs	r3, r3, r0
 800b4da:	00db      	lsls	r3, r3, #3
 800b4dc:	18d3      	adds	r3, r2, r3
 800b4de:	185b      	adds	r3, r3, r1
 800b4e0:	2204      	movs	r2, #4
 800b4e2:	701a      	strb	r2, [r3, #0]
                gNfcDev.devList[gNfcDev.devCnt].dev.st25tb = st25tbDevList[i];
 800b4e4:	2547      	movs	r5, #71	@ 0x47
 800b4e6:	197b      	adds	r3, r7, r5
 800b4e8:	781a      	ldrb	r2, [r3, #0]
 800b4ea:	4918      	ldr	r1, [pc, #96]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b4ec:	23c4      	movs	r3, #196	@ 0xc4
 800b4ee:	009b      	lsls	r3, r3, #2
 800b4f0:	5ccb      	ldrb	r3, [r1, r3]
 800b4f2:	001c      	movs	r4, r3
 800b4f4:	4915      	ldr	r1, [pc, #84]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b4f6:	20b8      	movs	r0, #184	@ 0xb8
 800b4f8:	0023      	movs	r3, r4
 800b4fa:	011b      	lsls	r3, r3, #4
 800b4fc:	1b1b      	subs	r3, r3, r4
 800b4fe:	00db      	lsls	r3, r3, #3
 800b500:	18cb      	adds	r3, r1, r3
 800b502:	1818      	adds	r0, r3, r0
 800b504:	2401      	movs	r4, #1
 800b506:	0039      	movs	r1, r7
 800b508:	0013      	movs	r3, r2
 800b50a:	009b      	lsls	r3, r3, #2
 800b50c:	189b      	adds	r3, r3, r2
 800b50e:	005b      	lsls	r3, r3, #1
 800b510:	1900      	adds	r0, r0, r4
 800b512:	18cb      	adds	r3, r1, r3
 800b514:	220a      	movs	r2, #10
 800b516:	0019      	movs	r1, r3
 800b518:	f003 f98c 	bl	800e834 <memcpy>
                gNfcDev.devCnt++;
 800b51c:	4a0b      	ldr	r2, [pc, #44]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b51e:	23c4      	movs	r3, #196	@ 0xc4
 800b520:	009b      	lsls	r3, r3, #2
 800b522:	5cd3      	ldrb	r3, [r2, r3]
 800b524:	3301      	adds	r3, #1
 800b526:	b2d9      	uxtb	r1, r3
 800b528:	4a08      	ldr	r2, [pc, #32]	@ (800b54c <rfalNfcPollCollResolution+0x644>)
 800b52a:	23c4      	movs	r3, #196	@ 0xc4
 800b52c:	009b      	lsls	r3, r3, #2
 800b52e:	54d1      	strb	r1, [r2, r3]
            for( i=0; i<devCnt; i++ )                                                 /* Copy devices found form local Nfcf list into global device list */
 800b530:	197b      	adds	r3, r7, r5
 800b532:	781a      	ldrb	r2, [r3, #0]
 800b534:	197b      	adds	r3, r7, r5
 800b536:	3201      	adds	r2, #1
 800b538:	701a      	strb	r2, [r3, #0]
 800b53a:	4b06      	ldr	r3, [pc, #24]	@ (800b554 <rfalNfcPollCollResolution+0x64c>)
 800b53c:	781b      	ldrb	r3, [r3, #0]
 800b53e:	2247      	movs	r2, #71	@ 0x47
 800b540:	18ba      	adds	r2, r7, r2
 800b542:	7812      	ldrb	r2, [r2, #0]
 800b544:	429a      	cmp	r2, r3
 800b546:	d3be      	bcc.n	800b4c6 <rfalNfcPollCollResolution+0x5be>
            }
        }
        
        return RFAL_ERR_BUSY;
 800b548:	2302      	movs	r3, #2
 800b54a:	e0a4      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
 800b54c:	20000308 	.word	0x20000308
 800b550:	20000bb8 	.word	0x20000bb8
 800b554:	20000bb6 	.word	0x20000bb6
 800b558:	00000321 	.word	0x00000321
    
    
    /*******************************************************************************/
    /* Proprietary NFC Collision Resolution                                        */
    /*******************************************************************************/
    if( ((gNfcDev.techsFound & RFAL_NFC_POLL_TECH_PROP) != 0U) && ((gNfcDev.techs2do & RFAL_NFC_POLL_TECH_PROP) != 0U) )   /* If a device was found/detected, perform Collision Resolution */
 800b55c:	4b50      	ldr	r3, [pc, #320]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b55e:	885b      	ldrh	r3, [r3, #2]
 800b560:	001a      	movs	r2, r3
 800b562:	2340      	movs	r3, #64	@ 0x40
 800b564:	4013      	ands	r3, r2
 800b566:	d100      	bne.n	800b56a <rfalNfcPollCollResolution+0x662>
 800b568:	e094      	b.n	800b694 <rfalNfcPollCollResolution+0x78c>
 800b56a:	4b4d      	ldr	r3, [pc, #308]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b56c:	889b      	ldrh	r3, [r3, #4]
 800b56e:	001a      	movs	r2, r3
 800b570:	2340      	movs	r3, #64	@ 0x40
 800b572:	4013      	ands	r3, r2
 800b574:	d100      	bne.n	800b578 <rfalNfcPollCollResolution+0x670>
 800b576:	e08d      	b.n	800b694 <rfalNfcPollCollResolution+0x78c>
    {
        if( !gNfcDev.isTechInit )
 800b578:	4b49      	ldr	r3, [pc, #292]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b57a:	4a4a      	ldr	r2, [pc, #296]	@ (800b6a4 <rfalNfcPollCollResolution+0x79c>)
 800b57c:	5c9b      	ldrb	r3, [r3, r2]
 800b57e:	2201      	movs	r2, #1
 800b580:	4053      	eors	r3, r2
 800b582:	b2db      	uxtb	r3, r3
 800b584:	2b00      	cmp	r3, #0
 800b586:	d02a      	beq.n	800b5de <rfalNfcPollCollResolution+0x6d6>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcpCbPollerInitialize() );                     /* Initialize RFAL for Proprietary NFC */
 800b588:	4b45      	ldr	r3, [pc, #276]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b58a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d005      	beq.n	800b59c <rfalNfcPollCollResolution+0x694>
 800b590:	4b43      	ldr	r3, [pc, #268]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b594:	4798      	blx	r3
 800b596:	0003      	movs	r3, r0
 800b598:	001a      	movs	r2, r3
 800b59a:	e000      	b.n	800b59e <rfalNfcPollCollResolution+0x696>
 800b59c:	2218      	movs	r2, #24
 800b59e:	2144      	movs	r1, #68	@ 0x44
 800b5a0:	187b      	adds	r3, r7, r1
 800b5a2:	801a      	strh	r2, [r3, #0]
 800b5a4:	000a      	movs	r2, r1
 800b5a6:	18bb      	adds	r3, r7, r2
 800b5a8:	881b      	ldrh	r3, [r3, #0]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d002      	beq.n	800b5b4 <rfalNfcPollCollResolution+0x6ac>
 800b5ae:	18bb      	adds	r3, r7, r2
 800b5b0:	881b      	ldrh	r3, [r3, #0]
 800b5b2:	e070      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
            RFAL_EXIT_ON_ERR( err, rfalFieldOnAndStartGT() );                          /* Turns the Field On and starts GT timer */
 800b5b4:	2544      	movs	r5, #68	@ 0x44
 800b5b6:	197c      	adds	r4, r7, r5
 800b5b8:	f7f5 ffb8 	bl	800152c <rfalFieldOnAndStartGT>
 800b5bc:	0003      	movs	r3, r0
 800b5be:	8023      	strh	r3, [r4, #0]
 800b5c0:	197b      	adds	r3, r7, r5
 800b5c2:	881b      	ldrh	r3, [r3, #0]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d002      	beq.n	800b5ce <rfalNfcPollCollResolution+0x6c6>
 800b5c8:	197b      	adds	r3, r7, r5
 800b5ca:	881b      	ldrh	r3, [r3, #0]
 800b5cc:	e063      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
            
            gNfcDev.isTechInit    = true;                                              /* Technology has been initialized */
 800b5ce:	4b34      	ldr	r3, [pc, #208]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b5d0:	4a34      	ldr	r2, [pc, #208]	@ (800b6a4 <rfalNfcPollCollResolution+0x79c>)
 800b5d2:	2101      	movs	r1, #1
 800b5d4:	5499      	strb	r1, [r3, r2]
            gNfcDev.isOperOngoing = false;                                             /* No operation currently ongoing  */
 800b5d6:	4b32      	ldr	r3, [pc, #200]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b5d8:	4a33      	ldr	r2, [pc, #204]	@ (800b6a8 <rfalNfcPollCollResolution+0x7a0>)
 800b5da:	2100      	movs	r1, #0
 800b5dc:	5499      	strb	r1, [r3, r2]
        }
        
        if( !rfalIsGTExpired() )
 800b5de:	f7f5 ff8b 	bl	80014f8 <rfalIsGTExpired>
 800b5e2:	0003      	movs	r3, r0
 800b5e4:	001a      	movs	r2, r3
 800b5e6:	2301      	movs	r3, #1
 800b5e8:	4053      	eors	r3, r2
 800b5ea:	b2db      	uxtb	r3, r3
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d001      	beq.n	800b5f4 <rfalNfcPollCollResolution+0x6ec>
        {
            return RFAL_ERR_BUSY;
 800b5f0:	2302      	movs	r3, #2
 800b5f2:	e050      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
        }
        
        if( !gNfcDev.isOperOngoing )
 800b5f4:	4b2a      	ldr	r3, [pc, #168]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b5f6:	4a2c      	ldr	r2, [pc, #176]	@ (800b6a8 <rfalNfcPollCollResolution+0x7a0>)
 800b5f8:	5c9b      	ldrb	r3, [r3, r2]
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	4053      	eors	r3, r2
 800b5fe:	b2db      	uxtb	r3, r3
 800b600:	2b00      	cmp	r3, #0
 800b602:	d01b      	beq.n	800b63c <rfalNfcPollCollResolution+0x734>
        {
            RFAL_EXIT_ON_ERR( err, rfalNfcpCbPollerStartCollisionResolution() );
 800b604:	4b26      	ldr	r3, [pc, #152]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b606:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d005      	beq.n	800b618 <rfalNfcPollCollResolution+0x710>
 800b60c:	4b24      	ldr	r3, [pc, #144]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b60e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b610:	4798      	blx	r3
 800b612:	0003      	movs	r3, r0
 800b614:	001a      	movs	r2, r3
 800b616:	e000      	b.n	800b61a <rfalNfcPollCollResolution+0x712>
 800b618:	2218      	movs	r2, #24
 800b61a:	2144      	movs	r1, #68	@ 0x44
 800b61c:	187b      	adds	r3, r7, r1
 800b61e:	801a      	strh	r2, [r3, #0]
 800b620:	000a      	movs	r2, r1
 800b622:	18bb      	adds	r3, r7, r2
 800b624:	881b      	ldrh	r3, [r3, #0]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d002      	beq.n	800b630 <rfalNfcPollCollResolution+0x728>
 800b62a:	18bb      	adds	r3, r7, r2
 800b62c:	881b      	ldrh	r3, [r3, #0]
 800b62e:	e032      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
         
            gNfcDev.isOperOngoing = true;
 800b630:	4b1b      	ldr	r3, [pc, #108]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b632:	4a1d      	ldr	r2, [pc, #116]	@ (800b6a8 <rfalNfcPollCollResolution+0x7a0>)
 800b634:	2101      	movs	r1, #1
 800b636:	5499      	strb	r1, [r3, r2]
            return RFAL_ERR_BUSY;
 800b638:	2302      	movs	r3, #2
 800b63a:	e02c      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
        }
        
        err = rfalNfcpCbPollerGetCollisionResolutionStatus();
 800b63c:	4b18      	ldr	r3, [pc, #96]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b63e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b640:	2b00      	cmp	r3, #0
 800b642:	d005      	beq.n	800b650 <rfalNfcPollCollResolution+0x748>
 800b644:	4b16      	ldr	r3, [pc, #88]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b646:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b648:	4798      	blx	r3
 800b64a:	0003      	movs	r3, r0
 800b64c:	001a      	movs	r2, r3
 800b64e:	e000      	b.n	800b652 <rfalNfcPollCollResolution+0x74a>
 800b650:	2218      	movs	r2, #24
 800b652:	2044      	movs	r0, #68	@ 0x44
 800b654:	183b      	adds	r3, r7, r0
 800b656:	801a      	strh	r2, [r3, #0]
        if( err != RFAL_ERR_BUSY )
 800b658:	183b      	adds	r3, r7, r0
 800b65a:	881b      	ldrh	r3, [r3, #0]
 800b65c:	2b02      	cmp	r3, #2
 800b65e:	d017      	beq.n	800b690 <rfalNfcPollCollResolution+0x788>
        {
            gNfcDev.isTechInit = false;
 800b660:	4b0f      	ldr	r3, [pc, #60]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b662:	4a10      	ldr	r2, [pc, #64]	@ (800b6a4 <rfalNfcPollCollResolution+0x79c>)
 800b664:	2100      	movs	r1, #0
 800b666:	5499      	strb	r1, [r3, r2]
            gNfcDev.techs2do  &= ~RFAL_NFC_POLL_TECH_PROP;
 800b668:	4b0d      	ldr	r3, [pc, #52]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b66a:	889b      	ldrh	r3, [r3, #4]
 800b66c:	2240      	movs	r2, #64	@ 0x40
 800b66e:	4393      	bics	r3, r2
 800b670:	b29a      	uxth	r2, r3
 800b672:	4b0b      	ldr	r3, [pc, #44]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b674:	809a      	strh	r2, [r3, #4]
            
            if( err == RFAL_ERR_NONE )
 800b676:	183b      	adds	r3, r7, r0
 800b678:	881b      	ldrh	r3, [r3, #0]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d108      	bne.n	800b690 <rfalNfcPollCollResolution+0x788>
            {
                gNfcDev.devCnt = 1;                                                   /* Device list held by caller */
 800b67e:	4a08      	ldr	r2, [pc, #32]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b680:	23c4      	movs	r3, #196	@ 0xc4
 800b682:	009b      	lsls	r3, r3, #2
 800b684:	2101      	movs	r1, #1
 800b686:	54d1      	strb	r1, [r2, r3]
                gNfcDev.devList[0].type = RFAL_NFC_LISTEN_TYPE_PROP;
 800b688:	4b05      	ldr	r3, [pc, #20]	@ (800b6a0 <rfalNfcPollCollResolution+0x798>)
 800b68a:	22b8      	movs	r2, #184	@ 0xb8
 800b68c:	2106      	movs	r1, #6
 800b68e:	5499      	strb	r1, [r3, r2]
            }
        }
        return RFAL_ERR_BUSY;
 800b690:	2302      	movs	r3, #2
 800b692:	e000      	b.n	800b696 <rfalNfcPollCollResolution+0x78e>
    }

    
    return RFAL_ERR_NONE;                                                             /* All technologies have been performed */
 800b694:	2300      	movs	r3, #0
}
 800b696:	0018      	movs	r0, r3
 800b698:	46bd      	mov	sp, r7
 800b69a:	b012      	add	sp, #72	@ 0x48
 800b69c:	bdb0      	pop	{r4, r5, r7, pc}
 800b69e:	46c0      	nop			@ (mov r8, r8)
 800b6a0:	20000308 	.word	0x20000308
 800b6a4:	00000321 	.word	0x00000321
 800b6a8:	00000322 	.word	0x00000322

0800b6ac <rfalNfcPollActivation>:
 * \return  RFAL_ERR_XXXX         : Error occurred
 * 
 ******************************************************************************
 */
static ReturnCode rfalNfcPollActivation( uint8_t devIt )
{
 800b6ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6ae:	b089      	sub	sp, #36	@ 0x24
 800b6b0:	af04      	add	r7, sp, #16
 800b6b2:	0002      	movs	r2, r0
 800b6b4:	1dfb      	adds	r3, r7, #7
 800b6b6:	701a      	strb	r2, [r3, #0]
    ReturnCode                  err;
    uint8_t                     devIdx;
    rfalNfcaListenDeviceType    nfcaType;
    
    err      = RFAL_ERR_NONE;
 800b6b8:	230c      	movs	r3, #12
 800b6ba:	18fb      	adds	r3, r7, r3
 800b6bc:	2200      	movs	r2, #0
 800b6be:	801a      	strh	r2, [r3, #0]
    devIdx   = 0;
 800b6c0:	230f      	movs	r3, #15
 800b6c2:	18fb      	adds	r3, r7, r3
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	701a      	strb	r2, [r3, #0]
    nfcaType = RFAL_NFCA_T1T;
 800b6c8:	230e      	movs	r3, #14
 800b6ca:	18fb      	adds	r3, r7, r3
 800b6cc:	2201      	movs	r2, #1
 800b6ce:	701a      	strb	r2, [r3, #0]
    /* Suppress warning when specific RFAL features have been disabled */
    RFAL_NO_WARNING(err);
    RFAL_NO_WARNING(devIdx);
    RFAL_NO_WARNING(nfcaType);
    
    if( devIt > gNfcDev.devCnt )
 800b6d0:	4adc      	ldr	r2, [pc, #880]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b6d2:	23c4      	movs	r3, #196	@ 0xc4
 800b6d4:	009b      	lsls	r3, r3, #2
 800b6d6:	5cd3      	ldrb	r3, [r2, r3]
 800b6d8:	1dfa      	adds	r2, r7, #7
 800b6da:	7812      	ldrb	r2, [r2, #0]
 800b6dc:	429a      	cmp	r2, r3
 800b6de:	d902      	bls.n	800b6e6 <rfalNfcPollActivation+0x3a>
    {
        return RFAL_ERR_WRONG_STATE;
 800b6e0:	2321      	movs	r3, #33	@ 0x21
 800b6e2:	f000 fbcf 	bl	800be84 <rfalNfcPollActivation+0x7d8>
    }
    
    switch( gNfcDev.devList[devIt].type )
 800b6e6:	1dfb      	adds	r3, r7, #7
 800b6e8:	781a      	ldrb	r2, [r3, #0]
 800b6ea:	49d6      	ldr	r1, [pc, #856]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b6ec:	20b8      	movs	r0, #184	@ 0xb8
 800b6ee:	0013      	movs	r3, r2
 800b6f0:	011b      	lsls	r3, r3, #4
 800b6f2:	1a9b      	subs	r3, r3, r2
 800b6f4:	00db      	lsls	r3, r3, #3
 800b6f6:	18cb      	adds	r3, r1, r3
 800b6f8:	181b      	adds	r3, r3, r0
 800b6fa:	781b      	ldrb	r3, [r3, #0]
 800b6fc:	2b06      	cmp	r3, #6
 800b6fe:	d901      	bls.n	800b704 <rfalNfcPollActivation+0x58>
 800b700:	f000 fbad 	bl	800be5e <rfalNfcPollActivation+0x7b2>
 800b704:	009a      	lsls	r2, r3, #2
 800b706:	4bd0      	ldr	r3, [pc, #832]	@ (800ba48 <rfalNfcPollActivation+0x39c>)
 800b708:	18d3      	adds	r3, r2, r3
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	469f      	mov	pc, r3
        /* Passive NFC-A Activation                                                    */
        /*******************************************************************************/
    #if RFAL_FEATURE_NFCA
        case RFAL_NFC_LISTEN_TYPE_NFCA:
            
            if( !gNfcDev.isTechInit )
 800b70e:	4bcd      	ldr	r3, [pc, #820]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b710:	4ace      	ldr	r2, [pc, #824]	@ (800ba4c <rfalNfcPollActivation+0x3a0>)
 800b712:	5c9b      	ldrb	r3, [r3, r2]
 800b714:	2201      	movs	r2, #1
 800b716:	4053      	eors	r3, r2
 800b718:	b2db      	uxtb	r3, r3
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d00c      	beq.n	800b738 <rfalNfcPollActivation+0x8c>
            {
                rfalNfcaPollerInitialize();
 800b71e:	f000 ffa7 	bl	800c670 <rfalNfcaPollerInitialize>
                gNfcDev.isTechInit    = true;
 800b722:	4bc8      	ldr	r3, [pc, #800]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b724:	4ac9      	ldr	r2, [pc, #804]	@ (800ba4c <rfalNfcPollActivation+0x3a0>)
 800b726:	2101      	movs	r1, #1
 800b728:	5499      	strb	r1, [r3, r2]
                gNfcDev.isOperOngoing = false;
 800b72a:	4bc6      	ldr	r3, [pc, #792]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b72c:	4ac8      	ldr	r2, [pc, #800]	@ (800ba50 <rfalNfcPollActivation+0x3a4>)
 800b72e:	2100      	movs	r1, #0
 800b730:	5499      	strb	r1, [r3, r2]
                return RFAL_ERR_BUSY;
 800b732:	2302      	movs	r3, #2
 800b734:	f000 fba6 	bl	800be84 <rfalNfcPollActivation+0x7d8>
            }
            
            if( gNfcDev.devList[devIt].dev.nfca.isSleep )                             /* Check if desired device is in Sleep */
 800b738:	1dfb      	adds	r3, r7, #7
 800b73a:	781a      	ldrb	r2, [r3, #0]
 800b73c:	49c1      	ldr	r1, [pc, #772]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b73e:	20ce      	movs	r0, #206	@ 0xce
 800b740:	0013      	movs	r3, r2
 800b742:	011b      	lsls	r3, r3, #4
 800b744:	1a9b      	subs	r3, r3, r2
 800b746:	00db      	lsls	r3, r3, #3
 800b748:	18cb      	adds	r3, r1, r3
 800b74a:	181b      	adds	r3, r3, r0
 800b74c:	781b      	ldrb	r3, [r3, #0]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d100      	bne.n	800b754 <rfalNfcPollActivation+0xa8>
 800b752:	e098      	b.n	800b886 <rfalNfcPollActivation+0x1da>
            {
                if( !gNfcDev.isOperOngoing )
 800b754:	4bbb      	ldr	r3, [pc, #748]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b756:	4abe      	ldr	r2, [pc, #760]	@ (800ba50 <rfalNfcPollActivation+0x3a4>)
 800b758:	5c9b      	ldrb	r3, [r3, r2]
 800b75a:	2201      	movs	r2, #1
 800b75c:	4053      	eors	r3, r2
 800b75e:	b2db      	uxtb	r3, r3
 800b760:	2b00      	cmp	r3, #0
 800b762:	d043      	beq.n	800b7ec <rfalNfcPollActivation+0x140>
                {
                    /* Wake up all cards  */
                    RFAL_EXIT_ON_ERR( err, rfalNfcaPollerCheckPresence( RFAL_14443A_SHORTFRAME_CMD_WUPA, &gNfcDev.sensRes ) );
 800b764:	250c      	movs	r5, #12
 800b766:	197c      	adds	r4, r7, r5
 800b768:	4bba      	ldr	r3, [pc, #744]	@ (800ba54 <rfalNfcPollActivation+0x3a8>)
 800b76a:	0019      	movs	r1, r3
 800b76c:	2052      	movs	r0, #82	@ 0x52
 800b76e:	f000 ffab 	bl	800c6c8 <rfalNfcaPollerCheckPresence>
 800b772:	0003      	movs	r3, r0
 800b774:	8023      	strh	r3, [r4, #0]
 800b776:	197b      	adds	r3, r7, r5
 800b778:	881b      	ldrh	r3, [r3, #0]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d002      	beq.n	800b784 <rfalNfcPollActivation+0xd8>
 800b77e:	197b      	adds	r3, r7, r5
 800b780:	881b      	ldrh	r3, [r3, #0]
 800b782:	e37f      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
                    
                    /* Select specific device */
                    RFAL_EXIT_ON_ERR( err, rfalNfcaPollerStartSelect( gNfcDev.devList[devIt].dev.nfca.nfcId1, gNfcDev.devList[devIt].dev.nfca.nfcId1Len, &gNfcDev.devList[devIt].dev.nfca.selRes ) ); 
 800b784:	1dfb      	adds	r3, r7, #7
 800b786:	781a      	ldrb	r2, [r3, #0]
 800b788:	0013      	movs	r3, r2
 800b78a:	011b      	lsls	r3, r3, #4
 800b78c:	1a9b      	subs	r3, r3, r2
 800b78e:	00db      	lsls	r3, r3, #3
 800b790:	33b8      	adds	r3, #184	@ 0xb8
 800b792:	001a      	movs	r2, r3
 800b794:	4bab      	ldr	r3, [pc, #684]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b796:	18d3      	adds	r3, r2, r3
 800b798:	1d98      	adds	r0, r3, #6
 800b79a:	1dfb      	adds	r3, r7, #7
 800b79c:	781a      	ldrb	r2, [r3, #0]
 800b79e:	49a9      	ldr	r1, [pc, #676]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b7a0:	24bd      	movs	r4, #189	@ 0xbd
 800b7a2:	0013      	movs	r3, r2
 800b7a4:	011b      	lsls	r3, r3, #4
 800b7a6:	1a9b      	subs	r3, r3, r2
 800b7a8:	00db      	lsls	r3, r3, #3
 800b7aa:	18cb      	adds	r3, r1, r3
 800b7ac:	191b      	adds	r3, r3, r4
 800b7ae:	7819      	ldrb	r1, [r3, #0]
 800b7b0:	1dfb      	adds	r3, r7, #7
 800b7b2:	781a      	ldrb	r2, [r3, #0]
 800b7b4:	0013      	movs	r3, r2
 800b7b6:	011b      	lsls	r3, r3, #4
 800b7b8:	1a9b      	subs	r3, r3, r2
 800b7ba:	00db      	lsls	r3, r3, #3
 800b7bc:	33b8      	adds	r3, #184	@ 0xb8
 800b7be:	001a      	movs	r2, r3
 800b7c0:	4ba0      	ldr	r3, [pc, #640]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b7c2:	18d3      	adds	r3, r2, r3
 800b7c4:	3304      	adds	r3, #4
 800b7c6:	250c      	movs	r5, #12
 800b7c8:	197c      	adds	r4, r7, r5
 800b7ca:	001a      	movs	r2, r3
 800b7cc:	f001 fa0a 	bl	800cbe4 <rfalNfcaPollerStartSelect>
 800b7d0:	0003      	movs	r3, r0
 800b7d2:	8023      	strh	r3, [r4, #0]
 800b7d4:	197b      	adds	r3, r7, r5
 800b7d6:	881b      	ldrh	r3, [r3, #0]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d002      	beq.n	800b7e2 <rfalNfcPollActivation+0x136>
 800b7dc:	197b      	adds	r3, r7, r5
 800b7de:	881b      	ldrh	r3, [r3, #0]
 800b7e0:	e350      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
                    
                    gNfcDev.isOperOngoing = true;
 800b7e2:	4b98      	ldr	r3, [pc, #608]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b7e4:	4a9a      	ldr	r2, [pc, #616]	@ (800ba50 <rfalNfcPollActivation+0x3a4>)
 800b7e6:	2101      	movs	r1, #1
 800b7e8:	5499      	strb	r1, [r3, r2]
 800b7ea:	e04a      	b.n	800b882 <rfalNfcPollActivation+0x1d6>
                }
                else
                {
                    RFAL_EXIT_ON_ERR( err, rfalNfcaPollerGetSelectStatus() ); 
 800b7ec:	250c      	movs	r5, #12
 800b7ee:	197c      	adds	r4, r7, r5
 800b7f0:	f001 fa32 	bl	800cc58 <rfalNfcaPollerGetSelectStatus>
 800b7f4:	0003      	movs	r3, r0
 800b7f6:	8023      	strh	r3, [r4, #0]
 800b7f8:	197b      	adds	r3, r7, r5
 800b7fa:	881b      	ldrh	r3, [r3, #0]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d002      	beq.n	800b806 <rfalNfcPollActivation+0x15a>
 800b800:	197b      	adds	r3, r7, r5
 800b802:	881b      	ldrh	r3, [r3, #0]
 800b804:	e33e      	b.n	800be84 <rfalNfcPollActivation+0x7d8>

                    /* In case multiple NFC-A devices are present, when activating/waking a device that 
                       is sleeping (not the last one) will make the active one to go back to IDLE.
                       Marking it as in sleep (Activity 2.2  9.4.4 Optional Symbol 2) will ensure that 
                       gets correctly activated afterwards                                              */
                    for( devIdx = 0; devIdx < gNfcDev.devCnt; devIdx++ )
 800b806:	230f      	movs	r3, #15
 800b808:	18fb      	adds	r3, r7, r3
 800b80a:	2200      	movs	r2, #0
 800b80c:	701a      	strb	r2, [r3, #0]
 800b80e:	e01f      	b.n	800b850 <rfalNfcPollActivation+0x1a4>
                    {
                        if( gNfcDev.devList[devIdx].type == RFAL_NFC_LISTEN_TYPE_NFCA )
 800b810:	240f      	movs	r4, #15
 800b812:	193b      	adds	r3, r7, r4
 800b814:	781a      	ldrb	r2, [r3, #0]
 800b816:	498b      	ldr	r1, [pc, #556]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b818:	20b8      	movs	r0, #184	@ 0xb8
 800b81a:	0013      	movs	r3, r2
 800b81c:	011b      	lsls	r3, r3, #4
 800b81e:	1a9b      	subs	r3, r3, r2
 800b820:	00db      	lsls	r3, r3, #3
 800b822:	18cb      	adds	r3, r1, r3
 800b824:	181b      	adds	r3, r3, r0
 800b826:	781b      	ldrb	r3, [r3, #0]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d10b      	bne.n	800b844 <rfalNfcPollActivation+0x198>
                        {
                            gNfcDev.devList[devIdx].dev.nfca.isSleep = true;
 800b82c:	193b      	adds	r3, r7, r4
 800b82e:	781a      	ldrb	r2, [r3, #0]
 800b830:	4984      	ldr	r1, [pc, #528]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b832:	20ce      	movs	r0, #206	@ 0xce
 800b834:	0013      	movs	r3, r2
 800b836:	011b      	lsls	r3, r3, #4
 800b838:	1a9b      	subs	r3, r3, r2
 800b83a:	00db      	lsls	r3, r3, #3
 800b83c:	18cb      	adds	r3, r1, r3
 800b83e:	181b      	adds	r3, r3, r0
 800b840:	2201      	movs	r2, #1
 800b842:	701a      	strb	r2, [r3, #0]
                    for( devIdx = 0; devIdx < gNfcDev.devCnt; devIdx++ )
 800b844:	210f      	movs	r1, #15
 800b846:	187b      	adds	r3, r7, r1
 800b848:	781a      	ldrb	r2, [r3, #0]
 800b84a:	187b      	adds	r3, r7, r1
 800b84c:	3201      	adds	r2, #1
 800b84e:	701a      	strb	r2, [r3, #0]
 800b850:	4a7c      	ldr	r2, [pc, #496]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b852:	23c4      	movs	r3, #196	@ 0xc4
 800b854:	009b      	lsls	r3, r3, #2
 800b856:	5cd3      	ldrb	r3, [r2, r3]
 800b858:	220f      	movs	r2, #15
 800b85a:	18ba      	adds	r2, r7, r2
 800b85c:	7812      	ldrb	r2, [r2, #0]
 800b85e:	429a      	cmp	r2, r3
 800b860:	d3d6      	bcc.n	800b810 <rfalNfcPollActivation+0x164>
                        }
                    }
                    
                    gNfcDev.devList[devIt].dev.nfca.isSleep = false;
 800b862:	1dfb      	adds	r3, r7, #7
 800b864:	781a      	ldrb	r2, [r3, #0]
 800b866:	4977      	ldr	r1, [pc, #476]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b868:	20ce      	movs	r0, #206	@ 0xce
 800b86a:	0013      	movs	r3, r2
 800b86c:	011b      	lsls	r3, r3, #4
 800b86e:	1a9b      	subs	r3, r3, r2
 800b870:	00db      	lsls	r3, r3, #3
 800b872:	18cb      	adds	r3, r1, r3
 800b874:	181b      	adds	r3, r3, r0
 800b876:	2200      	movs	r2, #0
 800b878:	701a      	strb	r2, [r3, #0]
                    gNfcDev.isOperOngoing = false;
 800b87a:	4b72      	ldr	r3, [pc, #456]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b87c:	4a74      	ldr	r2, [pc, #464]	@ (800ba50 <rfalNfcPollActivation+0x3a4>)
 800b87e:	2100      	movs	r1, #0
 800b880:	5499      	strb	r1, [r3, r2]
                }
                return RFAL_ERR_BUSY;
 800b882:	2302      	movs	r3, #2
 800b884:	e2fe      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
            }
            
            
            /* Set NFCID */
            gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].dev.nfca.nfcId1;
 800b886:	1dfb      	adds	r3, r7, #7
 800b888:	7819      	ldrb	r1, [r3, #0]
 800b88a:	1dfb      	adds	r3, r7, #7
 800b88c:	781a      	ldrb	r2, [r3, #0]
 800b88e:	000b      	movs	r3, r1
 800b890:	011b      	lsls	r3, r3, #4
 800b892:	1a5b      	subs	r3, r3, r1
 800b894:	00db      	lsls	r3, r3, #3
 800b896:	33b8      	adds	r3, #184	@ 0xb8
 800b898:	0019      	movs	r1, r3
 800b89a:	4b6a      	ldr	r3, [pc, #424]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b89c:	18cb      	adds	r3, r1, r3
 800b89e:	1d99      	adds	r1, r3, #6
 800b8a0:	4868      	ldr	r0, [pc, #416]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b8a2:	24d0      	movs	r4, #208	@ 0xd0
 800b8a4:	0013      	movs	r3, r2
 800b8a6:	011b      	lsls	r3, r3, #4
 800b8a8:	1a9b      	subs	r3, r3, r2
 800b8aa:	00db      	lsls	r3, r3, #3
 800b8ac:	18c3      	adds	r3, r0, r3
 800b8ae:	191b      	adds	r3, r3, r4
 800b8b0:	6019      	str	r1, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen = gNfcDev.devList[devIt].dev.nfca.nfcId1Len;
 800b8b2:	1dfb      	adds	r3, r7, #7
 800b8b4:	7819      	ldrb	r1, [r3, #0]
 800b8b6:	1dfb      	adds	r3, r7, #7
 800b8b8:	781a      	ldrb	r2, [r3, #0]
 800b8ba:	4862      	ldr	r0, [pc, #392]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b8bc:	24bd      	movs	r4, #189	@ 0xbd
 800b8be:	000b      	movs	r3, r1
 800b8c0:	011b      	lsls	r3, r3, #4
 800b8c2:	1a5b      	subs	r3, r3, r1
 800b8c4:	00db      	lsls	r3, r3, #3
 800b8c6:	18c3      	adds	r3, r0, r3
 800b8c8:	191b      	adds	r3, r3, r4
 800b8ca:	781c      	ldrb	r4, [r3, #0]
 800b8cc:	495d      	ldr	r1, [pc, #372]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b8ce:	20d4      	movs	r0, #212	@ 0xd4
 800b8d0:	0013      	movs	r3, r2
 800b8d2:	011b      	lsls	r3, r3, #4
 800b8d4:	1a9b      	subs	r3, r3, r2
 800b8d6:	00db      	lsls	r3, r3, #3
 800b8d8:	18cb      	adds	r3, r1, r3
 800b8da:	181b      	adds	r3, r3, r0
 800b8dc:	1c22      	adds	r2, r4, #0
 800b8de:	701a      	strb	r2, [r3, #0]
            
            /* If device supports multiple technologies assign protocol requested */
            nfcaType = gNfcDev.devList[devIt].dev.nfca.type;
 800b8e0:	1dfb      	adds	r3, r7, #7
 800b8e2:	781a      	ldrb	r2, [r3, #0]
 800b8e4:	250e      	movs	r5, #14
 800b8e6:	1979      	adds	r1, r7, r5
 800b8e8:	4856      	ldr	r0, [pc, #344]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b8ea:	24b9      	movs	r4, #185	@ 0xb9
 800b8ec:	0013      	movs	r3, r2
 800b8ee:	011b      	lsls	r3, r3, #4
 800b8f0:	1a9b      	subs	r3, r3, r2
 800b8f2:	00db      	lsls	r3, r3, #3
 800b8f4:	18c3      	adds	r3, r0, r3
 800b8f6:	191b      	adds	r3, r3, r4
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	700b      	strb	r3, [r1, #0]
            if( nfcaType == RFAL_NFCA_T4T_NFCDEP )
 800b8fc:	197b      	adds	r3, r7, r5
 800b8fe:	781b      	ldrb	r3, [r3, #0]
 800b900:	2b60      	cmp	r3, #96	@ 0x60
 800b902:	d10a      	bne.n	800b91a <rfalNfcPollActivation+0x26e>
            {
                nfcaType = ( (gNfcDev.disc.p2pNfcaPrio) ? RFAL_NFCA_NFCDEP : RFAL_NFCA_T4T);
 800b904:	4b4f      	ldr	r3, [pc, #316]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b906:	2257      	movs	r2, #87	@ 0x57
 800b908:	5c9b      	ldrb	r3, [r3, r2]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d001      	beq.n	800b912 <rfalNfcPollActivation+0x266>
 800b90e:	2240      	movs	r2, #64	@ 0x40
 800b910:	e000      	b.n	800b914 <rfalNfcPollActivation+0x268>
 800b912:	2220      	movs	r2, #32
 800b914:	230e      	movs	r3, #14
 800b916:	18fb      	adds	r3, r7, r3
 800b918:	701a      	strb	r2, [r3, #0]
            }
            
            /*******************************************************************************/
            /* Perform protocol specific activation                                        */
            switch( nfcaType )
 800b91a:	230e      	movs	r3, #14
 800b91c:	18fb      	adds	r3, r7, r3
 800b91e:	781b      	ldrb	r3, [r3, #0]
 800b920:	2b40      	cmp	r3, #64	@ 0x40
 800b922:	d100      	bne.n	800b926 <rfalNfcPollActivation+0x27a>
 800b924:	e0a5      	b.n	800ba72 <rfalNfcPollActivation+0x3c6>
 800b926:	dd00      	ble.n	800b92a <rfalNfcPollActivation+0x27e>
 800b928:	e0b0      	b.n	800ba8c <rfalNfcPollActivation+0x3e0>
 800b92a:	2b20      	cmp	r3, #32
 800b92c:	d043      	beq.n	800b9b6 <rfalNfcPollActivation+0x30a>
 800b92e:	dd00      	ble.n	800b932 <rfalNfcPollActivation+0x286>
 800b930:	e0ac      	b.n	800ba8c <rfalNfcPollActivation+0x3e0>
 800b932:	2b00      	cmp	r3, #0
 800b934:	d032      	beq.n	800b99c <rfalNfcPollActivation+0x2f0>
 800b936:	2b01      	cmp	r3, #1
 800b938:	d000      	beq.n	800b93c <rfalNfcPollActivation+0x290>
 800b93a:	e0a7      	b.n	800ba8c <rfalNfcPollActivation+0x3e0>
                /*******************************************************************************/
                case RFAL_NFCA_T1T:
                
                    /* No further activation needed for T1T (RID already performed) */
                
                    gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].dev.nfca.ridRes.uid;
 800b93c:	1dfb      	adds	r3, r7, #7
 800b93e:	7819      	ldrb	r1, [r3, #0]
 800b940:	1dfb      	adds	r3, r7, #7
 800b942:	781a      	ldrb	r2, [r3, #0]
 800b944:	000b      	movs	r3, r1
 800b946:	011b      	lsls	r3, r3, #4
 800b948:	1a5b      	subs	r3, r3, r1
 800b94a:	00db      	lsls	r3, r3, #3
 800b94c:	33c0      	adds	r3, #192	@ 0xc0
 800b94e:	0019      	movs	r1, r3
 800b950:	4b3c      	ldr	r3, [pc, #240]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b952:	18cb      	adds	r3, r1, r3
 800b954:	330a      	adds	r3, #10
 800b956:	0019      	movs	r1, r3
 800b958:	483a      	ldr	r0, [pc, #232]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b95a:	24d0      	movs	r4, #208	@ 0xd0
 800b95c:	0013      	movs	r3, r2
 800b95e:	011b      	lsls	r3, r3, #4
 800b960:	1a9b      	subs	r3, r3, r2
 800b962:	00db      	lsls	r3, r3, #3
 800b964:	18c3      	adds	r3, r0, r3
 800b966:	191b      	adds	r3, r3, r4
 800b968:	6019      	str	r1, [r3, #0]
                    gNfcDev.devList[devIt].nfcidLen = RFAL_T1T_UID_LEN;
 800b96a:	1dfb      	adds	r3, r7, #7
 800b96c:	781a      	ldrb	r2, [r3, #0]
 800b96e:	4935      	ldr	r1, [pc, #212]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b970:	20d4      	movs	r0, #212	@ 0xd4
 800b972:	0013      	movs	r3, r2
 800b974:	011b      	lsls	r3, r3, #4
 800b976:	1a9b      	subs	r3, r3, r2
 800b978:	00db      	lsls	r3, r3, #3
 800b97a:	18cb      	adds	r3, r1, r3
 800b97c:	181b      	adds	r3, r3, r0
 800b97e:	2204      	movs	r2, #4
 800b980:	701a      	strb	r2, [r3, #0]
                
                    gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;
 800b982:	1dfb      	adds	r3, r7, #7
 800b984:	781a      	ldrb	r2, [r3, #0]
 800b986:	492f      	ldr	r1, [pc, #188]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b988:	20d5      	movs	r0, #213	@ 0xd5
 800b98a:	0013      	movs	r3, r2
 800b98c:	011b      	lsls	r3, r3, #4
 800b98e:	1a9b      	subs	r3, r3, r2
 800b990:	00db      	lsls	r3, r3, #3
 800b992:	18cb      	adds	r3, r1, r3
 800b994:	181b      	adds	r3, r3, r0
 800b996:	2200      	movs	r2, #0
 800b998:	701a      	strb	r2, [r3, #0]
                    break;
 800b99a:	e079      	b.n	800ba90 <rfalNfcPollActivation+0x3e4>
                
                case RFAL_NFCA_T2T:
                    
                    /* No further activation needed for a T2T */

                    gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;
 800b99c:	1dfb      	adds	r3, r7, #7
 800b99e:	781a      	ldrb	r2, [r3, #0]
 800b9a0:	4928      	ldr	r1, [pc, #160]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b9a2:	20d5      	movs	r0, #213	@ 0xd5
 800b9a4:	0013      	movs	r3, r2
 800b9a6:	011b      	lsls	r3, r3, #4
 800b9a8:	1a9b      	subs	r3, r3, r2
 800b9aa:	00db      	lsls	r3, r3, #3
 800b9ac:	18cb      	adds	r3, r1, r3
 800b9ae:	181b      	adds	r3, r3, r0
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	701a      	strb	r2, [r3, #0]
                    break;
 800b9b4:	e06c      	b.n	800ba90 <rfalNfcPollActivation+0x3e4>
                
                /*******************************************************************************/
                case RFAL_NFCA_T4T:                                                   /* Device supports ISO-DEP */
                
                #if RFAL_FEATURE_ISO_DEP && RFAL_FEATURE_ISO_DEP_POLL
                    if( !gNfcDev.isOperOngoing )
 800b9b6:	4b23      	ldr	r3, [pc, #140]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b9b8:	4a25      	ldr	r2, [pc, #148]	@ (800ba50 <rfalNfcPollActivation+0x3a4>)
 800b9ba:	5c9b      	ldrb	r3, [r3, r2]
 800b9bc:	2201      	movs	r2, #1
 800b9be:	4053      	eors	r3, r2
 800b9c0:	b2db      	uxtb	r3, r3
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d030      	beq.n	800ba28 <rfalNfcPollActivation+0x37c>
                    {
                        /* Perform ISO-DEP (ISO14443-4) activation: RATS and PPS if supported */
                        rfalIsoDepInitializeWithParams( gNfcDev.disc.compMode, RFAL_ISODEP_MAX_R_RETRYS, RFAL_ISODEP_MAX_WTX_NACK_RETRYS, RFAL_ISODEP_MAX_WTX_RETRYS, RFAL_ISODEP_MAX_DSL_RETRYS, RFAL_ISODEP_MAX_I_RETRYS, RFAL_ISODEP_RATS_RETRIES);
 800b9c6:	4b1f      	ldr	r3, [pc, #124]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b9c8:	7c18      	ldrb	r0, [r3, #16]
 800b9ca:	2301      	movs	r3, #1
 800b9cc:	9302      	str	r3, [sp, #8]
 800b9ce:	2302      	movs	r3, #2
 800b9d0:	9301      	str	r3, [sp, #4]
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	9300      	str	r3, [sp, #0]
 800b9d6:	2314      	movs	r3, #20
 800b9d8:	2203      	movs	r2, #3
 800b9da:	2103      	movs	r1, #3
 800b9dc:	f7fc ff9e 	bl	800891c <rfalIsoDepInitializeWithParams>
                        RFAL_EXIT_ON_ERR( err, rfalIsoDepPollAStartActivation( gNfcDev.disc.isoDepFS, RFAL_ISODEP_NO_DID, gNfcDev.disc.maxBR, &gNfcDev.devList[devIt].proto.isoDep ) );
 800b9e0:	4b18      	ldr	r3, [pc, #96]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b9e2:	2270      	movs	r2, #112	@ 0x70
 800b9e4:	5c98      	ldrb	r0, [r3, r2]
 800b9e6:	4b17      	ldr	r3, [pc, #92]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b9e8:	7e59      	ldrb	r1, [r3, #25]
 800b9ea:	1dfb      	adds	r3, r7, #7
 800b9ec:	781a      	ldrb	r2, [r3, #0]
 800b9ee:	0013      	movs	r3, r2
 800b9f0:	011b      	lsls	r3, r3, #4
 800b9f2:	1a9b      	subs	r3, r3, r2
 800b9f4:	00db      	lsls	r3, r3, #3
 800b9f6:	33d8      	adds	r3, #216	@ 0xd8
 800b9f8:	001a      	movs	r2, r3
 800b9fa:	4b12      	ldr	r3, [pc, #72]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800b9fc:	18d3      	adds	r3, r2, r3
 800b9fe:	250c      	movs	r5, #12
 800ba00:	197c      	adds	r4, r7, r5
 800ba02:	000a      	movs	r2, r1
 800ba04:	2110      	movs	r1, #16
 800ba06:	f7fd fe41 	bl	800968c <rfalIsoDepPollAStartActivation>
 800ba0a:	0003      	movs	r3, r0
 800ba0c:	8023      	strh	r3, [r4, #0]
 800ba0e:	197b      	adds	r3, r7, r5
 800ba10:	881b      	ldrh	r3, [r3, #0]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d002      	beq.n	800ba1c <rfalNfcPollActivation+0x370>
 800ba16:	197b      	adds	r3, r7, r5
 800ba18:	881b      	ldrh	r3, [r3, #0]
 800ba1a:	e233      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
                        
                        gNfcDev.isOperOngoing = true;
 800ba1c:	4b09      	ldr	r3, [pc, #36]	@ (800ba44 <rfalNfcPollActivation+0x398>)
 800ba1e:	4a0c      	ldr	r2, [pc, #48]	@ (800ba50 <rfalNfcPollActivation+0x3a4>)
 800ba20:	2101      	movs	r1, #1
 800ba22:	5499      	strb	r1, [r3, r2]
                        return RFAL_ERR_BUSY;
 800ba24:	2302      	movs	r3, #2
 800ba26:	e22d      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
                    }

                    err = rfalIsoDepPollAGetActivationStatus();
 800ba28:	250c      	movs	r5, #12
 800ba2a:	197c      	adds	r4, r7, r5
 800ba2c:	f7fd fe76 	bl	800971c <rfalIsoDepPollAGetActivationStatus>
 800ba30:	0003      	movs	r3, r0
 800ba32:	8023      	strh	r3, [r4, #0]
                    if( err != RFAL_ERR_NONE )
 800ba34:	002a      	movs	r2, r5
 800ba36:	18bb      	adds	r3, r7, r2
 800ba38:	881b      	ldrh	r3, [r3, #0]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d00c      	beq.n	800ba58 <rfalNfcPollActivation+0x3ac>
                    {
                        return err;
 800ba3e:	18bb      	adds	r3, r7, r2
 800ba40:	881b      	ldrh	r3, [r3, #0]
 800ba42:	e21f      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
 800ba44:	20000308 	.word	0x20000308
 800ba48:	0800f438 	.word	0x0800f438
 800ba4c:	00000321 	.word	0x00000321
 800ba50:	00000322 	.word	0x00000322
 800ba54:	2000062c 	.word	0x2000062c
                    }
                    
                    gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_ISODEP;   /* NFC-A T4T device activated */
 800ba58:	1dfb      	adds	r3, r7, #7
 800ba5a:	781a      	ldrb	r2, [r3, #0]
 800ba5c:	49dd      	ldr	r1, [pc, #884]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800ba5e:	20d5      	movs	r0, #213	@ 0xd5
 800ba60:	0013      	movs	r3, r2
 800ba62:	011b      	lsls	r3, r3, #4
 800ba64:	1a9b      	subs	r3, r3, r2
 800ba66:	00db      	lsls	r3, r3, #3
 800ba68:	18cb      	adds	r3, r1, r3
 800ba6a:	181b      	adds	r3, r3, r0
 800ba6c:	2201      	movs	r2, #1
 800ba6e:	701a      	strb	r2, [r3, #0]
                #else
                    gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;       /* No ISO-DEP supported activate using RF interface */
                #endif /* RFAL_FEATURE_ISO_DEP_POLL */
                    break;
 800ba70:	e00e      	b.n	800ba90 <rfalNfcPollActivation+0x3e4>
                    gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].proto.nfcDep.activation.Target.ATR_RES.NFCID3;
                    gNfcDev.devList[devIt].nfcidLen = RFAL_NFCDEP_NFCID3_LEN;
                
                    gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_NFCDEP;   /* NFC-A P2P device activated */
                #else
                    gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;       /* No NFC-DEP supported activate using RF interface */
 800ba72:	1dfb      	adds	r3, r7, #7
 800ba74:	781a      	ldrb	r2, [r3, #0]
 800ba76:	49d7      	ldr	r1, [pc, #860]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800ba78:	20d5      	movs	r0, #213	@ 0xd5
 800ba7a:	0013      	movs	r3, r2
 800ba7c:	011b      	lsls	r3, r3, #4
 800ba7e:	1a9b      	subs	r3, r3, r2
 800ba80:	00db      	lsls	r3, r3, #3
 800ba82:	18cb      	adds	r3, r1, r3
 800ba84:	181b      	adds	r3, r3, r0
 800ba86:	2200      	movs	r2, #0
 800ba88:	701a      	strb	r2, [r3, #0]
                #endif /* RFAL_FEATURE_NFC_DEP */
                    break;
 800ba8a:	e001      	b.n	800ba90 <rfalNfcPollActivation+0x3e4>
                
                /*******************************************************************************/
                case RFAL_NFCA_T4T_NFCDEP:                                            /* Multiple proto resolved based on NFCA P2P Prio config */
                default:
                    return RFAL_ERR_WRONG_STATE;
 800ba8c:	2321      	movs	r3, #33	@ 0x21
 800ba8e:	e1f9      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
            }
            break;
 800ba90:	e1e7      	b.n	800be62 <rfalNfcPollActivation+0x7b6>
        /* Passive NFC-B Activation                                                    */
        /*******************************************************************************/
    #if RFAL_FEATURE_NFCB
        case RFAL_NFC_LISTEN_TYPE_NFCB:
            
            if( !gNfcDev.isTechInit )
 800ba92:	4bd0      	ldr	r3, [pc, #832]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800ba94:	4ad0      	ldr	r2, [pc, #832]	@ (800bdd8 <rfalNfcPollActivation+0x72c>)
 800ba96:	5c9b      	ldrb	r3, [r3, r2]
 800ba98:	2201      	movs	r2, #1
 800ba9a:	4053      	eors	r3, r2
 800ba9c:	b2db      	uxtb	r3, r3
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d01e      	beq.n	800bae0 <rfalNfcPollActivation+0x434>
            {
                rfalNfcbPollerInitialize();
 800baa2:	f001 fa21 	bl	800cee8 <rfalNfcbPollerInitialize>
                gNfcDev.isTechInit    = true;
 800baa6:	4bcb      	ldr	r3, [pc, #812]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800baa8:	4acb      	ldr	r2, [pc, #812]	@ (800bdd8 <rfalNfcPollActivation+0x72c>)
 800baaa:	2101      	movs	r1, #1
 800baac:	5499      	strb	r1, [r3, r2]
                gNfcDev.isOperOngoing = false;
 800baae:	4bc9      	ldr	r3, [pc, #804]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bab0:	4aca      	ldr	r2, [pc, #808]	@ (800bddc <rfalNfcPollActivation+0x730>)
 800bab2:	2100      	movs	r1, #0
 800bab4:	5499      	strb	r1, [r3, r2]
            
                if( gNfcDev.devList[devIt].dev.nfcb.isSleep )                         /* Check if desired device is in Sleep */
 800bab6:	1dfb      	adds	r3, r7, #7
 800bab8:	781a      	ldrb	r2, [r3, #0]
 800baba:	49c6      	ldr	r1, [pc, #792]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800babc:	20c7      	movs	r0, #199	@ 0xc7
 800babe:	0013      	movs	r3, r2
 800bac0:	011b      	lsls	r3, r3, #4
 800bac2:	1a9b      	subs	r3, r3, r2
 800bac4:	00db      	lsls	r3, r3, #3
 800bac6:	18cb      	adds	r3, r1, r3
 800bac8:	181b      	adds	r3, r3, r0
 800baca:	781b      	ldrb	r3, [r3, #0]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d005      	beq.n	800badc <rfalNfcPollActivation+0x430>
                {
                    /* Wake up all cards. SENSB_RES may return collision but the NFCID0 is available to explicitly select NFC-B card via ATTRIB; so error will be ignored here */
                    rfalNfcbPollerStartCheckPresence( RFAL_NFCB_SENS_CMD_ALLB_REQ, RFAL_NFCB_SLOT_NUM_1, &gNfcDev.sensbRes, &gNfcDev.sensbResLen );
 800bad0:	4bc3      	ldr	r3, [pc, #780]	@ (800bde0 <rfalNfcPollActivation+0x734>)
 800bad2:	4ac4      	ldr	r2, [pc, #784]	@ (800bde4 <rfalNfcPollActivation+0x738>)
 800bad4:	2100      	movs	r1, #0
 800bad6:	2008      	movs	r0, #8
 800bad8:	f001 fa3a 	bl	800cf50 <rfalNfcbPollerStartCheckPresence>
                }
                
                return RFAL_ERR_BUSY;
 800badc:	2302      	movs	r3, #2
 800bade:	e1d1      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
            }
            
            if( gNfcDev.devList[devIt].dev.nfcb.isSleep )                             /* Check if desired device is still in Sleep */
 800bae0:	1dfb      	adds	r3, r7, #7
 800bae2:	781a      	ldrb	r2, [r3, #0]
 800bae4:	49bb      	ldr	r1, [pc, #748]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bae6:	20c7      	movs	r0, #199	@ 0xc7
 800bae8:	0013      	movs	r3, r2
 800baea:	011b      	lsls	r3, r3, #4
 800baec:	1a9b      	subs	r3, r3, r2
 800baee:	00db      	lsls	r3, r3, #3
 800baf0:	18cb      	adds	r3, r1, r3
 800baf2:	181b      	adds	r3, r3, r0
 800baf4:	781b      	ldrb	r3, [r3, #0]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d019      	beq.n	800bb2e <rfalNfcPollActivation+0x482>
            {
                /* Wake up all cards. SENSB_RES may return collision but the NFCID0 is available to explicitly select NFC-B card via ATTRIB; so error will be ignored here */
                RFAL_EXIT_ON_BUSY( err, rfalNfcbPollerGetCheckPresenceStatus() );
 800bafa:	250c      	movs	r5, #12
 800bafc:	197c      	adds	r4, r7, r5
 800bafe:	f001 fa87 	bl	800d010 <rfalNfcbPollerGetCheckPresenceStatus>
 800bb02:	0003      	movs	r3, r0
 800bb04:	8023      	strh	r3, [r4, #0]
 800bb06:	002a      	movs	r2, r5
 800bb08:	18bb      	adds	r3, r7, r2
 800bb0a:	881b      	ldrh	r3, [r3, #0]
 800bb0c:	2b02      	cmp	r3, #2
 800bb0e:	d102      	bne.n	800bb16 <rfalNfcPollActivation+0x46a>
 800bb10:	18bb      	adds	r3, r7, r2
 800bb12:	881b      	ldrh	r3, [r3, #0]
 800bb14:	e1b6      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
                
                gNfcDev.devList[devIt].dev.nfcb.isSleep = false;
 800bb16:	1dfb      	adds	r3, r7, #7
 800bb18:	781a      	ldrb	r2, [r3, #0]
 800bb1a:	49ae      	ldr	r1, [pc, #696]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bb1c:	20c7      	movs	r0, #199	@ 0xc7
 800bb1e:	0013      	movs	r3, r2
 800bb20:	011b      	lsls	r3, r3, #4
 800bb22:	1a9b      	subs	r3, r3, r2
 800bb24:	00db      	lsls	r3, r3, #3
 800bb26:	18cb      	adds	r3, r1, r3
 800bb28:	181b      	adds	r3, r3, r0
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	701a      	strb	r2, [r3, #0]
            }
            
            /* Set NFCID */
            gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].dev.nfcb.sensbRes.nfcid0;
 800bb2e:	1dfb      	adds	r3, r7, #7
 800bb30:	7819      	ldrb	r1, [r3, #0]
 800bb32:	1dfb      	adds	r3, r7, #7
 800bb34:	781a      	ldrb	r2, [r3, #0]
 800bb36:	000b      	movs	r3, r1
 800bb38:	011b      	lsls	r3, r3, #4
 800bb3a:	1a5b      	subs	r3, r3, r1
 800bb3c:	00db      	lsls	r3, r3, #3
 800bb3e:	33b8      	adds	r3, #184	@ 0xb8
 800bb40:	0019      	movs	r1, r3
 800bb42:	4ba4      	ldr	r3, [pc, #656]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bb44:	18cb      	adds	r3, r1, r3
 800bb46:	1cd9      	adds	r1, r3, #3
 800bb48:	48a2      	ldr	r0, [pc, #648]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bb4a:	24d0      	movs	r4, #208	@ 0xd0
 800bb4c:	0013      	movs	r3, r2
 800bb4e:	011b      	lsls	r3, r3, #4
 800bb50:	1a9b      	subs	r3, r3, r2
 800bb52:	00db      	lsls	r3, r3, #3
 800bb54:	18c3      	adds	r3, r0, r3
 800bb56:	191b      	adds	r3, r3, r4
 800bb58:	6019      	str	r1, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen = RFAL_NFCB_NFCID0_LEN;
 800bb5a:	1dfb      	adds	r3, r7, #7
 800bb5c:	781a      	ldrb	r2, [r3, #0]
 800bb5e:	499d      	ldr	r1, [pc, #628]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bb60:	20d4      	movs	r0, #212	@ 0xd4
 800bb62:	0013      	movs	r3, r2
 800bb64:	011b      	lsls	r3, r3, #4
 800bb66:	1a9b      	subs	r3, r3, r2
 800bb68:	00db      	lsls	r3, r3, #3
 800bb6a:	18cb      	adds	r3, r1, r3
 800bb6c:	181b      	adds	r3, r3, r0
 800bb6e:	2204      	movs	r2, #4
 800bb70:	701a      	strb	r2, [r3, #0]
            
        #if RFAL_FEATURE_ISO_DEP && RFAL_FEATURE_ISO_DEP_POLL
            /* Check if device supports  ISO-DEP (ISO14443-4) */
            if( (gNfcDev.devList[devIt].dev.nfcb.sensbRes.protInfo.FsciProType & RFAL_NFCB_SENSB_RES_PROTO_ISO_MASK) != 0U )
 800bb72:	1dfb      	adds	r3, r7, #7
 800bb74:	781a      	ldrb	r2, [r3, #0]
 800bb76:	4997      	ldr	r1, [pc, #604]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bb78:	20c4      	movs	r0, #196	@ 0xc4
 800bb7a:	0013      	movs	r3, r2
 800bb7c:	011b      	lsls	r3, r3, #4
 800bb7e:	1a9b      	subs	r3, r3, r2
 800bb80:	00db      	lsls	r3, r3, #3
 800bb82:	18cb      	adds	r3, r1, r3
 800bb84:	181b      	adds	r3, r3, r0
 800bb86:	781b      	ldrb	r3, [r3, #0]
 800bb88:	001a      	movs	r2, r3
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	4013      	ands	r3, r2
 800bb8e:	d065      	beq.n	800bc5c <rfalNfcPollActivation+0x5b0>
            {
                if( !gNfcDev.isOperOngoing )
 800bb90:	4b90      	ldr	r3, [pc, #576]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bb92:	4a92      	ldr	r2, [pc, #584]	@ (800bddc <rfalNfcPollActivation+0x730>)
 800bb94:	5c9b      	ldrb	r3, [r3, r2]
 800bb96:	2201      	movs	r2, #1
 800bb98:	4053      	eors	r3, r2
 800bb9a:	b2db      	uxtb	r3, r3
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d042      	beq.n	800bc26 <rfalNfcPollActivation+0x57a>
                {
                    rfalIsoDepInitializeWithParams( gNfcDev.disc.compMode, RFAL_ISODEP_MAX_R_RETRYS, RFAL_ISODEP_MAX_WTX_NACK_RETRYS, RFAL_ISODEP_MAX_WTX_RETRYS, RFAL_ISODEP_MAX_DSL_RETRYS, RFAL_ISODEP_MAX_I_RETRYS, RFAL_ISODEP_RATS_RETRIES);
 800bba0:	4b8c      	ldr	r3, [pc, #560]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bba2:	7c18      	ldrb	r0, [r3, #16]
 800bba4:	2301      	movs	r3, #1
 800bba6:	9302      	str	r3, [sp, #8]
 800bba8:	2302      	movs	r3, #2
 800bbaa:	9301      	str	r3, [sp, #4]
 800bbac:	2300      	movs	r3, #0
 800bbae:	9300      	str	r3, [sp, #0]
 800bbb0:	2314      	movs	r3, #20
 800bbb2:	2203      	movs	r2, #3
 800bbb4:	2103      	movs	r1, #3
 800bbb6:	f7fc feb1 	bl	800891c <rfalIsoDepInitializeWithParams>
                    /* Perform ISO-DEP (ISO14443-4) activation: ATTRIB    */
                    RFAL_EXIT_ON_ERR( err, rfalIsoDepPollBStartActivation( gNfcDev.disc.isoDepFS, RFAL_ISODEP_NO_DID, gNfcDev.disc.maxBR, 0x00, &gNfcDev.devList[devIt].dev.nfcb, NULL, 0, &gNfcDev.devList[devIt].proto.isoDep ) );
 800bbba:	4b86      	ldr	r3, [pc, #536]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bbbc:	2270      	movs	r2, #112	@ 0x70
 800bbbe:	5c98      	ldrb	r0, [r3, r2]
 800bbc0:	4b84      	ldr	r3, [pc, #528]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bbc2:	7e5d      	ldrb	r5, [r3, #25]
 800bbc4:	1dfb      	adds	r3, r7, #7
 800bbc6:	781a      	ldrb	r2, [r3, #0]
 800bbc8:	0013      	movs	r3, r2
 800bbca:	011b      	lsls	r3, r3, #4
 800bbcc:	1a9b      	subs	r3, r3, r2
 800bbce:	00db      	lsls	r3, r3, #3
 800bbd0:	33b8      	adds	r3, #184	@ 0xb8
 800bbd2:	001a      	movs	r2, r3
 800bbd4:	4b7f      	ldr	r3, [pc, #508]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bbd6:	18d3      	adds	r3, r2, r3
 800bbd8:	1c59      	adds	r1, r3, #1
 800bbda:	1dfb      	adds	r3, r7, #7
 800bbdc:	781a      	ldrb	r2, [r3, #0]
 800bbde:	0013      	movs	r3, r2
 800bbe0:	011b      	lsls	r3, r3, #4
 800bbe2:	1a9b      	subs	r3, r3, r2
 800bbe4:	00db      	lsls	r3, r3, #3
 800bbe6:	33d8      	adds	r3, #216	@ 0xd8
 800bbe8:	001a      	movs	r2, r3
 800bbea:	4b7a      	ldr	r3, [pc, #488]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bbec:	18d3      	adds	r3, r2, r3
 800bbee:	260c      	movs	r6, #12
 800bbf0:	19bc      	adds	r4, r7, r6
 800bbf2:	9303      	str	r3, [sp, #12]
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	9302      	str	r3, [sp, #8]
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	9301      	str	r3, [sp, #4]
 800bbfc:	9100      	str	r1, [sp, #0]
 800bbfe:	2300      	movs	r3, #0
 800bc00:	002a      	movs	r2, r5
 800bc02:	2110      	movs	r1, #16
 800bc04:	f7fd ff7a 	bl	8009afc <rfalIsoDepPollBStartActivation>
 800bc08:	0003      	movs	r3, r0
 800bc0a:	8023      	strh	r3, [r4, #0]
 800bc0c:	19bb      	adds	r3, r7, r6
 800bc0e:	881b      	ldrh	r3, [r3, #0]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d002      	beq.n	800bc1a <rfalNfcPollActivation+0x56e>
 800bc14:	19bb      	adds	r3, r7, r6
 800bc16:	881b      	ldrh	r3, [r3, #0]
 800bc18:	e134      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
                    
                    gNfcDev.isOperOngoing = true;
 800bc1a:	4b6e      	ldr	r3, [pc, #440]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bc1c:	4a6f      	ldr	r2, [pc, #444]	@ (800bddc <rfalNfcPollActivation+0x730>)
 800bc1e:	2101      	movs	r1, #1
 800bc20:	5499      	strb	r1, [r3, r2]
                    return RFAL_ERR_BUSY;
 800bc22:	2302      	movs	r3, #2
 800bc24:	e12e      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
                }
                
                err = rfalIsoDepPollBGetActivationStatus();
 800bc26:	250c      	movs	r5, #12
 800bc28:	197c      	adds	r4, r7, r5
 800bc2a:	f7fe f86b 	bl	8009d04 <rfalIsoDepPollBGetActivationStatus>
 800bc2e:	0003      	movs	r3, r0
 800bc30:	8023      	strh	r3, [r4, #0]
                if( err != RFAL_ERR_NONE )
 800bc32:	002a      	movs	r2, r5
 800bc34:	18bb      	adds	r3, r7, r2
 800bc36:	881b      	ldrh	r3, [r3, #0]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d002      	beq.n	800bc42 <rfalNfcPollActivation+0x596>
                {
                    return err;
 800bc3c:	18bb      	adds	r3, r7, r2
 800bc3e:	881b      	ldrh	r3, [r3, #0]
 800bc40:	e120      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
                }
                
                gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_ISODEP;       /* NFC-B T4T device activated */
 800bc42:	1dfb      	adds	r3, r7, #7
 800bc44:	781a      	ldrb	r2, [r3, #0]
 800bc46:	4963      	ldr	r1, [pc, #396]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bc48:	20d5      	movs	r0, #213	@ 0xd5
 800bc4a:	0013      	movs	r3, r2
 800bc4c:	011b      	lsls	r3, r3, #4
 800bc4e:	1a9b      	subs	r3, r3, r2
 800bc50:	00db      	lsls	r3, r3, #3
 800bc52:	18cb      	adds	r3, r1, r3
 800bc54:	181b      	adds	r3, r3, r0
 800bc56:	2201      	movs	r2, #1
 800bc58:	701a      	strb	r2, [r3, #0]
                break;
 800bc5a:	e102      	b.n	800be62 <rfalNfcPollActivation+0x7b6>
            }
                    
        #endif /* RFAL_FEATURE_ISO_DEP_POLL */
            
            gNfcDev.devList[devIt].rfInterface =  RFAL_NFC_INTERFACE_RF;              /* NFC-B device activated     */
 800bc5c:	1dfb      	adds	r3, r7, #7
 800bc5e:	781a      	ldrb	r2, [r3, #0]
 800bc60:	495c      	ldr	r1, [pc, #368]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bc62:	20d5      	movs	r0, #213	@ 0xd5
 800bc64:	0013      	movs	r3, r2
 800bc66:	011b      	lsls	r3, r3, #4
 800bc68:	1a9b      	subs	r3, r3, r2
 800bc6a:	00db      	lsls	r3, r3, #3
 800bc6c:	18cb      	adds	r3, r1, r3
 800bc6e:	181b      	adds	r3, r3, r0
 800bc70:	2200      	movs	r2, #0
 800bc72:	701a      	strb	r2, [r3, #0]
            break;
 800bc74:	e0f5      	b.n	800be62 <rfalNfcPollActivation+0x7b6>
        /* Passive NFC-V Activation                                                    */
        /*******************************************************************************/
    #if RFAL_FEATURE_NFCV
        case RFAL_NFC_LISTEN_TYPE_NFCV:
            
            rfalNfcvPollerInitialize();
 800bc76:	f001 fd71 	bl	800d75c <rfalNfcvPollerInitialize>
            
            /* No specific activation needed for a T5T */
            
            /* Set NFCID */
            gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].dev.nfcv.InvRes.UID;
 800bc7a:	1dfb      	adds	r3, r7, #7
 800bc7c:	7819      	ldrb	r1, [r3, #0]
 800bc7e:	1dfb      	adds	r3, r7, #7
 800bc80:	781a      	ldrb	r2, [r3, #0]
 800bc82:	000b      	movs	r3, r1
 800bc84:	011b      	lsls	r3, r3, #4
 800bc86:	1a5b      	subs	r3, r3, r1
 800bc88:	00db      	lsls	r3, r3, #3
 800bc8a:	33b8      	adds	r3, #184	@ 0xb8
 800bc8c:	0019      	movs	r1, r3
 800bc8e:	4b51      	ldr	r3, [pc, #324]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bc90:	18cb      	adds	r3, r1, r3
 800bc92:	1cd9      	adds	r1, r3, #3
 800bc94:	484f      	ldr	r0, [pc, #316]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bc96:	24d0      	movs	r4, #208	@ 0xd0
 800bc98:	0013      	movs	r3, r2
 800bc9a:	011b      	lsls	r3, r3, #4
 800bc9c:	1a9b      	subs	r3, r3, r2
 800bc9e:	00db      	lsls	r3, r3, #3
 800bca0:	18c3      	adds	r3, r0, r3
 800bca2:	191b      	adds	r3, r3, r4
 800bca4:	6019      	str	r1, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen = RFAL_NFCV_UID_LEN;
 800bca6:	1dfb      	adds	r3, r7, #7
 800bca8:	781a      	ldrb	r2, [r3, #0]
 800bcaa:	494a      	ldr	r1, [pc, #296]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bcac:	20d4      	movs	r0, #212	@ 0xd4
 800bcae:	0013      	movs	r3, r2
 800bcb0:	011b      	lsls	r3, r3, #4
 800bcb2:	1a9b      	subs	r3, r3, r2
 800bcb4:	00db      	lsls	r3, r3, #3
 800bcb6:	18cb      	adds	r3, r1, r3
 800bcb8:	181b      	adds	r3, r3, r0
 800bcba:	2208      	movs	r2, #8
 800bcbc:	701a      	strb	r2, [r3, #0]
        
            gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;               /* NFC-V T5T device activated */
 800bcbe:	1dfb      	adds	r3, r7, #7
 800bcc0:	781a      	ldrb	r2, [r3, #0]
 800bcc2:	4944      	ldr	r1, [pc, #272]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bcc4:	20d5      	movs	r0, #213	@ 0xd5
 800bcc6:	0013      	movs	r3, r2
 800bcc8:	011b      	lsls	r3, r3, #4
 800bcca:	1a9b      	subs	r3, r3, r2
 800bccc:	00db      	lsls	r3, r3, #3
 800bcce:	18cb      	adds	r3, r1, r3
 800bcd0:	181b      	adds	r3, r3, r0
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	701a      	strb	r2, [r3, #0]
            break;
 800bcd6:	e0c4      	b.n	800be62 <rfalNfcPollActivation+0x7b6>
        /* Passive ST25TB Activation                                                   */
        /*******************************************************************************/
    #if RFAL_FEATURE_ST25TB
        case RFAL_NFC_LISTEN_TYPE_ST25TB:
            
            rfalSt25tbPollerInitialize();
 800bcd8:	f002 f8ae 	bl	800de38 <rfalSt25tbPollerInitialize>
            
            /* No specific activation needed for a ST25TB */
        
            /* Set NFCID */
            gNfcDev.devList[devIt].nfcid    = gNfcDev.devList[devIt].dev.st25tb.UID;
 800bcdc:	1dfb      	adds	r3, r7, #7
 800bcde:	7819      	ldrb	r1, [r3, #0]
 800bce0:	1dfb      	adds	r3, r7, #7
 800bce2:	781a      	ldrb	r2, [r3, #0]
 800bce4:	000b      	movs	r3, r1
 800bce6:	011b      	lsls	r3, r3, #4
 800bce8:	1a5b      	subs	r3, r3, r1
 800bcea:	00db      	lsls	r3, r3, #3
 800bcec:	33b8      	adds	r3, #184	@ 0xb8
 800bcee:	0019      	movs	r1, r3
 800bcf0:	4b38      	ldr	r3, [pc, #224]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bcf2:	18cb      	adds	r3, r1, r3
 800bcf4:	1c99      	adds	r1, r3, #2
 800bcf6:	4837      	ldr	r0, [pc, #220]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bcf8:	24d0      	movs	r4, #208	@ 0xd0
 800bcfa:	0013      	movs	r3, r2
 800bcfc:	011b      	lsls	r3, r3, #4
 800bcfe:	1a9b      	subs	r3, r3, r2
 800bd00:	00db      	lsls	r3, r3, #3
 800bd02:	18c3      	adds	r3, r0, r3
 800bd04:	191b      	adds	r3, r3, r4
 800bd06:	6019      	str	r1, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen = RFAL_ST25TB_UID_LEN;
 800bd08:	1dfb      	adds	r3, r7, #7
 800bd0a:	781a      	ldrb	r2, [r3, #0]
 800bd0c:	4931      	ldr	r1, [pc, #196]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bd0e:	20d4      	movs	r0, #212	@ 0xd4
 800bd10:	0013      	movs	r3, r2
 800bd12:	011b      	lsls	r3, r3, #4
 800bd14:	1a9b      	subs	r3, r3, r2
 800bd16:	00db      	lsls	r3, r3, #3
 800bd18:	18cb      	adds	r3, r1, r3
 800bd1a:	181b      	adds	r3, r3, r0
 800bd1c:	2208      	movs	r2, #8
 800bd1e:	701a      	strb	r2, [r3, #0]
        
            gNfcDev.devList[devIt].rfInterface = RFAL_NFC_INTERFACE_RF;               /* ST25TB device activated */
 800bd20:	1dfb      	adds	r3, r7, #7
 800bd22:	781a      	ldrb	r2, [r3, #0]
 800bd24:	492b      	ldr	r1, [pc, #172]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bd26:	20d5      	movs	r0, #213	@ 0xd5
 800bd28:	0013      	movs	r3, r2
 800bd2a:	011b      	lsls	r3, r3, #4
 800bd2c:	1a9b      	subs	r3, r3, r2
 800bd2e:	00db      	lsls	r3, r3, #3
 800bd30:	18cb      	adds	r3, r1, r3
 800bd32:	181b      	adds	r3, r3, r0
 800bd34:	2200      	movs	r2, #0
 800bd36:	701a      	strb	r2, [r3, #0]
            break;
 800bd38:	e093      	b.n	800be62 <rfalNfcPollActivation+0x7b6>
        /*******************************************************************************/
        /* Passive Proprietary NFC Activation                                          */
        /*******************************************************************************/
        case RFAL_NFC_LISTEN_TYPE_PROP:
            
            if( !gNfcDev.isTechInit )
 800bd3a:	4b26      	ldr	r3, [pc, #152]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bd3c:	4a26      	ldr	r2, [pc, #152]	@ (800bdd8 <rfalNfcPollActivation+0x72c>)
 800bd3e:	5c9b      	ldrb	r3, [r3, r2]
 800bd40:	2201      	movs	r2, #1
 800bd42:	4053      	eors	r3, r2
 800bd44:	b2db      	uxtb	r3, r3
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d01f      	beq.n	800bd8a <rfalNfcPollActivation+0x6de>
            {
                RFAL_EXIT_ON_ERR( err, rfalNfcpCbPollerInitialize() );
 800bd4a:	4b22      	ldr	r3, [pc, #136]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bd4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d005      	beq.n	800bd5e <rfalNfcPollActivation+0x6b2>
 800bd52:	4b20      	ldr	r3, [pc, #128]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bd54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd56:	4798      	blx	r3
 800bd58:	0003      	movs	r3, r0
 800bd5a:	001a      	movs	r2, r3
 800bd5c:	e000      	b.n	800bd60 <rfalNfcPollActivation+0x6b4>
 800bd5e:	2218      	movs	r2, #24
 800bd60:	210c      	movs	r1, #12
 800bd62:	187b      	adds	r3, r7, r1
 800bd64:	801a      	strh	r2, [r3, #0]
 800bd66:	000a      	movs	r2, r1
 800bd68:	18bb      	adds	r3, r7, r2
 800bd6a:	881b      	ldrh	r3, [r3, #0]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d002      	beq.n	800bd76 <rfalNfcPollActivation+0x6ca>
 800bd70:	18bb      	adds	r3, r7, r2
 800bd72:	881b      	ldrh	r3, [r3, #0]
 800bd74:	e086      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
                gNfcDev.isTechInit    = true;
 800bd76:	4b17      	ldr	r3, [pc, #92]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bd78:	4a17      	ldr	r2, [pc, #92]	@ (800bdd8 <rfalNfcPollActivation+0x72c>)
 800bd7a:	2101      	movs	r1, #1
 800bd7c:	5499      	strb	r1, [r3, r2]
                gNfcDev.isOperOngoing = false;
 800bd7e:	4b15      	ldr	r3, [pc, #84]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bd80:	4a16      	ldr	r2, [pc, #88]	@ (800bddc <rfalNfcPollActivation+0x730>)
 800bd82:	2100      	movs	r1, #0
 800bd84:	5499      	strb	r1, [r3, r2]
                return RFAL_ERR_BUSY;
 800bd86:	2302      	movs	r3, #2
 800bd88:	e07c      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
            }
            

            if( !gNfcDev.isOperOngoing )
 800bd8a:	4b12      	ldr	r3, [pc, #72]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bd8c:	4a13      	ldr	r2, [pc, #76]	@ (800bddc <rfalNfcPollActivation+0x730>)
 800bd8e:	5c9b      	ldrb	r3, [r3, r2]
 800bd90:	2201      	movs	r2, #1
 800bd92:	4053      	eors	r3, r2
 800bd94:	b2db      	uxtb	r3, r3
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d026      	beq.n	800bde8 <rfalNfcPollActivation+0x73c>
            {
                /* Start activation  */
                RFAL_EXIT_ON_ERR( err, rfalNfcpCbStartActivation() );
 800bd9a:	4b0e      	ldr	r3, [pc, #56]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bd9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d005      	beq.n	800bdae <rfalNfcPollActivation+0x702>
 800bda2:	4b0c      	ldr	r3, [pc, #48]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bda4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bda6:	4798      	blx	r3
 800bda8:	0003      	movs	r3, r0
 800bdaa:	001a      	movs	r2, r3
 800bdac:	e000      	b.n	800bdb0 <rfalNfcPollActivation+0x704>
 800bdae:	2218      	movs	r2, #24
 800bdb0:	210c      	movs	r1, #12
 800bdb2:	187b      	adds	r3, r7, r1
 800bdb4:	801a      	strh	r2, [r3, #0]
 800bdb6:	000a      	movs	r2, r1
 800bdb8:	18bb      	adds	r3, r7, r2
 800bdba:	881b      	ldrh	r3, [r3, #0]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d002      	beq.n	800bdc6 <rfalNfcPollActivation+0x71a>
 800bdc0:	18bb      	adds	r3, r7, r2
 800bdc2:	881b      	ldrh	r3, [r3, #0]
 800bdc4:	e05e      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
                
                gNfcDev.isOperOngoing = true;
 800bdc6:	4b03      	ldr	r3, [pc, #12]	@ (800bdd4 <rfalNfcPollActivation+0x728>)
 800bdc8:	4a04      	ldr	r2, [pc, #16]	@ (800bddc <rfalNfcPollActivation+0x730>)
 800bdca:	2101      	movs	r1, #1
 800bdcc:	5499      	strb	r1, [r3, r2]
                return RFAL_ERR_BUSY;
 800bdce:	2302      	movs	r3, #2
 800bdd0:	e058      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
 800bdd2:	46c0      	nop			@ (mov r8, r8)
 800bdd4:	20000308 	.word	0x20000308
 800bdd8:	00000321 	.word	0x00000321
 800bddc:	00000322 	.word	0x00000322
 800bde0:	2000063b 	.word	0x2000063b
 800bde4:	2000062e 	.word	0x2000062e
            }
            
            err = rfalNfcpCbGetActivationStatus();
 800bde8:	4b28      	ldr	r3, [pc, #160]	@ (800be8c <rfalNfcPollActivation+0x7e0>)
 800bdea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d005      	beq.n	800bdfc <rfalNfcPollActivation+0x750>
 800bdf0:	4b26      	ldr	r3, [pc, #152]	@ (800be8c <rfalNfcPollActivation+0x7e0>)
 800bdf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bdf4:	4798      	blx	r3
 800bdf6:	0003      	movs	r3, r0
 800bdf8:	001a      	movs	r2, r3
 800bdfa:	e000      	b.n	800bdfe <rfalNfcPollActivation+0x752>
 800bdfc:	2218      	movs	r2, #24
 800bdfe:	210c      	movs	r1, #12
 800be00:	187b      	adds	r3, r7, r1
 800be02:	801a      	strh	r2, [r3, #0]
            if( err != RFAL_ERR_NONE )
 800be04:	000a      	movs	r2, r1
 800be06:	18bb      	adds	r3, r7, r2
 800be08:	881b      	ldrh	r3, [r3, #0]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d002      	beq.n	800be14 <rfalNfcPollActivation+0x768>
            {
                return err;
 800be0e:	18bb      	adds	r3, r7, r2
 800be10:	881b      	ldrh	r3, [r3, #0]
 800be12:	e037      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
            }

            /* Clear NFCID */
            gNfcDev.devList[devIt].nfcid = NULL;
 800be14:	1dfb      	adds	r3, r7, #7
 800be16:	781a      	ldrb	r2, [r3, #0]
 800be18:	491c      	ldr	r1, [pc, #112]	@ (800be8c <rfalNfcPollActivation+0x7e0>)
 800be1a:	20d0      	movs	r0, #208	@ 0xd0
 800be1c:	0013      	movs	r3, r2
 800be1e:	011b      	lsls	r3, r3, #4
 800be20:	1a9b      	subs	r3, r3, r2
 800be22:	00db      	lsls	r3, r3, #3
 800be24:	18cb      	adds	r3, r1, r3
 800be26:	181b      	adds	r3, r3, r0
 800be28:	2200      	movs	r2, #0
 800be2a:	601a      	str	r2, [r3, #0]
            gNfcDev.devList[devIt].nfcidLen = 0;
 800be2c:	1dfb      	adds	r3, r7, #7
 800be2e:	781a      	ldrb	r2, [r3, #0]
 800be30:	4916      	ldr	r1, [pc, #88]	@ (800be8c <rfalNfcPollActivation+0x7e0>)
 800be32:	20d4      	movs	r0, #212	@ 0xd4
 800be34:	0013      	movs	r3, r2
 800be36:	011b      	lsls	r3, r3, #4
 800be38:	1a9b      	subs	r3, r3, r2
 800be3a:	00db      	lsls	r3, r3, #3
 800be3c:	18cb      	adds	r3, r1, r3
 800be3e:	181b      	adds	r3, r3, r0
 800be40:	2200      	movs	r2, #0
 800be42:	701a      	strb	r2, [r3, #0]
            
            gNfcDev.devList[devIt].rfInterface =  RFAL_NFC_INTERFACE_RF;
 800be44:	1dfb      	adds	r3, r7, #7
 800be46:	781a      	ldrb	r2, [r3, #0]
 800be48:	4910      	ldr	r1, [pc, #64]	@ (800be8c <rfalNfcPollActivation+0x7e0>)
 800be4a:	20d5      	movs	r0, #213	@ 0xd5
 800be4c:	0013      	movs	r3, r2
 800be4e:	011b      	lsls	r3, r3, #4
 800be50:	1a9b      	subs	r3, r3, r2
 800be52:	00db      	lsls	r3, r3, #3
 800be54:	18cb      	adds	r3, r1, r3
 800be56:	181b      	adds	r3, r3, r0
 800be58:	2200      	movs	r2, #0
 800be5a:	701a      	strb	r2, [r3, #0]
            break;
 800be5c:	e001      	b.n	800be62 <rfalNfcPollActivation+0x7b6>
         
         
        /*******************************************************************************/
        default:
            return RFAL_ERR_WRONG_STATE;
 800be5e:	2321      	movs	r3, #33	@ 0x21
 800be60:	e010      	b.n	800be84 <rfalNfcPollActivation+0x7d8>
    }
    
    gNfcDev.activeDev     = &gNfcDev.devList[devIt];                                  /* Assign active device to be used further on */
 800be62:	1dfb      	adds	r3, r7, #7
 800be64:	781a      	ldrb	r2, [r3, #0]
 800be66:	0013      	movs	r3, r2
 800be68:	011b      	lsls	r3, r3, #4
 800be6a:	1a9b      	subs	r3, r3, r2
 800be6c:	00db      	lsls	r3, r3, #3
 800be6e:	33b8      	adds	r3, #184	@ 0xb8
 800be70:	001a      	movs	r2, r3
 800be72:	4b06      	ldr	r3, [pc, #24]	@ (800be8c <rfalNfcPollActivation+0x7e0>)
 800be74:	18d2      	adds	r2, r2, r3
 800be76:	4b05      	ldr	r3, [pc, #20]	@ (800be8c <rfalNfcPollActivation+0x7e0>)
 800be78:	60da      	str	r2, [r3, #12]
    gNfcDev.isOperOngoing = false;
 800be7a:	4b04      	ldr	r3, [pc, #16]	@ (800be8c <rfalNfcPollActivation+0x7e0>)
 800be7c:	4a04      	ldr	r2, [pc, #16]	@ (800be90 <rfalNfcPollActivation+0x7e4>)
 800be7e:	2100      	movs	r1, #0
 800be80:	5499      	strb	r1, [r3, r2]
    return RFAL_ERR_NONE;
 800be82:	2300      	movs	r3, #0
}
 800be84:	0018      	movs	r0, r3
 800be86:	46bd      	mov	sp, r7
 800be88:	b005      	add	sp, #20
 800be8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be8c:	20000308 	.word	0x20000308
 800be90:	00000322 	.word	0x00000322

0800be94 <rfalNfcDeactivation>:
 * \return  RFAL_ERR_XXXX  : Error occurred
 * 
 ******************************************************************************
 */
static ReturnCode rfalNfcDeactivation( void )
{
 800be94:	b590      	push	{r4, r7, lr}
 800be96:	b083      	sub	sp, #12
 800be98:	af00      	add	r7, sp, #0
    bool       aux;
    ReturnCode ret;
    
    ret = RFAL_ERR_NONE;
 800be9a:	1d3b      	adds	r3, r7, #4
 800be9c:	2200      	movs	r2, #0
 800be9e:	801a      	strh	r2, [r3, #0]
    aux = false;
 800bea0:	1dfb      	adds	r3, r7, #7
 800bea2:	2200      	movs	r2, #0
 800bea4:	701a      	strb	r2, [r3, #0]
    /* Suppress warning when specific RFAL features have been disabled */
    RFAL_NO_WARNING( ret );
    
    
    /* Check if a device has been activated */
    if( gNfcDev.activeDev != NULL )
 800bea6:	4b64      	ldr	r3, [pc, #400]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bea8:	68db      	ldr	r3, [r3, #12]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d03b      	beq.n	800bf26 <rfalNfcDeactivation+0x92>
    {
        if( rfalNfcIsRemDevListener( gNfcDev.activeDev->type ) )                          /* Listen mode no additional deactivation to be performed*/
 800beae:	4b62      	ldr	r3, [pc, #392]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800beb0:	68db      	ldr	r3, [r3, #12]
 800beb2:	781b      	ldrb	r3, [r3, #0]
 800beb4:	2b05      	cmp	r3, #5
 800beb6:	d836      	bhi.n	800bf26 <rfalNfcDeactivation+0x92>
        {
            switch( gNfcDev.activeDev->rfInterface )
 800beb8:	4b5f      	ldr	r3, [pc, #380]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800beba:	68db      	ldr	r3, [r3, #12]
 800bebc:	7f5b      	ldrb	r3, [r3, #29]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d02e      	beq.n	800bf20 <rfalNfcDeactivation+0x8c>
 800bec2:	2b01      	cmp	r3, #1
 800bec4:	d12a      	bne.n	800bf1c <rfalNfcDeactivation+0x88>
                
                /*******************************************************************************/
            #if RFAL_FEATURE_ISO_DEP && RFAL_FEATURE_ISO_DEP_POLL
                case RFAL_NFC_INTERFACE_ISODEP:
                    
                    if( !gNfcDev.isOperOngoing )
 800bec6:	4b5c      	ldr	r3, [pc, #368]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bec8:	4a5c      	ldr	r2, [pc, #368]	@ (800c03c <rfalNfcDeactivation+0x1a8>)
 800beca:	5c9b      	ldrb	r3, [r3, r2]
 800becc:	2201      	movs	r2, #1
 800bece:	4053      	eors	r3, r2
 800bed0:	b2db      	uxtb	r3, r3
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d00e      	beq.n	800bef4 <rfalNfcDeactivation+0x60>
                    {
                        ret = rfalIsoDepStartDeselect();
 800bed6:	1d3c      	adds	r4, r7, #4
 800bed8:	f7fd f80a 	bl	8008ef0 <rfalIsoDepStartDeselect>
 800bedc:	0003      	movs	r3, r0
 800bede:	8023      	strh	r3, [r4, #0]
                        if( ret == RFAL_ERR_NONE )                                        /* Send a Deselect to device */
 800bee0:	1d3b      	adds	r3, r7, #4
 800bee2:	881b      	ldrh	r3, [r3, #0]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d11d      	bne.n	800bf24 <rfalNfcDeactivation+0x90>
                        {
                            gNfcDev.isOperOngoing = true;
 800bee8:	4b53      	ldr	r3, [pc, #332]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800beea:	4a54      	ldr	r2, [pc, #336]	@ (800c03c <rfalNfcDeactivation+0x1a8>)
 800beec:	2101      	movs	r1, #1
 800beee:	5499      	strb	r1, [r3, r2]
                            return RFAL_ERR_BUSY;
 800bef0:	2302      	movs	r3, #2
 800bef2:	e09d      	b.n	800c030 <rfalNfcDeactivation+0x19c>
                        }
                    }
                    else
                    {
                        RFAL_EXIT_ON_BUSY( ret, rfalIsoDepGetDeselectStatus() );          /* Check if deselection has finished */
 800bef4:	1d3c      	adds	r4, r7, #4
 800bef6:	f7fd f81d 	bl	8008f34 <rfalIsoDepGetDeselectStatus>
 800befa:	0003      	movs	r3, r0
 800befc:	8023      	strh	r3, [r4, #0]
 800befe:	1d3b      	adds	r3, r7, #4
 800bf00:	881b      	ldrh	r3, [r3, #0]
 800bf02:	2b02      	cmp	r3, #2
 800bf04:	d102      	bne.n	800bf0c <rfalNfcDeactivation+0x78>
 800bf06:	1d3b      	adds	r3, r7, #4
 800bf08:	881b      	ldrh	r3, [r3, #0]
 800bf0a:	e091      	b.n	800c030 <rfalNfcDeactivation+0x19c>
                        
                        aux                   = true;                                     /* Mark device as deselected */
 800bf0c:	1dfb      	adds	r3, r7, #7
 800bf0e:	2201      	movs	r2, #1
 800bf10:	701a      	strb	r2, [r3, #0]
                        gNfcDev.isOperOngoing = false;
 800bf12:	4b49      	ldr	r3, [pc, #292]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bf14:	4a49      	ldr	r2, [pc, #292]	@ (800c03c <rfalNfcDeactivation+0x1a8>)
 800bf16:	2100      	movs	r1, #0
 800bf18:	5499      	strb	r1, [r3, r2]
                    }
                    break;
 800bf1a:	e003      	b.n	800bf24 <rfalNfcDeactivation+0x90>
                    }
                    break;
            #endif /* RFAL_FEATURE_NFC_DEP */
                    
                default:
                    return RFAL_ERR_REQUEST;
 800bf1c:	2305      	movs	r3, #5
 800bf1e:	e087      	b.n	800c030 <rfalNfcDeactivation+0x19c>
                    break;                                                                /* No specific deactivation to be performed */
 800bf20:	46c0      	nop			@ (mov r8, r8)
 800bf22:	e000      	b.n	800bf26 <rfalNfcDeactivation+0x92>
                    break;
 800bf24:	46c0      	nop			@ (mov r8, r8)
            }
        }
    }
    
    /* If deactivation type is only to Sleep, mark it and keep Field On  */
    if( (gNfcDev.deactType == RFAL_NFC_DEACTIVATE_SLEEP) && (gNfcDev.activeDev != NULL) && (aux) )
 800bf26:	4b44      	ldr	r3, [pc, #272]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bf28:	4a45      	ldr	r2, [pc, #276]	@ (800c040 <rfalNfcDeactivation+0x1ac>)
 800bf2a:	5c9b      	ldrb	r3, [r3, r2]
 800bf2c:	2b01      	cmp	r3, #1
 800bf2e:	d11f      	bne.n	800bf70 <rfalNfcDeactivation+0xdc>
 800bf30:	4b41      	ldr	r3, [pc, #260]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bf32:	68db      	ldr	r3, [r3, #12]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d01b      	beq.n	800bf70 <rfalNfcDeactivation+0xdc>
 800bf38:	1dfb      	adds	r3, r7, #7
 800bf3a:	781b      	ldrb	r3, [r3, #0]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d017      	beq.n	800bf70 <rfalNfcDeactivation+0xdc>
    {
        gNfcDev.isOperOngoing = false;
 800bf40:	4b3d      	ldr	r3, [pc, #244]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bf42:	4a3e      	ldr	r2, [pc, #248]	@ (800c03c <rfalNfcDeactivation+0x1a8>)
 800bf44:	2100      	movs	r1, #0
 800bf46:	5499      	strb	r1, [r3, r2]
        
        
        if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCA )
 800bf48:	4b3b      	ldr	r3, [pc, #236]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bf4a:	68db      	ldr	r3, [r3, #12]
 800bf4c:	781b      	ldrb	r3, [r3, #0]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d104      	bne.n	800bf5c <rfalNfcDeactivation+0xc8>
        {
            gNfcDev.activeDev->dev.nfca.isSleep = true;
 800bf52:	4b39      	ldr	r3, [pc, #228]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bf54:	68db      	ldr	r3, [r3, #12]
 800bf56:	2201      	movs	r2, #1
 800bf58:	759a      	strb	r2, [r3, #22]
        if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCA )
 800bf5a:	e057      	b.n	800c00c <rfalNfcDeactivation+0x178>
        }
        else if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCB )
 800bf5c:	4b36      	ldr	r3, [pc, #216]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bf5e:	68db      	ldr	r3, [r3, #12]
 800bf60:	781b      	ldrb	r3, [r3, #0]
 800bf62:	2b01      	cmp	r3, #1
 800bf64:	d152      	bne.n	800c00c <rfalNfcDeactivation+0x178>
        {
            gNfcDev.activeDev->dev.nfcb.isSleep = true;
 800bf66:	4b34      	ldr	r3, [pc, #208]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bf68:	68db      	ldr	r3, [r3, #12]
 800bf6a:	2201      	movs	r2, #1
 800bf6c:	73da      	strb	r2, [r3, #15]
        if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCA )
 800bf6e:	e04d      	b.n	800c00c <rfalNfcDeactivation+0x178>
            /* MISRA 15.7 - Empty else */
        }
    }
    else
    {
        if( !gNfcDev.isDeactivating )                                                            /* Check if the Field deactivation has not started */
 800bf70:	4b31      	ldr	r3, [pc, #196]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bf72:	4a34      	ldr	r2, [pc, #208]	@ (800c044 <rfalNfcDeactivation+0x1b0>)
 800bf74:	5c9b      	ldrb	r3, [r3, r2]
 800bf76:	2201      	movs	r2, #1
 800bf78:	4053      	eors	r3, r2
 800bf7a:	b2db      	uxtb	r3, r3
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d035      	beq.n	800bfec <rfalNfcDeactivation+0x158>
        {
        #if RFAL_FEATURE_WAKEUP_MODE
            rfalWakeUpModeStop();
 800bf80:	f7f7 f898 	bl	80030b4 <rfalWakeUpModeStop>
        #endif /* RFAL_FEATURE_WAKEUP_MODE */
        
        #if RFAL_FEATURE_LISTEN_MODE
            rfalListenStop();
        #else
            rfalFieldOff();
 800bf84:	f7f5 fb2e 	bl	80015e4 <rfalFieldOff>
        #endif
         
            if( (gNfcDev.isFieldOn) && rfalNfcHasPollerTechs() )                                 /* Check if configured to Poll modes and the Field is On */
 800bf88:	4a2b      	ldr	r2, [pc, #172]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bf8a:	23c8      	movs	r3, #200	@ 0xc8
 800bf8c:	009b      	lsls	r3, r3, #2
 800bf8e:	5cd3      	ldrb	r3, [r2, r3]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d03c      	beq.n	800c00e <rfalNfcDeactivation+0x17a>
 800bf94:	4b28      	ldr	r3, [pc, #160]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bf96:	8a5b      	ldrh	r3, [r3, #18]
 800bf98:	001a      	movs	r2, r3
 800bf9a:	237f      	movs	r3, #127	@ 0x7f
 800bf9c:	4013      	ands	r3, r2
 800bf9e:	d036      	beq.n	800c00e <rfalNfcDeactivation+0x17a>
            {
                aux = platformTimerIsExpired(gNfcDev.discTmr);                                   /* Check total duration timer is already expired */
 800bfa0:	4a25      	ldr	r2, [pc, #148]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bfa2:	23c5      	movs	r3, #197	@ 0xc5
 800bfa4:	009b      	lsls	r3, r3, #2
 800bfa6:	58d3      	ldr	r3, [r2, r3]
 800bfa8:	1dfc      	adds	r4, r7, #7
 800bfaa:	0018      	movs	r0, r3
 800bfac:	f7f8 fa44 	bl	8004438 <timerIsExpired>
 800bfb0:	0003      	movs	r3, r0
 800bfb2:	7023      	strb	r3, [r4, #0]
                if( ((platformGetSysTick() + RFAL_NFC_T_FIELD_OFF) > gNfcDev.discTmr) || (aux) ) /* In case Total Duration has expired or expring in less than tFIELD_OFF */
 800bfb4:	f7f4 fe7a 	bl	8000cac <BSP_GetTick>
 800bfb8:	0003      	movs	r3, r0
 800bfba:	1d5a      	adds	r2, r3, #5
 800bfbc:	491e      	ldr	r1, [pc, #120]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bfbe:	23c5      	movs	r3, #197	@ 0xc5
 800bfc0:	009b      	lsls	r3, r3, #2
 800bfc2:	58cb      	ldr	r3, [r1, r3]
 800bfc4:	429a      	cmp	r2, r3
 800bfc6:	d803      	bhi.n	800bfd0 <rfalNfcDeactivation+0x13c>
 800bfc8:	1dfb      	adds	r3, r7, #7
 800bfca:	781b      	ldrb	r3, [r3, #0]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d007      	beq.n	800bfe0 <rfalNfcDeactivation+0x14c>
                {
                    platformTimerDestroy( gNfcDev.discTmr );
                    gNfcDev.discTmr = (uint32_t)platformTimerCreate( RFAL_NFC_T_FIELD_OFF );     /* Ensure that Operating Field is in Off condition at least tFIELD_OFF */
 800bfd0:	2005      	movs	r0, #5
 800bfd2:	f7f8 fa21 	bl	8004418 <timerCalculateTimer>
 800bfd6:	0001      	movs	r1, r0
 800bfd8:	4a17      	ldr	r2, [pc, #92]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bfda:	23c5      	movs	r3, #197	@ 0xc5
 800bfdc:	009b      	lsls	r3, r3, #2
 800bfde:	50d1      	str	r1, [r2, r3]
                }
                
                gNfcDev.isDeactivating = true;
 800bfe0:	4b15      	ldr	r3, [pc, #84]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bfe2:	4a18      	ldr	r2, [pc, #96]	@ (800c044 <rfalNfcDeactivation+0x1b0>)
 800bfe4:	2101      	movs	r1, #1
 800bfe6:	5499      	strb	r1, [r3, r2]
                return RFAL_ERR_BUSY;
 800bfe8:	2302      	movs	r3, #2
 800bfea:	e021      	b.n	800c030 <rfalNfcDeactivation+0x19c>
            }
        }
        else                                                                                     /* The Field deactivation has started */
        {
            if( !platformTimerIsExpired(gNfcDev.discTmr) )
 800bfec:	4a12      	ldr	r2, [pc, #72]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800bfee:	23c5      	movs	r3, #197	@ 0xc5
 800bff0:	009b      	lsls	r3, r3, #2
 800bff2:	58d3      	ldr	r3, [r2, r3]
 800bff4:	0018      	movs	r0, r3
 800bff6:	f7f8 fa1f 	bl	8004438 <timerIsExpired>
 800bffa:	0003      	movs	r3, r0
 800bffc:	001a      	movs	r2, r3
 800bffe:	2301      	movs	r3, #1
 800c000:	4053      	eors	r3, r2
 800c002:	b2db      	uxtb	r3, r3
 800c004:	2b00      	cmp	r3, #0
 800c006:	d002      	beq.n	800c00e <rfalNfcDeactivation+0x17a>
            {
                return RFAL_ERR_BUSY;                                                            /* Ensure Operating Field in Off condition for the time remaining */
 800c008:	2302      	movs	r3, #2
 800c00a:	e011      	b.n	800c030 <rfalNfcDeactivation+0x19c>
        if( gNfcDev.activeDev->type == RFAL_NFC_LISTEN_TYPE_NFCA )
 800c00c:	46c0      	nop			@ (mov r8, r8)
            }
        }
    }
    
    gNfcDev.activeDev      = NULL;                                                               /* Clear Active Device info */
 800c00e:	4b0a      	ldr	r3, [pc, #40]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800c010:	2200      	movs	r2, #0
 800c012:	60da      	str	r2, [r3, #12]
    gNfcDev.isDeactivating = false;
 800c014:	4b08      	ldr	r3, [pc, #32]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800c016:	4a0b      	ldr	r2, [pc, #44]	@ (800c044 <rfalNfcDeactivation+0x1b0>)
 800c018:	2100      	movs	r1, #0
 800c01a:	5499      	strb	r1, [r3, r2]
    gNfcDev.isTechInit     = false;
 800c01c:	4b06      	ldr	r3, [pc, #24]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800c01e:	4a0a      	ldr	r2, [pc, #40]	@ (800c048 <rfalNfcDeactivation+0x1b4>)
 800c020:	2100      	movs	r1, #0
 800c022:	5499      	strb	r1, [r3, r2]
    gNfcDev.isFieldOn      = false;
 800c024:	4a04      	ldr	r2, [pc, #16]	@ (800c038 <rfalNfcDeactivation+0x1a4>)
 800c026:	23c8      	movs	r3, #200	@ 0xc8
 800c028:	009b      	lsls	r3, r3, #2
 800c02a:	2100      	movs	r1, #0
 800c02c:	54d1      	strb	r1, [r2, r3]
    return RFAL_ERR_NONE;
 800c02e:	2300      	movs	r3, #0
 800c030:	0018      	movs	r0, r3
 800c032:	46bd      	mov	sp, r7
 800c034:	b003      	add	sp, #12
 800c036:	bd90      	pop	{r4, r7, pc}
 800c038:	20000308 	.word	0x20000308
 800c03c:	00000322 	.word	0x00000322
 800c040:	0000031a 	.word	0x0000031a
 800c044:	00000323 	.word	0x00000323
 800c048:	00000321 	.word	0x00000321

0800c04c <rfalNfcaCalculateBcc>:
 * LOCAL FUNCTIONS
 ******************************************************************************
 */

static uint8_t rfalNfcaCalculateBcc( const uint8_t* buf, uint8_t bufLen )
{
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b084      	sub	sp, #16
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
 800c054:	000a      	movs	r2, r1
 800c056:	1cfb      	adds	r3, r7, #3
 800c058:	701a      	strb	r2, [r3, #0]
    uint8_t i;
    uint8_t BCC;
    
    BCC = 0;
 800c05a:	230e      	movs	r3, #14
 800c05c:	18fb      	adds	r3, r7, r3
 800c05e:	2200      	movs	r2, #0
 800c060:	701a      	strb	r2, [r3, #0]
    
    /* BCC is XOR over first 4 bytes of the SDD_RES  Digital 1.1 6.7.2 */
    for(i = 0; i < bufLen; i++)
 800c062:	230f      	movs	r3, #15
 800c064:	18fb      	adds	r3, r7, r3
 800c066:	2200      	movs	r2, #0
 800c068:	701a      	strb	r2, [r3, #0]
 800c06a:	e010      	b.n	800c08e <rfalNfcaCalculateBcc+0x42>
    {
        BCC ^= buf[i];
 800c06c:	200f      	movs	r0, #15
 800c06e:	183b      	adds	r3, r7, r0
 800c070:	781b      	ldrb	r3, [r3, #0]
 800c072:	687a      	ldr	r2, [r7, #4]
 800c074:	18d3      	adds	r3, r2, r3
 800c076:	7819      	ldrb	r1, [r3, #0]
 800c078:	220e      	movs	r2, #14
 800c07a:	18bb      	adds	r3, r7, r2
 800c07c:	18ba      	adds	r2, r7, r2
 800c07e:	7812      	ldrb	r2, [r2, #0]
 800c080:	404a      	eors	r2, r1
 800c082:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < bufLen; i++)
 800c084:	183b      	adds	r3, r7, r0
 800c086:	781a      	ldrb	r2, [r3, #0]
 800c088:	183b      	adds	r3, r7, r0
 800c08a:	3201      	adds	r2, #1
 800c08c:	701a      	strb	r2, [r3, #0]
 800c08e:	230f      	movs	r3, #15
 800c090:	18fa      	adds	r2, r7, r3
 800c092:	1cfb      	adds	r3, r7, #3
 800c094:	7812      	ldrb	r2, [r2, #0]
 800c096:	781b      	ldrb	r3, [r3, #0]
 800c098:	429a      	cmp	r2, r3
 800c09a:	d3e7      	bcc.n	800c06c <rfalNfcaCalculateBcc+0x20>
    }
    
    return BCC;
 800c09c:	230e      	movs	r3, #14
 800c09e:	18fb      	adds	r3, r7, r3
 800c0a0:	781b      	ldrb	r3, [r3, #0]
}
 800c0a2:	0018      	movs	r0, r3
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	b004      	add	sp, #16
 800c0a8:	bd80      	pop	{r7, pc}
	...

0800c0ac <rfalNfcaPollerStartSingleCollisionResolution>:

/*******************************************************************************/
static ReturnCode rfalNfcaPollerStartSingleCollisionResolution( uint8_t devLimit, bool *collPending, rfalNfcaSelRes *selRes, uint8_t *nfcId1, uint8_t *nfcId1Len )
{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	b084      	sub	sp, #16
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	60b9      	str	r1, [r7, #8]
 800c0b4:	607a      	str	r2, [r7, #4]
 800c0b6:	603b      	str	r3, [r7, #0]
 800c0b8:	230f      	movs	r3, #15
 800c0ba:	18fb      	adds	r3, r7, r3
 800c0bc:	1c02      	adds	r2, r0, #0
 800c0be:	701a      	strb	r2, [r3, #0]
    /* Check parameters */
    if( (collPending == NULL) || (selRes == NULL) || (nfcId1 == NULL) || (nfcId1Len == NULL) )
 800c0c0:	68bb      	ldr	r3, [r7, #8]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d008      	beq.n	800c0d8 <rfalNfcaPollerStartSingleCollisionResolution+0x2c>
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d005      	beq.n	800c0d8 <rfalNfcaPollerStartSingleCollisionResolution+0x2c>
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d002      	beq.n	800c0d8 <rfalNfcaPollerStartSingleCollisionResolution+0x2c>
 800c0d2:	69bb      	ldr	r3, [r7, #24]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d101      	bne.n	800c0dc <rfalNfcaPollerStartSingleCollisionResolution+0x30>
    {
        return RFAL_ERR_PARAM;
 800c0d8:	2307      	movs	r3, #7
 800c0da:	e034      	b.n	800c146 <rfalNfcaPollerStartSingleCollisionResolution+0x9a>
    }
    
    /* Initialize output parameters */
    *collPending = false;  /* Activity 1.1  9.3.4.6 */
 800c0dc:	68bb      	ldr	r3, [r7, #8]
 800c0de:	2200      	movs	r2, #0
 800c0e0:	701a      	strb	r2, [r3, #0]
    *nfcId1Len   = 0;
 800c0e2:	69bb      	ldr	r3, [r7, #24]
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	701a      	strb	r2, [r3, #0]
    RFAL_MEMSET( nfcId1, 0x00, RFAL_NFCA_CASCADE_3_UID_LEN );
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	220a      	movs	r2, #10
 800c0ec:	2100      	movs	r1, #0
 800c0ee:	0018      	movs	r0, r3
 800c0f0:	f002 fb6c 	bl	800e7cc <memset>
    
    
    /* Save parameters */
    gNfca.CR.devLimit    = devLimit;
 800c0f4:	4b16      	ldr	r3, [pc, #88]	@ (800c150 <rfalNfcaPollerStartSingleCollisionResolution+0xa4>)
 800c0f6:	220f      	movs	r2, #15
 800c0f8:	18ba      	adds	r2, r7, r2
 800c0fa:	7812      	ldrb	r2, [r2, #0]
 800c0fc:	711a      	strb	r2, [r3, #4]
    gNfca.CR.collPend    = collPending;
 800c0fe:	4b14      	ldr	r3, [pc, #80]	@ (800c150 <rfalNfcaPollerStartSingleCollisionResolution+0xa4>)
 800c100:	68ba      	ldr	r2, [r7, #8]
 800c102:	615a      	str	r2, [r3, #20]
    gNfca.CR.selRes      = selRes;
 800c104:	4b12      	ldr	r3, [pc, #72]	@ (800c150 <rfalNfcaPollerStartSingleCollisionResolution+0xa4>)
 800c106:	687a      	ldr	r2, [r7, #4]
 800c108:	621a      	str	r2, [r3, #32]
    gNfca.CR.nfcId1      = nfcId1;
 800c10a:	4b11      	ldr	r3, [pc, #68]	@ (800c150 <rfalNfcaPollerStartSingleCollisionResolution+0xa4>)
 800c10c:	683a      	ldr	r2, [r7, #0]
 800c10e:	625a      	str	r2, [r3, #36]	@ 0x24
    gNfca.CR.nfcId1Len   = nfcId1Len;
 800c110:	4b0f      	ldr	r3, [pc, #60]	@ (800c150 <rfalNfcaPollerStartSingleCollisionResolution+0xa4>)
 800c112:	69ba      	ldr	r2, [r7, #24]
 800c114:	629a      	str	r2, [r3, #40]	@ 0x28

    platformTimerDestroy( gNfca.CR.tmrFDT );
    gNfca.CR.tmrFDT      = RFAL_TIMING_NONE;
 800c116:	4b0e      	ldr	r3, [pc, #56]	@ (800c150 <rfalNfcaPollerStartSingleCollisionResolution+0xa4>)
 800c118:	2200      	movs	r2, #0
 800c11a:	635a      	str	r2, [r3, #52]	@ 0x34
    gNfca.CR.retries     = RFAL_NFCA_N_RETRANS;
 800c11c:	4b0c      	ldr	r3, [pc, #48]	@ (800c150 <rfalNfcaPollerStartSingleCollisionResolution+0xa4>)
 800c11e:	2238      	movs	r2, #56	@ 0x38
 800c120:	2102      	movs	r1, #2
 800c122:	5499      	strb	r1, [r3, r2]
    gNfca.CR.cascadeLv   = (uint8_t)RFAL_NFCA_SEL_CASCADE_L1;
 800c124:	4b0a      	ldr	r3, [pc, #40]	@ (800c150 <rfalNfcaPollerStartSingleCollisionResolution+0xa4>)
 800c126:	222c      	movs	r2, #44	@ 0x2c
 800c128:	2100      	movs	r1, #0
 800c12a:	5499      	strb	r1, [r3, r2]
    gNfca.CR.state       = RFAL_NFCA_CR_CL;
 800c12c:	4b08      	ldr	r3, [pc, #32]	@ (800c150 <rfalNfcaPollerStartSingleCollisionResolution+0xa4>)
 800c12e:	222d      	movs	r2, #45	@ 0x2d
 800c130:	2101      	movs	r1, #1
 800c132:	5499      	strb	r1, [r3, r2]
   
    gNfca.CR.doBacktrack  = false;
 800c134:	4b06      	ldr	r3, [pc, #24]	@ (800c150 <rfalNfcaPollerStartSingleCollisionResolution+0xa4>)
 800c136:	223a      	movs	r2, #58	@ 0x3a
 800c138:	2100      	movs	r1, #0
 800c13a:	5499      	strb	r1, [r3, r2]
    gNfca.CR.backtrackCnt = 3U;
 800c13c:	4b04      	ldr	r3, [pc, #16]	@ (800c150 <rfalNfcaPollerStartSingleCollisionResolution+0xa4>)
 800c13e:	2239      	movs	r2, #57	@ 0x39
 800c140:	2103      	movs	r1, #3
 800c142:	5499      	strb	r1, [r3, r2]
    
    return RFAL_ERR_NONE;
 800c144:	2300      	movs	r3, #0
}
 800c146:	0018      	movs	r0, r3
 800c148:	46bd      	mov	sp, r7
 800c14a:	b004      	add	sp, #16
 800c14c:	bd80      	pop	{r7, pc}
 800c14e:	46c0      	nop			@ (mov r8, r8)
 800c150:	20000c04 	.word	0x20000c04

0800c154 <rfalNfcaPollerGetSingleCollisionResolutionStatus>:


/*******************************************************************************/
static ReturnCode rfalNfcaPollerGetSingleCollisionResolutionStatus( void )
{
 800c154:	b590      	push	{r4, r7, lr}
 800c156:	b087      	sub	sp, #28
 800c158:	af04      	add	r7, sp, #16
    ReturnCode ret;
    uint8_t    collBit = 1U;  /* standards mandate or recommend collision bit to be set to One. */
 800c15a:	1d7b      	adds	r3, r7, #5
 800c15c:	2201      	movs	r2, #1
 800c15e:	701a      	strb	r2, [r3, #0]
    
    
    /* Check if FDT timer is still running */
    if(gNfca.CR.tmrFDT != RFAL_TIMING_NONE )
 800c160:	4bd8      	ldr	r3, [pc, #864]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c162:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c164:	2b00      	cmp	r3, #0
 800c166:	d00d      	beq.n	800c184 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x30>
    {
        if( (!platformTimerIsExpired( gNfca.CR.tmrFDT )) )
 800c168:	4bd6      	ldr	r3, [pc, #856]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c16a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c16c:	0018      	movs	r0, r3
 800c16e:	f7f8 f963 	bl	8004438 <timerIsExpired>
 800c172:	0003      	movs	r3, r0
 800c174:	001a      	movs	r2, r3
 800c176:	2301      	movs	r3, #1
 800c178:	4053      	eors	r3, r2
 800c17a:	b2db      	uxtb	r3, r3
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d001      	beq.n	800c184 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x30>
        {
            return RFAL_ERR_BUSY;
 800c180:	2302      	movs	r3, #2
 800c182:	e265      	b.n	800c650 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fc>
        }
    }
    
    /*******************************************************************************/
    /* Go through all Cascade Levels     Activity 1.1  9.3.4 */    
    if( gNfca.CR.cascadeLv > (uint8_t)RFAL_NFCA_SEL_CASCADE_L3 )
 800c184:	4bcf      	ldr	r3, [pc, #828]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c186:	222c      	movs	r2, #44	@ 0x2c
 800c188:	5c9b      	ldrb	r3, [r3, r2]
 800c18a:	2b02      	cmp	r3, #2
 800c18c:	d901      	bls.n	800c192 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x3e>
    {
        return RFAL_ERR_INTERNAL;
 800c18e:	230c      	movs	r3, #12
 800c190:	e25e      	b.n	800c650 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fc>
    }
    
    switch( gNfca.CR.state )
 800c192:	4bcc      	ldr	r3, [pc, #816]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c194:	222d      	movs	r2, #45	@ 0x2d
 800c196:	5c9b      	ldrb	r3, [r3, r2]
 800c198:	2b06      	cmp	r3, #6
 800c19a:	d900      	bls.n	800c19e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4a>
 800c19c:	e255      	b.n	800c64a <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4f6>
 800c19e:	009a      	lsls	r2, r3, #2
 800c1a0:	4bc9      	ldr	r3, [pc, #804]	@ (800c4c8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x374>)
 800c1a2:	18d3      	adds	r3, r2, r3
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	469f      	mov	pc, r3
    {
        /*******************************************************************************/
        case RFAL_NFCA_CR_CL:
            
            /* Initialize the SDD_REQ to send for the new cascade level */
            RFAL_MEMSET( (uint8_t*)&gNfca.CR.selReq, 0x00, sizeof(rfalNfcaSelReq) );
 800c1a8:	4bc8      	ldr	r3, [pc, #800]	@ (800c4cc <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x378>)
 800c1aa:	2207      	movs	r2, #7
 800c1ac:	2100      	movs	r1, #0
 800c1ae:	0018      	movs	r0, r3
 800c1b0:	f002 fb0c 	bl	800e7cc <memset>
        
            gNfca.CR.bytesTxRx = RFAL_NFCA_SDD_REQ_LEN;
 800c1b4:	4bc3      	ldr	r3, [pc, #780]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c1b6:	222f      	movs	r2, #47	@ 0x2f
 800c1b8:	2102      	movs	r1, #2
 800c1ba:	5499      	strb	r1, [r3, r2]
            gNfca.CR.bitsTxRx  = 0U;
 800c1bc:	4bc1      	ldr	r3, [pc, #772]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c1be:	2230      	movs	r2, #48	@ 0x30
 800c1c0:	2100      	movs	r1, #0
 800c1c2:	5499      	strb	r1, [r3, r2]
            gNfca.CR.state     = RFAL_NFCA_CR_SDD_TX;
 800c1c4:	4bbf      	ldr	r3, [pc, #764]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c1c6:	222d      	movs	r2, #45	@ 0x2d
 800c1c8:	2102      	movs	r1, #2
 800c1ca:	5499      	strb	r1, [r3, r2]
        
        /*******************************************************************************/
        case RFAL_NFCA_CR_SDD_TX:   /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /* Calculate SEL_CMD and SEL_PAR with the bytes/bits to be sent */
            gNfca.CR.selReq.selCmd = rfalNfcaCLn2SELCMD( gNfca.CR.cascadeLv );
 800c1cc:	4bbd      	ldr	r3, [pc, #756]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c1ce:	222c      	movs	r2, #44	@ 0x2c
 800c1d0:	5c9b      	ldrb	r3, [r3, r2]
 800c1d2:	18db      	adds	r3, r3, r3
 800c1d4:	b2db      	uxtb	r3, r3
 800c1d6:	3b6d      	subs	r3, #109	@ 0x6d
 800c1d8:	b2da      	uxtb	r2, r3
 800c1da:	4bba      	ldr	r3, [pc, #744]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c1dc:	761a      	strb	r2, [r3, #24]
            gNfca.CR.selReq.selPar = rfalNfcaSelPar(gNfca.CR.bytesTxRx, gNfca.CR.bitsTxRx);
 800c1de:	4bb9      	ldr	r3, [pc, #740]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c1e0:	222f      	movs	r2, #47	@ 0x2f
 800c1e2:	5c9b      	ldrb	r3, [r3, r2]
 800c1e4:	011b      	lsls	r3, r3, #4
 800c1e6:	b2da      	uxtb	r2, r3
 800c1e8:	4bb6      	ldr	r3, [pc, #728]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c1ea:	2130      	movs	r1, #48	@ 0x30
 800c1ec:	5c5b      	ldrb	r3, [r3, r1]
 800c1ee:	210f      	movs	r1, #15
 800c1f0:	400b      	ands	r3, r1
 800c1f2:	b2db      	uxtb	r3, r3
 800c1f4:	4313      	orrs	r3, r2
 800c1f6:	b2da      	uxtb	r2, r3
 800c1f8:	4bb2      	ldr	r3, [pc, #712]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c1fa:	765a      	strb	r2, [r3, #25]
        
            /* Send SDD_REQ (Anticollision frame) */
            rfalISO14443AStartTransceiveAnticollisionFrame( (uint8_t*)&gNfca.CR.selReq, &gNfca.CR.bytesTxRx, &gNfca.CR.bitsTxRx, &gNfca.CR.rxLen, RFAL_NFCA_FDTMIN );
 800c1fc:	4bb4      	ldr	r3, [pc, #720]	@ (800c4d0 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x37c>)
 800c1fe:	4ab5      	ldr	r2, [pc, #724]	@ (800c4d4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x380>)
 800c200:	49b5      	ldr	r1, [pc, #724]	@ (800c4d8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x384>)
 800c202:	48b2      	ldr	r0, [pc, #712]	@ (800c4cc <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x378>)
 800c204:	4cb5      	ldr	r4, [pc, #724]	@ (800c4dc <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x388>)
 800c206:	9400      	str	r4, [sp, #0]
 800c208:	f7f6 f970 	bl	80024ec <rfalISO14443AStartTransceiveAnticollisionFrame>
        
            gNfca.CR.state = RFAL_NFCA_CR_SDD;
 800c20c:	4bad      	ldr	r3, [pc, #692]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c20e:	222d      	movs	r2, #45	@ 0x2d
 800c210:	2103      	movs	r1, #3
 800c212:	5499      	strb	r1, [r3, r2]
            break;
 800c214:	e21b      	b.n	800c64e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fa>

        
        /*******************************************************************************/
        case RFAL_NFCA_CR_SDD:
            
            RFAL_EXIT_ON_BUSY( ret, rfalISO14443AGetTransceiveAnticollisionFrameStatus() );
 800c216:	1dbc      	adds	r4, r7, #6
 800c218:	f7f6 fa16 	bl	8002648 <rfalISO14443AGetTransceiveAnticollisionFrameStatus>
 800c21c:	0003      	movs	r3, r0
 800c21e:	8023      	strh	r3, [r4, #0]
 800c220:	1dbb      	adds	r3, r7, #6
 800c222:	881b      	ldrh	r3, [r3, #0]
 800c224:	2b02      	cmp	r3, #2
 800c226:	d102      	bne.n	800c22e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0xda>
 800c228:	1dbb      	adds	r3, r7, #6
 800c22a:	881b      	ldrh	r3, [r3, #0]
 800c22c:	e210      	b.n	800c650 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fc>
        
            /* Retry upon timeout  EMVCo 2.6  9.6.1.3 */
            if( (ret == RFAL_ERR_TIMEOUT) && (gNfca.CR.devLimit==0U) && (gNfca.CR.retries != 0U) )
 800c22e:	1dbb      	adds	r3, r7, #6
 800c230:	881b      	ldrh	r3, [r3, #0]
 800c232:	2b04      	cmp	r3, #4
 800c234:	d11b      	bne.n	800c26e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x11a>
 800c236:	4ba3      	ldr	r3, [pc, #652]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c238:	791b      	ldrb	r3, [r3, #4]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d117      	bne.n	800c26e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x11a>
 800c23e:	4ba1      	ldr	r3, [pc, #644]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c240:	2238      	movs	r2, #56	@ 0x38
 800c242:	5c9b      	ldrb	r3, [r3, r2]
 800c244:	2b00      	cmp	r3, #0
 800c246:	d012      	beq.n	800c26e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x11a>
            {
                gNfca.CR.retries--;
 800c248:	4b9e      	ldr	r3, [pc, #632]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c24a:	2238      	movs	r2, #56	@ 0x38
 800c24c:	5c9b      	ldrb	r3, [r3, r2]
 800c24e:	3b01      	subs	r3, #1
 800c250:	b2d9      	uxtb	r1, r3
 800c252:	4b9c      	ldr	r3, [pc, #624]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c254:	2238      	movs	r2, #56	@ 0x38
 800c256:	5499      	strb	r1, [r3, r2]
                platformTimerDestroy( gNfca.CR.tmrFDT );
                gNfca.CR.tmrFDT = platformTimerCreate( RFAL_NFCA_T_RETRANS );
 800c258:	2005      	movs	r0, #5
 800c25a:	f7f8 f8dd 	bl	8004418 <timerCalculateTimer>
 800c25e:	0002      	movs	r2, r0
 800c260:	4b98      	ldr	r3, [pc, #608]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c262:	635a      	str	r2, [r3, #52]	@ 0x34
                
                gNfca.CR.state = RFAL_NFCA_CR_SDD_TX;
 800c264:	4b97      	ldr	r3, [pc, #604]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c266:	222d      	movs	r2, #45	@ 0x2d
 800c268:	2102      	movs	r1, #2
 800c26a:	5499      	strb	r1, [r3, r2]
                break;
 800c26c:	e1ef      	b.n	800c64e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fa>
            }

            /* Covert rxLen into bytes */
            gNfca.CR.rxLen = rfalConvBitsToBytes( gNfca.CR.rxLen );
 800c26e:	4b95      	ldr	r3, [pc, #596]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c270:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800c272:	3307      	adds	r3, #7
 800c274:	08db      	lsrs	r3, r3, #3
 800c276:	b29a      	uxth	r2, r3
 800c278:	4b92      	ldr	r3, [pc, #584]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c27a:	865a      	strh	r2, [r3, #50]	@ 0x32
            
            
            if( (ret == RFAL_ERR_TIMEOUT) && (gNfca.CR.backtrackCnt != 0U) && (!gNfca.CR.doBacktrack)
 800c27c:	1dbb      	adds	r3, r7, #6
 800c27e:	881b      	ldrh	r3, [r3, #0]
 800c280:	2b04      	cmp	r3, #4
 800c282:	d15f      	bne.n	800c344 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1f0>
 800c284:	4b8f      	ldr	r3, [pc, #572]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c286:	2239      	movs	r2, #57	@ 0x39
 800c288:	5c9b      	ldrb	r3, [r3, r2]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d05a      	beq.n	800c344 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1f0>
 800c28e:	4b8d      	ldr	r3, [pc, #564]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c290:	223a      	movs	r2, #58	@ 0x3a
 800c292:	5c9b      	ldrb	r3, [r3, r2]
 800c294:	2201      	movs	r2, #1
 800c296:	4053      	eors	r3, r2
 800c298:	b2db      	uxtb	r3, r3
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d052      	beq.n	800c344 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1f0>
                && (!((RFAL_NFCA_SDD_REQ_LEN == gNfca.CR.bytesTxRx) && (0U == gNfca.CR.bitsTxRx)))     )
 800c29e:	4b89      	ldr	r3, [pc, #548]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c2a0:	222f      	movs	r2, #47	@ 0x2f
 800c2a2:	5c9b      	ldrb	r3, [r3, r2]
 800c2a4:	2b02      	cmp	r3, #2
 800c2a6:	d104      	bne.n	800c2b2 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x15e>
 800c2a8:	4b86      	ldr	r3, [pc, #536]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c2aa:	2230      	movs	r2, #48	@ 0x30
 800c2ac:	5c9b      	ldrb	r3, [r3, r2]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d048      	beq.n	800c344 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1f0>
                 * collisions of a weaker tag go unnoticed. If then a later 
                 * collision is recognized and the strong tag has a 0 at the 
                 * collision position then no tag will respond. Catch this 
                 * corner case and then try with the bit being sent as zero. */
                rfalNfcaSensRes sensRes;
                ret = RFAL_ERR_RF_COLLISION;
 800c2b2:	1dbb      	adds	r3, r7, #6
 800c2b4:	221d      	movs	r2, #29
 800c2b6:	801a      	strh	r2, [r3, #0]
                rfalNfcaPollerCheckPresence( RFAL_14443A_SHORTFRAME_CMD_REQA, &sensRes );
 800c2b8:	003b      	movs	r3, r7
 800c2ba:	0019      	movs	r1, r3
 800c2bc:	2026      	movs	r0, #38	@ 0x26
 800c2be:	f000 fa03 	bl	800c6c8 <rfalNfcaPollerCheckPresence>
                /* Algorithm below does a post-increment, decrement to go back to current position */
                if (0U == gNfca.CR.bitsTxRx)
 800c2c2:	4b80      	ldr	r3, [pc, #512]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c2c4:	2230      	movs	r2, #48	@ 0x30
 800c2c6:	5c9b      	ldrb	r3, [r3, r2]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d10c      	bne.n	800c2e6 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x192>
                {
                    gNfca.CR.bitsTxRx = 7;
 800c2cc:	4b7d      	ldr	r3, [pc, #500]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c2ce:	2230      	movs	r2, #48	@ 0x30
 800c2d0:	2107      	movs	r1, #7
 800c2d2:	5499      	strb	r1, [r3, r2]
                    gNfca.CR.bytesTxRx--;
 800c2d4:	4b7b      	ldr	r3, [pc, #492]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c2d6:	222f      	movs	r2, #47	@ 0x2f
 800c2d8:	5c9b      	ldrb	r3, [r3, r2]
 800c2da:	3b01      	subs	r3, #1
 800c2dc:	b2d9      	uxtb	r1, r3
 800c2de:	4b79      	ldr	r3, [pc, #484]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c2e0:	222f      	movs	r2, #47	@ 0x2f
 800c2e2:	5499      	strb	r1, [r3, r2]
 800c2e4:	e007      	b.n	800c2f6 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1a2>
                }
                else
                {
                    gNfca.CR.bitsTxRx--;
 800c2e6:	4b77      	ldr	r3, [pc, #476]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c2e8:	2230      	movs	r2, #48	@ 0x30
 800c2ea:	5c9b      	ldrb	r3, [r3, r2]
 800c2ec:	3b01      	subs	r3, #1
 800c2ee:	b2d9      	uxtb	r1, r3
 800c2f0:	4b74      	ldr	r3, [pc, #464]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c2f2:	2230      	movs	r2, #48	@ 0x30
 800c2f4:	5499      	strb	r1, [r3, r2]
                }
                collBit = (uint8_t)( ((uint8_t*)&gNfca.CR.selReq)[gNfca.CR.bytesTxRx] & (1U << gNfca.CR.bitsTxRx) );
 800c2f6:	4b73      	ldr	r3, [pc, #460]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c2f8:	222f      	movs	r2, #47	@ 0x2f
 800c2fa:	5c9b      	ldrb	r3, [r3, r2]
 800c2fc:	001a      	movs	r2, r3
 800c2fe:	4b73      	ldr	r3, [pc, #460]	@ (800c4cc <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x378>)
 800c300:	18d3      	adds	r3, r2, r3
 800c302:	781a      	ldrb	r2, [r3, #0]
 800c304:	4b6f      	ldr	r3, [pc, #444]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c306:	2130      	movs	r1, #48	@ 0x30
 800c308:	5c5b      	ldrb	r3, [r3, r1]
 800c30a:	0019      	movs	r1, r3
 800c30c:	2301      	movs	r3, #1
 800c30e:	408b      	lsls	r3, r1
 800c310:	b2d9      	uxtb	r1, r3
 800c312:	1d7b      	adds	r3, r7, #5
 800c314:	400a      	ands	r2, r1
 800c316:	701a      	strb	r2, [r3, #0]
                collBit = (uint8_t)((0U==collBit) ? 1U:0U);                              /* Invert the collision bit */
 800c318:	1d7b      	adds	r3, r7, #5
 800c31a:	781b      	ldrb	r3, [r3, #0]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d101      	bne.n	800c324 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1d0>
 800c320:	2201      	movs	r2, #1
 800c322:	e000      	b.n	800c326 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1d2>
 800c324:	2200      	movs	r2, #0
 800c326:	1d7b      	adds	r3, r7, #5
 800c328:	701a      	strb	r2, [r3, #0]
                gNfca.CR.doBacktrack = true;
 800c32a:	4b66      	ldr	r3, [pc, #408]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c32c:	223a      	movs	r2, #58	@ 0x3a
 800c32e:	2101      	movs	r1, #1
 800c330:	5499      	strb	r1, [r3, r2]
                gNfca.CR.backtrackCnt--;
 800c332:	4b64      	ldr	r3, [pc, #400]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c334:	2239      	movs	r2, #57	@ 0x39
 800c336:	5c9b      	ldrb	r3, [r3, r2]
 800c338:	3b01      	subs	r3, #1
 800c33a:	b2d9      	uxtb	r1, r3
 800c33c:	4b61      	ldr	r3, [pc, #388]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c33e:	2239      	movs	r2, #57	@ 0x39
 800c340:	5499      	strb	r1, [r3, r2]
            {
 800c342:	e003      	b.n	800c34c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x1f8>
            }
            else
            {
                gNfca.CR.doBacktrack = false;
 800c344:	4b5f      	ldr	r3, [pc, #380]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c346:	223a      	movs	r2, #58	@ 0x3a
 800c348:	2100      	movs	r1, #0
 800c34a:	5499      	strb	r1, [r3, r2]
            }

            if( ret == RFAL_ERR_RF_COLLISION )
 800c34c:	1dbb      	adds	r3, r7, #6
 800c34e:	881b      	ldrh	r3, [r3, #0]
 800c350:	2b1d      	cmp	r3, #29
 800c352:	d000      	beq.n	800c356 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x202>
 800c354:	e0ae      	b.n	800c4b4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x360>
            {
                /* Check received length */
                if( (gNfca.CR.bytesTxRx + ((gNfca.CR.bitsTxRx != 0U) ? 1U : 0U)) > (RFAL_NFCA_SDD_RES_LEN + RFAL_NFCA_SDD_REQ_LEN) )
 800c356:	4b5b      	ldr	r3, [pc, #364]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c358:	222f      	movs	r2, #47	@ 0x2f
 800c35a:	5c9b      	ldrb	r3, [r3, r2]
 800c35c:	0019      	movs	r1, r3
 800c35e:	4b59      	ldr	r3, [pc, #356]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c360:	2230      	movs	r2, #48	@ 0x30
 800c362:	5c9b      	ldrb	r3, [r3, r2]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d001      	beq.n	800c36c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x218>
 800c368:	2301      	movs	r3, #1
 800c36a:	e000      	b.n	800c36e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x21a>
 800c36c:	2300      	movs	r3, #0
 800c36e:	185b      	adds	r3, r3, r1
 800c370:	2b07      	cmp	r3, #7
 800c372:	d901      	bls.n	800c378 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x224>
                {
                    return RFAL_ERR_PROTO;
 800c374:	230b      	movs	r3, #11
 800c376:	e16b      	b.n	800c650 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fc>
                }

                /* Collision in BCC: Anticollide only UID part */
                if( ((gNfca.CR.bytesTxRx + ((gNfca.CR.bitsTxRx != 0U) ? 1U : 0U)) > (RFAL_NFCA_CASCADE_1_UID_LEN + RFAL_NFCA_SDD_REQ_LEN)) && (gNfca.CR.backtrackCnt != 0U) )
 800c378:	4b52      	ldr	r3, [pc, #328]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c37a:	222f      	movs	r2, #47	@ 0x2f
 800c37c:	5c9b      	ldrb	r3, [r3, r2]
 800c37e:	0019      	movs	r1, r3
 800c380:	4b50      	ldr	r3, [pc, #320]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c382:	2230      	movs	r2, #48	@ 0x30
 800c384:	5c9b      	ldrb	r3, [r3, r2]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d001      	beq.n	800c38e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x23a>
 800c38a:	2301      	movs	r3, #1
 800c38c:	e000      	b.n	800c390 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x23c>
 800c38e:	2300      	movs	r3, #0
 800c390:	185b      	adds	r3, r3, r1
 800c392:	2b06      	cmp	r3, #6
 800c394:	d925      	bls.n	800c3e2 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x28e>
 800c396:	4b4b      	ldr	r3, [pc, #300]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c398:	2239      	movs	r2, #57	@ 0x39
 800c39a:	5c9b      	ldrb	r3, [r3, r2]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d020      	beq.n	800c3e2 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x28e>
                {
                    gNfca.CR.backtrackCnt--;
 800c3a0:	4b48      	ldr	r3, [pc, #288]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c3a2:	2239      	movs	r2, #57	@ 0x39
 800c3a4:	5c9b      	ldrb	r3, [r3, r2]
 800c3a6:	3b01      	subs	r3, #1
 800c3a8:	b2d9      	uxtb	r1, r3
 800c3aa:	4b46      	ldr	r3, [pc, #280]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c3ac:	2239      	movs	r2, #57	@ 0x39
 800c3ae:	5499      	strb	r1, [r3, r2]
                    gNfca.CR.bytesTxRx = (RFAL_NFCA_CASCADE_1_UID_LEN + RFAL_NFCA_SDD_REQ_LEN) - 1U;
 800c3b0:	4b44      	ldr	r3, [pc, #272]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c3b2:	222f      	movs	r2, #47	@ 0x2f
 800c3b4:	2105      	movs	r1, #5
 800c3b6:	5499      	strb	r1, [r3, r2]
                    gNfca.CR.bitsTxRx = 7;
 800c3b8:	4b42      	ldr	r3, [pc, #264]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c3ba:	2230      	movs	r2, #48	@ 0x30
 800c3bc:	2107      	movs	r1, #7
 800c3be:	5499      	strb	r1, [r3, r2]
                    collBit = (uint8_t)( ((uint8_t*)&gNfca.CR.selReq)[gNfca.CR.bytesTxRx] & (1U << gNfca.CR.bitsTxRx) ); /* Not a real collision, extract the actual bit for the subsequent code */
 800c3c0:	4b40      	ldr	r3, [pc, #256]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c3c2:	222f      	movs	r2, #47	@ 0x2f
 800c3c4:	5c9b      	ldrb	r3, [r3, r2]
 800c3c6:	001a      	movs	r2, r3
 800c3c8:	4b40      	ldr	r3, [pc, #256]	@ (800c4cc <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x378>)
 800c3ca:	18d3      	adds	r3, r2, r3
 800c3cc:	781a      	ldrb	r2, [r3, #0]
 800c3ce:	4b3d      	ldr	r3, [pc, #244]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c3d0:	2130      	movs	r1, #48	@ 0x30
 800c3d2:	5c5b      	ldrb	r3, [r3, r1]
 800c3d4:	0019      	movs	r1, r3
 800c3d6:	2301      	movs	r3, #1
 800c3d8:	408b      	lsls	r3, r1
 800c3da:	b2d9      	uxtb	r1, r3
 800c3dc:	1d7b      	adds	r3, r7, #5
 800c3de:	400a      	ands	r2, r1
 800c3e0:	701a      	strb	r2, [r3, #0]
                }
                
                
                /* Activity 1.0 & 1.1  9.3.4.12: If CON_DEVICES_LIMIT has a value of 0, then 
                 * NFC Forum Device is configured to perform collision detection only       */
                if( (gNfca.CR.devLimit == 0U) && (!(*gNfca.CR.collPend)) )
 800c3e2:	4b38      	ldr	r3, [pc, #224]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c3e4:	791b      	ldrb	r3, [r3, #4]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d10d      	bne.n	800c406 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b2>
 800c3ea:	4b36      	ldr	r3, [pc, #216]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c3ec:	695b      	ldr	r3, [r3, #20]
 800c3ee:	781b      	ldrb	r3, [r3, #0]
 800c3f0:	2201      	movs	r2, #1
 800c3f2:	4053      	eors	r3, r2
 800c3f4:	b2db      	uxtb	r3, r3
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d005      	beq.n	800c406 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2b2>
                {
                    *gNfca.CR.collPend = true;
 800c3fa:	4b32      	ldr	r3, [pc, #200]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c3fc:	695b      	ldr	r3, [r3, #20]
 800c3fe:	2201      	movs	r2, #1
 800c400:	701a      	strb	r2, [r3, #0]
                    return RFAL_ERR_IGNORE;
 800c402:	2312      	movs	r3, #18
 800c404:	e124      	b.n	800c650 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fc>
                }
                
                *gNfca.CR.collPend = true;
 800c406:	4b2f      	ldr	r3, [pc, #188]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c408:	695b      	ldr	r3, [r3, #20]
 800c40a:	2201      	movs	r2, #1
 800c40c:	701a      	strb	r2, [r3, #0]
                
                /* Set and select the collision bit, with the number of bytes/bits successfully TxRx */
                if (collBit != 0U)
 800c40e:	1d7b      	adds	r3, r7, #5
 800c410:	781b      	ldrb	r3, [r3, #0]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d017      	beq.n	800c446 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x2f2>
                {
                    ((uint8_t*)&gNfca.CR.selReq)[gNfca.CR.bytesTxRx] = (uint8_t)(((uint8_t*)&gNfca.CR.selReq)[gNfca.CR.bytesTxRx] | (1U << gNfca.CR.bitsTxRx));   /* MISRA 10.3 */
 800c416:	4b2b      	ldr	r3, [pc, #172]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c418:	222f      	movs	r2, #47	@ 0x2f
 800c41a:	5c9b      	ldrb	r3, [r3, r2]
 800c41c:	001a      	movs	r2, r3
 800c41e:	4b2b      	ldr	r3, [pc, #172]	@ (800c4cc <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x378>)
 800c420:	18d3      	adds	r3, r2, r3
 800c422:	7819      	ldrb	r1, [r3, #0]
 800c424:	4b27      	ldr	r3, [pc, #156]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c426:	2230      	movs	r2, #48	@ 0x30
 800c428:	5c9b      	ldrb	r3, [r3, r2]
 800c42a:	001a      	movs	r2, r3
 800c42c:	2301      	movs	r3, #1
 800c42e:	4093      	lsls	r3, r2
 800c430:	b2da      	uxtb	r2, r3
 800c432:	4b24      	ldr	r3, [pc, #144]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c434:	202f      	movs	r0, #47	@ 0x2f
 800c436:	5c1b      	ldrb	r3, [r3, r0]
 800c438:	0018      	movs	r0, r3
 800c43a:	4b24      	ldr	r3, [pc, #144]	@ (800c4cc <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x378>)
 800c43c:	18c3      	adds	r3, r0, r3
 800c43e:	430a      	orrs	r2, r1
 800c440:	b2d2      	uxtb	r2, r2
 800c442:	701a      	strb	r2, [r3, #0]
 800c444:	e018      	b.n	800c478 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x324>
                }
                else
                {
                    ((uint8_t*)&gNfca.CR.selReq)[gNfca.CR.bytesTxRx] = (uint8_t)(((uint8_t*)&gNfca.CR.selReq)[gNfca.CR.bytesTxRx] & ~(1U << gNfca.CR.bitsTxRx));  /* MISRA 10.3 */
 800c446:	4b1f      	ldr	r3, [pc, #124]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c448:	222f      	movs	r2, #47	@ 0x2f
 800c44a:	5c9b      	ldrb	r3, [r3, r2]
 800c44c:	001a      	movs	r2, r3
 800c44e:	4b1f      	ldr	r3, [pc, #124]	@ (800c4cc <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x378>)
 800c450:	18d3      	adds	r3, r2, r3
 800c452:	781a      	ldrb	r2, [r3, #0]
 800c454:	4b1b      	ldr	r3, [pc, #108]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c456:	2130      	movs	r1, #48	@ 0x30
 800c458:	5c5b      	ldrb	r3, [r3, r1]
 800c45a:	0019      	movs	r1, r3
 800c45c:	2301      	movs	r3, #1
 800c45e:	408b      	lsls	r3, r1
 800c460:	b2db      	uxtb	r3, r3
 800c462:	43db      	mvns	r3, r3
 800c464:	b2d9      	uxtb	r1, r3
 800c466:	4b17      	ldr	r3, [pc, #92]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c468:	202f      	movs	r0, #47	@ 0x2f
 800c46a:	5c1b      	ldrb	r3, [r3, r0]
 800c46c:	0018      	movs	r0, r3
 800c46e:	4b17      	ldr	r3, [pc, #92]	@ (800c4cc <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x378>)
 800c470:	18c3      	adds	r3, r0, r3
 800c472:	400a      	ands	r2, r1
 800c474:	b2d2      	uxtb	r2, r2
 800c476:	701a      	strb	r2, [r3, #0]
                }

                gNfca.CR.bitsTxRx++;
 800c478:	4b12      	ldr	r3, [pc, #72]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c47a:	2230      	movs	r2, #48	@ 0x30
 800c47c:	5c9b      	ldrb	r3, [r3, r2]
 800c47e:	3301      	adds	r3, #1
 800c480:	b2d9      	uxtb	r1, r3
 800c482:	4b10      	ldr	r3, [pc, #64]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c484:	2230      	movs	r2, #48	@ 0x30
 800c486:	5499      	strb	r1, [r3, r2]
                
                /* Check if number of bits form a byte */
                if( gNfca.CR.bitsTxRx == RFAL_BITS_IN_BYTE )
 800c488:	4b0e      	ldr	r3, [pc, #56]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c48a:	2230      	movs	r2, #48	@ 0x30
 800c48c:	5c9b      	ldrb	r3, [r3, r2]
 800c48e:	2b08      	cmp	r3, #8
 800c490:	d10b      	bne.n	800c4aa <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x356>
                {
                    gNfca.CR.bitsTxRx = 0;
 800c492:	4b0c      	ldr	r3, [pc, #48]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c494:	2230      	movs	r2, #48	@ 0x30
 800c496:	2100      	movs	r1, #0
 800c498:	5499      	strb	r1, [r3, r2]
                    gNfca.CR.bytesTxRx++;
 800c49a:	4b0a      	ldr	r3, [pc, #40]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c49c:	222f      	movs	r2, #47	@ 0x2f
 800c49e:	5c9b      	ldrb	r3, [r3, r2]
 800c4a0:	3301      	adds	r3, #1
 800c4a2:	b2d9      	uxtb	r1, r3
 800c4a4:	4b07      	ldr	r3, [pc, #28]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c4a6:	222f      	movs	r2, #47	@ 0x2f
 800c4a8:	5499      	strb	r1, [r3, r2]
                }
                
                gNfca.CR.state = RFAL_NFCA_CR_SDD_TX;
 800c4aa:	4b06      	ldr	r3, [pc, #24]	@ (800c4c4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x370>)
 800c4ac:	222d      	movs	r2, #45	@ 0x2d
 800c4ae:	2102      	movs	r1, #2
 800c4b0:	5499      	strb	r1, [r3, r2]
                break;
 800c4b2:	e0cc      	b.n	800c64e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fa>
            }
            
            /*******************************************************************************/
            /* Check if Collision loop has failed */
            if( ret != RFAL_ERR_NONE )
 800c4b4:	1dbb      	adds	r3, r7, #6
 800c4b6:	881b      	ldrh	r3, [r3, #0]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d011      	beq.n	800c4e0 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x38c>
            {
                return ret;
 800c4bc:	1dbb      	adds	r3, r7, #6
 800c4be:	881b      	ldrh	r3, [r3, #0]
 800c4c0:	e0c6      	b.n	800c650 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fc>
 800c4c2:	46c0      	nop			@ (mov r8, r8)
 800c4c4:	20000c04 	.word	0x20000c04
 800c4c8:	0800f454 	.word	0x0800f454
 800c4cc:	20000c1c 	.word	0x20000c1c
 800c4d0:	20000c36 	.word	0x20000c36
 800c4d4:	20000c34 	.word	0x20000c34
 800c4d8:	20000c33 	.word	0x20000c33
 800c4dc:	00000654 	.word	0x00000654
            }
            
            
            /* If collisions are to be reported check whether the response is complete */
            if( (gNfca.CR.devLimit == 0U) && (gNfca.CR.rxLen != sizeof(rfalNfcaSddRes)) )
 800c4e0:	4b5d      	ldr	r3, [pc, #372]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c4e2:	791b      	ldrb	r3, [r3, #4]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d105      	bne.n	800c4f4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x3a0>
 800c4e8:	4b5b      	ldr	r3, [pc, #364]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c4ea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800c4ec:	2b05      	cmp	r3, #5
 800c4ee:	d001      	beq.n	800c4f4 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x3a0>
            {
                return RFAL_ERR_PROTO;
 800c4f0:	230b      	movs	r3, #11
 800c4f2:	e0ad      	b.n	800c650 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fc>
            }
            
            /* Check if the received BCC match */
            if( gNfca.CR.selReq.bcc != rfalNfcaCalculateBcc( gNfca.CR.selReq.nfcid1, RFAL_NFCA_CASCADE_1_UID_LEN ) )
 800c4f4:	4b58      	ldr	r3, [pc, #352]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c4f6:	7f9c      	ldrb	r4, [r3, #30]
 800c4f8:	4b58      	ldr	r3, [pc, #352]	@ (800c65c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x508>)
 800c4fa:	2104      	movs	r1, #4
 800c4fc:	0018      	movs	r0, r3
 800c4fe:	f7ff fda5 	bl	800c04c <rfalNfcaCalculateBcc>
 800c502:	0003      	movs	r3, r0
 800c504:	429c      	cmp	r4, r3
 800c506:	d001      	beq.n	800c50c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x3b8>
            {
                return RFAL_ERR_PROTO;
 800c508:	230b      	movs	r3, #11
 800c50a:	e0a1      	b.n	800c650 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fc>
            }
            
            /*******************************************************************************/
            /* Anticollision OK, Select this Cascade Level */
            gNfca.CR.selReq.selPar = RFAL_NFCA_SEL_SELPAR;
 800c50c:	4b52      	ldr	r3, [pc, #328]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c50e:	2270      	movs	r2, #112	@ 0x70
 800c510:	765a      	strb	r2, [r3, #25]
            
            gNfca.CR.retries = RFAL_NFCA_N_RETRANS;
 800c512:	4b51      	ldr	r3, [pc, #324]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c514:	2238      	movs	r2, #56	@ 0x38
 800c516:	2102      	movs	r1, #2
 800c518:	5499      	strb	r1, [r3, r2]
            gNfca.CR.state   = RFAL_NFCA_CR_SEL_TX;
 800c51a:	4b4f      	ldr	r3, [pc, #316]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c51c:	222d      	movs	r2, #45	@ 0x2d
 800c51e:	2104      	movs	r1, #4
 800c520:	5499      	strb	r1, [r3, r2]
            break;
 800c522:	e094      	b.n	800c64e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fa>
            
        /*******************************************************************************/
        case RFAL_NFCA_CR_SEL_TX:
            
            /* Send SEL_REQ (Select command) - Retry upon timeout  EMVCo 2.6  9.6.1.3 */            
            rfalTransceiveBlockingTx( (uint8_t*)&gNfca.CR.selReq, sizeof(rfalNfcaSelReq), (uint8_t*)gNfca.CR.selRes, sizeof(rfalNfcaSelRes), &gNfca.CR.rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCA_FDTMIN );        
 800c524:	4b4c      	ldr	r3, [pc, #304]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c526:	6a1a      	ldr	r2, [r3, #32]
 800c528:	484d      	ldr	r0, [pc, #308]	@ (800c660 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x50c>)
 800c52a:	4b4e      	ldr	r3, [pc, #312]	@ (800c664 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x510>)
 800c52c:	9302      	str	r3, [sp, #8]
 800c52e:	2300      	movs	r3, #0
 800c530:	9301      	str	r3, [sp, #4]
 800c532:	4b4d      	ldr	r3, [pc, #308]	@ (800c668 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x514>)
 800c534:	9300      	str	r3, [sp, #0]
 800c536:	2301      	movs	r3, #1
 800c538:	2107      	movs	r1, #7
 800c53a:	f7f5 f967 	bl	800180c <rfalTransceiveBlockingTx>
            gNfca.CR.state   = RFAL_NFCA_CR_SEL;
 800c53e:	4b46      	ldr	r3, [pc, #280]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c540:	222d      	movs	r2, #45	@ 0x2d
 800c542:	2105      	movs	r1, #5
 800c544:	5499      	strb	r1, [r3, r2]
            break;
 800c546:	e082      	b.n	800c64e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fa>
        
        /*******************************************************************************/            
        case RFAL_NFCA_CR_SEL:
            
            RFAL_EXIT_ON_BUSY( ret, rfalGetTransceiveStatus() );
 800c548:	1dbc      	adds	r4, r7, #6
 800c54a:	f7f5 fa37 	bl	80019bc <rfalGetTransceiveStatus>
 800c54e:	0003      	movs	r3, r0
 800c550:	8023      	strh	r3, [r4, #0]
 800c552:	1dbb      	adds	r3, r7, #6
 800c554:	881b      	ldrh	r3, [r3, #0]
 800c556:	2b02      	cmp	r3, #2
 800c558:	d102      	bne.n	800c560 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x40c>
 800c55a:	1dbb      	adds	r3, r7, #6
 800c55c:	881b      	ldrh	r3, [r3, #0]
 800c55e:	e077      	b.n	800c650 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fc>
                
            /* Retry upon timeout  EMVCo 2.6  9.6.1.3 */
            if( (ret == RFAL_ERR_TIMEOUT) && (gNfca.CR.devLimit==0U) && (gNfca.CR.retries != 0U) )
 800c560:	1dbb      	adds	r3, r7, #6
 800c562:	881b      	ldrh	r3, [r3, #0]
 800c564:	2b04      	cmp	r3, #4
 800c566:	d11b      	bne.n	800c5a0 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x44c>
 800c568:	4b3b      	ldr	r3, [pc, #236]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c56a:	791b      	ldrb	r3, [r3, #4]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d117      	bne.n	800c5a0 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x44c>
 800c570:	4b39      	ldr	r3, [pc, #228]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c572:	2238      	movs	r2, #56	@ 0x38
 800c574:	5c9b      	ldrb	r3, [r3, r2]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d012      	beq.n	800c5a0 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x44c>
            {
                gNfca.CR.retries--;
 800c57a:	4b37      	ldr	r3, [pc, #220]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c57c:	2238      	movs	r2, #56	@ 0x38
 800c57e:	5c9b      	ldrb	r3, [r3, r2]
 800c580:	3b01      	subs	r3, #1
 800c582:	b2d9      	uxtb	r1, r3
 800c584:	4b34      	ldr	r3, [pc, #208]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c586:	2238      	movs	r2, #56	@ 0x38
 800c588:	5499      	strb	r1, [r3, r2]
                platformTimerDestroy( gNfca.CR.tmrFDT );
                gNfca.CR.tmrFDT = platformTimerCreate( RFAL_NFCA_T_RETRANS );
 800c58a:	2005      	movs	r0, #5
 800c58c:	f7f7 ff44 	bl	8004418 <timerCalculateTimer>
 800c590:	0002      	movs	r2, r0
 800c592:	4b31      	ldr	r3, [pc, #196]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c594:	635a      	str	r2, [r3, #52]	@ 0x34
                
                gNfca.CR.state = RFAL_NFCA_CR_SEL_TX;
 800c596:	4b30      	ldr	r3, [pc, #192]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c598:	222d      	movs	r2, #45	@ 0x2d
 800c59a:	2104      	movs	r1, #4
 800c59c:	5499      	strb	r1, [r3, r2]
                break;
 800c59e:	e056      	b.n	800c64e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fa>
            }
            
            if( ret != RFAL_ERR_NONE )
 800c5a0:	1dbb      	adds	r3, r7, #6
 800c5a2:	881b      	ldrh	r3, [r3, #0]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d002      	beq.n	800c5ae <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x45a>
            {
                return ret;
 800c5a8:	1dbb      	adds	r3, r7, #6
 800c5aa:	881b      	ldrh	r3, [r3, #0]
 800c5ac:	e050      	b.n	800c650 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fc>
            }
            
            gNfca.CR.rxLen = rfalConvBitsToBytes( gNfca.CR.rxLen );
 800c5ae:	4b2a      	ldr	r3, [pc, #168]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c5b0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800c5b2:	3307      	adds	r3, #7
 800c5b4:	08db      	lsrs	r3, r3, #3
 800c5b6:	b29a      	uxth	r2, r3
 800c5b8:	4b27      	ldr	r3, [pc, #156]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c5ba:	865a      	strh	r2, [r3, #50]	@ 0x32
            
            /* Ensure proper response length */
            if( gNfca.CR.rxLen != sizeof(rfalNfcaSelRes) )
 800c5bc:	4b26      	ldr	r3, [pc, #152]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c5be:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800c5c0:	2b01      	cmp	r3, #1
 800c5c2:	d001      	beq.n	800c5c8 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x474>
            {
                return RFAL_ERR_PROTO;
 800c5c4:	230b      	movs	r3, #11
 800c5c6:	e043      	b.n	800c650 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fc>
            }
            
            /*******************************************************************************/
            /* Check cascade byte, if cascade tag then go next cascade level */
            if( *gNfca.CR.selReq.nfcid1 == RFAL_NFCA_SDD_CT )
 800c5c8:	4b23      	ldr	r3, [pc, #140]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c5ca:	7e9b      	ldrb	r3, [r3, #26]
 800c5cc:	2b88      	cmp	r3, #136	@ 0x88
 800c5ce:	d11f      	bne.n	800c610 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4bc>
            {
                /* Cascade Tag present, store nfcid1 bytes (excluding cascade tag) and continue for next CL */
                RFAL_MEMCPY( &gNfca.CR.nfcId1[*gNfca.CR.nfcId1Len], &((uint8_t*)&gNfca.CR.selReq.nfcid1)[RFAL_NFCA_SDD_CT_LEN], (RFAL_NFCA_CASCADE_1_UID_LEN - RFAL_NFCA_SDD_CT_LEN) );
 800c5d0:	4b21      	ldr	r3, [pc, #132]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c5d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c5d4:	4b20      	ldr	r3, [pc, #128]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c5d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5d8:	781b      	ldrb	r3, [r3, #0]
 800c5da:	18d3      	adds	r3, r2, r3
 800c5dc:	4923      	ldr	r1, [pc, #140]	@ (800c66c <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x518>)
 800c5de:	2203      	movs	r2, #3
 800c5e0:	0018      	movs	r0, r3
 800c5e2:	f002 f927 	bl	800e834 <memcpy>
                *gNfca.CR.nfcId1Len += (RFAL_NFCA_CASCADE_1_UID_LEN - RFAL_NFCA_SDD_CT_LEN);
 800c5e6:	4b1c      	ldr	r3, [pc, #112]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c5e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5ea:	781a      	ldrb	r2, [r3, #0]
 800c5ec:	4b1a      	ldr	r3, [pc, #104]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c5ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5f0:	3203      	adds	r2, #3
 800c5f2:	b2d2      	uxtb	r2, r2
 800c5f4:	701a      	strb	r2, [r3, #0]
                
                /* Go to next cascade level */
                gNfca.CR.state = RFAL_NFCA_CR_CL;
 800c5f6:	4b18      	ldr	r3, [pc, #96]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c5f8:	222d      	movs	r2, #45	@ 0x2d
 800c5fa:	2101      	movs	r1, #1
 800c5fc:	5499      	strb	r1, [r3, r2]
                gNfca.CR.cascadeLv++;
 800c5fe:	4b16      	ldr	r3, [pc, #88]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c600:	222c      	movs	r2, #44	@ 0x2c
 800c602:	5c9b      	ldrb	r3, [r3, r2]
 800c604:	3301      	adds	r3, #1
 800c606:	b2d9      	uxtb	r1, r3
 800c608:	4b13      	ldr	r3, [pc, #76]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c60a:	222c      	movs	r2, #44	@ 0x2c
 800c60c:	5499      	strb	r1, [r3, r2]
                *gNfca.CR.nfcId1Len += RFAL_NFCA_CASCADE_1_UID_LEN;
                
                gNfca.CR.state = RFAL_NFCA_CR_DONE;
                break;                             /* Only flag operation complete on the next execution */
            }
            break;
 800c60e:	e01e      	b.n	800c64e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fa>
                RFAL_MEMCPY( &gNfca.CR.nfcId1[*gNfca.CR.nfcId1Len], (uint8_t*)&gNfca.CR.selReq.nfcid1, RFAL_NFCA_CASCADE_1_UID_LEN );
 800c610:	4b11      	ldr	r3, [pc, #68]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c612:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c614:	4b10      	ldr	r3, [pc, #64]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c618:	781b      	ldrb	r3, [r3, #0]
 800c61a:	18d1      	adds	r1, r2, r3
 800c61c:	4b0e      	ldr	r3, [pc, #56]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c61e:	221a      	movs	r2, #26
 800c620:	0008      	movs	r0, r1
 800c622:	189b      	adds	r3, r3, r2
 800c624:	2204      	movs	r2, #4
 800c626:	0019      	movs	r1, r3
 800c628:	f002 f904 	bl	800e834 <memcpy>
                *gNfca.CR.nfcId1Len += RFAL_NFCA_CASCADE_1_UID_LEN;
 800c62c:	4b0a      	ldr	r3, [pc, #40]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c62e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c630:	781a      	ldrb	r2, [r3, #0]
 800c632:	4b09      	ldr	r3, [pc, #36]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c636:	3204      	adds	r2, #4
 800c638:	b2d2      	uxtb	r2, r2
 800c63a:	701a      	strb	r2, [r3, #0]
                gNfca.CR.state = RFAL_NFCA_CR_DONE;
 800c63c:	4b06      	ldr	r3, [pc, #24]	@ (800c658 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x504>)
 800c63e:	222d      	movs	r2, #45	@ 0x2d
 800c640:	2106      	movs	r1, #6
 800c642:	5499      	strb	r1, [r3, r2]
                break;                             /* Only flag operation complete on the next execution */
 800c644:	e003      	b.n	800c64e <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fa>
        
        /*******************************************************************************/
        case RFAL_NFCA_CR_DONE:
            return RFAL_ERR_NONE;
 800c646:	2300      	movs	r3, #0
 800c648:	e002      	b.n	800c650 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fc>
        
        /*******************************************************************************/
        default:
            return RFAL_ERR_WRONG_STATE;
 800c64a:	2321      	movs	r3, #33	@ 0x21
 800c64c:	e000      	b.n	800c650 <rfalNfcaPollerGetSingleCollisionResolutionStatus+0x4fc>
    }
    return RFAL_ERR_BUSY;
 800c64e:	2302      	movs	r3, #2
}
 800c650:	0018      	movs	r0, r3
 800c652:	46bd      	mov	sp, r7
 800c654:	b003      	add	sp, #12
 800c656:	bd90      	pop	{r4, r7, pc}
 800c658:	20000c04 	.word	0x20000c04
 800c65c:	20000c1e 	.word	0x20000c1e
 800c660:	20000c1c 	.word	0x20000c1c
 800c664:	00000654 	.word	0x00000654
 800c668:	20000c36 	.word	0x20000c36
 800c66c:	20000c1f 	.word	0x20000c1f

0800c670 <rfalNfcaPollerInitialize>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode rfalNfcaPollerInitialize( void )
{
 800c670:	b590      	push	{r4, r7, lr}
 800c672:	b083      	sub	sp, #12
 800c674:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    RFAL_EXIT_ON_ERR( ret, rfalSetMode( RFAL_MODE_POLL_NFCA, RFAL_BR_106, RFAL_BR_106 ) );
 800c676:	1dbc      	adds	r4, r7, #6
 800c678:	2200      	movs	r2, #0
 800c67a:	2100      	movs	r1, #0
 800c67c:	2001      	movs	r0, #1
 800c67e:	f7f4 fcb3 	bl	8000fe8 <rfalSetMode>
 800c682:	0003      	movs	r3, r0
 800c684:	8023      	strh	r3, [r4, #0]
 800c686:	1dbb      	adds	r3, r7, #6
 800c688:	881b      	ldrh	r3, [r3, #0]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d002      	beq.n	800c694 <rfalNfcaPollerInitialize+0x24>
 800c68e:	1dbb      	adds	r3, r7, #6
 800c690:	881b      	ldrh	r3, [r3, #0]
 800c692:	e00f      	b.n	800c6b4 <rfalNfcaPollerInitialize+0x44>
    rfalSetErrorHandling( RFAL_ERRORHANDLING_NONE );
 800c694:	2000      	movs	r0, #0
 800c696:	f7f4 fec7 	bl	8001428 <rfalSetErrorHandling>
    
    rfalSetGT( RFAL_GT_NFCA );
 800c69a:	4b08      	ldr	r3, [pc, #32]	@ (800c6bc <rfalNfcaPollerInitialize+0x4c>)
 800c69c:	0018      	movs	r0, r3
 800c69e:	f7f4 ff17 	bl	80014d0 <rfalSetGT>
    rfalSetFDTListen( RFAL_FDT_LISTEN_NFCA_POLLER );
 800c6a2:	4b07      	ldr	r3, [pc, #28]	@ (800c6c0 <rfalNfcaPollerInitialize+0x50>)
 800c6a4:	0018      	movs	r0, r3
 800c6a6:	f7f4 feff 	bl	80014a8 <rfalSetFDTListen>
    rfalSetFDTPoll( RFAL_FDT_POLL_NFCA_POLLER );
 800c6aa:	4b06      	ldr	r3, [pc, #24]	@ (800c6c4 <rfalNfcaPollerInitialize+0x54>)
 800c6ac:	0018      	movs	r0, r3
 800c6ae:	f7f4 fedd 	bl	800146c <rfalSetFDTPoll>
    
    return RFAL_ERR_NONE;
 800c6b2:	2300      	movs	r3, #0
}
 800c6b4:	0018      	movs	r0, r3
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	b003      	add	sp, #12
 800c6ba:	bd90      	pop	{r4, r7, pc}
 800c6bc:	000108d8 	.word	0x000108d8
 800c6c0:	00000494 	.word	0x00000494
 800c6c4:	00001a7c 	.word	0x00001a7c

0800c6c8 <rfalNfcaPollerCheckPresence>:


/*******************************************************************************/
ReturnCode rfalNfcaPollerCheckPresence( rfal14443AShortFrameCmd cmd, rfalNfcaSensRes *sensRes )
{
 800c6c8:	b5b0      	push	{r4, r5, r7, lr}
 800c6ca:	b086      	sub	sp, #24
 800c6cc:	af02      	add	r7, sp, #8
 800c6ce:	0002      	movs	r2, r0
 800c6d0:	6039      	str	r1, [r7, #0]
 800c6d2:	1dfb      	adds	r3, r7, #7
 800c6d4:	701a      	strb	r2, [r3, #0]
    uint16_t   rcvLen;
    
    /* Digital 1.1 6.10.1.3  For Commands ALL_REQ, SENS_REQ, SDD_REQ, and SEL_REQ, the NFC Forum Device      *
     *              MUST treat receipt of a Listen Frame at a time after FDT(Listen, min) as a Timeour Error */
    
    ret = rfalISO14443ATransceiveShortFrame(  cmd, (uint8_t*)sensRes, (uint8_t)rfalConvBytesToBits(sizeof(rfalNfcaSensRes)), &rcvLen, RFAL_NFCA_FDTMIN  );
 800c6d6:	250e      	movs	r5, #14
 800c6d8:	197c      	adds	r4, r7, r5
 800c6da:	230c      	movs	r3, #12
 800c6dc:	18fa      	adds	r2, r7, r3
 800c6de:	6839      	ldr	r1, [r7, #0]
 800c6e0:	1dfb      	adds	r3, r7, #7
 800c6e2:	7818      	ldrb	r0, [r3, #0]
 800c6e4:	4b15      	ldr	r3, [pc, #84]	@ (800c73c <rfalNfcaPollerCheckPresence+0x74>)
 800c6e6:	9300      	str	r3, [sp, #0]
 800c6e8:	0013      	movs	r3, r2
 800c6ea:	2210      	movs	r2, #16
 800c6ec:	f7f5 fe7c 	bl	80023e8 <rfalISO14443ATransceiveShortFrame>
 800c6f0:	0003      	movs	r3, r0
 800c6f2:	8023      	strh	r3, [r4, #0]
    if( (ret == RFAL_ERR_RF_COLLISION) || (ret == RFAL_ERR_CRC)  || (ret == RFAL_ERR_NOMEM) || (ret == RFAL_ERR_FRAMING) || (ret == RFAL_ERR_PAR) || (ret == RFAL_ERR_INCOMPLETE_BYTE) )
 800c6f4:	002a      	movs	r2, r5
 800c6f6:	18bb      	adds	r3, r7, r2
 800c6f8:	881b      	ldrh	r3, [r3, #0]
 800c6fa:	2b1d      	cmp	r3, #29
 800c6fc:	d013      	beq.n	800c726 <rfalNfcaPollerCheckPresence+0x5e>
 800c6fe:	18bb      	adds	r3, r7, r2
 800c700:	881b      	ldrh	r3, [r3, #0]
 800c702:	2b15      	cmp	r3, #21
 800c704:	d00f      	beq.n	800c726 <rfalNfcaPollerCheckPresence+0x5e>
 800c706:	18bb      	adds	r3, r7, r2
 800c708:	881b      	ldrh	r3, [r3, #0]
 800c70a:	2b01      	cmp	r3, #1
 800c70c:	d00b      	beq.n	800c726 <rfalNfcaPollerCheckPresence+0x5e>
 800c70e:	18bb      	adds	r3, r7, r2
 800c710:	881b      	ldrh	r3, [r3, #0]
 800c712:	2b09      	cmp	r3, #9
 800c714:	d007      	beq.n	800c726 <rfalNfcaPollerCheckPresence+0x5e>
 800c716:	18bb      	adds	r3, r7, r2
 800c718:	881b      	ldrh	r3, [r3, #0]
 800c71a:	2b1b      	cmp	r3, #27
 800c71c:	d003      	beq.n	800c726 <rfalNfcaPollerCheckPresence+0x5e>
 800c71e:	18bb      	adds	r3, r7, r2
 800c720:	881b      	ldrh	r3, [r3, #0]
 800c722:	2b28      	cmp	r3, #40	@ 0x28
 800c724:	d103      	bne.n	800c72e <rfalNfcaPollerCheckPresence+0x66>
    {
       ret = RFAL_ERR_NONE;
 800c726:	230e      	movs	r3, #14
 800c728:	18fb      	adds	r3, r7, r3
 800c72a:	2200      	movs	r2, #0
 800c72c:	801a      	strh	r2, [r3, #0]
    }

    return ret;
 800c72e:	230e      	movs	r3, #14
 800c730:	18fb      	adds	r3, r7, r3
 800c732:	881b      	ldrh	r3, [r3, #0]
}
 800c734:	0018      	movs	r0, r3
 800c736:	46bd      	mov	sp, r7
 800c738:	b004      	add	sp, #16
 800c73a:	bdb0      	pop	{r4, r5, r7, pc}
 800c73c:	00000654 	.word	0x00000654

0800c740 <rfalNfcaPollerStartTechnologyDetection>:
}


/*******************************************************************************/
ReturnCode rfalNfcaPollerStartTechnologyDetection( rfalComplianceMode compMode, rfalNfcaSensRes *sensRes )
{
 800c740:	b5b0      	push	{r4, r5, r7, lr}
 800c742:	b084      	sub	sp, #16
 800c744:	af00      	add	r7, sp, #0
 800c746:	0002      	movs	r2, r0
 800c748:	6039      	str	r1, [r7, #0]
 800c74a:	1dfb      	adds	r3, r7, #7
 800c74c:	701a      	strb	r2, [r3, #0]
    ReturnCode ret;
    
    gNfca.DT.compMode = compMode;
 800c74e:	4b17      	ldr	r3, [pc, #92]	@ (800c7ac <rfalNfcaPollerStartTechnologyDetection+0x6c>)
 800c750:	1dfa      	adds	r2, r7, #7
 800c752:	7812      	ldrb	r2, [r2, #0]
 800c754:	701a      	strb	r2, [r3, #0]
    gNfca.DT.ret      = rfalNfcaPollerCheckPresence( ((compMode == RFAL_COMPLIANCE_MODE_EMV) ? RFAL_14443A_SHORTFRAME_CMD_WUPA : RFAL_14443A_SHORTFRAME_CMD_REQA), sensRes );
 800c756:	1dfb      	adds	r3, r7, #7
 800c758:	781b      	ldrb	r3, [r3, #0]
 800c75a:	2b01      	cmp	r3, #1
 800c75c:	d101      	bne.n	800c762 <rfalNfcaPollerStartTechnologyDetection+0x22>
 800c75e:	2352      	movs	r3, #82	@ 0x52
 800c760:	e000      	b.n	800c764 <rfalNfcaPollerStartTechnologyDetection+0x24>
 800c762:	2326      	movs	r3, #38	@ 0x26
 800c764:	683a      	ldr	r2, [r7, #0]
 800c766:	0011      	movs	r1, r2
 800c768:	0018      	movs	r0, r3
 800c76a:	f7ff ffad 	bl	800c6c8 <rfalNfcaPollerCheckPresence>
 800c76e:	0003      	movs	r3, r0
 800c770:	001a      	movs	r2, r3
 800c772:	4b0e      	ldr	r3, [pc, #56]	@ (800c7ac <rfalNfcaPollerStartTechnologyDetection+0x6c>)
 800c774:	805a      	strh	r2, [r3, #2]
    
    /* Send SLP_REQ as  Activity 1.1  9.2.3.6 and EMVCo 2.6  9.2.1.3 */
    if( (gNfca.DT.compMode != RFAL_COMPLIANCE_MODE_ISO) && (gNfca.DT.ret == RFAL_ERR_NONE) )
 800c776:	4b0d      	ldr	r3, [pc, #52]	@ (800c7ac <rfalNfcaPollerStartTechnologyDetection+0x6c>)
 800c778:	781b      	ldrb	r3, [r3, #0]
 800c77a:	2b02      	cmp	r3, #2
 800c77c:	d011      	beq.n	800c7a2 <rfalNfcaPollerStartTechnologyDetection+0x62>
 800c77e:	4b0b      	ldr	r3, [pc, #44]	@ (800c7ac <rfalNfcaPollerStartTechnologyDetection+0x6c>)
 800c780:	885b      	ldrh	r3, [r3, #2]
 800c782:	2b00      	cmp	r3, #0
 800c784:	d10d      	bne.n	800c7a2 <rfalNfcaPollerStartTechnologyDetection+0x62>
    {
        RFAL_EXIT_ON_ERR( ret, rfalNfcaPollerStartSleep() );
 800c786:	250e      	movs	r5, #14
 800c788:	197c      	adds	r4, r7, r5
 800c78a:	f000 fb13 	bl	800cdb4 <rfalNfcaPollerStartSleep>
 800c78e:	0003      	movs	r3, r0
 800c790:	8023      	strh	r3, [r4, #0]
 800c792:	002a      	movs	r2, r5
 800c794:	18bb      	adds	r3, r7, r2
 800c796:	881b      	ldrh	r3, [r3, #0]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d002      	beq.n	800c7a2 <rfalNfcaPollerStartTechnologyDetection+0x62>
 800c79c:	18bb      	adds	r3, r7, r2
 800c79e:	881b      	ldrh	r3, [r3, #0]
 800c7a0:	e000      	b.n	800c7a4 <rfalNfcaPollerStartTechnologyDetection+0x64>
    }
    
    return RFAL_ERR_NONE;
 800c7a2:	2300      	movs	r3, #0
}
 800c7a4:	0018      	movs	r0, r3
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	b004      	add	sp, #16
 800c7aa:	bdb0      	pop	{r4, r5, r7, pc}
 800c7ac:	20000c04 	.word	0x20000c04

0800c7b0 <rfalNfcaPollerGetTechnologyDetectionStatus>:


/*******************************************************************************/
ReturnCode rfalNfcaPollerGetTechnologyDetectionStatus( void )
{
 800c7b0:	b590      	push	{r4, r7, lr}
 800c7b2:	b083      	sub	sp, #12
 800c7b4:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    /* If Sleep was sent, wait until its termination */
    if( (gNfca.DT.compMode != RFAL_COMPLIANCE_MODE_ISO) && (gNfca.DT.ret == RFAL_ERR_NONE) )
 800c7b6:	4b0d      	ldr	r3, [pc, #52]	@ (800c7ec <rfalNfcaPollerGetTechnologyDetectionStatus+0x3c>)
 800c7b8:	781b      	ldrb	r3, [r3, #0]
 800c7ba:	2b02      	cmp	r3, #2
 800c7bc:	d00f      	beq.n	800c7de <rfalNfcaPollerGetTechnologyDetectionStatus+0x2e>
 800c7be:	4b0b      	ldr	r3, [pc, #44]	@ (800c7ec <rfalNfcaPollerGetTechnologyDetectionStatus+0x3c>)
 800c7c0:	885b      	ldrh	r3, [r3, #2]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d10b      	bne.n	800c7de <rfalNfcaPollerGetTechnologyDetectionStatus+0x2e>
    {
        RFAL_EXIT_ON_BUSY( ret, rfalNfcaPollerGetSleepStatus() );
 800c7c6:	1dbc      	adds	r4, r7, #6
 800c7c8:	f000 fb24 	bl	800ce14 <rfalNfcaPollerGetSleepStatus>
 800c7cc:	0003      	movs	r3, r0
 800c7ce:	8023      	strh	r3, [r4, #0]
 800c7d0:	1dbb      	adds	r3, r7, #6
 800c7d2:	881b      	ldrh	r3, [r3, #0]
 800c7d4:	2b02      	cmp	r3, #2
 800c7d6:	d102      	bne.n	800c7de <rfalNfcaPollerGetTechnologyDetectionStatus+0x2e>
 800c7d8:	1dbb      	adds	r3, r7, #6
 800c7da:	881b      	ldrh	r3, [r3, #0]
 800c7dc:	e001      	b.n	800c7e2 <rfalNfcaPollerGetTechnologyDetectionStatus+0x32>
    }
    
    return gNfca.DT.ret;
 800c7de:	4b03      	ldr	r3, [pc, #12]	@ (800c7ec <rfalNfcaPollerGetTechnologyDetectionStatus+0x3c>)
 800c7e0:	885b      	ldrh	r3, [r3, #2]
}
 800c7e2:	0018      	movs	r0, r3
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	b003      	add	sp, #12
 800c7e8:	bd90      	pop	{r4, r7, pc}
 800c7ea:	46c0      	nop			@ (mov r8, r8)
 800c7ec:	20000c04 	.word	0x20000c04

0800c7f0 <rfalNfcaPollerStartFullCollisionResolution>:
}


/*******************************************************************************/
ReturnCode rfalNfcaPollerStartFullCollisionResolution( rfalComplianceMode compMode, uint8_t devLimit, rfalNfcaListenDevice *nfcaDevList, uint8_t *devCnt )
{
 800c7f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7f2:	b089      	sub	sp, #36	@ 0x24
 800c7f4:	af02      	add	r7, sp, #8
 800c7f6:	60ba      	str	r2, [r7, #8]
 800c7f8:	607b      	str	r3, [r7, #4]
 800c7fa:	230f      	movs	r3, #15
 800c7fc:	18fb      	adds	r3, r7, r3
 800c7fe:	1c02      	adds	r2, r0, #0
 800c800:	701a      	strb	r2, [r3, #0]
 800c802:	230e      	movs	r3, #14
 800c804:	18fb      	adds	r3, r7, r3
 800c806:	1c0a      	adds	r2, r1, #0
 800c808:	701a      	strb	r2, [r3, #0]
    ReturnCode      ret;
    rfalNfcaSensRes sensRes;
    uint16_t        rcvLen;
    
    if( (nfcaDevList == NULL) || (devCnt == NULL) )
 800c80a:	68bb      	ldr	r3, [r7, #8]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d002      	beq.n	800c816 <rfalNfcaPollerStartFullCollisionResolution+0x26>
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d101      	bne.n	800c81a <rfalNfcaPollerStartFullCollisionResolution+0x2a>
    {
        return RFAL_ERR_PARAM;
 800c816:	2307      	movs	r3, #7
 800c818:	e0d8      	b.n	800c9cc <rfalNfcaPollerStartFullCollisionResolution+0x1dc>
    }
    
    *devCnt = 0;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	2200      	movs	r2, #0
 800c81e:	701a      	strb	r2, [r3, #0]
    ret     = RFAL_ERR_NONE;
 800c820:	2016      	movs	r0, #22
 800c822:	183b      	adds	r3, r7, r0
 800c824:	2200      	movs	r2, #0
 800c826:	801a      	strh	r2, [r3, #0]
    
    /*******************************************************************************/
    /* Send ALL_REQ before Anticollision if a Sleep was sent before  Activity 1.1  9.3.4.1 and EMVco 2.6  9.3.2.1 */
    if( compMode != RFAL_COMPLIANCE_MODE_ISO )
 800c828:	260f      	movs	r6, #15
 800c82a:	19bb      	adds	r3, r7, r6
 800c82c:	781b      	ldrb	r3, [r3, #0]
 800c82e:	2b02      	cmp	r3, #2
 800c830:	d03b      	beq.n	800c8aa <rfalNfcaPollerStartFullCollisionResolution+0xba>
    {
        ret = rfalISO14443ATransceiveShortFrame( RFAL_14443A_SHORTFRAME_CMD_WUPA, (uint8_t*)&nfcaDevList->sensRes, (uint8_t)rfalConvBytesToBits(sizeof(rfalNfcaSensRes)), &rcvLen, RFAL_NFCA_FDTMIN  );
 800c832:	68bb      	ldr	r3, [r7, #8]
 800c834:	1c59      	adds	r1, r3, #1
 800c836:	0005      	movs	r5, r0
 800c838:	183c      	adds	r4, r7, r0
 800c83a:	2312      	movs	r3, #18
 800c83c:	18fb      	adds	r3, r7, r3
 800c83e:	4a65      	ldr	r2, [pc, #404]	@ (800c9d4 <rfalNfcaPollerStartFullCollisionResolution+0x1e4>)
 800c840:	9200      	str	r2, [sp, #0]
 800c842:	2210      	movs	r2, #16
 800c844:	2052      	movs	r0, #82	@ 0x52
 800c846:	f7f5 fdcf 	bl	80023e8 <rfalISO14443ATransceiveShortFrame>
 800c84a:	0003      	movs	r3, r0
 800c84c:	8023      	strh	r3, [r4, #0]
        if(ret != RFAL_ERR_NONE)
 800c84e:	0028      	movs	r0, r5
 800c850:	183b      	adds	r3, r7, r0
 800c852:	881b      	ldrh	r3, [r3, #0]
 800c854:	2b00      	cmp	r3, #0
 800c856:	d01c      	beq.n	800c892 <rfalNfcaPollerStartFullCollisionResolution+0xa2>
        {
            if( (compMode == RFAL_COMPLIANCE_MODE_EMV) || ((ret != RFAL_ERR_RF_COLLISION) && (ret != RFAL_ERR_CRC) && (ret != RFAL_ERR_FRAMING) && (ret != RFAL_ERR_PAR) && (ret != RFAL_ERR_INCOMPLETE_BYTE)) )
 800c858:	19bb      	adds	r3, r7, r6
 800c85a:	781b      	ldrb	r3, [r3, #0]
 800c85c:	2b01      	cmp	r3, #1
 800c85e:	d014      	beq.n	800c88a <rfalNfcaPollerStartFullCollisionResolution+0x9a>
 800c860:	0002      	movs	r2, r0
 800c862:	18bb      	adds	r3, r7, r2
 800c864:	881b      	ldrh	r3, [r3, #0]
 800c866:	2b1d      	cmp	r3, #29
 800c868:	d013      	beq.n	800c892 <rfalNfcaPollerStartFullCollisionResolution+0xa2>
 800c86a:	18bb      	adds	r3, r7, r2
 800c86c:	881b      	ldrh	r3, [r3, #0]
 800c86e:	2b15      	cmp	r3, #21
 800c870:	d00f      	beq.n	800c892 <rfalNfcaPollerStartFullCollisionResolution+0xa2>
 800c872:	18bb      	adds	r3, r7, r2
 800c874:	881b      	ldrh	r3, [r3, #0]
 800c876:	2b09      	cmp	r3, #9
 800c878:	d00b      	beq.n	800c892 <rfalNfcaPollerStartFullCollisionResolution+0xa2>
 800c87a:	18bb      	adds	r3, r7, r2
 800c87c:	881b      	ldrh	r3, [r3, #0]
 800c87e:	2b1b      	cmp	r3, #27
 800c880:	d007      	beq.n	800c892 <rfalNfcaPollerStartFullCollisionResolution+0xa2>
 800c882:	18bb      	adds	r3, r7, r2
 800c884:	881b      	ldrh	r3, [r3, #0]
 800c886:	2b28      	cmp	r3, #40	@ 0x28
 800c888:	d003      	beq.n	800c892 <rfalNfcaPollerStartFullCollisionResolution+0xa2>
            {
                return ret;
 800c88a:	2316      	movs	r3, #22
 800c88c:	18fb      	adds	r3, r7, r3
 800c88e:	881b      	ldrh	r3, [r3, #0]
 800c890:	e09c      	b.n	800c9cc <rfalNfcaPollerStartFullCollisionResolution+0x1dc>
            }
        }
        
        /* Check proper SENS_RES/ATQA size */
        if( (ret == RFAL_ERR_NONE) && (rfalConvBytesToBits(sizeof(rfalNfcaSensRes)) != rcvLen) )
 800c892:	2316      	movs	r3, #22
 800c894:	18fb      	adds	r3, r7, r3
 800c896:	881b      	ldrh	r3, [r3, #0]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d106      	bne.n	800c8aa <rfalNfcaPollerStartFullCollisionResolution+0xba>
 800c89c:	2312      	movs	r3, #18
 800c89e:	18fb      	adds	r3, r7, r3
 800c8a0:	881b      	ldrh	r3, [r3, #0]
 800c8a2:	2b10      	cmp	r3, #16
 800c8a4:	d001      	beq.n	800c8aa <rfalNfcaPollerStartFullCollisionResolution+0xba>
        {
            return RFAL_ERR_PROTO;
 800c8a6:	230b      	movs	r3, #11
 800c8a8:	e090      	b.n	800c9cc <rfalNfcaPollerStartFullCollisionResolution+0x1dc>
        }
    }
    
    /*******************************************************************************/
    /* Store the SENS_RES from Technology Detection or from WUPA */ 
    sensRes = nfcaDevList->sensRes;
 800c8aa:	2314      	movs	r3, #20
 800c8ac:	18f9      	adds	r1, r7, r3
 800c8ae:	68bb      	ldr	r3, [r7, #8]
 800c8b0:	2201      	movs	r2, #1
 800c8b2:	0008      	movs	r0, r1
 800c8b4:	189b      	adds	r3, r3, r2
 800c8b6:	2202      	movs	r2, #2
 800c8b8:	0019      	movs	r1, r3
 800c8ba:	f001 ffbb 	bl	800e834 <memcpy>
    
    if( devLimit > 0U )  /* MISRA 21.18 */
 800c8be:	220e      	movs	r2, #14
 800c8c0:	18bb      	adds	r3, r7, r2
 800c8c2:	781b      	ldrb	r3, [r3, #0]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d008      	beq.n	800c8da <rfalNfcaPollerStartFullCollisionResolution+0xea>
    {
        RFAL_MEMSET( nfcaDevList, 0x00, (sizeof(rfalNfcaListenDevice) * devLimit) );
 800c8c8:	18bb      	adds	r3, r7, r2
 800c8ca:	781b      	ldrb	r3, [r3, #0]
 800c8cc:	2216      	movs	r2, #22
 800c8ce:	435a      	muls	r2, r3
 800c8d0:	68bb      	ldr	r3, [r7, #8]
 800c8d2:	2100      	movs	r1, #0
 800c8d4:	0018      	movs	r0, r3
 800c8d6:	f001 ff79 	bl	800e7cc <memset>
    }
    
    /* Restore the prev SENS_RES, assuming that the SENS_RES received is from first device
     * When only one device is detected it's not woken up then we'll have no SENS_RES (ATQA) */
    nfcaDevList->sensRes = sensRes;
 800c8da:	68bb      	ldr	r3, [r7, #8]
 800c8dc:	2201      	movs	r2, #1
 800c8de:	2114      	movs	r1, #20
 800c8e0:	1879      	adds	r1, r7, r1
 800c8e2:	189b      	adds	r3, r3, r2
 800c8e4:	2202      	movs	r2, #2
 800c8e6:	0018      	movs	r0, r3
 800c8e8:	f001 ffa4 	bl	800e834 <memcpy>
    
    /* Save parameters */
    gNfca.CR.devCnt      = devCnt;
 800c8ec:	4b3a      	ldr	r3, [pc, #232]	@ (800c9d8 <rfalNfcaPollerStartFullCollisionResolution+0x1e8>)
 800c8ee:	687a      	ldr	r2, [r7, #4]
 800c8f0:	60da      	str	r2, [r3, #12]
    gNfca.CR.devLimit    = devLimit;
 800c8f2:	4b39      	ldr	r3, [pc, #228]	@ (800c9d8 <rfalNfcaPollerStartFullCollisionResolution+0x1e8>)
 800c8f4:	200e      	movs	r0, #14
 800c8f6:	183a      	adds	r2, r7, r0
 800c8f8:	7812      	ldrb	r2, [r2, #0]
 800c8fa:	711a      	strb	r2, [r3, #4]
    gNfca.CR.nfcaDevList = nfcaDevList;
 800c8fc:	4b36      	ldr	r3, [pc, #216]	@ (800c9d8 <rfalNfcaPollerStartFullCollisionResolution+0x1e8>)
 800c8fe:	68ba      	ldr	r2, [r7, #8]
 800c900:	609a      	str	r2, [r3, #8]
    gNfca.CR.compMode    = compMode;
 800c902:	4b35      	ldr	r3, [pc, #212]	@ (800c9d8 <rfalNfcaPollerStartFullCollisionResolution+0x1e8>)
 800c904:	250f      	movs	r5, #15
 800c906:	197a      	adds	r2, r7, r5
 800c908:	7812      	ldrb	r2, [r2, #0]
 800c90a:	715a      	strb	r2, [r3, #5]
    gNfca.CR.fState      = RFAL_NFCA_CR_FULL_START;
 800c90c:	4b32      	ldr	r3, [pc, #200]	@ (800c9d8 <rfalNfcaPollerStartFullCollisionResolution+0x1e8>)
 800c90e:	222e      	movs	r2, #46	@ 0x2e
 800c910:	2100      	movs	r1, #0
 800c912:	5499      	strb	r1, [r3, r2]
    #if RFAL_FEATURE_T1T
    /*******************************************************************************/
    /* Only check for T1T if previous SENS_RES was received without a transmission  *
     * error. When collisions occur bits in the SENS_RES may look like a T1T        */
    /* If T1T Anticollision is not supported  Activity 1.1  9.3.4.3 */
    if( rfalNfcaIsSensResT1T( &nfcaDevList->sensRes ) && (devLimit != 0U) && (ret == RFAL_ERR_NONE) && (compMode != RFAL_COMPLIANCE_MODE_EMV) )
 800c914:	68bb      	ldr	r3, [r7, #8]
 800c916:	789b      	ldrb	r3, [r3, #2]
 800c918:	001a      	movs	r2, r3
 800c91a:	230f      	movs	r3, #15
 800c91c:	4013      	ands	r3, r2
 800c91e:	2b0c      	cmp	r3, #12
 800c920:	d134      	bne.n	800c98c <rfalNfcaPollerStartFullCollisionResolution+0x19c>
 800c922:	183b      	adds	r3, r7, r0
 800c924:	781b      	ldrb	r3, [r3, #0]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d030      	beq.n	800c98c <rfalNfcaPollerStartFullCollisionResolution+0x19c>
 800c92a:	2416      	movs	r4, #22
 800c92c:	193b      	adds	r3, r7, r4
 800c92e:	881b      	ldrh	r3, [r3, #0]
 800c930:	2b00      	cmp	r3, #0
 800c932:	d12b      	bne.n	800c98c <rfalNfcaPollerStartFullCollisionResolution+0x19c>
 800c934:	197b      	adds	r3, r7, r5
 800c936:	781b      	ldrb	r3, [r3, #0]
 800c938:	2b01      	cmp	r3, #1
 800c93a:	d027      	beq.n	800c98c <rfalNfcaPollerStartFullCollisionResolution+0x19c>
    {
        /* RID_REQ shall be performed              Activity 1.1  9.3.4.24 */
        rfalT1TPollerInitialize();
 800c93c:	f001 fc48 	bl	800e1d0 <rfalT1TPollerInitialize>
        RFAL_EXIT_ON_ERR( ret, rfalT1TPollerRid( &nfcaDevList->ridRes ) );
 800c940:	68bb      	ldr	r3, [r7, #8]
 800c942:	330f      	adds	r3, #15
 800c944:	0025      	movs	r5, r4
 800c946:	193c      	adds	r4, r7, r4
 800c948:	0018      	movs	r0, r3
 800c94a:	f001 fc69 	bl	800e220 <rfalT1TPollerRid>
 800c94e:	0003      	movs	r3, r0
 800c950:	8023      	strh	r3, [r4, #0]
 800c952:	197b      	adds	r3, r7, r5
 800c954:	881b      	ldrh	r3, [r3, #0]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d002      	beq.n	800c960 <rfalNfcaPollerStartFullCollisionResolution+0x170>
 800c95a:	197b      	adds	r3, r7, r5
 800c95c:	881b      	ldrh	r3, [r3, #0]
 800c95e:	e035      	b.n	800c9cc <rfalNfcaPollerStartFullCollisionResolution+0x1dc>
        
        *devCnt = 1U;
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	2201      	movs	r2, #1
 800c964:	701a      	strb	r2, [r3, #0]
        nfcaDevList->isSleep   = false;
 800c966:	68bb      	ldr	r3, [r7, #8]
 800c968:	2200      	movs	r2, #0
 800c96a:	755a      	strb	r2, [r3, #21]
        nfcaDevList->type      = RFAL_NFCA_T1T;
 800c96c:	68bb      	ldr	r3, [r7, #8]
 800c96e:	2201      	movs	r2, #1
 800c970:	701a      	strb	r2, [r3, #0]
        nfcaDevList->nfcId1Len = RFAL_NFCA_CASCADE_1_UID_LEN;
 800c972:	68bb      	ldr	r3, [r7, #8]
 800c974:	2204      	movs	r2, #4
 800c976:	711a      	strb	r2, [r3, #4]
        RFAL_MEMCPY( &nfcaDevList->nfcId1, &nfcaDevList->ridRes.uid, RFAL_NFCA_CASCADE_1_UID_LEN );
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	1d58      	adds	r0, r3, #5
 800c97c:	68bb      	ldr	r3, [r7, #8]
 800c97e:	3311      	adds	r3, #17
 800c980:	2204      	movs	r2, #4
 800c982:	0019      	movs	r1, r3
 800c984:	f001 ff56 	bl	800e834 <memcpy>
        
        return RFAL_ERR_NONE;
 800c988:	2300      	movs	r3, #0
 800c98a:	e01f      	b.n	800c9cc <rfalNfcaPollerStartFullCollisionResolution+0x1dc>
    }
    #endif /* RFAL_FEATURE_T1T */
    
    
    RFAL_EXIT_ON_ERR( ret, rfalNfcaPollerStartSingleCollisionResolution( devLimit, &gNfca.CR.collPending, &nfcaDevList->selRes, (uint8_t*)&nfcaDevList->nfcId1, &nfcaDevList->nfcId1Len ) );
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	1cdd      	adds	r5, r3, #3
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	1d5e      	adds	r6, r3, #5
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	3304      	adds	r3, #4
 800c998:	2216      	movs	r2, #22
 800c99a:	18bc      	adds	r4, r7, r2
 800c99c:	490f      	ldr	r1, [pc, #60]	@ (800c9dc <rfalNfcaPollerStartFullCollisionResolution+0x1ec>)
 800c99e:	200e      	movs	r0, #14
 800c9a0:	183a      	adds	r2, r7, r0
 800c9a2:	7810      	ldrb	r0, [r2, #0]
 800c9a4:	9300      	str	r3, [sp, #0]
 800c9a6:	0033      	movs	r3, r6
 800c9a8:	002a      	movs	r2, r5
 800c9aa:	f7ff fb7f 	bl	800c0ac <rfalNfcaPollerStartSingleCollisionResolution>
 800c9ae:	0003      	movs	r3, r0
 800c9b0:	8023      	strh	r3, [r4, #0]
 800c9b2:	2216      	movs	r2, #22
 800c9b4:	18bb      	adds	r3, r7, r2
 800c9b6:	881b      	ldrh	r3, [r3, #0]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d002      	beq.n	800c9c2 <rfalNfcaPollerStartFullCollisionResolution+0x1d2>
 800c9bc:	18bb      	adds	r3, r7, r2
 800c9be:	881b      	ldrh	r3, [r3, #0]
 800c9c0:	e004      	b.n	800c9cc <rfalNfcaPollerStartFullCollisionResolution+0x1dc>
    
    gNfca.CR.fState = RFAL_NFCA_CR_FULL_START;
 800c9c2:	4b05      	ldr	r3, [pc, #20]	@ (800c9d8 <rfalNfcaPollerStartFullCollisionResolution+0x1e8>)
 800c9c4:	222e      	movs	r2, #46	@ 0x2e
 800c9c6:	2100      	movs	r1, #0
 800c9c8:	5499      	strb	r1, [r3, r2]
    return RFAL_ERR_NONE;
 800c9ca:	2300      	movs	r3, #0
}
 800c9cc:	0018      	movs	r0, r3
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	b007      	add	sp, #28
 800c9d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9d4:	00000654 	.word	0x00000654
 800c9d8:	20000c04 	.word	0x20000c04
 800c9dc:	20000c14 	.word	0x20000c14

0800c9e0 <rfalNfcaPollerGetFullCollisionResolutionStatus>:


/*******************************************************************************/
ReturnCode rfalNfcaPollerGetFullCollisionResolutionStatus( void )
{
 800c9e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9e2:	b085      	sub	sp, #20
 800c9e4:	af02      	add	r7, sp, #8
    ReturnCode ret;
    uint8_t    newDevType;
    
    if( (gNfca.CR.nfcaDevList == NULL) || (gNfca.CR.devCnt == NULL) )
 800c9e6:	4b7d      	ldr	r3, [pc, #500]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800c9e8:	689b      	ldr	r3, [r3, #8]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d003      	beq.n	800c9f6 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x16>
 800c9ee:	4b7b      	ldr	r3, [pc, #492]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800c9f0:	68db      	ldr	r3, [r3, #12]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d101      	bne.n	800c9fa <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1a>
    {
        return RFAL_ERR_WRONG_STATE;
 800c9f6:	2321      	movs	r3, #33	@ 0x21
 800c9f8:	e0ec      	b.n	800cbd4 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f4>
    }
    
    
    switch( gNfca.CR.fState )
 800c9fa:	4b78      	ldr	r3, [pc, #480]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800c9fc:	222e      	movs	r2, #46	@ 0x2e
 800c9fe:	5c9b      	ldrb	r3, [r3, r2]
 800ca00:	2b02      	cmp	r3, #2
 800ca02:	d016      	beq.n	800ca32 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x52>
 800ca04:	dd00      	ble.n	800ca08 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x28>
 800ca06:	e0e1      	b.n	800cbcc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d003      	beq.n	800ca14 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x34>
 800ca0c:	2b01      	cmp	r3, #1
 800ca0e:	d100      	bne.n	800ca12 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x32>
 800ca10:	e073      	b.n	800cafa <rfalNfcaPollerGetFullCollisionResolutionStatus+0x11a>
 800ca12:	e0db      	b.n	800cbcc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1ec>
        /*******************************************************************************/
        case RFAL_NFCA_CR_FULL_START:
            
            /*******************************************************************************/
            /* Check whether a T1T has already been detected */
            if( rfalNfcaIsSensResT1T( &gNfca.CR.nfcaDevList->sensRes ) && (gNfca.CR.nfcaDevList->type == RFAL_NFCA_T1T) )
 800ca14:	4b71      	ldr	r3, [pc, #452]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800ca16:	689b      	ldr	r3, [r3, #8]
 800ca18:	789b      	ldrb	r3, [r3, #2]
 800ca1a:	001a      	movs	r2, r3
 800ca1c:	230f      	movs	r3, #15
 800ca1e:	4013      	ands	r3, r2
 800ca20:	2b0c      	cmp	r3, #12
 800ca22:	d106      	bne.n	800ca32 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x52>
 800ca24:	4b6d      	ldr	r3, [pc, #436]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800ca26:	689b      	ldr	r3, [r3, #8]
 800ca28:	781b      	ldrb	r3, [r3, #0]
 800ca2a:	2b01      	cmp	r3, #1
 800ca2c:	d101      	bne.n	800ca32 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x52>
            {
                /* T1T doesn't support Anticollision */
                return RFAL_ERR_NONE;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	e0d0      	b.n	800cbd4 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f4>
        
        /*******************************************************************************/            
        case RFAL_NFCA_CR_FULL_RESTART:  /*  PRQA S 2003 # MISRA 16.3 - Intentional fall through */
            
            /*******************************************************************************/
            RFAL_EXIT_ON_ERR( ret, rfalNfcaPollerGetSingleCollisionResolutionStatus() );
 800ca32:	1dbc      	adds	r4, r7, #6
 800ca34:	f7ff fb8e 	bl	800c154 <rfalNfcaPollerGetSingleCollisionResolutionStatus>
 800ca38:	0003      	movs	r3, r0
 800ca3a:	8023      	strh	r3, [r4, #0]
 800ca3c:	1dbb      	adds	r3, r7, #6
 800ca3e:	881b      	ldrh	r3, [r3, #0]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d002      	beq.n	800ca4a <rfalNfcaPollerGetFullCollisionResolutionStatus+0x6a>
 800ca44:	1dbb      	adds	r3, r7, #6
 800ca46:	881b      	ldrh	r3, [r3, #0]
 800ca48:	e0c4      	b.n	800cbd4 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f4>

            /* Assign Listen Device */
            newDevType = ((uint8_t)gNfca.CR.nfcaDevList[*gNfca.CR.devCnt].selRes.sak) & RFAL_NFCA_SEL_RES_CONF_MASK;  /* MISRA 10.8 */
 800ca4a:	4b64      	ldr	r3, [pc, #400]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800ca4c:	689a      	ldr	r2, [r3, #8]
 800ca4e:	4b63      	ldr	r3, [pc, #396]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800ca50:	68db      	ldr	r3, [r3, #12]
 800ca52:	781b      	ldrb	r3, [r3, #0]
 800ca54:	0019      	movs	r1, r3
 800ca56:	2316      	movs	r3, #22
 800ca58:	434b      	muls	r3, r1
 800ca5a:	18d3      	adds	r3, r2, r3
 800ca5c:	78da      	ldrb	r2, [r3, #3]
 800ca5e:	1d7b      	adds	r3, r7, #5
 800ca60:	2160      	movs	r1, #96	@ 0x60
 800ca62:	400a      	ands	r2, r1
 800ca64:	701a      	strb	r2, [r3, #0]
            /* PRQA S 4342 1 # MISRA 10.5 - Guaranteed that no invalid enum values are created: see guard_eq_RFAL_NFCA_T2T, .... */
            gNfca.CR.nfcaDevList[*gNfca.CR.devCnt].type    = (rfalNfcaListenDeviceType) newDevType;
 800ca66:	4b5d      	ldr	r3, [pc, #372]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800ca68:	689a      	ldr	r2, [r3, #8]
 800ca6a:	4b5c      	ldr	r3, [pc, #368]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800ca6c:	68db      	ldr	r3, [r3, #12]
 800ca6e:	781b      	ldrb	r3, [r3, #0]
 800ca70:	0019      	movs	r1, r3
 800ca72:	2316      	movs	r3, #22
 800ca74:	434b      	muls	r3, r1
 800ca76:	18d3      	adds	r3, r2, r3
 800ca78:	1d7a      	adds	r2, r7, #5
 800ca7a:	7812      	ldrb	r2, [r2, #0]
 800ca7c:	701a      	strb	r2, [r3, #0]
            gNfca.CR.nfcaDevList[*gNfca.CR.devCnt].isSleep = false;
 800ca7e:	4b57      	ldr	r3, [pc, #348]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800ca80:	689a      	ldr	r2, [r3, #8]
 800ca82:	4b56      	ldr	r3, [pc, #344]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800ca84:	68db      	ldr	r3, [r3, #12]
 800ca86:	781b      	ldrb	r3, [r3, #0]
 800ca88:	0019      	movs	r1, r3
 800ca8a:	2316      	movs	r3, #22
 800ca8c:	434b      	muls	r3, r1
 800ca8e:	18d3      	adds	r3, r2, r3
 800ca90:	2200      	movs	r2, #0
 800ca92:	755a      	strb	r2, [r3, #21]
            (*gNfca.CR.devCnt)++;
 800ca94:	4b51      	ldr	r3, [pc, #324]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800ca96:	68db      	ldr	r3, [r3, #12]
 800ca98:	781a      	ldrb	r2, [r3, #0]
 800ca9a:	3201      	adds	r2, #1
 800ca9c:	b2d2      	uxtb	r2, r2
 800ca9e:	701a      	strb	r2, [r3, #0]

            
            /* If a collision was detected and device counter is lower than limit  Activity 1.1  9.3.4.21 */
            if( (*gNfca.CR.devCnt < gNfca.CR.devLimit) && (gNfca.CR.collPending) )
 800caa0:	4b4e      	ldr	r3, [pc, #312]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800caa2:	68db      	ldr	r3, [r3, #12]
 800caa4:	781a      	ldrb	r2, [r3, #0]
 800caa6:	4b4d      	ldr	r3, [pc, #308]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800caa8:	791b      	ldrb	r3, [r3, #4]
 800caaa:	429a      	cmp	r2, r3
 800caac:	d221      	bcs.n	800caf2 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x112>
 800caae:	4b4b      	ldr	r3, [pc, #300]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cab0:	7c1b      	ldrb	r3, [r3, #16]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d01d      	beq.n	800caf2 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x112>
            {
                /* Put this device to Sleep  Activity 1.1  9.3.4.22 */
                RFAL_EXIT_ON_ERR( ret, rfalNfcaPollerStartSleep() );
 800cab6:	1dbc      	adds	r4, r7, #6
 800cab8:	f000 f97c 	bl	800cdb4 <rfalNfcaPollerStartSleep>
 800cabc:	0003      	movs	r3, r0
 800cabe:	8023      	strh	r3, [r4, #0]
 800cac0:	1dbb      	adds	r3, r7, #6
 800cac2:	881b      	ldrh	r3, [r3, #0]
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d002      	beq.n	800cace <rfalNfcaPollerGetFullCollisionResolutionStatus+0xee>
 800cac8:	1dbb      	adds	r3, r7, #6
 800caca:	881b      	ldrh	r3, [r3, #0]
 800cacc:	e082      	b.n	800cbd4 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f4>
                gNfca.CR.nfcaDevList[(*gNfca.CR.devCnt - 1U)].isSleep = true;
 800cace:	4b43      	ldr	r3, [pc, #268]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cad0:	689a      	ldr	r2, [r3, #8]
 800cad2:	4b42      	ldr	r3, [pc, #264]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cad4:	68db      	ldr	r3, [r3, #12]
 800cad6:	781b      	ldrb	r3, [r3, #0]
 800cad8:	0019      	movs	r1, r3
 800cada:	2316      	movs	r3, #22
 800cadc:	434b      	muls	r3, r1
 800cade:	3b16      	subs	r3, #22
 800cae0:	18d3      	adds	r3, r2, r3
 800cae2:	2201      	movs	r2, #1
 800cae4:	755a      	strb	r2, [r3, #21]
                
                gNfca.CR.fState = RFAL_NFCA_CR_FULL_SLPCHECK;
 800cae6:	4b3d      	ldr	r3, [pc, #244]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cae8:	222e      	movs	r2, #46	@ 0x2e
 800caea:	2101      	movs	r1, #1
 800caec:	5499      	strb	r1, [r3, r2]
                return RFAL_ERR_BUSY;
 800caee:	2302      	movs	r3, #2
 800caf0:	e070      	b.n	800cbd4 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f4>
            }
            else
            {
                /* Exit loop */
                gNfca.CR.collPending = false;
 800caf2:	4b3a      	ldr	r3, [pc, #232]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800caf4:	2200      	movs	r2, #0
 800caf6:	741a      	strb	r2, [r3, #16]
            }
            break;
 800caf8:	e06b      	b.n	800cbd2 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f2>
            
            
        /*******************************************************************************/    
        case RFAL_NFCA_CR_FULL_SLPCHECK:
            
            RFAL_EXIT_ON_BUSY( ret, rfalNfcaPollerGetSleepStatus() );
 800cafa:	1dbc      	adds	r4, r7, #6
 800cafc:	f000 f98a 	bl	800ce14 <rfalNfcaPollerGetSleepStatus>
 800cb00:	0003      	movs	r3, r0
 800cb02:	8023      	strh	r3, [r4, #0]
 800cb04:	1dbb      	adds	r3, r7, #6
 800cb06:	881b      	ldrh	r3, [r3, #0]
 800cb08:	2b02      	cmp	r3, #2
 800cb0a:	d102      	bne.n	800cb12 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x132>
 800cb0c:	1dbb      	adds	r3, r7, #6
 800cb0e:	881b      	ldrh	r3, [r3, #0]
 800cb10:	e060      	b.n	800cbd4 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f4>
    
            /* Send a new SENS_REQ to check for other cards  Activity 1.1  9.3.4.23 */
            ret = rfalNfcaPollerCheckPresence( RFAL_14443A_SHORTFRAME_CMD_REQA, &gNfca.CR.nfcaDevList[*gNfca.CR.devCnt].sensRes );
 800cb12:	4b32      	ldr	r3, [pc, #200]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb14:	689a      	ldr	r2, [r3, #8]
 800cb16:	4b31      	ldr	r3, [pc, #196]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb18:	68db      	ldr	r3, [r3, #12]
 800cb1a:	781b      	ldrb	r3, [r3, #0]
 800cb1c:	0019      	movs	r1, r3
 800cb1e:	2316      	movs	r3, #22
 800cb20:	434b      	muls	r3, r1
 800cb22:	18d3      	adds	r3, r2, r3
 800cb24:	3301      	adds	r3, #1
 800cb26:	1dbc      	adds	r4, r7, #6
 800cb28:	0019      	movs	r1, r3
 800cb2a:	2026      	movs	r0, #38	@ 0x26
 800cb2c:	f7ff fdcc 	bl	800c6c8 <rfalNfcaPollerCheckPresence>
 800cb30:	0003      	movs	r3, r0
 800cb32:	8023      	strh	r3, [r4, #0]
            if( ret == RFAL_ERR_TIMEOUT )
 800cb34:	1dbb      	adds	r3, r7, #6
 800cb36:	881b      	ldrh	r3, [r3, #0]
 800cb38:	2b04      	cmp	r3, #4
 800cb3a:	d103      	bne.n	800cb44 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x164>
            {
                /* No more devices found, exit */
                gNfca.CR.collPending = false;
 800cb3c:	4b27      	ldr	r3, [pc, #156]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb3e:	2200      	movs	r2, #0
 800cb40:	741a      	strb	r2, [r3, #16]
                
                    gNfca.CR.fState = RFAL_NFCA_CR_FULL_RESTART;
                    return RFAL_ERR_BUSY;
                }
            }
            break;
 800cb42:	e045      	b.n	800cbd0 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f0>
                gNfca.CR.collPending = true;
 800cb44:	4b25      	ldr	r3, [pc, #148]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb46:	2201      	movs	r2, #1
 800cb48:	741a      	strb	r2, [r3, #16]
                if( (*gNfca.CR.devCnt < gNfca.CR.devLimit) && (gNfca.CR.collPending) )
 800cb4a:	4b24      	ldr	r3, [pc, #144]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb4c:	68db      	ldr	r3, [r3, #12]
 800cb4e:	781a      	ldrb	r2, [r3, #0]
 800cb50:	4b22      	ldr	r3, [pc, #136]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb52:	791b      	ldrb	r3, [r3, #4]
 800cb54:	429a      	cmp	r2, r3
 800cb56:	d23b      	bcs.n	800cbd0 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f0>
 800cb58:	4b20      	ldr	r3, [pc, #128]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb5a:	7c1b      	ldrb	r3, [r3, #16]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d037      	beq.n	800cbd0 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f0>
                    RFAL_EXIT_ON_ERR( ret, rfalNfcaPollerStartSingleCollisionResolution(  gNfca.CR.devLimit, 
 800cb60:	4b1e      	ldr	r3, [pc, #120]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb62:	7918      	ldrb	r0, [r3, #4]
 800cb64:	4b1d      	ldr	r3, [pc, #116]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb66:	689a      	ldr	r2, [r3, #8]
 800cb68:	4b1c      	ldr	r3, [pc, #112]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb6a:	68db      	ldr	r3, [r3, #12]
 800cb6c:	781b      	ldrb	r3, [r3, #0]
 800cb6e:	0019      	movs	r1, r3
 800cb70:	2316      	movs	r3, #22
 800cb72:	434b      	muls	r3, r1
 800cb74:	18d3      	adds	r3, r2, r3
 800cb76:	1cdd      	adds	r5, r3, #3
 800cb78:	4b18      	ldr	r3, [pc, #96]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb7a:	689a      	ldr	r2, [r3, #8]
 800cb7c:	4b17      	ldr	r3, [pc, #92]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb7e:	68db      	ldr	r3, [r3, #12]
 800cb80:	781b      	ldrb	r3, [r3, #0]
 800cb82:	0019      	movs	r1, r3
 800cb84:	2316      	movs	r3, #22
 800cb86:	434b      	muls	r3, r1
 800cb88:	18d3      	adds	r3, r2, r3
 800cb8a:	1d5e      	adds	r6, r3, #5
 800cb8c:	4b13      	ldr	r3, [pc, #76]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb8e:	689a      	ldr	r2, [r3, #8]
 800cb90:	4b12      	ldr	r3, [pc, #72]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cb92:	68db      	ldr	r3, [r3, #12]
 800cb94:	781b      	ldrb	r3, [r3, #0]
 800cb96:	0019      	movs	r1, r3
 800cb98:	2316      	movs	r3, #22
 800cb9a:	434b      	muls	r3, r1
 800cb9c:	18d3      	adds	r3, r2, r3
 800cb9e:	3304      	adds	r3, #4
 800cba0:	1dbc      	adds	r4, r7, #6
 800cba2:	490f      	ldr	r1, [pc, #60]	@ (800cbe0 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x200>)
 800cba4:	9300      	str	r3, [sp, #0]
 800cba6:	0033      	movs	r3, r6
 800cba8:	002a      	movs	r2, r5
 800cbaa:	f7ff fa7f 	bl	800c0ac <rfalNfcaPollerStartSingleCollisionResolution>
 800cbae:	0003      	movs	r3, r0
 800cbb0:	8023      	strh	r3, [r4, #0]
 800cbb2:	1dbb      	adds	r3, r7, #6
 800cbb4:	881b      	ldrh	r3, [r3, #0]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d002      	beq.n	800cbc0 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1e0>
 800cbba:	1dbb      	adds	r3, r7, #6
 800cbbc:	881b      	ldrh	r3, [r3, #0]
 800cbbe:	e009      	b.n	800cbd4 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f4>
                    gNfca.CR.fState = RFAL_NFCA_CR_FULL_RESTART;
 800cbc0:	4b06      	ldr	r3, [pc, #24]	@ (800cbdc <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1fc>)
 800cbc2:	222e      	movs	r2, #46	@ 0x2e
 800cbc4:	2102      	movs	r1, #2
 800cbc6:	5499      	strb	r1, [r3, r2]
                    return RFAL_ERR_BUSY;
 800cbc8:	2302      	movs	r3, #2
 800cbca:	e003      	b.n	800cbd4 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f4>
            
        /*******************************************************************************/
        default:
            return RFAL_ERR_WRONG_STATE;
 800cbcc:	2321      	movs	r3, #33	@ 0x21
 800cbce:	e001      	b.n	800cbd4 <rfalNfcaPollerGetFullCollisionResolutionStatus+0x1f4>
            break;
 800cbd0:	46c0      	nop			@ (mov r8, r8)
    }
    
    return RFAL_ERR_NONE;
 800cbd2:	2300      	movs	r3, #0
}
 800cbd4:	0018      	movs	r0, r3
 800cbd6:	46bd      	mov	sp, r7
 800cbd8:	b003      	add	sp, #12
 800cbda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cbdc:	20000c04 	.word	0x20000c04
 800cbe0:	20000c14 	.word	0x20000c14

0800cbe4 <rfalNfcaPollerStartSelect>:
}


/*******************************************************************************/
ReturnCode rfalNfcaPollerStartSelect( const uint8_t *nfcid1, uint8_t nfcidLen, rfalNfcaSelRes *selRes )
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b084      	sub	sp, #16
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	60f8      	str	r0, [r7, #12]
 800cbec:	607a      	str	r2, [r7, #4]
 800cbee:	200b      	movs	r0, #11
 800cbf0:	183b      	adds	r3, r7, r0
 800cbf2:	1c0a      	adds	r2, r1, #0
 800cbf4:	701a      	strb	r2, [r3, #0]
    if( (nfcid1 == NULL) || (nfcidLen > RFAL_NFCA_CASCADE_3_UID_LEN) || (selRes == NULL) )
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d006      	beq.n	800cc0a <rfalNfcaPollerStartSelect+0x26>
 800cbfc:	183b      	adds	r3, r7, r0
 800cbfe:	781b      	ldrb	r3, [r3, #0]
 800cc00:	2b0a      	cmp	r3, #10
 800cc02:	d802      	bhi.n	800cc0a <rfalNfcaPollerStartSelect+0x26>
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d101      	bne.n	800cc0e <rfalNfcaPollerStartSelect+0x2a>
    {
        return RFAL_ERR_PARAM;
 800cc0a:	2307      	movs	r3, #7
 800cc0c:	e01e      	b.n	800cc4c <rfalNfcaPollerStartSelect+0x68>
    }
    
    
    /* Calculate Cascate Level */
    gNfca.SEL.fCascadeLv = rfalNfcaNfcidLen2CL( nfcidLen );
 800cc0e:	230b      	movs	r3, #11
 800cc10:	18fb      	adds	r3, r7, r3
 800cc12:	781b      	ldrb	r3, [r3, #0]
 800cc14:	2105      	movs	r1, #5
 800cc16:	0018      	movs	r0, r3
 800cc18:	f7f3 fa86 	bl	8000128 <__udivsi3>
 800cc1c:	0003      	movs	r3, r0
 800cc1e:	b2d9      	uxtb	r1, r3
 800cc20:	4b0c      	ldr	r3, [pc, #48]	@ (800cc54 <rfalNfcaPollerStartSelect+0x70>)
 800cc22:	223d      	movs	r2, #61	@ 0x3d
 800cc24:	5499      	strb	r1, [r3, r2]
    gNfca.SEL.cascadeLv  = RFAL_NFCA_SEL_CASCADE_L1;
 800cc26:	4b0b      	ldr	r3, [pc, #44]	@ (800cc54 <rfalNfcaPollerStartSelect+0x70>)
 800cc28:	223c      	movs	r2, #60	@ 0x3c
 800cc2a:	2100      	movs	r1, #0
 800cc2c:	5499      	strb	r1, [r3, r2]
    
    gNfca.SEL.nfcidOffset  = 0;
 800cc2e:	4b09      	ldr	r3, [pc, #36]	@ (800cc54 <rfalNfcaPollerStartSelect+0x70>)
 800cc30:	224c      	movs	r2, #76	@ 0x4c
 800cc32:	2100      	movs	r1, #0
 800cc34:	5499      	strb	r1, [r3, r2]
    gNfca.SEL.isRx         = false;
 800cc36:	4b07      	ldr	r3, [pc, #28]	@ (800cc54 <rfalNfcaPollerStartSelect+0x70>)
 800cc38:	224d      	movs	r2, #77	@ 0x4d
 800cc3a:	2100      	movs	r1, #0
 800cc3c:	5499      	strb	r1, [r3, r2]
    gNfca.SEL.selRes       = selRes;
 800cc3e:	4b05      	ldr	r3, [pc, #20]	@ (800cc54 <rfalNfcaPollerStartSelect+0x70>)
 800cc40:	687a      	ldr	r2, [r7, #4]
 800cc42:	641a      	str	r2, [r3, #64]	@ 0x40
    gNfca.SEL.nfcid1       = nfcid1;
 800cc44:	4b03      	ldr	r3, [pc, #12]	@ (800cc54 <rfalNfcaPollerStartSelect+0x70>)
 800cc46:	68fa      	ldr	r2, [r7, #12]
 800cc48:	649a      	str	r2, [r3, #72]	@ 0x48
    
    return RFAL_ERR_NONE;
 800cc4a:	2300      	movs	r3, #0
}
 800cc4c:	0018      	movs	r0, r3
 800cc4e:	46bd      	mov	sp, r7
 800cc50:	b004      	add	sp, #16
 800cc52:	bd80      	pop	{r7, pc}
 800cc54:	20000c04 	.word	0x20000c04

0800cc58 <rfalNfcaPollerGetSelectStatus>:


/*******************************************************************************/
ReturnCode rfalNfcaPollerGetSelectStatus( void )
{
 800cc58:	b5b0      	push	{r4, r5, r7, lr}
 800cc5a:	b088      	sub	sp, #32
 800cc5c:	af04      	add	r7, sp, #16
    ReturnCode     ret;
    rfalNfcaSelReq selReq;
    
    if( (!gNfca.SEL.isRx) )
 800cc5e:	4b52      	ldr	r3, [pc, #328]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cc60:	224d      	movs	r2, #77	@ 0x4d
 800cc62:	5c9b      	ldrb	r3, [r3, r2]
 800cc64:	2201      	movs	r2, #1
 800cc66:	4053      	eors	r3, r2
 800cc68:	b2db      	uxtb	r3, r3
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d069      	beq.n	800cd42 <rfalNfcaPollerGetSelectStatus+0xea>
    {
        /*******************************************************************************/
        /* Go through all Cascade Levels     Activity 1.1  9.4.4 */
        if( gNfca.SEL.cascadeLv <= gNfca.SEL.fCascadeLv )
 800cc6e:	4b4e      	ldr	r3, [pc, #312]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cc70:	223c      	movs	r2, #60	@ 0x3c
 800cc72:	5c9a      	ldrb	r2, [r3, r2]
 800cc74:	4b4c      	ldr	r3, [pc, #304]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cc76:	213d      	movs	r1, #61	@ 0x3d
 800cc78:	5c5b      	ldrb	r3, [r3, r1]
 800cc7a:	429a      	cmp	r2, r3
 800cc7c:	d900      	bls.n	800cc80 <rfalNfcaPollerGetSelectStatus+0x28>
 800cc7e:	e08e      	b.n	800cd9e <rfalNfcaPollerGetSelectStatus+0x146>
        {
            /* Assign SEL_CMD according to the CLn and SEL_PAR*/
            selReq.selCmd = rfalNfcaCLn2SELCMD(gNfca.SEL.cascadeLv);
 800cc80:	4b49      	ldr	r3, [pc, #292]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cc82:	223c      	movs	r2, #60	@ 0x3c
 800cc84:	5c9b      	ldrb	r3, [r3, r2]
 800cc86:	18db      	adds	r3, r3, r3
 800cc88:	b2db      	uxtb	r3, r3
 800cc8a:	3b6d      	subs	r3, #109	@ 0x6d
 800cc8c:	b2da      	uxtb	r2, r3
 800cc8e:	1d3b      	adds	r3, r7, #4
 800cc90:	701a      	strb	r2, [r3, #0]
            selReq.selPar = RFAL_NFCA_SEL_SELPAR;
 800cc92:	1d3b      	adds	r3, r7, #4
 800cc94:	2270      	movs	r2, #112	@ 0x70
 800cc96:	705a      	strb	r2, [r3, #1]
            
            /* Compute NFCID/Data on the SEL_REQ command   Digital 1.1  Table 18 */
            if( gNfca.SEL.fCascadeLv != gNfca.SEL.cascadeLv )
 800cc98:	4b43      	ldr	r3, [pc, #268]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cc9a:	223d      	movs	r2, #61	@ 0x3d
 800cc9c:	5c9a      	ldrb	r2, [r3, r2]
 800cc9e:	4b42      	ldr	r3, [pc, #264]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cca0:	213c      	movs	r1, #60	@ 0x3c
 800cca2:	5c5b      	ldrb	r3, [r3, r1]
 800cca4:	429a      	cmp	r2, r3
 800cca6:	d017      	beq.n	800ccd8 <rfalNfcaPollerGetSelectStatus+0x80>
            {
                *selReq.nfcid1 = RFAL_NFCA_SDD_CT;
 800cca8:	1d3b      	adds	r3, r7, #4
 800ccaa:	2288      	movs	r2, #136	@ 0x88
 800ccac:	709a      	strb	r2, [r3, #2]
                RFAL_MEMCPY( &selReq.nfcid1[RFAL_NFCA_SDD_CT_LEN], &gNfca.SEL.nfcid1[gNfca.SEL.nfcidOffset], (RFAL_NFCA_CASCADE_1_UID_LEN - RFAL_NFCA_SDD_CT_LEN) );
 800ccae:	4b3e      	ldr	r3, [pc, #248]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800ccb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ccb2:	4a3d      	ldr	r2, [pc, #244]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800ccb4:	214c      	movs	r1, #76	@ 0x4c
 800ccb6:	5c52      	ldrb	r2, [r2, r1]
 800ccb8:	1899      	adds	r1, r3, r2
 800ccba:	1d3b      	adds	r3, r7, #4
 800ccbc:	3303      	adds	r3, #3
 800ccbe:	2203      	movs	r2, #3
 800ccc0:	0018      	movs	r0, r3
 800ccc2:	f001 fdb7 	bl	800e834 <memcpy>
                gNfca.SEL.nfcidOffset += (RFAL_NFCA_CASCADE_1_UID_LEN - RFAL_NFCA_SDD_CT_LEN);
 800ccc6:	4b38      	ldr	r3, [pc, #224]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800ccc8:	224c      	movs	r2, #76	@ 0x4c
 800ccca:	5c9b      	ldrb	r3, [r3, r2]
 800cccc:	3303      	adds	r3, #3
 800ccce:	b2d9      	uxtb	r1, r3
 800ccd0:	4b35      	ldr	r3, [pc, #212]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800ccd2:	224c      	movs	r2, #76	@ 0x4c
 800ccd4:	5499      	strb	r1, [r3, r2]
 800ccd6:	e00c      	b.n	800ccf2 <rfalNfcaPollerGetSelectStatus+0x9a>
            }
            else
            {
                RFAL_MEMCPY( selReq.nfcid1, &gNfca.SEL.nfcid1[gNfca.SEL.nfcidOffset], RFAL_NFCA_CASCADE_1_UID_LEN );
 800ccd8:	4b33      	ldr	r3, [pc, #204]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800ccda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ccdc:	4a32      	ldr	r2, [pc, #200]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800ccde:	214c      	movs	r1, #76	@ 0x4c
 800cce0:	5c52      	ldrb	r2, [r2, r1]
 800cce2:	1899      	adds	r1, r3, r2
 800cce4:	1d3b      	adds	r3, r7, #4
 800cce6:	2202      	movs	r2, #2
 800cce8:	189b      	adds	r3, r3, r2
 800ccea:	2204      	movs	r2, #4
 800ccec:	0018      	movs	r0, r3
 800ccee:	f001 fda1 	bl	800e834 <memcpy>
            }
            
            /* Calculate nfcid's BCC */
            selReq.bcc = rfalNfcaCalculateBcc( (uint8_t*)&selReq.nfcid1, sizeof(selReq.nfcid1) );
 800ccf2:	1d3b      	adds	r3, r7, #4
 800ccf4:	3302      	adds	r3, #2
 800ccf6:	2104      	movs	r1, #4
 800ccf8:	0018      	movs	r0, r3
 800ccfa:	f7ff f9a7 	bl	800c04c <rfalNfcaCalculateBcc>
 800ccfe:	0003      	movs	r3, r0
 800cd00:	001a      	movs	r2, r3
 800cd02:	1d3b      	adds	r3, r7, #4
 800cd04:	719a      	strb	r2, [r3, #6]
            
            /*******************************************************************************/
            /* Send SEL_REQ  */
            RFAL_EXIT_ON_ERR( ret, rfalTransceiveBlockingTx( (uint8_t*)&selReq, sizeof(rfalNfcaSelReq), (uint8_t*)gNfca.SEL.selRes, sizeof(rfalNfcaSelRes), &gNfca.SEL.rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCA_FDTMIN ) );
 800cd06:	4b28      	ldr	r3, [pc, #160]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cd08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cd0a:	250e      	movs	r5, #14
 800cd0c:	197c      	adds	r4, r7, r5
 800cd0e:	1d38      	adds	r0, r7, #4
 800cd10:	4b26      	ldr	r3, [pc, #152]	@ (800cdac <rfalNfcaPollerGetSelectStatus+0x154>)
 800cd12:	9302      	str	r3, [sp, #8]
 800cd14:	2300      	movs	r3, #0
 800cd16:	9301      	str	r3, [sp, #4]
 800cd18:	4b25      	ldr	r3, [pc, #148]	@ (800cdb0 <rfalNfcaPollerGetSelectStatus+0x158>)
 800cd1a:	9300      	str	r3, [sp, #0]
 800cd1c:	2301      	movs	r3, #1
 800cd1e:	2107      	movs	r1, #7
 800cd20:	f7f4 fd74 	bl	800180c <rfalTransceiveBlockingTx>
 800cd24:	0003      	movs	r3, r0
 800cd26:	8023      	strh	r3, [r4, #0]
 800cd28:	197b      	adds	r3, r7, r5
 800cd2a:	881b      	ldrh	r3, [r3, #0]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d002      	beq.n	800cd36 <rfalNfcaPollerGetSelectStatus+0xde>
 800cd30:	197b      	adds	r3, r7, r5
 800cd32:	881b      	ldrh	r3, [r3, #0]
 800cd34:	e034      	b.n	800cda0 <rfalNfcaPollerGetSelectStatus+0x148>
            
            /* Wait for Rx to conclude */
            gNfca.SEL.isRx = true;
 800cd36:	4b1c      	ldr	r3, [pc, #112]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cd38:	224d      	movs	r2, #77	@ 0x4d
 800cd3a:	2101      	movs	r1, #1
 800cd3c:	5499      	strb	r1, [r3, r2]
            
            return RFAL_ERR_BUSY;
 800cd3e:	2302      	movs	r3, #2
 800cd40:	e02e      	b.n	800cda0 <rfalNfcaPollerGetSelectStatus+0x148>
        }
    }
    else
    {
        RFAL_EXIT_ON_BUSY( ret, rfalGetTransceiveStatus() );
 800cd42:	250e      	movs	r5, #14
 800cd44:	197c      	adds	r4, r7, r5
 800cd46:	f7f4 fe39 	bl	80019bc <rfalGetTransceiveStatus>
 800cd4a:	0003      	movs	r3, r0
 800cd4c:	8023      	strh	r3, [r4, #0]
 800cd4e:	002a      	movs	r2, r5
 800cd50:	18bb      	adds	r3, r7, r2
 800cd52:	881b      	ldrh	r3, [r3, #0]
 800cd54:	2b02      	cmp	r3, #2
 800cd56:	d102      	bne.n	800cd5e <rfalNfcaPollerGetSelectStatus+0x106>
 800cd58:	18bb      	adds	r3, r7, r2
 800cd5a:	881b      	ldrh	r3, [r3, #0]
 800cd5c:	e020      	b.n	800cda0 <rfalNfcaPollerGetSelectStatus+0x148>
        
        /* Ensure proper response length */
        if( rfalConvBitsToBytes( gNfca.SEL.rxLen ) != sizeof(rfalNfcaSelRes) )
 800cd5e:	4b12      	ldr	r3, [pc, #72]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cd60:	2244      	movs	r2, #68	@ 0x44
 800cd62:	5a9b      	ldrh	r3, [r3, r2]
 800cd64:	3307      	adds	r3, #7
 800cd66:	08db      	lsrs	r3, r3, #3
 800cd68:	b29b      	uxth	r3, r3
 800cd6a:	2b01      	cmp	r3, #1
 800cd6c:	d001      	beq.n	800cd72 <rfalNfcaPollerGetSelectStatus+0x11a>
        {
            return RFAL_ERR_PROTO;
 800cd6e:	230b      	movs	r3, #11
 800cd70:	e016      	b.n	800cda0 <rfalNfcaPollerGetSelectStatus+0x148>
        }
        
        /* Check if there are more level(s) to be selected */
        if( gNfca.SEL.cascadeLv < gNfca.SEL.fCascadeLv )
 800cd72:	4b0d      	ldr	r3, [pc, #52]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cd74:	223c      	movs	r2, #60	@ 0x3c
 800cd76:	5c9a      	ldrb	r2, [r3, r2]
 800cd78:	4b0b      	ldr	r3, [pc, #44]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cd7a:	213d      	movs	r1, #61	@ 0x3d
 800cd7c:	5c5b      	ldrb	r3, [r3, r1]
 800cd7e:	429a      	cmp	r2, r3
 800cd80:	d20d      	bcs.n	800cd9e <rfalNfcaPollerGetSelectStatus+0x146>
        {
            /* Advance to the next cascade lavel */
            gNfca.SEL.cascadeLv++;
 800cd82:	4b09      	ldr	r3, [pc, #36]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cd84:	223c      	movs	r2, #60	@ 0x3c
 800cd86:	5c9b      	ldrb	r3, [r3, r2]
 800cd88:	3301      	adds	r3, #1
 800cd8a:	b2d9      	uxtb	r1, r3
 800cd8c:	4b06      	ldr	r3, [pc, #24]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cd8e:	223c      	movs	r2, #60	@ 0x3c
 800cd90:	5499      	strb	r1, [r3, r2]
            gNfca.SEL.isRx = false;
 800cd92:	4b05      	ldr	r3, [pc, #20]	@ (800cda8 <rfalNfcaPollerGetSelectStatus+0x150>)
 800cd94:	224d      	movs	r2, #77	@ 0x4d
 800cd96:	2100      	movs	r1, #0
 800cd98:	5499      	strb	r1, [r3, r2]
            
            return RFAL_ERR_BUSY;
 800cd9a:	2302      	movs	r3, #2
 800cd9c:	e000      	b.n	800cda0 <rfalNfcaPollerGetSelectStatus+0x148>
        }
    }
    
    /* REMARK: Could check if NFCID1 is complete */
    
    return RFAL_ERR_NONE;
 800cd9e:	2300      	movs	r3, #0
}
 800cda0:	0018      	movs	r0, r3
 800cda2:	46bd      	mov	sp, r7
 800cda4:	b004      	add	sp, #16
 800cda6:	bdb0      	pop	{r4, r5, r7, pc}
 800cda8:	20000c04 	.word	0x20000c04
 800cdac:	00000654 	.word	0x00000654
 800cdb0:	20000c48 	.word	0x20000c48

0800cdb4 <rfalNfcaPollerStartSleep>:
}


/*******************************************************************************/
ReturnCode rfalNfcaPollerStartSleep( void )
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b088      	sub	sp, #32
 800cdb8:	af00      	add	r7, sp, #0
    rfalTransceiveContext ctx;
    
    gNfca.slpReq.frame[RFAL_NFCA_SLP_CMD_POS]   = RFAL_NFCA_SLP_CMD;
 800cdba:	4b13      	ldr	r3, [pc, #76]	@ (800ce08 <rfalNfcaPollerStartSleep+0x54>)
 800cdbc:	2250      	movs	r2, #80	@ 0x50
 800cdbe:	2150      	movs	r1, #80	@ 0x50
 800cdc0:	5499      	strb	r1, [r3, r2]
    gNfca.slpReq.frame[RFAL_NFCA_SLP_BYTE2_POS] = RFAL_NFCA_SLP_BYTE2;
 800cdc2:	4b11      	ldr	r3, [pc, #68]	@ (800ce08 <rfalNfcaPollerStartSleep+0x54>)
 800cdc4:	2251      	movs	r2, #81	@ 0x51
 800cdc6:	2100      	movs	r1, #0
 800cdc8:	5499      	strb	r1, [r3, r2]
    
    rfalCreateByteFlagsTxRxContext( ctx, (uint8_t*)&gNfca.slpReq, sizeof(rfalNfcaSlpReq), (uint8_t*)&gNfca.slpReq, sizeof(gNfca.slpReq), NULL, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCA_SLP_FWT );
 800cdca:	1d3b      	adds	r3, r7, #4
 800cdcc:	4a0f      	ldr	r2, [pc, #60]	@ (800ce0c <rfalNfcaPollerStartSleep+0x58>)
 800cdce:	601a      	str	r2, [r3, #0]
 800cdd0:	1d3b      	adds	r3, r7, #4
 800cdd2:	2210      	movs	r2, #16
 800cdd4:	809a      	strh	r2, [r3, #4]
 800cdd6:	1d3b      	adds	r3, r7, #4
 800cdd8:	4a0c      	ldr	r2, [pc, #48]	@ (800ce0c <rfalNfcaPollerStartSleep+0x58>)
 800cdda:	609a      	str	r2, [r3, #8]
 800cddc:	1d3b      	adds	r3, r7, #4
 800cdde:	2210      	movs	r2, #16
 800cde0:	819a      	strh	r2, [r3, #12]
 800cde2:	1d3b      	adds	r3, r7, #4
 800cde4:	2200      	movs	r2, #0
 800cde6:	611a      	str	r2, [r3, #16]
 800cde8:	1d3b      	adds	r3, r7, #4
 800cdea:	2200      	movs	r2, #0
 800cdec:	615a      	str	r2, [r3, #20]
 800cdee:	1d3b      	adds	r3, r7, #4
 800cdf0:	4a07      	ldr	r2, [pc, #28]	@ (800ce10 <rfalNfcaPollerStartSleep+0x5c>)
 800cdf2:	619a      	str	r2, [r3, #24]
    return rfalStartTransceive( &ctx );
 800cdf4:	1d3b      	adds	r3, r7, #4
 800cdf6:	0018      	movs	r0, r3
 800cdf8:	f7f4 fc0c 	bl	8001614 <rfalStartTransceive>
 800cdfc:	0003      	movs	r3, r0
}
 800cdfe:	0018      	movs	r0, r3
 800ce00:	46bd      	mov	sp, r7
 800ce02:	b008      	add	sp, #32
 800ce04:	bd80      	pop	{r7, pc}
 800ce06:	46c0      	nop			@ (mov r8, r8)
 800ce08:	20000c04 	.word	0x20000c04
 800ce0c:	20000c54 	.word	0x20000c54
 800ce10:	000034f8 	.word	0x000034f8

0800ce14 <rfalNfcaPollerGetSleepStatus>:


/*******************************************************************************/
ReturnCode rfalNfcaPollerGetSleepStatus( void )
{
 800ce14:	b590      	push	{r4, r7, lr}
 800ce16:	b083      	sub	sp, #12
 800ce18:	af00      	add	r7, sp, #0
    
    /* ISO14443-3 6.4.3  HLTA - If PICC responds with any modulation during 1 ms this response shall be interpreted as not acknowledge 
       Digital 2.0  6.9.2.1 & EMVCo 3.0  5.6.2.1 - consider the HLTA command always acknowledged
       No check to be compliant with NFC and EMVCo, and to improve interoprability (Kovio RFID Tag)
    */
    RFAL_EXIT_ON_BUSY( ret, rfalGetTransceiveStatus() );
 800ce1a:	1dbc      	adds	r4, r7, #6
 800ce1c:	f7f4 fdce 	bl	80019bc <rfalGetTransceiveStatus>
 800ce20:	0003      	movs	r3, r0
 800ce22:	8023      	strh	r3, [r4, #0]
 800ce24:	1dbb      	adds	r3, r7, #6
 800ce26:	881b      	ldrh	r3, [r3, #0]
 800ce28:	2b02      	cmp	r3, #2
 800ce2a:	d102      	bne.n	800ce32 <rfalNfcaPollerGetSleepStatus+0x1e>
 800ce2c:	1dbb      	adds	r3, r7, #6
 800ce2e:	881b      	ldrh	r3, [r3, #0]
 800ce30:	e000      	b.n	800ce34 <rfalNfcaPollerGetSleepStatus+0x20>
    
    return RFAL_ERR_NONE;
 800ce32:	2300      	movs	r3, #0
}
 800ce34:	0018      	movs	r0, r3
 800ce36:	46bd      	mov	sp, r7
 800ce38:	b003      	add	sp, #12
 800ce3a:	bd90      	pop	{r4, r7, pc}

0800ce3c <rfalNfcbCheckSensbRes>:
******************************************************************************
*/

/*******************************************************************************/
static ReturnCode rfalNfcbCheckSensbRes( const rfalNfcbSensbRes *sensbRes, uint8_t sensbResLen )
{
 800ce3c:	b580      	push	{r7, lr}
 800ce3e:	b082      	sub	sp, #8
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	6078      	str	r0, [r7, #4]
 800ce44:	000a      	movs	r2, r1
 800ce46:	1cfb      	adds	r3, r7, #3
 800ce48:	701a      	strb	r2, [r3, #0]
    /* Check response length */
    if( ( (sensbResLen != RFAL_NFCB_SENSB_RES_LEN) && (sensbResLen != RFAL_NFCB_SENSB_RES_EXT_LEN) ) )
 800ce4a:	1cfb      	adds	r3, r7, #3
 800ce4c:	781b      	ldrb	r3, [r3, #0]
 800ce4e:	2b0c      	cmp	r3, #12
 800ce50:	d005      	beq.n	800ce5e <rfalNfcbCheckSensbRes+0x22>
 800ce52:	1cfb      	adds	r3, r7, #3
 800ce54:	781b      	ldrb	r3, [r3, #0]
 800ce56:	2b0d      	cmp	r3, #13
 800ce58:	d001      	beq.n	800ce5e <rfalNfcbCheckSensbRes+0x22>
    {
        return RFAL_ERR_PROTO;
 800ce5a:	230b      	movs	r3, #11
 800ce5c:	e00c      	b.n	800ce78 <rfalNfcbCheckSensbRes+0x3c>
    }
    
    /* Check SENSB_RES and Protocol Type   Digital 1.1 7.6.2.19 */
    if( ((sensbRes->protInfo.FsciProType & RFAL_NFCB_SENSB_RES_PROT_TYPE_RFU) != 0U) || (sensbRes->cmd != (uint8_t)RFAL_NFCB_CMD_SENSB_RES) )
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	7a9b      	ldrb	r3, [r3, #10]
 800ce62:	001a      	movs	r2, r3
 800ce64:	2308      	movs	r3, #8
 800ce66:	4013      	ands	r3, r2
 800ce68:	d103      	bne.n	800ce72 <rfalNfcbCheckSensbRes+0x36>
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	781b      	ldrb	r3, [r3, #0]
 800ce6e:	2b50      	cmp	r3, #80	@ 0x50
 800ce70:	d001      	beq.n	800ce76 <rfalNfcbCheckSensbRes+0x3a>
    {
        return RFAL_ERR_PROTO;
 800ce72:	230b      	movs	r3, #11
 800ce74:	e000      	b.n	800ce78 <rfalNfcbCheckSensbRes+0x3c>
    }
    return RFAL_ERR_NONE;
 800ce76:	2300      	movs	r3, #0
}
 800ce78:	0018      	movs	r0, r3
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	b002      	add	sp, #8
 800ce7e:	bd80      	pop	{r7, pc}

0800ce80 <rfalNfcbPollerSleepTx>:
/*******************************************************************************/
/* This function is used internally during Collision Resolution.  Its          *
 * purpose is to block the state machine for minimmal time.                    *
 * Activity 2.1 does not enforce response checking or error handling.          */
static ReturnCode rfalNfcbPollerSleepTx( const uint8_t* nfcid0 )
{
 800ce80:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce82:	b089      	sub	sp, #36	@ 0x24
 800ce84:	af04      	add	r7, sp, #16
 800ce86:	6078      	str	r0, [r7, #4]
    ReturnCode      ret;
    rfalNfcbSlpbReq slpbReq;
    
    if( nfcid0 == NULL )
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d101      	bne.n	800ce92 <rfalNfcbPollerSleepTx+0x12>
    {
        return RFAL_ERR_PARAM;
 800ce8e:	2307      	movs	r3, #7
 800ce90:	e023      	b.n	800ceda <rfalNfcbPollerSleepTx+0x5a>
    }
    
    /* Compute SLPB_REQ */
    slpbReq.cmd = RFAL_NFCB_CMD_SLPB_REQ;
 800ce92:	2508      	movs	r5, #8
 800ce94:	197b      	adds	r3, r7, r5
 800ce96:	2250      	movs	r2, #80	@ 0x50
 800ce98:	701a      	strb	r2, [r3, #0]
    RFAL_MEMCPY( slpbReq.nfcid0, nfcid0, RFAL_NFCB_NFCID0_LEN );
 800ce9a:	197b      	adds	r3, r7, r5
 800ce9c:	2201      	movs	r2, #1
 800ce9e:	6879      	ldr	r1, [r7, #4]
 800cea0:	189b      	adds	r3, r3, r2
 800cea2:	2204      	movs	r2, #4
 800cea4:	0018      	movs	r0, r3
 800cea6:	f001 fcc5 	bl	800e834 <memcpy>
    
    /* Send SLPB_REQ and ignore its response and FWT*/
    RFAL_EXIT_ON_ERR( ret, rfalTransceiveBlockingTx( (uint8_t*)&slpbReq, sizeof(rfalNfcbSlpbReq), NULL, 0, NULL, RFAL_TXRX_FLAGS_DEFAULT, RFAL_FDT_POLL_NFCB_POLLER ));
 800ceaa:	260e      	movs	r6, #14
 800ceac:	19bc      	adds	r4, r7, r6
 800ceae:	1978      	adds	r0, r7, r5
 800ceb0:	4b0c      	ldr	r3, [pc, #48]	@ (800cee4 <rfalNfcbPollerSleepTx+0x64>)
 800ceb2:	9302      	str	r3, [sp, #8]
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	9301      	str	r3, [sp, #4]
 800ceb8:	2300      	movs	r3, #0
 800ceba:	9300      	str	r3, [sp, #0]
 800cebc:	2300      	movs	r3, #0
 800cebe:	2200      	movs	r2, #0
 800cec0:	2105      	movs	r1, #5
 800cec2:	f7f4 fca3 	bl	800180c <rfalTransceiveBlockingTx>
 800cec6:	0003      	movs	r3, r0
 800cec8:	8023      	strh	r3, [r4, #0]
 800ceca:	19bb      	adds	r3, r7, r6
 800cecc:	881b      	ldrh	r3, [r3, #0]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d002      	beq.n	800ced8 <rfalNfcbPollerSleepTx+0x58>
 800ced2:	19bb      	adds	r3, r7, r6
 800ced4:	881b      	ldrh	r3, [r3, #0]
 800ced6:	e000      	b.n	800ceda <rfalNfcbPollerSleepTx+0x5a>
    
    return RFAL_ERR_NONE;
 800ced8:	2300      	movs	r3, #0
}
 800ceda:	0018      	movs	r0, r3
 800cedc:	46bd      	mov	sp, r7
 800cede:	b005      	add	sp, #20
 800cee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cee2:	46c0      	nop			@ (mov r8, r8)
 800cee4:	00001a7c 	.word	0x00001a7c

0800cee8 <rfalNfcbPollerInitialize>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode rfalNfcbPollerInitialize( void )
{
 800cee8:	b590      	push	{r4, r7, lr}
 800ceea:	b083      	sub	sp, #12
 800ceec:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    RFAL_EXIT_ON_ERR( ret, rfalSetMode( RFAL_MODE_POLL_NFCB, RFAL_BR_106, RFAL_BR_106 ) );
 800ceee:	1dbc      	adds	r4, r7, #6
 800cef0:	2200      	movs	r2, #0
 800cef2:	2100      	movs	r1, #0
 800cef4:	2003      	movs	r0, #3
 800cef6:	f7f4 f877 	bl	8000fe8 <rfalSetMode>
 800cefa:	0003      	movs	r3, r0
 800cefc:	8023      	strh	r3, [r4, #0]
 800cefe:	1dbb      	adds	r3, r7, #6
 800cf00:	881b      	ldrh	r3, [r3, #0]
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d002      	beq.n	800cf0c <rfalNfcbPollerInitialize+0x24>
 800cf06:	1dbb      	adds	r3, r7, #6
 800cf08:	881b      	ldrh	r3, [r3, #0]
 800cf0a:	e016      	b.n	800cf3a <rfalNfcbPollerInitialize+0x52>
    rfalSetErrorHandling( RFAL_ERRORHANDLING_NONE );
 800cf0c:	2000      	movs	r0, #0
 800cf0e:	f7f4 fa8b 	bl	8001428 <rfalSetErrorHandling>
    
    rfalSetGT( RFAL_GT_NFCB );
 800cf12:	4b0c      	ldr	r3, [pc, #48]	@ (800cf44 <rfalNfcbPollerInitialize+0x5c>)
 800cf14:	0018      	movs	r0, r3
 800cf16:	f7f4 fadb 	bl	80014d0 <rfalSetGT>
    rfalSetFDTListen( RFAL_FDT_LISTEN_NFCB_POLLER );
 800cf1a:	23fc      	movs	r3, #252	@ 0xfc
 800cf1c:	009b      	lsls	r3, r3, #2
 800cf1e:	0018      	movs	r0, r3
 800cf20:	f7f4 fac2 	bl	80014a8 <rfalSetFDTListen>
    rfalSetFDTPoll( RFAL_FDT_POLL_NFCB_POLLER );
 800cf24:	4b08      	ldr	r3, [pc, #32]	@ (800cf48 <rfalNfcbPollerInitialize+0x60>)
 800cf26:	0018      	movs	r0, r3
 800cf28:	f7f4 faa0 	bl	800146c <rfalSetFDTPoll>
    
    gRfalNfcb.AFI    = RFAL_NFCB_AFI;
 800cf2c:	4b07      	ldr	r3, [pc, #28]	@ (800cf4c <rfalNfcbPollerInitialize+0x64>)
 800cf2e:	2200      	movs	r2, #0
 800cf30:	701a      	strb	r2, [r3, #0]
    gRfalNfcb.PARAM  = RFAL_NFCB_PARAM;
 800cf32:	4b06      	ldr	r3, [pc, #24]	@ (800cf4c <rfalNfcbPollerInitialize+0x64>)
 800cf34:	2200      	movs	r2, #0
 800cf36:	705a      	strb	r2, [r3, #1]
    
    return RFAL_ERR_NONE;
 800cf38:	2300      	movs	r3, #0
}
 800cf3a:	0018      	movs	r0, r3
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	b003      	add	sp, #12
 800cf40:	bd90      	pop	{r4, r7, pc}
 800cf42:	46c0      	nop			@ (mov r8, r8)
 800cf44:	000108d8 	.word	0x000108d8
 800cf48:	00001a7c 	.word	0x00001a7c
 800cf4c:	20000c58 	.word	0x20000c58

0800cf50 <rfalNfcbPollerStartCheckPresence>:
}


/*******************************************************************************/
ReturnCode rfalNfcbPollerStartCheckPresence( rfalNfcbSensCmd cmd, rfalNfcbSlots slots, rfalNfcbSensbRes *sensbRes, uint8_t *sensbResLen )
{
 800cf50:	b590      	push	{r4, r7, lr}
 800cf52:	b08b      	sub	sp, #44	@ 0x2c
 800cf54:	af04      	add	r7, sp, #16
 800cf56:	60ba      	str	r2, [r7, #8]
 800cf58:	607b      	str	r3, [r7, #4]
 800cf5a:	240f      	movs	r4, #15
 800cf5c:	193b      	adds	r3, r7, r4
 800cf5e:	1c02      	adds	r2, r0, #0
 800cf60:	701a      	strb	r2, [r3, #0]
 800cf62:	230e      	movs	r3, #14
 800cf64:	18fb      	adds	r3, r7, r3
 800cf66:	1c0a      	adds	r2, r1, #0
 800cf68:	701a      	strb	r2, [r3, #0]
    rfalNfcbSensbReq      sensbReq;
    

    /* Check if the command requested and given the slot number are valid */
    if( ((RFAL_NFCB_SENS_CMD_SENSB_REQ != cmd) && (RFAL_NFCB_SENS_CMD_ALLB_REQ != cmd)) ||
 800cf6a:	193b      	adds	r3, r7, r4
 800cf6c:	781b      	ldrb	r3, [r3, #0]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d003      	beq.n	800cf7a <rfalNfcbPollerStartCheckPresence+0x2a>
 800cf72:	193b      	adds	r3, r7, r4
 800cf74:	781b      	ldrb	r3, [r3, #0]
 800cf76:	2b08      	cmp	r3, #8
 800cf78:	d10a      	bne.n	800cf90 <rfalNfcbPollerStartCheckPresence+0x40>
 800cf7a:	230e      	movs	r3, #14
 800cf7c:	18fb      	adds	r3, r7, r3
 800cf7e:	781b      	ldrb	r3, [r3, #0]
 800cf80:	2b04      	cmp	r3, #4
 800cf82:	d805      	bhi.n	800cf90 <rfalNfcbPollerStartCheckPresence+0x40>
        (slots > RFAL_NFCB_SLOT_NUM_16) || (sensbRes == NULL) || (sensbResLen == NULL)    )
 800cf84:	68bb      	ldr	r3, [r7, #8]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d002      	beq.n	800cf90 <rfalNfcbPollerStartCheckPresence+0x40>
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d101      	bne.n	800cf94 <rfalNfcbPollerStartCheckPresence+0x44>
    {
        return RFAL_ERR_PARAM;
 800cf90:	2307      	movs	r3, #7
 800cf92:	e035      	b.n	800d000 <rfalNfcbPollerStartCheckPresence+0xb0>
    }
    
    *sensbResLen = 0;
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	2200      	movs	r2, #0
 800cf98:	701a      	strb	r2, [r3, #0]
    RFAL_MEMSET(sensbRes, 0x00, sizeof(rfalNfcbSensbRes) );
 800cf9a:	68bb      	ldr	r3, [r7, #8]
 800cf9c:	220d      	movs	r2, #13
 800cf9e:	2100      	movs	r1, #0
 800cfa0:	0018      	movs	r0, r3
 800cfa2:	f001 fc13 	bl	800e7cc <memset>
    
    /* Compute SENSB_REQ */
    sensbReq.cmd   = RFAL_NFCB_CMD_SENSB_REQ;
 800cfa6:	2114      	movs	r1, #20
 800cfa8:	187b      	adds	r3, r7, r1
 800cfaa:	2205      	movs	r2, #5
 800cfac:	701a      	strb	r2, [r3, #0]
    sensbReq.AFI   = gRfalNfcb.AFI;
 800cfae:	4b16      	ldr	r3, [pc, #88]	@ (800d008 <rfalNfcbPollerStartCheckPresence+0xb8>)
 800cfb0:	781a      	ldrb	r2, [r3, #0]
 800cfb2:	187b      	adds	r3, r7, r1
 800cfb4:	705a      	strb	r2, [r3, #1]
    sensbReq.PARAM = (((uint8_t)gRfalNfcb.PARAM & RFAL_NFCB_SENSB_REQ_PARAM) | (uint8_t)cmd | (uint8_t)slots);
 800cfb6:	4b14      	ldr	r3, [pc, #80]	@ (800d008 <rfalNfcbPollerStartCheckPresence+0xb8>)
 800cfb8:	785b      	ldrb	r3, [r3, #1]
 800cfba:	2230      	movs	r2, #48	@ 0x30
 800cfbc:	4013      	ands	r3, r2
 800cfbe:	b2da      	uxtb	r2, r3
 800cfc0:	230f      	movs	r3, #15
 800cfc2:	18fb      	adds	r3, r7, r3
 800cfc4:	781b      	ldrb	r3, [r3, #0]
 800cfc6:	4313      	orrs	r3, r2
 800cfc8:	b2da      	uxtb	r2, r3
 800cfca:	230e      	movs	r3, #14
 800cfcc:	18fb      	adds	r3, r7, r3
 800cfce:	781b      	ldrb	r3, [r3, #0]
 800cfd0:	4313      	orrs	r3, r2
 800cfd2:	b2da      	uxtb	r2, r3
 800cfd4:	187b      	adds	r3, r7, r1
 800cfd6:	709a      	strb	r2, [r3, #2]
    
    gRfalNfcb.DT.sensbRes    = sensbRes;
 800cfd8:	4b0b      	ldr	r3, [pc, #44]	@ (800d008 <rfalNfcbPollerStartCheckPresence+0xb8>)
 800cfda:	68ba      	ldr	r2, [r7, #8]
 800cfdc:	625a      	str	r2, [r3, #36]	@ 0x24
    gRfalNfcb.DT.sensbResLen = sensbResLen;
 800cfde:	4b0a      	ldr	r3, [pc, #40]	@ (800d008 <rfalNfcbPollerStartCheckPresence+0xb8>)
 800cfe0:	687a      	ldr	r2, [r7, #4]
 800cfe2:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Send SENSB_REQ */
    return rfalTransceiveBlockingTx( (uint8_t*)&sensbReq, sizeof(rfalNfcbSensbReq), (uint8_t*)sensbRes, sizeof(rfalNfcbSensbRes), &gRfalNfcb.DT.rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCB_FWTSENSB );
 800cfe4:	68ba      	ldr	r2, [r7, #8]
 800cfe6:	1878      	adds	r0, r7, r1
 800cfe8:	23f0      	movs	r3, #240	@ 0xf0
 800cfea:	015b      	lsls	r3, r3, #5
 800cfec:	9302      	str	r3, [sp, #8]
 800cfee:	2300      	movs	r3, #0
 800cff0:	9301      	str	r3, [sp, #4]
 800cff2:	4b06      	ldr	r3, [pc, #24]	@ (800d00c <rfalNfcbPollerStartCheckPresence+0xbc>)
 800cff4:	9300      	str	r3, [sp, #0]
 800cff6:	230d      	movs	r3, #13
 800cff8:	2103      	movs	r1, #3
 800cffa:	f7f4 fc07 	bl	800180c <rfalTransceiveBlockingTx>
 800cffe:	0003      	movs	r3, r0
}
 800d000:	0018      	movs	r0, r3
 800d002:	46bd      	mov	sp, r7
 800d004:	b007      	add	sp, #28
 800d006:	bd90      	pop	{r4, r7, pc}
 800d008:	20000c58 	.word	0x20000c58
 800d00c:	20000c84 	.word	0x20000c84

0800d010 <rfalNfcbPollerGetCheckPresenceStatus>:


/*******************************************************************************/
ReturnCode rfalNfcbPollerGetCheckPresenceStatus( void )
{
 800d010:	b590      	push	{r4, r7, lr}
 800d012:	b083      	sub	sp, #12
 800d014:	af00      	add	r7, sp, #0
    ReturnCode ret;

    RFAL_EXIT_ON_BUSY( ret, rfalGetTransceiveStatus() );
 800d016:	1dbc      	adds	r4, r7, #6
 800d018:	f7f4 fcd0 	bl	80019bc <rfalGetTransceiveStatus>
 800d01c:	0003      	movs	r3, r0
 800d01e:	8023      	strh	r3, [r4, #0]
 800d020:	1dbb      	adds	r3, r7, #6
 800d022:	881b      	ldrh	r3, [r3, #0]
 800d024:	2b02      	cmp	r3, #2
 800d026:	d102      	bne.n	800d02e <rfalNfcbPollerGetCheckPresenceStatus+0x1e>
 800d028:	1dbb      	adds	r3, r7, #6
 800d02a:	881b      	ldrh	r3, [r3, #0]
 800d02c:	e026      	b.n	800d07c <rfalNfcbPollerGetCheckPresenceStatus+0x6c>
    
    /* Covert bits to bytes (u8) */
    (*gRfalNfcb.DT.sensbResLen) = (uint8_t)rfalConvBitsToBytes(gRfalNfcb.DT.rxLen);
 800d02e:	4b15      	ldr	r3, [pc, #84]	@ (800d084 <rfalNfcbPollerGetCheckPresenceStatus+0x74>)
 800d030:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d032:	3307      	adds	r3, #7
 800d034:	08da      	lsrs	r2, r3, #3
 800d036:	4b13      	ldr	r3, [pc, #76]	@ (800d084 <rfalNfcbPollerGetCheckPresenceStatus+0x74>)
 800d038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d03a:	b2d2      	uxtb	r2, r2
 800d03c:	701a      	strb	r2, [r3, #0]
    
    /*  Check if a transmission error was detected */
    if( (ret == RFAL_ERR_CRC) || (ret == RFAL_ERR_FRAMING) )
 800d03e:	1dbb      	adds	r3, r7, #6
 800d040:	881b      	ldrh	r3, [r3, #0]
 800d042:	2b15      	cmp	r3, #21
 800d044:	d003      	beq.n	800d04e <rfalNfcbPollerGetCheckPresenceStatus+0x3e>
 800d046:	1dbb      	adds	r3, r7, #6
 800d048:	881b      	ldrh	r3, [r3, #0]
 800d04a:	2b09      	cmp	r3, #9
 800d04c:	d105      	bne.n	800d05a <rfalNfcbPollerGetCheckPresenceStatus+0x4a>
    {
        /* Invalidate received frame as an error was detected (CollisionResolution checks if valid) */
        (*gRfalNfcb.DT.sensbResLen) = 0;
 800d04e:	4b0d      	ldr	r3, [pc, #52]	@ (800d084 <rfalNfcbPollerGetCheckPresenceStatus+0x74>)
 800d050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d052:	2200      	movs	r2, #0
 800d054:	701a      	strb	r2, [r3, #0]
        return RFAL_ERR_NONE;
 800d056:	2300      	movs	r3, #0
 800d058:	e010      	b.n	800d07c <rfalNfcbPollerGetCheckPresenceStatus+0x6c>
    }
    
    if( ret == RFAL_ERR_NONE )
 800d05a:	1dbb      	adds	r3, r7, #6
 800d05c:	881b      	ldrh	r3, [r3, #0]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d10a      	bne.n	800d078 <rfalNfcbPollerGetCheckPresenceStatus+0x68>
    {
        return rfalNfcbCheckSensbRes( gRfalNfcb.DT.sensbRes, *gRfalNfcb.DT.sensbResLen );
 800d062:	4b08      	ldr	r3, [pc, #32]	@ (800d084 <rfalNfcbPollerGetCheckPresenceStatus+0x74>)
 800d064:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d066:	4b07      	ldr	r3, [pc, #28]	@ (800d084 <rfalNfcbPollerGetCheckPresenceStatus+0x74>)
 800d068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d06a:	781b      	ldrb	r3, [r3, #0]
 800d06c:	0019      	movs	r1, r3
 800d06e:	0010      	movs	r0, r2
 800d070:	f7ff fee4 	bl	800ce3c <rfalNfcbCheckSensbRes>
 800d074:	0003      	movs	r3, r0
 800d076:	e001      	b.n	800d07c <rfalNfcbPollerGetCheckPresenceStatus+0x6c>
    }
    
    return ret;
 800d078:	1dbb      	adds	r3, r7, #6
 800d07a:	881b      	ldrh	r3, [r3, #0]
}
 800d07c:	0018      	movs	r0, r3
 800d07e:	46bd      	mov	sp, r7
 800d080:	b003      	add	sp, #12
 800d082:	bd90      	pop	{r4, r7, pc}
 800d084:	20000c58 	.word	0x20000c58

0800d088 <rfalNfcbPollerSleep>:


/*******************************************************************************/
ReturnCode rfalNfcbPollerSleep( const uint8_t* nfcid0 )
{
 800d088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d08a:	b08b      	sub	sp, #44	@ 0x2c
 800d08c:	af04      	add	r7, sp, #16
 800d08e:	6078      	str	r0, [r7, #4]
    uint16_t        rxLen;
    ReturnCode      ret;
    rfalNfcbSlpbReq slpbReq;
    rfalNfcbSlpbRes slpbRes;
    
    if( nfcid0 == NULL )
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	2b00      	cmp	r3, #0
 800d094:	d101      	bne.n	800d09a <rfalNfcbPollerSleep+0x12>
    {
        return RFAL_ERR_PARAM;
 800d096:	2307      	movs	r3, #7
 800d098:	e031      	b.n	800d0fe <rfalNfcbPollerSleep+0x76>
    }
    
    /* Compute SLPB_REQ */
    slpbReq.cmd = RFAL_NFCB_CMD_SLPB_REQ;
 800d09a:	250c      	movs	r5, #12
 800d09c:	197b      	adds	r3, r7, r5
 800d09e:	2250      	movs	r2, #80	@ 0x50
 800d0a0:	701a      	strb	r2, [r3, #0]
    RFAL_MEMCPY( slpbReq.nfcid0, nfcid0, RFAL_NFCB_NFCID0_LEN );
 800d0a2:	197b      	adds	r3, r7, r5
 800d0a4:	2201      	movs	r2, #1
 800d0a6:	6879      	ldr	r1, [r7, #4]
 800d0a8:	189b      	adds	r3, r3, r2
 800d0aa:	2204      	movs	r2, #4
 800d0ac:	0018      	movs	r0, r3
 800d0ae:	f001 fbc1 	bl	800e834 <memcpy>
    
    RFAL_EXIT_ON_ERR( ret, rfalTransceiveBlockingTxRx( (uint8_t*)&slpbReq, sizeof(rfalNfcbSlpbReq), (uint8_t*)&slpbRes, sizeof(rfalNfcbSlpbRes), &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCB_ACTIVATION_FWT ));
 800d0b2:	2616      	movs	r6, #22
 800d0b4:	19bc      	adds	r4, r7, r6
 800d0b6:	2308      	movs	r3, #8
 800d0b8:	18fa      	adds	r2, r7, r3
 800d0ba:	1978      	adds	r0, r7, r5
 800d0bc:	4b12      	ldr	r3, [pc, #72]	@ (800d108 <rfalNfcbPollerSleep+0x80>)
 800d0be:	9302      	str	r3, [sp, #8]
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	9301      	str	r3, [sp, #4]
 800d0c4:	2314      	movs	r3, #20
 800d0c6:	18fb      	adds	r3, r7, r3
 800d0c8:	9300      	str	r3, [sp, #0]
 800d0ca:	2301      	movs	r3, #1
 800d0cc:	2105      	movs	r1, #5
 800d0ce:	f7f4 fc14 	bl	80018fa <rfalTransceiveBlockingTxRx>
 800d0d2:	0003      	movs	r3, r0
 800d0d4:	8023      	strh	r3, [r4, #0]
 800d0d6:	19bb      	adds	r3, r7, r6
 800d0d8:	881b      	ldrh	r3, [r3, #0]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d002      	beq.n	800d0e4 <rfalNfcbPollerSleep+0x5c>
 800d0de:	19bb      	adds	r3, r7, r6
 800d0e0:	881b      	ldrh	r3, [r3, #0]
 800d0e2:	e00c      	b.n	800d0fe <rfalNfcbPollerSleep+0x76>
    
    /* Check SLPB_RES */
    if( (rxLen != sizeof(rfalNfcbSlpbRes)) || (slpbRes.cmd != (uint8_t)RFAL_NFCB_CMD_SLPB_RES) )
 800d0e4:	2314      	movs	r3, #20
 800d0e6:	18fb      	adds	r3, r7, r3
 800d0e8:	881b      	ldrh	r3, [r3, #0]
 800d0ea:	2b01      	cmp	r3, #1
 800d0ec:	d104      	bne.n	800d0f8 <rfalNfcbPollerSleep+0x70>
 800d0ee:	2308      	movs	r3, #8
 800d0f0:	18fb      	adds	r3, r7, r3
 800d0f2:	781b      	ldrb	r3, [r3, #0]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d001      	beq.n	800d0fc <rfalNfcbPollerSleep+0x74>
    {
        return RFAL_ERR_PROTO;
 800d0f8:	230b      	movs	r3, #11
 800d0fa:	e000      	b.n	800d0fe <rfalNfcbPollerSleep+0x76>
    }
    return RFAL_ERR_NONE;
 800d0fc:	2300      	movs	r3, #0
}
 800d0fe:	0018      	movs	r0, r3
 800d100:	46bd      	mov	sp, r7
 800d102:	b007      	add	sp, #28
 800d104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d106:	46c0      	nop			@ (mov r8, r8)
 800d108:	0003a278 	.word	0x0003a278

0800d10c <rfalNfcbPollerStartSlotMarker>:
}


/*******************************************************************************/
ReturnCode rfalNfcbPollerStartSlotMarker( uint8_t slotCode, rfalNfcbSensbRes *sensbRes, uint8_t *sensbResLen )
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b08a      	sub	sp, #40	@ 0x28
 800d110:	af04      	add	r7, sp, #16
 800d112:	60b9      	str	r1, [r7, #8]
 800d114:	607a      	str	r2, [r7, #4]
 800d116:	210f      	movs	r1, #15
 800d118:	187b      	adds	r3, r7, r1
 800d11a:	1c02      	adds	r2, r0, #0
 800d11c:	701a      	strb	r2, [r3, #0]
    rfalNfcbSlotMarker slotMarker;
    
    /* Check parameters */
    if( (sensbRes == NULL) || (sensbResLen == NULL)    || 
 800d11e:	68bb      	ldr	r3, [r7, #8]
 800d120:	2b00      	cmp	r3, #0
 800d122:	d00a      	beq.n	800d13a <rfalNfcbPollerStartSlotMarker+0x2e>
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	2b00      	cmp	r3, #0
 800d128:	d007      	beq.n	800d13a <rfalNfcbPollerStartSlotMarker+0x2e>
 800d12a:	187b      	adds	r3, r7, r1
 800d12c:	781b      	ldrb	r3, [r3, #0]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d003      	beq.n	800d13a <rfalNfcbPollerStartSlotMarker+0x2e>
        (slotCode < RFAL_NFCB_SLOTMARKER_SLOTCODE_MIN) || 
 800d132:	187b      	adds	r3, r7, r1
 800d134:	781b      	ldrb	r3, [r3, #0]
 800d136:	2b10      	cmp	r3, #16
 800d138:	d901      	bls.n	800d13e <rfalNfcbPollerStartSlotMarker+0x32>
        (slotCode > RFAL_NFCB_SLOTMARKER_SLOTCODE_MAX)   )
    {
        return RFAL_ERR_PARAM;
 800d13a:	2307      	movs	r3, #7
 800d13c:	e021      	b.n	800d182 <rfalNfcbPollerStartSlotMarker+0x76>
    }
    /* Compose and send SLOT_MARKER with disabled AGC to detect collisions  */
    slotMarker.APn = ((slotCode << RFAL_NFCB_SLOT_MARKER_SC_SHIFT) | (uint8_t)RFAL_NFCB_CMD_SENSB_REQ);
 800d13e:	230f      	movs	r3, #15
 800d140:	18fb      	adds	r3, r7, r3
 800d142:	781b      	ldrb	r3, [r3, #0]
 800d144:	b25b      	sxtb	r3, r3
 800d146:	011b      	lsls	r3, r3, #4
 800d148:	b25b      	sxtb	r3, r3
 800d14a:	2205      	movs	r2, #5
 800d14c:	4313      	orrs	r3, r2
 800d14e:	b25b      	sxtb	r3, r3
 800d150:	b2da      	uxtb	r2, r3
 800d152:	2114      	movs	r1, #20
 800d154:	187b      	adds	r3, r7, r1
 800d156:	701a      	strb	r2, [r3, #0]
    
    gRfalNfcb.DT.sensbRes    = sensbRes;
 800d158:	4b0c      	ldr	r3, [pc, #48]	@ (800d18c <rfalNfcbPollerStartSlotMarker+0x80>)
 800d15a:	68ba      	ldr	r2, [r7, #8]
 800d15c:	625a      	str	r2, [r3, #36]	@ 0x24
    gRfalNfcb.DT.sensbResLen = sensbResLen;
 800d15e:	4b0b      	ldr	r3, [pc, #44]	@ (800d18c <rfalNfcbPollerStartSlotMarker+0x80>)
 800d160:	687a      	ldr	r2, [r7, #4]
 800d162:	629a      	str	r2, [r3, #40]	@ 0x28
    
    return rfalTransceiveBlockingTx( (uint8_t*)&slotMarker, sizeof(rfalNfcbSlotMarker), (uint8_t*)gRfalNfcb.DT.sensbRes, sizeof(rfalNfcbSensbRes), &gRfalNfcb.DT.rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_NFCB_FWTSENSB );
 800d164:	4b09      	ldr	r3, [pc, #36]	@ (800d18c <rfalNfcbPollerStartSlotMarker+0x80>)
 800d166:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d168:	1878      	adds	r0, r7, r1
 800d16a:	23f0      	movs	r3, #240	@ 0xf0
 800d16c:	015b      	lsls	r3, r3, #5
 800d16e:	9302      	str	r3, [sp, #8]
 800d170:	2300      	movs	r3, #0
 800d172:	9301      	str	r3, [sp, #4]
 800d174:	4b06      	ldr	r3, [pc, #24]	@ (800d190 <rfalNfcbPollerStartSlotMarker+0x84>)
 800d176:	9300      	str	r3, [sp, #0]
 800d178:	230d      	movs	r3, #13
 800d17a:	2101      	movs	r1, #1
 800d17c:	f7f4 fb46 	bl	800180c <rfalTransceiveBlockingTx>
 800d180:	0003      	movs	r3, r0
}
 800d182:	0018      	movs	r0, r3
 800d184:	46bd      	mov	sp, r7
 800d186:	b006      	add	sp, #24
 800d188:	bd80      	pop	{r7, pc}
 800d18a:	46c0      	nop			@ (mov r8, r8)
 800d18c:	20000c58 	.word	0x20000c58
 800d190:	20000c84 	.word	0x20000c84

0800d194 <rfalNfcbPollerGetSlotMarkerStatus>:


/*******************************************************************************/
ReturnCode rfalNfcbPollerGetSlotMarkerStatus( void )
{
 800d194:	b590      	push	{r4, r7, lr}
 800d196:	b083      	sub	sp, #12
 800d198:	af00      	add	r7, sp, #0
    ReturnCode ret;

    RFAL_EXIT_ON_BUSY( ret, rfalGetTransceiveStatus() );
 800d19a:	1dbc      	adds	r4, r7, #6
 800d19c:	f7f4 fc0e 	bl	80019bc <rfalGetTransceiveStatus>
 800d1a0:	0003      	movs	r3, r0
 800d1a2:	8023      	strh	r3, [r4, #0]
 800d1a4:	1dbb      	adds	r3, r7, #6
 800d1a6:	881b      	ldrh	r3, [r3, #0]
 800d1a8:	2b02      	cmp	r3, #2
 800d1aa:	d102      	bne.n	800d1b2 <rfalNfcbPollerGetSlotMarkerStatus+0x1e>
 800d1ac:	1dbb      	adds	r3, r7, #6
 800d1ae:	881b      	ldrh	r3, [r3, #0]
 800d1b0:	e022      	b.n	800d1f8 <rfalNfcbPollerGetSlotMarkerStatus+0x64>
    
    /* Covert bits to bytes (u8) */
    (*gRfalNfcb.DT.sensbResLen) = (uint8_t)rfalConvBitsToBytes(gRfalNfcb.DT.rxLen);
 800d1b2:	4b13      	ldr	r3, [pc, #76]	@ (800d200 <rfalNfcbPollerGetSlotMarkerStatus+0x6c>)
 800d1b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800d1b6:	3307      	adds	r3, #7
 800d1b8:	08da      	lsrs	r2, r3, #3
 800d1ba:	4b11      	ldr	r3, [pc, #68]	@ (800d200 <rfalNfcbPollerGetSlotMarkerStatus+0x6c>)
 800d1bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1be:	b2d2      	uxtb	r2, r2
 800d1c0:	701a      	strb	r2, [r3, #0]
    
    /*  Check if a transmission error was detected */
    if( (ret == RFAL_ERR_CRC) || (ret == RFAL_ERR_FRAMING) )
 800d1c2:	1dbb      	adds	r3, r7, #6
 800d1c4:	881b      	ldrh	r3, [r3, #0]
 800d1c6:	2b15      	cmp	r3, #21
 800d1c8:	d003      	beq.n	800d1d2 <rfalNfcbPollerGetSlotMarkerStatus+0x3e>
 800d1ca:	1dbb      	adds	r3, r7, #6
 800d1cc:	881b      	ldrh	r3, [r3, #0]
 800d1ce:	2b09      	cmp	r3, #9
 800d1d0:	d101      	bne.n	800d1d6 <rfalNfcbPollerGetSlotMarkerStatus+0x42>
    {
        return RFAL_ERR_RF_COLLISION;
 800d1d2:	231d      	movs	r3, #29
 800d1d4:	e010      	b.n	800d1f8 <rfalNfcbPollerGetSlotMarkerStatus+0x64>
    }
    
    if( ret == RFAL_ERR_NONE )
 800d1d6:	1dbb      	adds	r3, r7, #6
 800d1d8:	881b      	ldrh	r3, [r3, #0]
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d10a      	bne.n	800d1f4 <rfalNfcbPollerGetSlotMarkerStatus+0x60>
    {
        return rfalNfcbCheckSensbRes( gRfalNfcb.DT.sensbRes, *gRfalNfcb.DT.sensbResLen );
 800d1de:	4b08      	ldr	r3, [pc, #32]	@ (800d200 <rfalNfcbPollerGetSlotMarkerStatus+0x6c>)
 800d1e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d1e2:	4b07      	ldr	r3, [pc, #28]	@ (800d200 <rfalNfcbPollerGetSlotMarkerStatus+0x6c>)
 800d1e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1e6:	781b      	ldrb	r3, [r3, #0]
 800d1e8:	0019      	movs	r1, r3
 800d1ea:	0010      	movs	r0, r2
 800d1ec:	f7ff fe26 	bl	800ce3c <rfalNfcbCheckSensbRes>
 800d1f0:	0003      	movs	r3, r0
 800d1f2:	e001      	b.n	800d1f8 <rfalNfcbPollerGetSlotMarkerStatus+0x64>
    }
    
    return ret;
 800d1f4:	1dbb      	adds	r3, r7, #6
 800d1f6:	881b      	ldrh	r3, [r3, #0]
}
 800d1f8:	0018      	movs	r0, r3
 800d1fa:	46bd      	mov	sp, r7
 800d1fc:	b003      	add	sp, #12
 800d1fe:	bd90      	pop	{r4, r7, pc}
 800d200:	20000c58 	.word	0x20000c58

0800d204 <rfalNfcbPollerStartTechnologyDetection>:
}


/*******************************************************************************/
ReturnCode rfalNfcbPollerStartTechnologyDetection( rfalComplianceMode compMode, rfalNfcbSensbRes *sensbRes, uint8_t *sensbResLen )
{
 800d204:	b580      	push	{r7, lr}
 800d206:	b084      	sub	sp, #16
 800d208:	af00      	add	r7, sp, #0
 800d20a:	60b9      	str	r1, [r7, #8]
 800d20c:	607a      	str	r2, [r7, #4]
 800d20e:	210f      	movs	r1, #15
 800d210:	187b      	adds	r3, r7, r1
 800d212:	1c02      	adds	r2, r0, #0
 800d214:	701a      	strb	r2, [r3, #0]
    return rfalNfcbPollerStartCheckPresence( ((compMode == RFAL_COMPLIANCE_MODE_EMV) ? RFAL_NFCB_SENS_CMD_ALLB_REQ : RFAL_NFCB_SENS_CMD_SENSB_REQ), RFAL_NFCB_SLOT_NUM_1, sensbRes, sensbResLen );
 800d216:	187b      	adds	r3, r7, r1
 800d218:	781b      	ldrb	r3, [r3, #0]
 800d21a:	2b01      	cmp	r3, #1
 800d21c:	d101      	bne.n	800d222 <rfalNfcbPollerStartTechnologyDetection+0x1e>
 800d21e:	2008      	movs	r0, #8
 800d220:	e000      	b.n	800d224 <rfalNfcbPollerStartTechnologyDetection+0x20>
 800d222:	2000      	movs	r0, #0
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	68ba      	ldr	r2, [r7, #8]
 800d228:	2100      	movs	r1, #0
 800d22a:	f7ff fe91 	bl	800cf50 <rfalNfcbPollerStartCheckPresence>
 800d22e:	0003      	movs	r3, r0
}
 800d230:	0018      	movs	r0, r3
 800d232:	46bd      	mov	sp, r7
 800d234:	b004      	add	sp, #16
 800d236:	bd80      	pop	{r7, pc}

0800d238 <rfalNfcbPollerGetTechnologyDetectionStatus>:


/*******************************************************************************/
ReturnCode rfalNfcbPollerGetTechnologyDetectionStatus( void )
{
 800d238:	b580      	push	{r7, lr}
 800d23a:	af00      	add	r7, sp, #0
    return rfalNfcbPollerGetCheckPresenceStatus();
 800d23c:	f7ff fee8 	bl	800d010 <rfalNfcbPollerGetCheckPresenceStatus>
 800d240:	0003      	movs	r3, r0
}
 800d242:	0018      	movs	r0, r3
 800d244:	46bd      	mov	sp, r7
 800d246:	bd80      	pop	{r7, pc}

0800d248 <rfalNfcbPollerStartCollisionResolution>:
}


/*******************************************************************************/
ReturnCode rfalNfcbPollerStartCollisionResolution( rfalComplianceMode compMode, uint8_t devLimit, rfalNfcbListenDevice *nfcbDevList, uint8_t *devCnt )
{
 800d248:	b590      	push	{r4, r7, lr}
 800d24a:	b089      	sub	sp, #36	@ 0x24
 800d24c:	af04      	add	r7, sp, #16
 800d24e:	60ba      	str	r2, [r7, #8]
 800d250:	607b      	str	r3, [r7, #4]
 800d252:	240f      	movs	r4, #15
 800d254:	193b      	adds	r3, r7, r4
 800d256:	1c02      	adds	r2, r0, #0
 800d258:	701a      	strb	r2, [r3, #0]
 800d25a:	200e      	movs	r0, #14
 800d25c:	183b      	adds	r3, r7, r0
 800d25e:	1c0a      	adds	r2, r1, #0
 800d260:	701a      	strb	r2, [r3, #0]
    return rfalNfcbPollerStartSlottedCollisionResolution( compMode, devLimit, RFAL_NFCB_SLOT_NUM_1, RFAL_NFCB_SLOT_NUM_16, nfcbDevList, devCnt, &gRfalNfcb.CR.colPend );
 800d262:	183b      	adds	r3, r7, r0
 800d264:	7819      	ldrb	r1, [r3, #0]
 800d266:	193b      	adds	r3, r7, r4
 800d268:	7818      	ldrb	r0, [r3, #0]
 800d26a:	4b07      	ldr	r3, [pc, #28]	@ (800d288 <rfalNfcbPollerStartCollisionResolution+0x40>)
 800d26c:	9302      	str	r3, [sp, #8]
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	9301      	str	r3, [sp, #4]
 800d272:	68bb      	ldr	r3, [r7, #8]
 800d274:	9300      	str	r3, [sp, #0]
 800d276:	2304      	movs	r3, #4
 800d278:	2200      	movs	r2, #0
 800d27a:	f000 f807 	bl	800d28c <rfalNfcbPollerStartSlottedCollisionResolution>
 800d27e:	0003      	movs	r3, r0
}
 800d280:	0018      	movs	r0, r3
 800d282:	46bd      	mov	sp, r7
 800d284:	b005      	add	sp, #20
 800d286:	bd90      	pop	{r4, r7, pc}
 800d288:	20000c70 	.word	0x20000c70

0800d28c <rfalNfcbPollerStartSlottedCollisionResolution>:


/*******************************************************************************/
ReturnCode rfalNfcbPollerStartSlottedCollisionResolution( rfalComplianceMode compMode, uint8_t devLimit, rfalNfcbSlots initSlots, rfalNfcbSlots endSlots, rfalNfcbListenDevice *nfcbDevList, uint8_t *devCnt, bool *colPending )
{
 800d28c:	b5b0      	push	{r4, r5, r7, lr}
 800d28e:	b082      	sub	sp, #8
 800d290:	af00      	add	r7, sp, #0
 800d292:	0005      	movs	r5, r0
 800d294:	000c      	movs	r4, r1
 800d296:	0010      	movs	r0, r2
 800d298:	0019      	movs	r1, r3
 800d29a:	1dfb      	adds	r3, r7, #7
 800d29c:	1c2a      	adds	r2, r5, #0
 800d29e:	701a      	strb	r2, [r3, #0]
 800d2a0:	1dbb      	adds	r3, r7, #6
 800d2a2:	1c22      	adds	r2, r4, #0
 800d2a4:	701a      	strb	r2, [r3, #0]
 800d2a6:	1d7b      	adds	r3, r7, #5
 800d2a8:	1c02      	adds	r2, r0, #0
 800d2aa:	701a      	strb	r2, [r3, #0]
 800d2ac:	1d3b      	adds	r3, r7, #4
 800d2ae:	1c0a      	adds	r2, r1, #0
 800d2b0:	701a      	strb	r2, [r3, #0]
    /* Check parameters. In ISO | Activity 1.0 mode the initial slots must be 1 as continuation of Technology Detection */
    if( (nfcbDevList == NULL) || (devCnt == NULL)  || (colPending == NULL) || (initSlots > RFAL_NFCB_SLOT_NUM_16) || 
 800d2b2:	69bb      	ldr	r3, [r7, #24]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d015      	beq.n	800d2e4 <rfalNfcbPollerStartSlottedCollisionResolution+0x58>
 800d2b8:	69fb      	ldr	r3, [r7, #28]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d012      	beq.n	800d2e4 <rfalNfcbPollerStartSlottedCollisionResolution+0x58>
 800d2be:	6a3b      	ldr	r3, [r7, #32]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d00f      	beq.n	800d2e4 <rfalNfcbPollerStartSlottedCollisionResolution+0x58>
 800d2c4:	1d7b      	adds	r3, r7, #5
 800d2c6:	781b      	ldrb	r3, [r3, #0]
 800d2c8:	2b04      	cmp	r3, #4
 800d2ca:	d80b      	bhi.n	800d2e4 <rfalNfcbPollerStartSlottedCollisionResolution+0x58>
 800d2cc:	1d3b      	adds	r3, r7, #4
 800d2ce:	781b      	ldrb	r3, [r3, #0]
 800d2d0:	2b04      	cmp	r3, #4
 800d2d2:	d807      	bhi.n	800d2e4 <rfalNfcbPollerStartSlottedCollisionResolution+0x58>
        (endSlots > RFAL_NFCB_SLOT_NUM_16) || ((compMode == RFAL_COMPLIANCE_MODE_ISO) && (initSlots != RFAL_NFCB_SLOT_NUM_1)) )
 800d2d4:	1dfb      	adds	r3, r7, #7
 800d2d6:	781b      	ldrb	r3, [r3, #0]
 800d2d8:	2b02      	cmp	r3, #2
 800d2da:	d105      	bne.n	800d2e8 <rfalNfcbPollerStartSlottedCollisionResolution+0x5c>
 800d2dc:	1d7b      	adds	r3, r7, #5
 800d2de:	781b      	ldrb	r3, [r3, #0]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d001      	beq.n	800d2e8 <rfalNfcbPollerStartSlottedCollisionResolution+0x5c>
    {
        return RFAL_ERR_PARAM;
 800d2e4:	2307      	movs	r3, #7
 800d2e6:	e030      	b.n	800d34a <rfalNfcbPollerStartSlottedCollisionResolution+0xbe>
    }

    (*devCnt)     = 0;
 800d2e8:	69fb      	ldr	r3, [r7, #28]
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	701a      	strb	r2, [r3, #0]
    (*colPending) = false;
 800d2ee:	6a3b      	ldr	r3, [r7, #32]
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	701a      	strb	r2, [r3, #0]
    platformTimerDestroy( gRfalNfcb.CR.tmr );
    
    /* Store parameters */
    gRfalNfcb.CR.compMode    = compMode;
 800d2f4:	4b17      	ldr	r3, [pc, #92]	@ (800d354 <rfalNfcbPollerStartSlottedCollisionResolution+0xc8>)
 800d2f6:	1dfa      	adds	r2, r7, #7
 800d2f8:	7812      	ldrb	r2, [r2, #0]
 800d2fa:	711a      	strb	r2, [r3, #4]
    gRfalNfcb.CR.devLimit    = devLimit;
 800d2fc:	4b15      	ldr	r3, [pc, #84]	@ (800d354 <rfalNfcbPollerStartSlottedCollisionResolution+0xc8>)
 800d2fe:	1dba      	adds	r2, r7, #6
 800d300:	7812      	ldrb	r2, [r2, #0]
 800d302:	715a      	strb	r2, [r3, #5]
    gRfalNfcb.CR.curSlots    = (uint8_t)initSlots;
 800d304:	4b13      	ldr	r3, [pc, #76]	@ (800d354 <rfalNfcbPollerStartSlottedCollisionResolution+0xc8>)
 800d306:	1d7a      	adds	r2, r7, #5
 800d308:	7812      	ldrb	r2, [r2, #0]
 800d30a:	751a      	strb	r2, [r3, #20]
    gRfalNfcb.CR.endSlots    = (uint8_t)endSlots;
 800d30c:	4b11      	ldr	r3, [pc, #68]	@ (800d354 <rfalNfcbPollerStartSlottedCollisionResolution+0xc8>)
 800d30e:	1d3a      	adds	r2, r7, #4
 800d310:	7812      	ldrb	r2, [r2, #0]
 800d312:	759a      	strb	r2, [r3, #22]
    gRfalNfcb.CR.nfcbDevList = nfcbDevList;
 800d314:	4b0f      	ldr	r3, [pc, #60]	@ (800d354 <rfalNfcbPollerStartSlottedCollisionResolution+0xc8>)
 800d316:	69ba      	ldr	r2, [r7, #24]
 800d318:	609a      	str	r2, [r3, #8]
    gRfalNfcb.CR.colPending  = colPending;
 800d31a:	4b0e      	ldr	r3, [pc, #56]	@ (800d354 <rfalNfcbPollerStartSlottedCollisionResolution+0xc8>)
 800d31c:	6a3a      	ldr	r2, [r7, #32]
 800d31e:	611a      	str	r2, [r3, #16]
    gRfalNfcb.CR.devCnt      = devCnt;
 800d320:	4b0c      	ldr	r3, [pc, #48]	@ (800d354 <rfalNfcbPollerStartSlottedCollisionResolution+0xc8>)
 800d322:	69fa      	ldr	r2, [r7, #28]
 800d324:	60da      	str	r2, [r3, #12]
    (*gRfalNfcb.CR.devCnt)   = 0U;
 800d326:	4b0b      	ldr	r3, [pc, #44]	@ (800d354 <rfalNfcbPollerStartSlottedCollisionResolution+0xc8>)
 800d328:	68db      	ldr	r3, [r3, #12]
 800d32a:	2200      	movs	r2, #0
 800d32c:	701a      	strb	r2, [r3, #0]
    gRfalNfcb.CR.curDevCnt   = 0U;
 800d32e:	4b09      	ldr	r3, [pc, #36]	@ (800d354 <rfalNfcbPollerStartSlottedCollisionResolution+0xc8>)
 800d330:	2200      	movs	r2, #0
 800d332:	75da      	strb	r2, [r3, #23]
    gRfalNfcb.CR.curSlotNum  = 0U;
 800d334:	4b07      	ldr	r3, [pc, #28]	@ (800d354 <rfalNfcbPollerStartSlottedCollisionResolution+0xc8>)
 800d336:	2200      	movs	r2, #0
 800d338:	755a      	strb	r2, [r3, #21]
    gRfalNfcb.CR.tmr         = RFAL_TIMING_NONE;
 800d33a:	4b06      	ldr	r3, [pc, #24]	@ (800d354 <rfalNfcbPollerStartSlottedCollisionResolution+0xc8>)
 800d33c:	2200      	movs	r2, #0
 800d33e:	61da      	str	r2, [r3, #28]
    
    gRfalNfcb.CR.state = RFAL_NFCB_CR_SLOTS_TX;
 800d340:	4b04      	ldr	r3, [pc, #16]	@ (800d354 <rfalNfcbPollerStartSlottedCollisionResolution+0xc8>)
 800d342:	2220      	movs	r2, #32
 800d344:	2100      	movs	r1, #0
 800d346:	5499      	strb	r1, [r3, r2]
    return RFAL_ERR_NONE;
 800d348:	2300      	movs	r3, #0
}
 800d34a:	0018      	movs	r0, r3
 800d34c:	46bd      	mov	sp, r7
 800d34e:	b002      	add	sp, #8
 800d350:	bdb0      	pop	{r4, r5, r7, pc}
 800d352:	46c0      	nop			@ (mov r8, r8)
 800d354:	20000c58 	.word	0x20000c58

0800d358 <rfalNfcbPollerGetCollisionResolutionStatus>:


/*******************************************************************************/
ReturnCode rfalNfcbPollerGetCollisionResolutionStatus( void )
{
 800d358:	b590      	push	{r4, r7, lr}
 800d35a:	b083      	sub	sp, #12
 800d35c:	af00      	add	r7, sp, #0
    ReturnCode      ret;
    rfalNfcbSensCmd cmd;
    
    /* Check if operation is still not complete */
    if( gRfalNfcb.CR.tmr != RFAL_TIMING_NONE )
 800d35e:	4bcf      	ldr	r3, [pc, #828]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d360:	69db      	ldr	r3, [r3, #28]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d00d      	beq.n	800d382 <rfalNfcbPollerGetCollisionResolutionStatus+0x2a>
    {
        if( (!platformTimerIsExpired(gRfalNfcb.CR.tmr)) )
 800d366:	4bcd      	ldr	r3, [pc, #820]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d368:	69db      	ldr	r3, [r3, #28]
 800d36a:	0018      	movs	r0, r3
 800d36c:	f7f7 f864 	bl	8004438 <timerIsExpired>
 800d370:	0003      	movs	r3, r0
 800d372:	001a      	movs	r2, r3
 800d374:	2301      	movs	r3, #1
 800d376:	4053      	eors	r3, r2
 800d378:	b2db      	uxtb	r3, r3
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d001      	beq.n	800d382 <rfalNfcbPollerGetCollisionResolutionStatus+0x2a>
        {
            return RFAL_ERR_BUSY;
 800d37e:	2302      	movs	r3, #2
 800d380:	e1ce      	b.n	800d720 <rfalNfcbPollerGetCollisionResolutionStatus+0x3c8>
        }
    }

    switch( gRfalNfcb.CR.state )
 800d382:	4bc6      	ldr	r3, [pc, #792]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d384:	2220      	movs	r2, #32
 800d386:	5c9b      	ldrb	r3, [r3, r2]
 800d388:	2b02      	cmp	r3, #2
 800d38a:	d100      	bne.n	800d38e <rfalNfcbPollerGetCollisionResolutionStatus+0x36>
 800d38c:	e188      	b.n	800d6a0 <rfalNfcbPollerGetCollisionResolutionStatus+0x348>
 800d38e:	dd00      	ble.n	800d392 <rfalNfcbPollerGetCollisionResolutionStatus+0x3a>
 800d390:	e1c0      	b.n	800d714 <rfalNfcbPollerGetCollisionResolutionStatus+0x3bc>
 800d392:	2b00      	cmp	r3, #0
 800d394:	d002      	beq.n	800d39c <rfalNfcbPollerGetCollisionResolutionStatus+0x44>
 800d396:	2b01      	cmp	r3, #1
 800d398:	d054      	beq.n	800d444 <rfalNfcbPollerGetCollisionResolutionStatus+0xec>
            
        /*******************************************************************************/
        case RFAL_NFCB_CR_END:
        default:
            /* MISRA 16.4: no empty default statement (a comment being enough) */
            break;
 800d39a:	e1bb      	b.n	800d714 <rfalNfcbPollerGetCollisionResolutionStatus+0x3bc>
            if( (gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_ISO) && (gRfalNfcb.CR.curSlots == (uint8_t)RFAL_NFCB_SLOT_NUM_1) )
 800d39c:	4bbf      	ldr	r3, [pc, #764]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d39e:	791b      	ldrb	r3, [r3, #4]
 800d3a0:	2b02      	cmp	r3, #2
 800d3a2:	d103      	bne.n	800d3ac <rfalNfcbPollerGetCollisionResolutionStatus+0x54>
 800d3a4:	4bbd      	ldr	r3, [pc, #756]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d3a6:	7d1b      	ldrb	r3, [r3, #20]
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d045      	beq.n	800d438 <rfalNfcbPollerGetCollisionResolutionStatus+0xe0>
            else if( gRfalNfcb.CR.curSlotNum == 0U )
 800d3ac:	4bbb      	ldr	r3, [pc, #748]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d3ae:	7d5b      	ldrb	r3, [r3, #21]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d127      	bne.n	800d404 <rfalNfcbPollerGetCollisionResolutionStatus+0xac>
                cmd = ((gRfalNfcb.CR.curSlots == (uint8_t)RFAL_NFCB_SLOT_NUM_1) ? RFAL_NFCB_SENS_CMD_ALLB_REQ : RFAL_NFCB_SENS_CMD_SENSB_REQ );
 800d3b4:	4bb9      	ldr	r3, [pc, #740]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d3b6:	7d1b      	ldrb	r3, [r3, #20]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d101      	bne.n	800d3c0 <rfalNfcbPollerGetCollisionResolutionStatus+0x68>
 800d3bc:	2208      	movs	r2, #8
 800d3be:	e000      	b.n	800d3c2 <rfalNfcbPollerGetCollisionResolutionStatus+0x6a>
 800d3c0:	2200      	movs	r2, #0
 800d3c2:	1d7b      	adds	r3, r7, #5
 800d3c4:	701a      	strb	r2, [r3, #0]
                rfalNfcbPollerStartCheckPresence( cmd, (rfalNfcbSlots)gRfalNfcb.CR.curSlots, &gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].sensbRes, &gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].sensbResLen );
 800d3c6:	4bb5      	ldr	r3, [pc, #724]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d3c8:	7d19      	ldrb	r1, [r3, #20]
 800d3ca:	4bb4      	ldr	r3, [pc, #720]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d3cc:	689a      	ldr	r2, [r3, #8]
 800d3ce:	4bb3      	ldr	r3, [pc, #716]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d3d0:	68db      	ldr	r3, [r3, #12]
 800d3d2:	781b      	ldrb	r3, [r3, #0]
 800d3d4:	0018      	movs	r0, r3
 800d3d6:	0003      	movs	r3, r0
 800d3d8:	011b      	lsls	r3, r3, #4
 800d3da:	1a1b      	subs	r3, r3, r0
 800d3dc:	18d3      	adds	r3, r2, r3
 800d3de:	1c5c      	adds	r4, r3, #1
 800d3e0:	4bae      	ldr	r3, [pc, #696]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d3e2:	689a      	ldr	r2, [r3, #8]
 800d3e4:	4bad      	ldr	r3, [pc, #692]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d3e6:	68db      	ldr	r3, [r3, #12]
 800d3e8:	781b      	ldrb	r3, [r3, #0]
 800d3ea:	0018      	movs	r0, r3
 800d3ec:	0003      	movs	r3, r0
 800d3ee:	011b      	lsls	r3, r3, #4
 800d3f0:	1a1b      	subs	r3, r3, r0
 800d3f2:	18d3      	adds	r3, r2, r3
 800d3f4:	001a      	movs	r2, r3
 800d3f6:	1d7b      	adds	r3, r7, #5
 800d3f8:	7818      	ldrb	r0, [r3, #0]
 800d3fa:	0013      	movs	r3, r2
 800d3fc:	0022      	movs	r2, r4
 800d3fe:	f7ff fda7 	bl	800cf50 <rfalNfcbPollerStartCheckPresence>
 800d402:	e019      	b.n	800d438 <rfalNfcbPollerGetCollisionResolutionStatus+0xe0>
                rfalNfcbPollerStartSlotMarker( gRfalNfcb.CR.curSlotNum, &gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].sensbRes, &gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].sensbResLen );
 800d404:	4ba5      	ldr	r3, [pc, #660]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d406:	7d58      	ldrb	r0, [r3, #21]
 800d408:	4ba4      	ldr	r3, [pc, #656]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d40a:	689a      	ldr	r2, [r3, #8]
 800d40c:	4ba3      	ldr	r3, [pc, #652]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d40e:	68db      	ldr	r3, [r3, #12]
 800d410:	781b      	ldrb	r3, [r3, #0]
 800d412:	0019      	movs	r1, r3
 800d414:	000b      	movs	r3, r1
 800d416:	011b      	lsls	r3, r3, #4
 800d418:	1a5b      	subs	r3, r3, r1
 800d41a:	18d3      	adds	r3, r2, r3
 800d41c:	1c59      	adds	r1, r3, #1
 800d41e:	4b9f      	ldr	r3, [pc, #636]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d420:	689a      	ldr	r2, [r3, #8]
 800d422:	4b9e      	ldr	r3, [pc, #632]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d424:	68db      	ldr	r3, [r3, #12]
 800d426:	781b      	ldrb	r3, [r3, #0]
 800d428:	001c      	movs	r4, r3
 800d42a:	0023      	movs	r3, r4
 800d42c:	011b      	lsls	r3, r3, #4
 800d42e:	1b1b      	subs	r3, r3, r4
 800d430:	18d3      	adds	r3, r2, r3
 800d432:	001a      	movs	r2, r3
 800d434:	f7ff fe6a 	bl	800d10c <rfalNfcbPollerStartSlotMarker>
            gRfalNfcb.CR.state = RFAL_NFCB_CR_SLOTS;
 800d438:	4b98      	ldr	r3, [pc, #608]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d43a:	2220      	movs	r2, #32
 800d43c:	2101      	movs	r1, #1
 800d43e:	5499      	strb	r1, [r3, r2]
            return RFAL_ERR_BUSY;
 800d440:	2302      	movs	r3, #2
 800d442:	e16d      	b.n	800d720 <rfalNfcbPollerGetCollisionResolutionStatus+0x3c8>
            RFAL_EXIT_ON_BUSY( ret, rfalNfcbPollerGetSlotMarkerStatus() );
 800d444:	1dbc      	adds	r4, r7, #6
 800d446:	f7ff fea5 	bl	800d194 <rfalNfcbPollerGetSlotMarkerStatus>
 800d44a:	0003      	movs	r3, r0
 800d44c:	8023      	strh	r3, [r4, #0]
 800d44e:	1dbb      	adds	r3, r7, #6
 800d450:	881b      	ldrh	r3, [r3, #0]
 800d452:	2b02      	cmp	r3, #2
 800d454:	d102      	bne.n	800d45c <rfalNfcbPollerGetCollisionResolutionStatus+0x104>
 800d456:	1dbb      	adds	r3, r7, #6
 800d458:	881b      	ldrh	r3, [r3, #0]
 800d45a:	e161      	b.n	800d720 <rfalNfcbPollerGetCollisionResolutionStatus+0x3c8>
            if( gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_EMV )
 800d45c:	4b8f      	ldr	r3, [pc, #572]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d45e:	791b      	ldrb	r3, [r3, #4]
 800d460:	2b01      	cmp	r3, #1
 800d462:	d10d      	bne.n	800d480 <rfalNfcbPollerGetCollisionResolutionStatus+0x128>
                if( ret != RFAL_ERR_NONE )
 800d464:	1dbb      	adds	r3, r7, #6
 800d466:	881b      	ldrh	r3, [r3, #0]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d002      	beq.n	800d472 <rfalNfcbPollerGetCollisionResolutionStatus+0x11a>
                    return ret;
 800d46c:	1dbb      	adds	r3, r7, #6
 800d46e:	881b      	ldrh	r3, [r3, #0]
 800d470:	e156      	b.n	800d720 <rfalNfcbPollerGetCollisionResolutionStatus+0x3c8>
                if( gRfalNfcb.CR.nfcbDevList->sensbResLen == 0U  )
 800d472:	4b8a      	ldr	r3, [pc, #552]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d474:	689b      	ldr	r3, [r3, #8]
 800d476:	781b      	ldrb	r3, [r3, #0]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d101      	bne.n	800d480 <rfalNfcbPollerGetCollisionResolutionStatus+0x128>
                    return RFAL_ERR_FRAMING;
 800d47c:	2309      	movs	r3, #9
 800d47e:	e14f      	b.n	800d720 <rfalNfcbPollerGetCollisionResolutionStatus+0x3c8>
            if( ret != RFAL_ERR_TIMEOUT )
 800d480:	1dbb      	adds	r3, r7, #6
 800d482:	881b      	ldrh	r3, [r3, #0]
 800d484:	2b04      	cmp	r3, #4
 800d486:	d100      	bne.n	800d48a <rfalNfcbPollerGetCollisionResolutionStatus+0x132>
 800d488:	e0ce      	b.n	800d628 <rfalNfcbPollerGetCollisionResolutionStatus+0x2d0>
                if( (rfalNfcbCheckSensbRes( &gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].sensbRes, gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].sensbResLen) == RFAL_ERR_NONE) && (ret == RFAL_ERR_NONE) )
 800d48a:	4b84      	ldr	r3, [pc, #528]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d48c:	689a      	ldr	r2, [r3, #8]
 800d48e:	4b83      	ldr	r3, [pc, #524]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d490:	68db      	ldr	r3, [r3, #12]
 800d492:	781b      	ldrb	r3, [r3, #0]
 800d494:	0019      	movs	r1, r3
 800d496:	000b      	movs	r3, r1
 800d498:	011b      	lsls	r3, r3, #4
 800d49a:	1a5b      	subs	r3, r3, r1
 800d49c:	18d3      	adds	r3, r2, r3
 800d49e:	1c58      	adds	r0, r3, #1
 800d4a0:	4b7e      	ldr	r3, [pc, #504]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d4a2:	689a      	ldr	r2, [r3, #8]
 800d4a4:	4b7d      	ldr	r3, [pc, #500]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d4a6:	68db      	ldr	r3, [r3, #12]
 800d4a8:	781b      	ldrb	r3, [r3, #0]
 800d4aa:	0019      	movs	r1, r3
 800d4ac:	000b      	movs	r3, r1
 800d4ae:	011b      	lsls	r3, r3, #4
 800d4b0:	1a5b      	subs	r3, r3, r1
 800d4b2:	18d3      	adds	r3, r2, r3
 800d4b4:	781b      	ldrb	r3, [r3, #0]
 800d4b6:	0019      	movs	r1, r3
 800d4b8:	f7ff fcc0 	bl	800ce3c <rfalNfcbCheckSensbRes>
 800d4bc:	1e03      	subs	r3, r0, #0
 800d4be:	d000      	beq.n	800d4c2 <rfalNfcbPollerGetCollisionResolutionStatus+0x16a>
 800d4c0:	e0a2      	b.n	800d608 <rfalNfcbPollerGetCollisionResolutionStatus+0x2b0>
 800d4c2:	1dbb      	adds	r3, r7, #6
 800d4c4:	881b      	ldrh	r3, [r3, #0]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d000      	beq.n	800d4cc <rfalNfcbPollerGetCollisionResolutionStatus+0x174>
 800d4ca:	e09d      	b.n	800d608 <rfalNfcbPollerGetCollisionResolutionStatus+0x2b0>
                    gRfalNfcb.CR.nfcbDevList[*gRfalNfcb.CR.devCnt].isSleep = false;
 800d4cc:	4b73      	ldr	r3, [pc, #460]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d4ce:	689a      	ldr	r2, [r3, #8]
 800d4d0:	4b72      	ldr	r3, [pc, #456]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d4d2:	68db      	ldr	r3, [r3, #12]
 800d4d4:	781b      	ldrb	r3, [r3, #0]
 800d4d6:	0019      	movs	r1, r3
 800d4d8:	000b      	movs	r3, r1
 800d4da:	011b      	lsls	r3, r3, #4
 800d4dc:	1a5b      	subs	r3, r3, r1
 800d4de:	18d3      	adds	r3, r2, r3
 800d4e0:	2200      	movs	r2, #0
 800d4e2:	739a      	strb	r2, [r3, #14]
                    if( gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_EMV )
 800d4e4:	4b6d      	ldr	r3, [pc, #436]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d4e6:	791b      	ldrb	r3, [r3, #4]
 800d4e8:	2b01      	cmp	r3, #1
 800d4ea:	d108      	bne.n	800d4fe <rfalNfcbPollerGetCollisionResolutionStatus+0x1a6>
                        (*gRfalNfcb.CR.devCnt)++;
 800d4ec:	4b6b      	ldr	r3, [pc, #428]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d4ee:	68db      	ldr	r3, [r3, #12]
 800d4f0:	781a      	ldrb	r2, [r3, #0]
 800d4f2:	3201      	adds	r2, #1
 800d4f4:	b2d2      	uxtb	r2, r2
 800d4f6:	701a      	strb	r2, [r3, #0]
                        return ret;
 800d4f8:	1dbb      	adds	r3, r7, #6
 800d4fa:	881b      	ldrh	r3, [r3, #0]
 800d4fc:	e110      	b.n	800d720 <rfalNfcbPollerGetCollisionResolutionStatus+0x3c8>
                    else if( gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_ISO )
 800d4fe:	4b67      	ldr	r3, [pc, #412]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d500:	791b      	ldrb	r3, [r3, #4]
 800d502:	2b02      	cmp	r3, #2
 800d504:	d136      	bne.n	800d574 <rfalNfcbPollerGetCollisionResolutionStatus+0x21c>
                        (*gRfalNfcb.CR.devCnt)++;
 800d506:	4b65      	ldr	r3, [pc, #404]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d508:	68db      	ldr	r3, [r3, #12]
 800d50a:	781a      	ldrb	r2, [r3, #0]
 800d50c:	3201      	adds	r2, #1
 800d50e:	b2d2      	uxtb	r2, r2
 800d510:	701a      	strb	r2, [r3, #0]
                        gRfalNfcb.CR.curDevCnt++;
 800d512:	4b62      	ldr	r3, [pc, #392]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d514:	7ddb      	ldrb	r3, [r3, #23]
 800d516:	3301      	adds	r3, #1
 800d518:	b2da      	uxtb	r2, r3
 800d51a:	4b60      	ldr	r3, [pc, #384]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d51c:	75da      	strb	r2, [r3, #23]
                        if( (*gRfalNfcb.CR.devCnt >= gRfalNfcb.CR.devLimit) || (gRfalNfcb.CR.curSlotNum == (uint8_t)RFAL_NFCB_SLOT_NUM_1) )
 800d51e:	4b5f      	ldr	r3, [pc, #380]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d520:	68db      	ldr	r3, [r3, #12]
 800d522:	781a      	ldrb	r2, [r3, #0]
 800d524:	4b5d      	ldr	r3, [pc, #372]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d526:	795b      	ldrb	r3, [r3, #5]
 800d528:	429a      	cmp	r2, r3
 800d52a:	d203      	bcs.n	800d534 <rfalNfcbPollerGetCollisionResolutionStatus+0x1dc>
 800d52c:	4b5b      	ldr	r3, [pc, #364]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d52e:	7d5b      	ldrb	r3, [r3, #21]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d102      	bne.n	800d53a <rfalNfcbPollerGetCollisionResolutionStatus+0x1e2>
                            return ret;
 800d534:	1dbb      	adds	r3, r7, #6
 800d536:	881b      	ldrh	r3, [r3, #0]
 800d538:	e0f2      	b.n	800d720 <rfalNfcbPollerGetCollisionResolutionStatus+0x3c8>
                        rfalNfcbPollerSleep( gRfalNfcb.CR.nfcbDevList[(*gRfalNfcb.CR.devCnt)-1U].sensbRes.nfcid0 );
 800d53a:	4b58      	ldr	r3, [pc, #352]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d53c:	689a      	ldr	r2, [r3, #8]
 800d53e:	4b57      	ldr	r3, [pc, #348]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d540:	68db      	ldr	r3, [r3, #12]
 800d542:	781b      	ldrb	r3, [r3, #0]
 800d544:	0019      	movs	r1, r3
 800d546:	000b      	movs	r3, r1
 800d548:	011b      	lsls	r3, r3, #4
 800d54a:	1a5b      	subs	r3, r3, r1
 800d54c:	3b0f      	subs	r3, #15
 800d54e:	18d3      	adds	r3, r2, r3
 800d550:	3302      	adds	r3, #2
 800d552:	0018      	movs	r0, r3
 800d554:	f7ff fd98 	bl	800d088 <rfalNfcbPollerSleep>
                        gRfalNfcb.CR.nfcbDevList[(*gRfalNfcb.CR.devCnt)-1U].isSleep =  true;
 800d558:	4b50      	ldr	r3, [pc, #320]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d55a:	689a      	ldr	r2, [r3, #8]
 800d55c:	4b4f      	ldr	r3, [pc, #316]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d55e:	68db      	ldr	r3, [r3, #12]
 800d560:	781b      	ldrb	r3, [r3, #0]
 800d562:	0019      	movs	r1, r3
 800d564:	000b      	movs	r3, r1
 800d566:	011b      	lsls	r3, r3, #4
 800d568:	1a5b      	subs	r3, r3, r1
 800d56a:	3b0f      	subs	r3, #15
 800d56c:	18d3      	adds	r3, r2, r3
 800d56e:	2201      	movs	r2, #1
 800d570:	739a      	strb	r2, [r3, #14]
                    if( gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_EMV )
 800d572:	e058      	b.n	800d626 <rfalNfcbPollerGetCollisionResolutionStatus+0x2ce>
                    else if( gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_NFC )
 800d574:	4b49      	ldr	r3, [pc, #292]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d576:	791b      	ldrb	r3, [r3, #4]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d154      	bne.n	800d626 <rfalNfcbPollerGetCollisionResolutionStatus+0x2ce>
                        if( gRfalNfcb.CR.curDevCnt != 0U )
 800d57c:	4b47      	ldr	r3, [pc, #284]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d57e:	7ddb      	ldrb	r3, [r3, #23]
 800d580:	2b00      	cmp	r3, #0
 800d582:	d024      	beq.n	800d5ce <rfalNfcbPollerGetCollisionResolutionStatus+0x276>
                            rfalNfcbPollerSleepTx( gRfalNfcb.CR.nfcbDevList[(*gRfalNfcb.CR.devCnt) - (uint8_t)1U].sensbRes.nfcid0 );
 800d584:	4b45      	ldr	r3, [pc, #276]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d586:	689a      	ldr	r2, [r3, #8]
 800d588:	4b44      	ldr	r3, [pc, #272]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d58a:	68db      	ldr	r3, [r3, #12]
 800d58c:	781b      	ldrb	r3, [r3, #0]
 800d58e:	0019      	movs	r1, r3
 800d590:	000b      	movs	r3, r1
 800d592:	011b      	lsls	r3, r3, #4
 800d594:	1a5b      	subs	r3, r3, r1
 800d596:	3b0f      	subs	r3, #15
 800d598:	18d3      	adds	r3, r2, r3
 800d59a:	3302      	adds	r3, #2
 800d59c:	0018      	movs	r0, r3
 800d59e:	f7ff fc6f 	bl	800ce80 <rfalNfcbPollerSleepTx>
                            gRfalNfcb.CR.nfcbDevList[(*gRfalNfcb.CR.devCnt) - (uint8_t)1U].isSleep = true;
 800d5a2:	4b3e      	ldr	r3, [pc, #248]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d5a4:	689a      	ldr	r2, [r3, #8]
 800d5a6:	4b3d      	ldr	r3, [pc, #244]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d5a8:	68db      	ldr	r3, [r3, #12]
 800d5aa:	781b      	ldrb	r3, [r3, #0]
 800d5ac:	0019      	movs	r1, r3
 800d5ae:	000b      	movs	r3, r1
 800d5b0:	011b      	lsls	r3, r3, #4
 800d5b2:	1a5b      	subs	r3, r3, r1
 800d5b4:	3b0f      	subs	r3, #15
 800d5b6:	18d3      	adds	r3, r2, r3
 800d5b8:	2201      	movs	r2, #1
 800d5ba:	739a      	strb	r2, [r3, #14]
                            gRfalNfcb.CR.tmr = platformTimerCreate( (uint16_t)rfalConv1fcToMs(RFAL_NFCB_ACTIVATION_FWT) );
 800d5bc:	2011      	movs	r0, #17
 800d5be:	f7f6 ff2b 	bl	8004418 <timerCalculateTimer>
 800d5c2:	0002      	movs	r2, r0
 800d5c4:	4b35      	ldr	r3, [pc, #212]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d5c6:	61da      	str	r2, [r3, #28]
                            ret = RFAL_ERR_BUSY;
 800d5c8:	1dbb      	adds	r3, r7, #6
 800d5ca:	2202      	movs	r2, #2
 800d5cc:	801a      	strh	r2, [r3, #0]
                        (*gRfalNfcb.CR.devCnt)++;
 800d5ce:	4b33      	ldr	r3, [pc, #204]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d5d0:	68db      	ldr	r3, [r3, #12]
 800d5d2:	781a      	ldrb	r2, [r3, #0]
 800d5d4:	3201      	adds	r2, #1
 800d5d6:	b2d2      	uxtb	r2, r2
 800d5d8:	701a      	strb	r2, [r3, #0]
                        gRfalNfcb.CR.curDevCnt++;
 800d5da:	4b30      	ldr	r3, [pc, #192]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d5dc:	7ddb      	ldrb	r3, [r3, #23]
 800d5de:	3301      	adds	r3, #1
 800d5e0:	b2da      	uxtb	r2, r3
 800d5e2:	4b2e      	ldr	r3, [pc, #184]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d5e4:	75da      	strb	r2, [r3, #23]
                        if( (*gRfalNfcb.CR.devCnt >= gRfalNfcb.CR.devLimit) || (gRfalNfcb.CR.curSlots == (uint8_t)RFAL_NFCB_SLOT_NUM_1) )
 800d5e6:	4b2d      	ldr	r3, [pc, #180]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d5e8:	68db      	ldr	r3, [r3, #12]
 800d5ea:	781a      	ldrb	r2, [r3, #0]
 800d5ec:	4b2b      	ldr	r3, [pc, #172]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d5ee:	795b      	ldrb	r3, [r3, #5]
 800d5f0:	429a      	cmp	r2, r3
 800d5f2:	d203      	bcs.n	800d5fc <rfalNfcbPollerGetCollisionResolutionStatus+0x2a4>
 800d5f4:	4b29      	ldr	r3, [pc, #164]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d5f6:	7d1b      	ldrb	r3, [r3, #20]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d114      	bne.n	800d626 <rfalNfcbPollerGetCollisionResolutionStatus+0x2ce>
                            gRfalNfcb.CR.state = RFAL_NFCB_CR_END;
 800d5fc:	4b27      	ldr	r3, [pc, #156]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d5fe:	2220      	movs	r2, #32
 800d600:	2103      	movs	r1, #3
 800d602:	5499      	strb	r1, [r3, r2]
                            return RFAL_ERR_BUSY;
 800d604:	2302      	movs	r3, #2
 800d606:	e08b      	b.n	800d720 <rfalNfcbPollerGetCollisionResolutionStatus+0x3c8>
                    if( (gRfalNfcb.CR.devLimit == 0U) && (gRfalNfcb.CR.curSlotNum == (uint8_t)RFAL_NFCB_SLOT_NUM_1) )
 800d608:	4b24      	ldr	r3, [pc, #144]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d60a:	795b      	ldrb	r3, [r3, #5]
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d105      	bne.n	800d61c <rfalNfcbPollerGetCollisionResolutionStatus+0x2c4>
 800d610:	4b22      	ldr	r3, [pc, #136]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d612:	7d5b      	ldrb	r3, [r3, #21]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d101      	bne.n	800d61c <rfalNfcbPollerGetCollisionResolutionStatus+0x2c4>
                        return RFAL_ERR_RF_COLLISION;
 800d618:	231d      	movs	r3, #29
 800d61a:	e081      	b.n	800d720 <rfalNfcbPollerGetCollisionResolutionStatus+0x3c8>
                    (*gRfalNfcb.CR.colPending) = true;
 800d61c:	4b1f      	ldr	r3, [pc, #124]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d61e:	691b      	ldr	r3, [r3, #16]
 800d620:	2201      	movs	r2, #1
 800d622:	701a      	strb	r2, [r3, #0]
 800d624:	e000      	b.n	800d628 <rfalNfcbPollerGetCollisionResolutionStatus+0x2d0>
                    if( gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_EMV )
 800d626:	46c0      	nop			@ (mov r8, r8)
            if( (gRfalNfcb.CR.curSlotNum + 1U) < rfalNfcbNI2NumberOfSlots(gRfalNfcb.CR.curSlots)  )
 800d628:	4b1c      	ldr	r3, [pc, #112]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d62a:	7d5b      	ldrb	r3, [r3, #21]
 800d62c:	3301      	adds	r3, #1
 800d62e:	4a1b      	ldr	r2, [pc, #108]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d630:	7d12      	ldrb	r2, [r2, #20]
 800d632:	0011      	movs	r1, r2
 800d634:	2201      	movs	r2, #1
 800d636:	408a      	lsls	r2, r1
 800d638:	b2d2      	uxtb	r2, r2
 800d63a:	4293      	cmp	r3, r2
 800d63c:	d20a      	bcs.n	800d654 <rfalNfcbPollerGetCollisionResolutionStatus+0x2fc>
                gRfalNfcb.CR.curSlotNum++;
 800d63e:	4b17      	ldr	r3, [pc, #92]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d640:	7d5b      	ldrb	r3, [r3, #21]
 800d642:	3301      	adds	r3, #1
 800d644:	b2da      	uxtb	r2, r3
 800d646:	4b15      	ldr	r3, [pc, #84]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d648:	755a      	strb	r2, [r3, #21]
                gRfalNfcb.CR.state = RFAL_NFCB_CR_SLOTS_TX;
 800d64a:	4b14      	ldr	r3, [pc, #80]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d64c:	2220      	movs	r2, #32
 800d64e:	2100      	movs	r1, #0
 800d650:	5499      	strb	r1, [r3, r2]
 800d652:	e020      	b.n	800d696 <rfalNfcbPollerGetCollisionResolutionStatus+0x33e>
                if( !(*gRfalNfcb.CR.colPending) )
 800d654:	4b11      	ldr	r3, [pc, #68]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d656:	691b      	ldr	r3, [r3, #16]
 800d658:	781b      	ldrb	r3, [r3, #0]
 800d65a:	2201      	movs	r2, #1
 800d65c:	4053      	eors	r3, r2
 800d65e:	b2db      	uxtb	r3, r3
 800d660:	2b00      	cmp	r3, #0
 800d662:	d159      	bne.n	800d718 <rfalNfcbPollerGetCollisionResolutionStatus+0x3c0>
                if( gRfalNfcb.CR.curDevCnt == 0U )
 800d664:	4b0d      	ldr	r3, [pc, #52]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d666:	7ddb      	ldrb	r3, [r3, #23]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d110      	bne.n	800d68e <rfalNfcbPollerGetCollisionResolutionStatus+0x336>
                    if( (gRfalNfcb.CR.curSlotNum + 1U) >= rfalNfcbNI2NumberOfSlots(gRfalNfcb.CR.endSlots) )
 800d66c:	4b0b      	ldr	r3, [pc, #44]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d66e:	7d5b      	ldrb	r3, [r3, #21]
 800d670:	3301      	adds	r3, #1
 800d672:	4a0a      	ldr	r2, [pc, #40]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d674:	7d92      	ldrb	r2, [r2, #22]
 800d676:	0011      	movs	r1, r2
 800d678:	2201      	movs	r2, #1
 800d67a:	408a      	lsls	r2, r1
 800d67c:	b2d2      	uxtb	r2, r2
 800d67e:	4293      	cmp	r3, r2
 800d680:	d24c      	bcs.n	800d71c <rfalNfcbPollerGetCollisionResolutionStatus+0x3c4>
                    gRfalNfcb.CR.curSlots++;
 800d682:	4b06      	ldr	r3, [pc, #24]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d684:	7d1b      	ldrb	r3, [r3, #20]
 800d686:	3301      	adds	r3, #1
 800d688:	b2da      	uxtb	r2, r3
 800d68a:	4b04      	ldr	r3, [pc, #16]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d68c:	751a      	strb	r2, [r3, #20]
                gRfalNfcb.CR.state = RFAL_NFCB_CR_SLEEP;
 800d68e:	4b03      	ldr	r3, [pc, #12]	@ (800d69c <rfalNfcbPollerGetCollisionResolutionStatus+0x344>)
 800d690:	2220      	movs	r2, #32
 800d692:	2102      	movs	r1, #2
 800d694:	5499      	strb	r1, [r3, r2]
            return RFAL_ERR_BUSY;
 800d696:	2302      	movs	r3, #2
 800d698:	e042      	b.n	800d720 <rfalNfcbPollerGetCollisionResolutionStatus+0x3c8>
 800d69a:	46c0      	nop			@ (mov r8, r8)
 800d69c:	20000c58 	.word	0x20000c58
            if( (gRfalNfcb.CR.compMode == RFAL_COMPLIANCE_MODE_NFC) && (gRfalNfcb.CR.curDevCnt != 0U) )
 800d6a0:	4b21      	ldr	r3, [pc, #132]	@ (800d728 <rfalNfcbPollerGetCollisionResolutionStatus+0x3d0>)
 800d6a2:	791b      	ldrb	r3, [r3, #4]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d125      	bne.n	800d6f4 <rfalNfcbPollerGetCollisionResolutionStatus+0x39c>
 800d6a8:	4b1f      	ldr	r3, [pc, #124]	@ (800d728 <rfalNfcbPollerGetCollisionResolutionStatus+0x3d0>)
 800d6aa:	7ddb      	ldrb	r3, [r3, #23]
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d021      	beq.n	800d6f4 <rfalNfcbPollerGetCollisionResolutionStatus+0x39c>
                rfalNfcbPollerSleepTx( gRfalNfcb.CR.nfcbDevList[((*gRfalNfcb.CR.devCnt) - (uint8_t)1U)].sensbRes.nfcid0 );
 800d6b0:	4b1d      	ldr	r3, [pc, #116]	@ (800d728 <rfalNfcbPollerGetCollisionResolutionStatus+0x3d0>)
 800d6b2:	689a      	ldr	r2, [r3, #8]
 800d6b4:	4b1c      	ldr	r3, [pc, #112]	@ (800d728 <rfalNfcbPollerGetCollisionResolutionStatus+0x3d0>)
 800d6b6:	68db      	ldr	r3, [r3, #12]
 800d6b8:	781b      	ldrb	r3, [r3, #0]
 800d6ba:	0019      	movs	r1, r3
 800d6bc:	000b      	movs	r3, r1
 800d6be:	011b      	lsls	r3, r3, #4
 800d6c0:	1a5b      	subs	r3, r3, r1
 800d6c2:	3b0f      	subs	r3, #15
 800d6c4:	18d3      	adds	r3, r2, r3
 800d6c6:	3302      	adds	r3, #2
 800d6c8:	0018      	movs	r0, r3
 800d6ca:	f7ff fbd9 	bl	800ce80 <rfalNfcbPollerSleepTx>
                gRfalNfcb.CR.nfcbDevList[((*gRfalNfcb.CR.devCnt) - (uint8_t)1U)].isSleep = true;
 800d6ce:	4b16      	ldr	r3, [pc, #88]	@ (800d728 <rfalNfcbPollerGetCollisionResolutionStatus+0x3d0>)
 800d6d0:	689a      	ldr	r2, [r3, #8]
 800d6d2:	4b15      	ldr	r3, [pc, #84]	@ (800d728 <rfalNfcbPollerGetCollisionResolutionStatus+0x3d0>)
 800d6d4:	68db      	ldr	r3, [r3, #12]
 800d6d6:	781b      	ldrb	r3, [r3, #0]
 800d6d8:	0019      	movs	r1, r3
 800d6da:	000b      	movs	r3, r1
 800d6dc:	011b      	lsls	r3, r3, #4
 800d6de:	1a5b      	subs	r3, r3, r1
 800d6e0:	3b0f      	subs	r3, #15
 800d6e2:	18d3      	adds	r3, r2, r3
 800d6e4:	2201      	movs	r2, #1
 800d6e6:	739a      	strb	r2, [r3, #14]
                gRfalNfcb.CR.tmr = platformTimerCreate( (uint16_t) rfalConv1fcToMs(RFAL_NFCB_ACTIVATION_FWT) );
 800d6e8:	2011      	movs	r0, #17
 800d6ea:	f7f6 fe95 	bl	8004418 <timerCalculateTimer>
 800d6ee:	0002      	movs	r2, r0
 800d6f0:	4b0d      	ldr	r3, [pc, #52]	@ (800d728 <rfalNfcbPollerGetCollisionResolutionStatus+0x3d0>)
 800d6f2:	61da      	str	r2, [r3, #28]
            gRfalNfcb.CR.curSlotNum    = 0U;
 800d6f4:	4b0c      	ldr	r3, [pc, #48]	@ (800d728 <rfalNfcbPollerGetCollisionResolutionStatus+0x3d0>)
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	755a      	strb	r2, [r3, #21]
            gRfalNfcb.CR.curDevCnt     = 0U;
 800d6fa:	4b0b      	ldr	r3, [pc, #44]	@ (800d728 <rfalNfcbPollerGetCollisionResolutionStatus+0x3d0>)
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	75da      	strb	r2, [r3, #23]
            (*gRfalNfcb.CR.colPending) = false;
 800d700:	4b09      	ldr	r3, [pc, #36]	@ (800d728 <rfalNfcbPollerGetCollisionResolutionStatus+0x3d0>)
 800d702:	691b      	ldr	r3, [r3, #16]
 800d704:	2200      	movs	r2, #0
 800d706:	701a      	strb	r2, [r3, #0]
            gRfalNfcb.CR.state = RFAL_NFCB_CR_SLOTS_TX;
 800d708:	4b07      	ldr	r3, [pc, #28]	@ (800d728 <rfalNfcbPollerGetCollisionResolutionStatus+0x3d0>)
 800d70a:	2220      	movs	r2, #32
 800d70c:	2100      	movs	r1, #0
 800d70e:	5499      	strb	r1, [r3, r2]
            return RFAL_ERR_BUSY;
 800d710:	2302      	movs	r3, #2
 800d712:	e005      	b.n	800d720 <rfalNfcbPollerGetCollisionResolutionStatus+0x3c8>
            break;
 800d714:	46c0      	nop			@ (mov r8, r8)
 800d716:	e002      	b.n	800d71e <rfalNfcbPollerGetCollisionResolutionStatus+0x3c6>
                    break;
 800d718:	46c0      	nop			@ (mov r8, r8)
 800d71a:	e000      	b.n	800d71e <rfalNfcbPollerGetCollisionResolutionStatus+0x3c6>
                        break;
 800d71c:	46c0      	nop			@ (mov r8, r8)
    }
    
    return RFAL_ERR_NONE;
 800d71e:	2300      	movs	r3, #0
}
 800d720:	0018      	movs	r0, r3
 800d722:	46bd      	mov	sp, r7
 800d724:	b003      	add	sp, #12
 800d726:	bd90      	pop	{r4, r7, pc}
 800d728:	20000c58 	.word	0x20000c58

0800d72c <rfalNfcbTR2ToFDT>:


/*******************************************************************************/
uint32_t rfalNfcbTR2ToFDT( uint8_t tr2Code )
{
 800d72c:	b590      	push	{r4, r7, lr}
 800d72e:	b085      	sub	sp, #20
 800d730:	af00      	add	r7, sp, #0
 800d732:	0002      	movs	r2, r0
 800d734:	1dfb      	adds	r3, r7, #7
 800d736:	701a      	strb	r2, [r3, #0]
    /*******************************************************************************/
    /* MISRA 8.9 An object should be defined at block scope if its identifier only appears in a single function */
    /*! TR2 Table according to Digital 1.1 Table 33 */
    const uint16_t rfalNfcbTr2Table[4] = { 1792, 3328, 5376, 9472 };
 800d738:	2408      	movs	r4, #8
 800d73a:	193b      	adds	r3, r7, r4
 800d73c:	4a06      	ldr	r2, [pc, #24]	@ (800d758 <rfalNfcbTR2ToFDT+0x2c>)
 800d73e:	ca03      	ldmia	r2!, {r0, r1}
 800d740:	c303      	stmia	r3!, {r0, r1}
    /*******************************************************************************/

    return (uint32_t)rfalNfcbTr2Table[ (tr2Code & RFAL_NFCB_SENSB_RES_PROTO_TR2_MASK) ];
 800d742:	1dfb      	adds	r3, r7, #7
 800d744:	781b      	ldrb	r3, [r3, #0]
 800d746:	2203      	movs	r2, #3
 800d748:	401a      	ands	r2, r3
 800d74a:	193b      	adds	r3, r7, r4
 800d74c:	0052      	lsls	r2, r2, #1
 800d74e:	5ad3      	ldrh	r3, [r2, r3]
}
 800d750:	0018      	movs	r0, r3
 800d752:	46bd      	mov	sp, r7
 800d754:	b005      	add	sp, #20
 800d756:	bd90      	pop	{r4, r7, pc}
 800d758:	0800f138 	.word	0x0800f138

0800d75c <rfalNfcvPollerInitialize>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode rfalNfcvPollerInitialize( void )
{
 800d75c:	b590      	push	{r4, r7, lr}
 800d75e:	b083      	sub	sp, #12
 800d760:	af00      	add	r7, sp, #0
    ReturnCode ret;
            
    RFAL_EXIT_ON_ERR( ret, rfalSetMode( RFAL_MODE_POLL_NFCV, RFAL_BR_26p48, RFAL_BR_26p48 ) );
 800d762:	1dbc      	adds	r4, r7, #6
 800d764:	22ec      	movs	r2, #236	@ 0xec
 800d766:	21ec      	movs	r1, #236	@ 0xec
 800d768:	2007      	movs	r0, #7
 800d76a:	f7f3 fc3d 	bl	8000fe8 <rfalSetMode>
 800d76e:	0003      	movs	r3, r0
 800d770:	8023      	strh	r3, [r4, #0]
 800d772:	1dbb      	adds	r3, r7, #6
 800d774:	881b      	ldrh	r3, [r3, #0]
 800d776:	2b00      	cmp	r3, #0
 800d778:	d002      	beq.n	800d780 <rfalNfcvPollerInitialize+0x24>
 800d77a:	1dbb      	adds	r3, r7, #6
 800d77c:	881b      	ldrh	r3, [r3, #0]
 800d77e:	e010      	b.n	800d7a2 <rfalNfcvPollerInitialize+0x46>
    rfalSetErrorHandling( RFAL_ERRORHANDLING_NONE );
 800d780:	2000      	movs	r0, #0
 800d782:	f7f3 fe51 	bl	8001428 <rfalSetErrorHandling>
    
    rfalSetGT( RFAL_GT_NFCV );
 800d786:	4b09      	ldr	r3, [pc, #36]	@ (800d7ac <rfalNfcvPollerInitialize+0x50>)
 800d788:	0018      	movs	r0, r3
 800d78a:	f7f3 fea1 	bl	80014d0 <rfalSetGT>
    rfalSetFDTListen( RFAL_FDT_LISTEN_NFCV_POLLER );
 800d78e:	4b08      	ldr	r3, [pc, #32]	@ (800d7b0 <rfalNfcvPollerInitialize+0x54>)
 800d790:	0018      	movs	r0, r3
 800d792:	f7f3 fe89 	bl	80014a8 <rfalSetFDTListen>
    rfalSetFDTPoll( RFAL_FDT_POLL_NFCV_POLLER );
 800d796:	2383      	movs	r3, #131	@ 0x83
 800d798:	015b      	lsls	r3, r3, #5
 800d79a:	0018      	movs	r0, r3
 800d79c:	f7f3 fe66 	bl	800146c <rfalSetFDTPoll>
    
    return RFAL_ERR_NONE;
 800d7a0:	2300      	movs	r3, #0
}
 800d7a2:	0018      	movs	r0, r3
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	b003      	add	sp, #12
 800d7a8:	bd90      	pop	{r4, r7, pc}
 800d7aa:	46c0      	nop			@ (mov r8, r8)
 800d7ac:	000108d8 	.word	0x000108d8
 800d7b0:	000010d6 	.word	0x000010d6

0800d7b4 <rfalNfcvPollerCheckPresence>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerCheckPresence( rfalNfcvInventoryRes *invRes )
{
 800d7b4:	b5b0      	push	{r4, r5, r7, lr}
 800d7b6:	b086      	sub	sp, #24
 800d7b8:	af02      	add	r7, sp, #8
 800d7ba:	6078      	str	r0, [r7, #4]
    ReturnCode ret;
    
    /* INVENTORY_REQ with 1 slot and no Mask   Activity 2.0 (Candidate) 9.2.3.32 */
    ret = rfalNfcvPollerInventory( RFAL_NFCV_NUM_SLOTS_1, 0, NULL, invRes, NULL );
 800d7bc:	250e      	movs	r5, #14
 800d7be:	197c      	adds	r4, r7, r5
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	9200      	str	r2, [sp, #0]
 800d7c6:	2200      	movs	r2, #0
 800d7c8:	2100      	movs	r1, #0
 800d7ca:	2020      	movs	r0, #32
 800d7cc:	f000 f81d 	bl	800d80a <rfalNfcvPollerInventory>
 800d7d0:	0003      	movs	r3, r0
 800d7d2:	8023      	strh	r3, [r4, #0]
    
    if( (ret == RFAL_ERR_RF_COLLISION) || (ret == RFAL_ERR_CRC)  || 
 800d7d4:	197b      	adds	r3, r7, r5
 800d7d6:	881b      	ldrh	r3, [r3, #0]
 800d7d8:	2b1d      	cmp	r3, #29
 800d7da:	d00b      	beq.n	800d7f4 <rfalNfcvPollerCheckPresence+0x40>
 800d7dc:	197b      	adds	r3, r7, r5
 800d7de:	881b      	ldrh	r3, [r3, #0]
 800d7e0:	2b15      	cmp	r3, #21
 800d7e2:	d007      	beq.n	800d7f4 <rfalNfcvPollerCheckPresence+0x40>
 800d7e4:	197b      	adds	r3, r7, r5
 800d7e6:	881b      	ldrh	r3, [r3, #0]
 800d7e8:	2b09      	cmp	r3, #9
 800d7ea:	d003      	beq.n	800d7f4 <rfalNfcvPollerCheckPresence+0x40>
        (ret == RFAL_ERR_FRAMING)      || (ret == RFAL_ERR_PROTO)  )
 800d7ec:	197b      	adds	r3, r7, r5
 800d7ee:	881b      	ldrh	r3, [r3, #0]
 800d7f0:	2b0b      	cmp	r3, #11
 800d7f2:	d103      	bne.n	800d7fc <rfalNfcvPollerCheckPresence+0x48>
    {
        ret = RFAL_ERR_NONE;
 800d7f4:	230e      	movs	r3, #14
 800d7f6:	18fb      	adds	r3, r7, r3
 800d7f8:	2200      	movs	r2, #0
 800d7fa:	801a      	strh	r2, [r3, #0]
    }
    
    return ret;
 800d7fc:	230e      	movs	r3, #14
 800d7fe:	18fb      	adds	r3, r7, r3
 800d800:	881b      	ldrh	r3, [r3, #0]
}
 800d802:	0018      	movs	r0, r3
 800d804:	46bd      	mov	sp, r7
 800d806:	b004      	add	sp, #16
 800d808:	bdb0      	pop	{r4, r5, r7, pc}

0800d80a <rfalNfcvPollerInventory>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerInventory( rfalNfcvNumSlots nSlots, uint8_t maskLen, const uint8_t *maskVal, rfalNfcvInventoryRes *invRes, uint16_t* rcvdLen )
{
 800d80a:	b5b0      	push	{r4, r5, r7, lr}
 800d80c:	b08c      	sub	sp, #48	@ 0x30
 800d80e:	af02      	add	r7, sp, #8
 800d810:	60ba      	str	r2, [r7, #8]
 800d812:	607b      	str	r3, [r7, #4]
 800d814:	230f      	movs	r3, #15
 800d816:	18fb      	adds	r3, r7, r3
 800d818:	1c02      	adds	r2, r0, #0
 800d81a:	701a      	strb	r2, [r3, #0]
 800d81c:	200e      	movs	r0, #14
 800d81e:	183b      	adds	r3, r7, r0
 800d820:	1c0a      	adds	r2, r1, #0
 800d822:	701a      	strb	r2, [r3, #0]
    ReturnCode           ret;
    rfalNfcvInventoryReq invReq;
    uint16_t             rxLen;
    
    if( ((maskVal == NULL) && (maskLen != 0U)) || (invRes == NULL) )
 800d824:	68bb      	ldr	r3, [r7, #8]
 800d826:	2b00      	cmp	r3, #0
 800d828:	d103      	bne.n	800d832 <rfalNfcvPollerInventory+0x28>
 800d82a:	183b      	adds	r3, r7, r0
 800d82c:	781b      	ldrb	r3, [r3, #0]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d102      	bne.n	800d838 <rfalNfcvPollerInventory+0x2e>
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	2b00      	cmp	r3, #0
 800d836:	d101      	bne.n	800d83c <rfalNfcvPollerInventory+0x32>
    {
        return RFAL_ERR_PARAM;
 800d838:	2307      	movs	r3, #7
 800d83a:	e06a      	b.n	800d912 <rfalNfcvPollerInventory+0x108>
    }
    
    invReq.INV_FLAG = (RFAL_NFCV_INV_REQ_FLAG | (uint8_t)nSlots);
 800d83c:	210f      	movs	r1, #15
 800d83e:	187b      	adds	r3, r7, r1
 800d840:	781b      	ldrb	r3, [r3, #0]
 800d842:	2206      	movs	r2, #6
 800d844:	4313      	orrs	r3, r2
 800d846:	b2da      	uxtb	r2, r3
 800d848:	2018      	movs	r0, #24
 800d84a:	183b      	adds	r3, r7, r0
 800d84c:	701a      	strb	r2, [r3, #0]
    invReq.CMD      = RFAL_NFCV_CMD_INVENTORY;
 800d84e:	183b      	adds	r3, r7, r0
 800d850:	2201      	movs	r2, #1
 800d852:	705a      	strb	r2, [r3, #1]
    invReq.MASK_LEN = (uint8_t)RFAL_MIN( maskLen, ((nSlots == RFAL_NFCV_NUM_SLOTS_1) ? RFAL_NFCV_MASKVAL_MAX_1SLOT_LEN : RFAL_NFCV_MASKVAL_MAX_16SLOT_LEN) );   /* Digital 2.0  9.6.1.6 */
 800d854:	230e      	movs	r3, #14
 800d856:	18fb      	adds	r3, r7, r3
 800d858:	781a      	ldrb	r2, [r3, #0]
 800d85a:	187b      	adds	r3, r7, r1
 800d85c:	781b      	ldrb	r3, [r3, #0]
 800d85e:	2b20      	cmp	r3, #32
 800d860:	d101      	bne.n	800d866 <rfalNfcvPollerInventory+0x5c>
 800d862:	2340      	movs	r3, #64	@ 0x40
 800d864:	e000      	b.n	800d868 <rfalNfcvPollerInventory+0x5e>
 800d866:	233c      	movs	r3, #60	@ 0x3c
 800d868:	4293      	cmp	r3, r2
 800d86a:	d808      	bhi.n	800d87e <rfalNfcvPollerInventory+0x74>
 800d86c:	230f      	movs	r3, #15
 800d86e:	18fb      	adds	r3, r7, r3
 800d870:	781b      	ldrb	r3, [r3, #0]
 800d872:	2b20      	cmp	r3, #32
 800d874:	d101      	bne.n	800d87a <rfalNfcvPollerInventory+0x70>
 800d876:	2340      	movs	r3, #64	@ 0x40
 800d878:	e004      	b.n	800d884 <rfalNfcvPollerInventory+0x7a>
 800d87a:	233c      	movs	r3, #60	@ 0x3c
 800d87c:	e002      	b.n	800d884 <rfalNfcvPollerInventory+0x7a>
 800d87e:	230e      	movs	r3, #14
 800d880:	18fb      	adds	r3, r7, r3
 800d882:	781b      	ldrb	r3, [r3, #0]
 800d884:	2018      	movs	r0, #24
 800d886:	183a      	adds	r2, r7, r0
 800d888:	7093      	strb	r3, [r2, #2]
    
    if( (rfalConvBitsToBytes(invReq.MASK_LEN) > 0U) && (maskVal != NULL) )  /* MISRA 21.18 & 1.3 */
 800d88a:	183b      	adds	r3, r7, r0
 800d88c:	789b      	ldrb	r3, [r3, #2]
 800d88e:	3307      	adds	r3, #7
 800d890:	08db      	lsrs	r3, r3, #3
 800d892:	b29b      	uxth	r3, r3
 800d894:	2b00      	cmp	r3, #0
 800d896:	d00e      	beq.n	800d8b6 <rfalNfcvPollerInventory+0xac>
 800d898:	68bb      	ldr	r3, [r7, #8]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d00b      	beq.n	800d8b6 <rfalNfcvPollerInventory+0xac>
    {
        RFAL_MEMCPY( invReq.MASK_VALUE, maskVal, rfalConvBitsToBytes(invReq.MASK_LEN) );
 800d89e:	183b      	adds	r3, r7, r0
 800d8a0:	789b      	ldrb	r3, [r3, #2]
 800d8a2:	3307      	adds	r3, #7
 800d8a4:	08db      	lsrs	r3, r3, #3
 800d8a6:	b29b      	uxth	r3, r3
 800d8a8:	001a      	movs	r2, r3
 800d8aa:	68b9      	ldr	r1, [r7, #8]
 800d8ac:	183b      	adds	r3, r7, r0
 800d8ae:	3303      	adds	r3, #3
 800d8b0:	0018      	movs	r0, r3
 800d8b2:	f000 ffbf 	bl	800e834 <memcpy>
    }
    
    ret = rfalISO15693TransceiveAnticollisionFrame( (uint8_t*)&invReq, (uint8_t)(RFAL_NFCV_INV_REQ_HEADER_LEN + rfalConvBitsToBytes(invReq.MASK_LEN)), (uint8_t*)invRes, sizeof(rfalNfcvInventoryRes), &rxLen );
 800d8b6:	2018      	movs	r0, #24
 800d8b8:	183b      	adds	r3, r7, r0
 800d8ba:	789b      	ldrb	r3, [r3, #2]
 800d8bc:	3307      	adds	r3, #7
 800d8be:	08db      	lsrs	r3, r3, #3
 800d8c0:	b2db      	uxtb	r3, r3
 800d8c2:	3303      	adds	r3, #3
 800d8c4:	b2d9      	uxtb	r1, r3
 800d8c6:	2326      	movs	r3, #38	@ 0x26
 800d8c8:	18fc      	adds	r4, r7, r3
 800d8ca:	687a      	ldr	r2, [r7, #4]
 800d8cc:	1838      	adds	r0, r7, r0
 800d8ce:	2516      	movs	r5, #22
 800d8d0:	197b      	adds	r3, r7, r5
 800d8d2:	9300      	str	r3, [sp, #0]
 800d8d4:	230c      	movs	r3, #12
 800d8d6:	f7f4 ff71 	bl	80027bc <rfalISO15693TransceiveAnticollisionFrame>
 800d8da:	0003      	movs	r3, r0
 800d8dc:	8023      	strh	r3, [r4, #0]
    
    /* Check for optional output parameter */
    if( rcvdLen != NULL )
 800d8de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d003      	beq.n	800d8ec <rfalNfcvPollerInventory+0xe2>
    {
        *rcvdLen = rxLen;
 800d8e4:	197b      	adds	r3, r7, r5
 800d8e6:	881a      	ldrh	r2, [r3, #0]
 800d8e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ea:	801a      	strh	r2, [r3, #0]
    }
    
    if( ret == RFAL_ERR_NONE )
 800d8ec:	2326      	movs	r3, #38	@ 0x26
 800d8ee:	18fb      	adds	r3, r7, r3
 800d8f0:	881b      	ldrh	r3, [r3, #0]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d10a      	bne.n	800d90c <rfalNfcvPollerInventory+0x102>
    {
        /* Check for valid INVENTORY_RES   Digital 2.2  9.6.2.1 & 9.6.2.3 */
        if( !rfalNfcvCheckInvRes( invRes->RES_FLAG, rxLen ) )
 800d8f6:	2316      	movs	r3, #22
 800d8f8:	18fb      	adds	r3, r7, r3
 800d8fa:	881b      	ldrh	r3, [r3, #0]
 800d8fc:	2b60      	cmp	r3, #96	@ 0x60
 800d8fe:	d103      	bne.n	800d908 <rfalNfcvPollerInventory+0xfe>
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	781b      	ldrb	r3, [r3, #0]
 800d904:	2b00      	cmp	r3, #0
 800d906:	d001      	beq.n	800d90c <rfalNfcvPollerInventory+0x102>
        {
            return RFAL_ERR_PROTO;
 800d908:	230b      	movs	r3, #11
 800d90a:	e002      	b.n	800d912 <rfalNfcvPollerInventory+0x108>
        }
    }
    
    return ret;
 800d90c:	2326      	movs	r3, #38	@ 0x26
 800d90e:	18fb      	adds	r3, r7, r3
 800d910:	881b      	ldrh	r3, [r3, #0]
}
 800d912:	0018      	movs	r0, r3
 800d914:	46bd      	mov	sp, r7
 800d916:	b00a      	add	sp, #40	@ 0x28
 800d918:	bdb0      	pop	{r4, r5, r7, pc}

0800d91a <rfalNfcvPollerCollisionResolution>:

/*******************************************************************************/
ReturnCode rfalNfcvPollerCollisionResolution( rfalComplianceMode compMode, uint8_t devLimit, rfalNfcvListenDevice *nfcvDevList, uint8_t *devCnt )
{
 800d91a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d91c:	b0af      	sub	sp, #188	@ 0xbc
 800d91e:	af02      	add	r7, sp, #8
 800d920:	60ba      	str	r2, [r7, #8]
 800d922:	607b      	str	r3, [r7, #4]
 800d924:	230f      	movs	r3, #15
 800d926:	18fb      	adds	r3, r7, r3
 800d928:	1c02      	adds	r2, r0, #0
 800d92a:	701a      	strb	r2, [r3, #0]
 800d92c:	230e      	movs	r3, #14
 800d92e:	18fb      	adds	r3, r7, r3
 800d930:	1c0a      	adds	r2, r1, #0
 800d932:	701a      	strb	r2, [r3, #0]
    uint8_t           colPos;
    bool              colPending;
    rfalNfcvCollision colFound[RFAL_NFCV_MAX_COLL_SUPPORTED];
    
    
    if( (nfcvDevList == NULL) || (devCnt == NULL) )
 800d934:	68bb      	ldr	r3, [r7, #8]
 800d936:	2b00      	cmp	r3, #0
 800d938:	d002      	beq.n	800d940 <rfalNfcvPollerCollisionResolution+0x26>
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d101      	bne.n	800d944 <rfalNfcvPollerCollisionResolution+0x2a>
    {
        return RFAL_ERR_PARAM;
 800d940:	2307      	movs	r3, #7
 800d942:	e1c2      	b.n	800dcca <rfalNfcvPollerCollisionResolution+0x3b0>
    }

    /* Initialize parameters */
    *devCnt = 0;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2200      	movs	r2, #0
 800d948:	701a      	strb	r2, [r3, #0]
    colIt         = 0;
 800d94a:	23ac      	movs	r3, #172	@ 0xac
 800d94c:	18fb      	adds	r3, r7, r3
 800d94e:	2200      	movs	r2, #0
 800d950:	701a      	strb	r2, [r3, #0]
    colCnt        = 0;
 800d952:	23ab      	movs	r3, #171	@ 0xab
 800d954:	18fb      	adds	r3, r7, r3
 800d956:	2200      	movs	r2, #0
 800d958:	701a      	strb	r2, [r3, #0]
    colPending    = false;
 800d95a:	23aa      	movs	r3, #170	@ 0xaa
 800d95c:	18fb      	adds	r3, r7, r3
 800d95e:	2200      	movs	r2, #0
 800d960:	701a      	strb	r2, [r3, #0]
    RFAL_MEMSET(colFound, 0x00, (sizeof(rfalNfcvCollision)*RFAL_NFCV_MAX_COLL_SUPPORTED) );
 800d962:	2314      	movs	r3, #20
 800d964:	18fb      	adds	r3, r7, r3
 800d966:	2290      	movs	r2, #144	@ 0x90
 800d968:	2100      	movs	r1, #0
 800d96a:	0018      	movs	r0, r3
 800d96c:	f000 ff2e 	bl	800e7cc <memset>

    if( devLimit > 0U )       /* MISRA 21.18 */
 800d970:	220e      	movs	r2, #14
 800d972:	18bb      	adds	r3, r7, r2
 800d974:	781b      	ldrb	r3, [r3, #0]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d00b      	beq.n	800d992 <rfalNfcvPollerCollisionResolution+0x78>
    {
        RFAL_MEMSET(nfcvDevList, 0x00, (sizeof(rfalNfcvListenDevice)*devLimit) );
 800d97a:	18bb      	adds	r3, r7, r2
 800d97c:	781a      	ldrb	r2, [r3, #0]
 800d97e:	0013      	movs	r3, r2
 800d980:	005b      	lsls	r3, r3, #1
 800d982:	189b      	adds	r3, r3, r2
 800d984:	009b      	lsls	r3, r3, #2
 800d986:	189a      	adds	r2, r3, r2
 800d988:	68bb      	ldr	r3, [r7, #8]
 800d98a:	2100      	movs	r1, #0
 800d98c:	0018      	movs	r0, r3
 800d98e:	f000 ff1d 	bl	800e7cc <memset>
    }

    RFAL_NO_WARNING(colPending);   /* colPending is not exposed externally, in future it might become exposed/ouput parameter */

    if( compMode == RFAL_COMPLIANCE_MODE_NFC )
 800d992:	230f      	movs	r3, #15
 800d994:	18fb      	adds	r3, r7, r3
 800d996:	781b      	ldrb	r3, [r3, #0]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d135      	bne.n	800da08 <rfalNfcvPollerCollisionResolution+0xee>
    {
        /* Send INVENTORY_REQ with one slot   Activity 2.1  9.3.7.1  (Symbol 0)  */
        ret = rfalNfcvPollerInventory( RFAL_NFCV_NUM_SLOTS_1, 0, NULL, &nfcvDevList->InvRes, NULL );
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	25ae      	movs	r5, #174	@ 0xae
 800d9a0:	197c      	adds	r4, r7, r5
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	9200      	str	r2, [sp, #0]
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	2100      	movs	r1, #0
 800d9aa:	2020      	movs	r0, #32
 800d9ac:	f7ff ff2d 	bl	800d80a <rfalNfcvPollerInventory>
 800d9b0:	0003      	movs	r3, r0
 800d9b2:	8023      	strh	r3, [r4, #0]

        /* Exit if no device found                              Activity 2.1  9.3.7.2 (Symbol 1)  */
        /* Exit if no correct frame (no Transmission Error)     Activity 2.1  9.3.7.3 (Symbol 2)  */
        if( (ret == RFAL_ERR_TIMEOUT) || ((ret == RFAL_ERR_PROTO)) ) 
 800d9b4:	197b      	adds	r3, r7, r5
 800d9b6:	881b      	ldrh	r3, [r3, #0]
 800d9b8:	2b04      	cmp	r3, #4
 800d9ba:	d003      	beq.n	800d9c4 <rfalNfcvPollerCollisionResolution+0xaa>
 800d9bc:	197b      	adds	r3, r7, r5
 800d9be:	881b      	ldrh	r3, [r3, #0]
 800d9c0:	2b0b      	cmp	r3, #11
 800d9c2:	d101      	bne.n	800d9c8 <rfalNfcvPollerCollisionResolution+0xae>
        {
            return RFAL_ERR_NONE;
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	e180      	b.n	800dcca <rfalNfcvPollerCollisionResolution+0x3b0>
        }
        
        /* Valid Response found without transmission error/collision    Activity 2.1  9.3.7.6 (Symbol 5)  */
        if( ret == RFAL_ERR_NONE )
 800d9c8:	23ae      	movs	r3, #174	@ 0xae
 800d9ca:	18fb      	adds	r3, r7, r3
 800d9cc:	881b      	ldrh	r3, [r3, #0]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d107      	bne.n	800d9e2 <rfalNfcvPollerCollisionResolution+0xc8>
        {
            (*devCnt)++;
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	781b      	ldrb	r3, [r3, #0]
 800d9d6:	3301      	adds	r3, #1
 800d9d8:	b2da      	uxtb	r2, r3
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	701a      	strb	r2, [r3, #0]
            return RFAL_ERR_NONE;
 800d9de:	2300      	movs	r3, #0
 800d9e0:	e173      	b.n	800dcca <rfalNfcvPollerCollisionResolution+0x3b0>
        }

        /* A Collision has been identified  Activity 2.1  9.3.7.4  (Symbol 3) */
        colPending = true;
 800d9e2:	23aa      	movs	r3, #170	@ 0xaa
 800d9e4:	18fb      	adds	r3, r7, r3
 800d9e6:	2201      	movs	r2, #1
 800d9e8:	701a      	strb	r2, [r3, #0]
        colCnt        = 1;
 800d9ea:	23ab      	movs	r3, #171	@ 0xab
 800d9ec:	18fb      	adds	r3, r7, r3
 800d9ee:	2201      	movs	r2, #1
 800d9f0:	701a      	strb	r2, [r3, #0]

        /* Check if the Collision Resolution is set to perform only Collision detection   Activity 2.1  9.3.7.5 (Symbol 4)*/
        if( devLimit == 0U )
 800d9f2:	230e      	movs	r3, #14
 800d9f4:	18fb      	adds	r3, r7, r3
 800d9f6:	781b      	ldrb	r3, [r3, #0]
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d101      	bne.n	800da00 <rfalNfcvPollerCollisionResolution+0xe6>
        {
            return RFAL_ERR_RF_COLLISION;
 800d9fc:	231d      	movs	r3, #29
 800d9fe:	e164      	b.n	800dcca <rfalNfcvPollerCollisionResolution+0x3b0>
        }

        platformDelay(RFAL_NFCV_FDT_V_INVENT_NORES);
 800da00:	2004      	movs	r0, #4
 800da02:	f7f6 fdb7 	bl	8004574 <HAL_Delay>
 800da06:	e007      	b.n	800da18 <rfalNfcvPollerCollisionResolution+0xfe>
        /*******************************************************************************/
    }
    else
    { 
        /* Advance to 16 slots below without mask. Will give a good chance to identify multiple cards */
        colPending = true;
 800da08:	23aa      	movs	r3, #170	@ 0xaa
 800da0a:	18fb      	adds	r3, r7, r3
 800da0c:	2201      	movs	r2, #1
 800da0e:	701a      	strb	r2, [r3, #0]
        colCnt        = 1;
 800da10:	23ab      	movs	r3, #171	@ 0xab
 800da12:	18fb      	adds	r3, r7, r3
 800da14:	2201      	movs	r2, #1
 800da16:	701a      	strb	r2, [r3, #0]
    
    /* Execute until all collisions are resolved Activity 2.1 9.3.7.18  (Symbol 17) */
    do
    {
        /* Activity 2.1  9.3.7.7  (Symbol 6 / 7) */
        colPending = false;
 800da18:	23aa      	movs	r3, #170	@ 0xaa
 800da1a:	18fb      	adds	r3, r7, r3
 800da1c:	2200      	movs	r2, #0
 800da1e:	701a      	strb	r2, [r3, #0]
        slotNum    = 0;
 800da20:	23ad      	movs	r3, #173	@ 0xad
 800da22:	18fb      	adds	r3, r7, r3
 800da24:	2200      	movs	r2, #0
 800da26:	701a      	strb	r2, [r3, #0]
        
        do
        {
            if( slotNum == 0U )
 800da28:	23ad      	movs	r3, #173	@ 0xad
 800da2a:	18fb      	adds	r3, r7, r3
 800da2c:	781b      	ldrb	r3, [r3, #0]
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d129      	bne.n	800da86 <rfalNfcvPollerCollisionResolution+0x16c>
            {
                /* Send INVENTORY_REQ with 16 slots   Activity 2.1  9.3.7.9  (Symbol 8) */
                ret = rfalNfcvPollerInventory( RFAL_NFCV_NUM_SLOTS_16, colFound[colIt].maskLen, colFound[colIt].maskVal, &nfcvDevList[(*devCnt)].InvRes, &rcvdLen );
 800da32:	24ac      	movs	r4, #172	@ 0xac
 800da34:	193b      	adds	r3, r7, r4
 800da36:	781a      	ldrb	r2, [r3, #0]
 800da38:	2514      	movs	r5, #20
 800da3a:	1979      	adds	r1, r7, r5
 800da3c:	0013      	movs	r3, r2
 800da3e:	00db      	lsls	r3, r3, #3
 800da40:	189b      	adds	r3, r3, r2
 800da42:	5c58      	ldrb	r0, [r3, r1]
 800da44:	193b      	adds	r3, r7, r4
 800da46:	781a      	ldrb	r2, [r3, #0]
 800da48:	1979      	adds	r1, r7, r5
 800da4a:	0013      	movs	r3, r2
 800da4c:	00db      	lsls	r3, r3, #3
 800da4e:	189b      	adds	r3, r3, r2
 800da50:	18cb      	adds	r3, r1, r3
 800da52:	1c59      	adds	r1, r3, #1
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	781b      	ldrb	r3, [r3, #0]
 800da58:	001a      	movs	r2, r3
 800da5a:	0013      	movs	r3, r2
 800da5c:	005b      	lsls	r3, r3, #1
 800da5e:	189b      	adds	r3, r3, r2
 800da60:	009b      	lsls	r3, r3, #2
 800da62:	189b      	adds	r3, r3, r2
 800da64:	68ba      	ldr	r2, [r7, #8]
 800da66:	18d3      	adds	r3, r2, r3
 800da68:	001a      	movs	r2, r3
 800da6a:	23ae      	movs	r3, #174	@ 0xae
 800da6c:	18fc      	adds	r4, r7, r3
 800da6e:	23a6      	movs	r3, #166	@ 0xa6
 800da70:	18fb      	adds	r3, r7, r3
 800da72:	9300      	str	r3, [sp, #0]
 800da74:	0013      	movs	r3, r2
 800da76:	000a      	movs	r2, r1
 800da78:	0001      	movs	r1, r0
 800da7a:	2000      	movs	r0, #0
 800da7c:	f7ff fec5 	bl	800d80a <rfalNfcvPollerInventory>
 800da80:	0003      	movs	r3, r0
 800da82:	8023      	strh	r3, [r4, #0]
 800da84:	e014      	b.n	800dab0 <rfalNfcvPollerCollisionResolution+0x196>
            }
            else
            {
                ret = rfalISO15693TransceiveEOFAnticollision( (uint8_t*)&nfcvDevList[(*devCnt)].InvRes, sizeof(rfalNfcvInventoryRes), &rcvdLen );
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	781b      	ldrb	r3, [r3, #0]
 800da8a:	001a      	movs	r2, r3
 800da8c:	0013      	movs	r3, r2
 800da8e:	005b      	lsls	r3, r3, #1
 800da90:	189b      	adds	r3, r3, r2
 800da92:	009b      	lsls	r3, r3, #2
 800da94:	189b      	adds	r3, r3, r2
 800da96:	68ba      	ldr	r2, [r7, #8]
 800da98:	18d3      	adds	r3, r2, r3
 800da9a:	0018      	movs	r0, r3
 800da9c:	23ae      	movs	r3, #174	@ 0xae
 800da9e:	18fc      	adds	r4, r7, r3
 800daa0:	23a6      	movs	r3, #166	@ 0xa6
 800daa2:	18fb      	adds	r3, r7, r3
 800daa4:	001a      	movs	r2, r3
 800daa6:	210c      	movs	r1, #12
 800daa8:	f7f4 ff4e 	bl	8002948 <rfalISO15693TransceiveEOFAnticollision>
 800daac:	0003      	movs	r3, r0
 800daae:	8023      	strh	r3, [r4, #0]
            }
            slotNum++;
 800dab0:	21ad      	movs	r1, #173	@ 0xad
 800dab2:	187b      	adds	r3, r7, r1
 800dab4:	781a      	ldrb	r2, [r3, #0]
 800dab6:	187b      	adds	r3, r7, r1
 800dab8:	3201      	adds	r2, #1
 800daba:	701a      	strb	r2, [r3, #0]
            
            /*******************************************************************************/
            if( ret != RFAL_ERR_TIMEOUT )
 800dabc:	23ae      	movs	r3, #174	@ 0xae
 800dabe:	18fb      	adds	r3, r7, r3
 800dac0:	881b      	ldrh	r3, [r3, #0]
 800dac2:	2b04      	cmp	r3, #4
 800dac4:	d100      	bne.n	800dac8 <rfalNfcvPollerCollisionResolution+0x1ae>
 800dac6:	e0dd      	b.n	800dc84 <rfalNfcvPollerCollisionResolution+0x36a>
            {
                if( rcvdLen < rfalConvBytesToBits(RFAL_NFCV_INV_RES_LEN + RFAL_NFCV_CRC_LEN) )
 800dac8:	23a6      	movs	r3, #166	@ 0xa6
 800daca:	18fb      	adds	r3, r7, r3
 800dacc:	881b      	ldrh	r3, [r3, #0]
 800dace:	2b5f      	cmp	r3, #95	@ 0x5f
 800dad0:	d802      	bhi.n	800dad8 <rfalNfcvPollerCollisionResolution+0x1be>
                { /* If only a partial frame was received make sure the FDT_V_INVENT_NORES is fulfilled */
                    platformDelay(RFAL_NFCV_FDT_V_INVENT_NORES);
 800dad2:	2004      	movs	r0, #4
 800dad4:	f7f6 fd4e 	bl	8004574 <HAL_Delay>
                }
                
                /* Check if response is a correct frame (no TxRx error)  Activity 2.1  9.3.7.11  (Symbol 10)*/
                if( (ret == RFAL_ERR_NONE) || (ret == RFAL_ERR_PROTO) )
 800dad8:	22ae      	movs	r2, #174	@ 0xae
 800dada:	18bb      	adds	r3, r7, r2
 800dadc:	881b      	ldrh	r3, [r3, #0]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d003      	beq.n	800daea <rfalNfcvPollerCollisionResolution+0x1d0>
 800dae2:	18bb      	adds	r3, r7, r2
 800dae4:	881b      	ldrh	r3, [r3, #0]
 800dae6:	2b0b      	cmp	r3, #11
 800dae8:	d11a      	bne.n	800db20 <rfalNfcvPollerCollisionResolution+0x206>
                {
                    /* Check if the device found is already on the list and its response is a valid INVENTORY_RES */
                    if( rfalNfcvCheckInvRes( nfcvDevList[(*devCnt)].InvRes.RES_FLAG, rcvdLen ) )
 800daea:	23a6      	movs	r3, #166	@ 0xa6
 800daec:	18fb      	adds	r3, r7, r3
 800daee:	881b      	ldrh	r3, [r3, #0]
 800daf0:	2b60      	cmp	r3, #96	@ 0x60
 800daf2:	d000      	beq.n	800daf6 <rfalNfcvPollerCollisionResolution+0x1dc>
 800daf4:	e0ca      	b.n	800dc8c <rfalNfcvPollerCollisionResolution+0x372>
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	781b      	ldrb	r3, [r3, #0]
 800dafa:	001a      	movs	r2, r3
 800dafc:	0013      	movs	r3, r2
 800dafe:	005b      	lsls	r3, r3, #1
 800db00:	189b      	adds	r3, r3, r2
 800db02:	009b      	lsls	r3, r3, #2
 800db04:	189b      	adds	r3, r3, r2
 800db06:	68ba      	ldr	r2, [r7, #8]
 800db08:	18d3      	adds	r3, r2, r3
 800db0a:	781b      	ldrb	r3, [r3, #0]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d000      	beq.n	800db12 <rfalNfcvPollerCollisionResolution+0x1f8>
 800db10:	e0bc      	b.n	800dc8c <rfalNfcvPollerCollisionResolution+0x372>
                    {
                        /* Activity 2.1  9.3.7.12  (Symbol 11) */
                        (*devCnt)++;
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	781b      	ldrb	r3, [r3, #0]
 800db16:	3301      	adds	r3, #1
 800db18:	b2da      	uxtb	r2, r3
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	701a      	strb	r2, [r3, #0]
                    if( rfalNfcvCheckInvRes( nfcvDevList[(*devCnt)].InvRes.RES_FLAG, rcvdLen ) )
 800db1e:	e0b5      	b.n	800dc8c <rfalNfcvPollerCollisionResolution+0x372>
                    }
                }
                else /* Treat everything else as collision */
                {
                    /* Activity 2.1  9.3.7.17  (Symbol 16) */
                    colPending = true;
 800db20:	23aa      	movs	r3, #170	@ 0xaa
 800db22:	18fb      	adds	r3, r7, r3
 800db24:	2201      	movs	r2, #1
 800db26:	701a      	strb	r2, [r3, #0]
                    

                    /*******************************************************************************/
                    /* Ensure that this collision still fits on the container */
                    if( colCnt < RFAL_NFCV_MAX_COLL_SUPPORTED )
 800db28:	25ab      	movs	r5, #171	@ 0xab
 800db2a:	197b      	adds	r3, r7, r5
 800db2c:	781b      	ldrb	r3, [r3, #0]
 800db2e:	2b0f      	cmp	r3, #15
 800db30:	d900      	bls.n	800db34 <rfalNfcvPollerCollisionResolution+0x21a>
 800db32:	e0ac      	b.n	800dc8e <rfalNfcvPollerCollisionResolution+0x374>
                    {
                        /* Store this collision on the container to be resolved later */
                        /* Activity 2.1  9.3.7.17  (Symbol 16): add the collision information
                         * (MASK_VAL + SN) to the list containing the collision information */
                        RFAL_MEMCPY(colFound[colCnt].maskVal, colFound[colIt].maskVal, RFAL_NFCV_UID_LEN);
 800db34:	197b      	adds	r3, r7, r5
 800db36:	781a      	ldrb	r2, [r3, #0]
 800db38:	2614      	movs	r6, #20
 800db3a:	19b9      	adds	r1, r7, r6
 800db3c:	0013      	movs	r3, r2
 800db3e:	00db      	lsls	r3, r3, #3
 800db40:	189b      	adds	r3, r3, r2
 800db42:	18cb      	adds	r3, r1, r3
 800db44:	1c58      	adds	r0, r3, #1
 800db46:	24ac      	movs	r4, #172	@ 0xac
 800db48:	193b      	adds	r3, r7, r4
 800db4a:	781a      	ldrb	r2, [r3, #0]
 800db4c:	19b9      	adds	r1, r7, r6
 800db4e:	0013      	movs	r3, r2
 800db50:	00db      	lsls	r3, r3, #3
 800db52:	189b      	adds	r3, r3, r2
 800db54:	18cb      	adds	r3, r1, r3
 800db56:	3301      	adds	r3, #1
 800db58:	2208      	movs	r2, #8
 800db5a:	0019      	movs	r1, r3
 800db5c:	f000 fe6a 	bl	800e834 <memcpy>
                        colPos = colFound[colIt].maskLen;
 800db60:	193b      	adds	r3, r7, r4
 800db62:	781a      	ldrb	r2, [r3, #0]
 800db64:	24a9      	movs	r4, #169	@ 0xa9
 800db66:	1939      	adds	r1, r7, r4
 800db68:	19b8      	adds	r0, r7, r6
 800db6a:	0013      	movs	r3, r2
 800db6c:	00db      	lsls	r3, r3, #3
 800db6e:	189b      	adds	r3, r3, r2
 800db70:	5c1b      	ldrb	r3, [r3, r0]
 800db72:	700b      	strb	r3, [r1, #0]
                        colFound[colCnt].maskVal[(colPos/RFAL_BITS_IN_BYTE)]      &= (uint8_t)((1U << (colPos % RFAL_BITS_IN_BYTE)) - 1U);
 800db74:	197b      	adds	r3, r7, r5
 800db76:	781a      	ldrb	r2, [r3, #0]
 800db78:	193b      	adds	r3, r7, r4
 800db7a:	781b      	ldrb	r3, [r3, #0]
 800db7c:	08db      	lsrs	r3, r3, #3
 800db7e:	b2d8      	uxtb	r0, r3
 800db80:	0004      	movs	r4, r0
 800db82:	19b9      	adds	r1, r7, r6
 800db84:	0013      	movs	r3, r2
 800db86:	00db      	lsls	r3, r3, #3
 800db88:	189b      	adds	r3, r3, r2
 800db8a:	18cb      	adds	r3, r1, r3
 800db8c:	191b      	adds	r3, r3, r4
 800db8e:	3301      	adds	r3, #1
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	24a9      	movs	r4, #169	@ 0xa9
 800db94:	193a      	adds	r2, r7, r4
 800db96:	7812      	ldrb	r2, [r2, #0]
 800db98:	2107      	movs	r1, #7
 800db9a:	400a      	ands	r2, r1
 800db9c:	2101      	movs	r1, #1
 800db9e:	4091      	lsls	r1, r2
 800dba0:	000a      	movs	r2, r1
 800dba2:	b2d2      	uxtb	r2, r2
 800dba4:	3a01      	subs	r2, #1
 800dba6:	b2d1      	uxtb	r1, r2
 800dba8:	197a      	adds	r2, r7, r5
 800dbaa:	7812      	ldrb	r2, [r2, #0]
 800dbac:	0004      	movs	r4, r0
 800dbae:	400b      	ands	r3, r1
 800dbb0:	b2d8      	uxtb	r0, r3
 800dbb2:	19b9      	adds	r1, r7, r6
 800dbb4:	0013      	movs	r3, r2
 800dbb6:	00db      	lsls	r3, r3, #3
 800dbb8:	189b      	adds	r3, r3, r2
 800dbba:	18cb      	adds	r3, r1, r3
 800dbbc:	191b      	adds	r3, r3, r4
 800dbbe:	3301      	adds	r3, #1
 800dbc0:	1c02      	adds	r2, r0, #0
 800dbc2:	701a      	strb	r2, [r3, #0]
                        colFound[colCnt].maskVal[(colPos/RFAL_BITS_IN_BYTE)]      |= (uint8_t)((slotNum-1U) << (colPos % RFAL_BITS_IN_BYTE));
 800dbc4:	197b      	adds	r3, r7, r5
 800dbc6:	781a      	ldrb	r2, [r3, #0]
 800dbc8:	24a9      	movs	r4, #169	@ 0xa9
 800dbca:	193b      	adds	r3, r7, r4
 800dbcc:	781b      	ldrb	r3, [r3, #0]
 800dbce:	08db      	lsrs	r3, r3, #3
 800dbd0:	b2dc      	uxtb	r4, r3
 800dbd2:	0020      	movs	r0, r4
 800dbd4:	19b9      	adds	r1, r7, r6
 800dbd6:	0013      	movs	r3, r2
 800dbd8:	00db      	lsls	r3, r3, #3
 800dbda:	189b      	adds	r3, r3, r2
 800dbdc:	18cb      	adds	r3, r1, r3
 800dbde:	181b      	adds	r3, r3, r0
 800dbe0:	3301      	adds	r3, #1
 800dbe2:	7819      	ldrb	r1, [r3, #0]
 800dbe4:	22ad      	movs	r2, #173	@ 0xad
 800dbe6:	18bb      	adds	r3, r7, r2
 800dbe8:	781b      	ldrb	r3, [r3, #0]
 800dbea:	1e5a      	subs	r2, r3, #1
 800dbec:	23a9      	movs	r3, #169	@ 0xa9
 800dbee:	18fb      	adds	r3, r7, r3
 800dbf0:	781b      	ldrb	r3, [r3, #0]
 800dbf2:	2007      	movs	r0, #7
 800dbf4:	4003      	ands	r3, r0
 800dbf6:	0010      	movs	r0, r2
 800dbf8:	4098      	lsls	r0, r3
 800dbfa:	0003      	movs	r3, r0
 800dbfc:	b2db      	uxtb	r3, r3
 800dbfe:	197a      	adds	r2, r7, r5
 800dc00:	7812      	ldrb	r2, [r2, #0]
 800dc02:	430b      	orrs	r3, r1
 800dc04:	b2d8      	uxtb	r0, r3
 800dc06:	19b9      	adds	r1, r7, r6
 800dc08:	0013      	movs	r3, r2
 800dc0a:	00db      	lsls	r3, r3, #3
 800dc0c:	189b      	adds	r3, r3, r2
 800dc0e:	18cb      	adds	r3, r1, r3
 800dc10:	191b      	adds	r3, r3, r4
 800dc12:	3301      	adds	r3, #1
 800dc14:	1c02      	adds	r2, r0, #0
 800dc16:	701a      	strb	r2, [r3, #0]
                        colFound[colCnt].maskVal[((colPos/RFAL_BITS_IN_BYTE)+1U)]  = (uint8_t)((slotNum-1U) >> (RFAL_BITS_IN_BYTE - (colPos % RFAL_BITS_IN_BYTE)));
 800dc18:	22ad      	movs	r2, #173	@ 0xad
 800dc1a:	18bb      	adds	r3, r7, r2
 800dc1c:	781b      	ldrb	r3, [r3, #0]
 800dc1e:	1e5a      	subs	r2, r3, #1
 800dc20:	24a9      	movs	r4, #169	@ 0xa9
 800dc22:	193b      	adds	r3, r7, r4
 800dc24:	781b      	ldrb	r3, [r3, #0]
 800dc26:	2107      	movs	r1, #7
 800dc28:	400b      	ands	r3, r1
 800dc2a:	2108      	movs	r1, #8
 800dc2c:	1acb      	subs	r3, r1, r3
 800dc2e:	40da      	lsrs	r2, r3
 800dc30:	0010      	movs	r0, r2
 800dc32:	197b      	adds	r3, r7, r5
 800dc34:	781a      	ldrb	r2, [r3, #0]
 800dc36:	193b      	adds	r3, r7, r4
 800dc38:	781b      	ldrb	r3, [r3, #0]
 800dc3a:	08db      	lsrs	r3, r3, #3
 800dc3c:	b2db      	uxtb	r3, r3
 800dc3e:	1c59      	adds	r1, r3, #1
 800dc40:	b2c4      	uxtb	r4, r0
 800dc42:	19b8      	adds	r0, r7, r6
 800dc44:	0013      	movs	r3, r2
 800dc46:	00db      	lsls	r3, r3, #3
 800dc48:	189b      	adds	r3, r3, r2
 800dc4a:	18c3      	adds	r3, r0, r3
 800dc4c:	185b      	adds	r3, r3, r1
 800dc4e:	3301      	adds	r3, #1
 800dc50:	1c22      	adds	r2, r4, #0
 800dc52:	701a      	strb	r2, [r3, #0]

                        colFound[colCnt].maskLen = (colFound[colIt].maskLen + 4U);
 800dc54:	24ac      	movs	r4, #172	@ 0xac
 800dc56:	193b      	adds	r3, r7, r4
 800dc58:	781a      	ldrb	r2, [r3, #0]
 800dc5a:	19b9      	adds	r1, r7, r6
 800dc5c:	0013      	movs	r3, r2
 800dc5e:	00db      	lsls	r3, r3, #3
 800dc60:	189b      	adds	r3, r3, r2
 800dc62:	5c5b      	ldrb	r3, [r3, r1]
 800dc64:	197a      	adds	r2, r7, r5
 800dc66:	7812      	ldrb	r2, [r2, #0]
 800dc68:	3304      	adds	r3, #4
 800dc6a:	b2d8      	uxtb	r0, r3
 800dc6c:	19b9      	adds	r1, r7, r6
 800dc6e:	0013      	movs	r3, r2
 800dc70:	00db      	lsls	r3, r3, #3
 800dc72:	189b      	adds	r3, r3, r2
 800dc74:	1c02      	adds	r2, r0, #0
 800dc76:	545a      	strb	r2, [r3, r1]

                        colCnt++;
 800dc78:	197b      	adds	r3, r7, r5
 800dc7a:	781a      	ldrb	r2, [r3, #0]
 800dc7c:	197b      	adds	r3, r7, r5
 800dc7e:	3201      	adds	r2, #1
 800dc80:	701a      	strb	r2, [r3, #0]
 800dc82:	e004      	b.n	800dc8e <rfalNfcvPollerCollisionResolution+0x374>
                }
            }
            else 
            { 
                /* Timeout */
                platformDelay(RFAL_NFCV_FDT_V_INVENT_NORES);
 800dc84:	2004      	movs	r0, #4
 800dc86:	f7f6 fc75 	bl	8004574 <HAL_Delay>
 800dc8a:	e000      	b.n	800dc8e <rfalNfcvPollerCollisionResolution+0x374>
                    if( rfalNfcvCheckInvRes( nfcvDevList[(*devCnt)].InvRes.RES_FLAG, rcvdLen ) )
 800dc8c:	46c0      	nop			@ (mov r8, r8)
            }
            
            /* Check if devices found have reached device limit   Activity 2.1  9.3.7.13  (Symbol 12) */
            if( *devCnt >= devLimit )
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	781b      	ldrb	r3, [r3, #0]
 800dc92:	220e      	movs	r2, #14
 800dc94:	18ba      	adds	r2, r7, r2
 800dc96:	7812      	ldrb	r2, [r2, #0]
 800dc98:	429a      	cmp	r2, r3
 800dc9a:	d801      	bhi.n	800dca0 <rfalNfcvPollerCollisionResolution+0x386>
            {
                return RFAL_ERR_NONE;
 800dc9c:	2300      	movs	r3, #0
 800dc9e:	e014      	b.n	800dcca <rfalNfcvPollerCollisionResolution+0x3b0>
            }
            
        } while( slotNum < RFAL_NFCV_MAX_SLOTS );  /* Slot loop             */
 800dca0:	23ad      	movs	r3, #173	@ 0xad
 800dca2:	18fb      	adds	r3, r7, r3
 800dca4:	781b      	ldrb	r3, [r3, #0]
 800dca6:	2b0f      	cmp	r3, #15
 800dca8:	d800      	bhi.n	800dcac <rfalNfcvPollerCollisionResolution+0x392>
 800dcaa:	e6bd      	b.n	800da28 <rfalNfcvPollerCollisionResolution+0x10e>
        colIt++;
 800dcac:	21ac      	movs	r1, #172	@ 0xac
 800dcae:	187b      	adds	r3, r7, r1
 800dcb0:	781a      	ldrb	r2, [r3, #0]
 800dcb2:	187b      	adds	r3, r7, r1
 800dcb4:	3201      	adds	r2, #1
 800dcb6:	701a      	strb	r2, [r3, #0]
    } while( colIt < colCnt );                     /* Collisions found loop */
 800dcb8:	187a      	adds	r2, r7, r1
 800dcba:	23ab      	movs	r3, #171	@ 0xab
 800dcbc:	18fb      	adds	r3, r7, r3
 800dcbe:	7812      	ldrb	r2, [r2, #0]
 800dcc0:	781b      	ldrb	r3, [r3, #0]
 800dcc2:	429a      	cmp	r2, r3
 800dcc4:	d200      	bcs.n	800dcc8 <rfalNfcvPollerCollisionResolution+0x3ae>
 800dcc6:	e6a7      	b.n	800da18 <rfalNfcvPollerCollisionResolution+0xfe>
    
    return RFAL_ERR_NONE;
 800dcc8:	2300      	movs	r3, #0
}
 800dcca:	0018      	movs	r0, r3
 800dccc:	46bd      	mov	sp, r7
 800dcce:	b02d      	add	sp, #180	@ 0xb4
 800dcd0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800dcd2 <rfalSt25tbPollerDoCollisionResolution>:
******************************************************************************
*/


static bool rfalSt25tbPollerDoCollisionResolution( uint8_t devLimit, rfalSt25tbListenDevice *st25tbDevList, uint8_t *devCnt )
{
 800dcd2:	b590      	push	{r4, r7, lr}
 800dcd4:	b087      	sub	sp, #28
 800dcd6:	af00      	add	r7, sp, #0
 800dcd8:	60b9      	str	r1, [r7, #8]
 800dcda:	607a      	str	r2, [r7, #4]
 800dcdc:	230f      	movs	r3, #15
 800dcde:	18fb      	adds	r3, r7, r3
 800dce0:	1c02      	adds	r2, r0, #0
 800dce2:	701a      	strb	r2, [r3, #0]
    uint8_t    i;
    uint8_t    chipId;
    ReturnCode ret;
    bool col;

    col = false;
 800dce4:	2313      	movs	r3, #19
 800dce6:	18fb      	adds	r3, r7, r3
 800dce8:	2200      	movs	r2, #0
 800dcea:	701a      	strb	r2, [r3, #0]
    
    for(i = 0; i < RFAL_ST25TB_SLOTS; i++)
 800dcec:	2317      	movs	r3, #23
 800dcee:	18fb      	adds	r3, r7, r3
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	701a      	strb	r2, [r3, #0]
 800dcf4:	e091      	b.n	800de1a <rfalSt25tbPollerDoCollisionResolution+0x148>
    {
        platformDelay(1);  /* Wait t2: Answer to new request delay  */
 800dcf6:	2001      	movs	r0, #1
 800dcf8:	f7f6 fc3c 	bl	8004574 <HAL_Delay>
        
        if( i==0U )
 800dcfc:	2317      	movs	r3, #23
 800dcfe:	18fb      	adds	r3, r7, r3
 800dd00:	781b      	ldrb	r3, [r3, #0]
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d109      	bne.n	800dd1a <rfalSt25tbPollerDoCollisionResolution+0x48>
        {
            /* Step 2: Send Pcall16 */
            ret = rfalSt25tbPollerPcall( &chipId );
 800dd06:	2314      	movs	r3, #20
 800dd08:	18fc      	adds	r4, r7, r3
 800dd0a:	2312      	movs	r3, #18
 800dd0c:	18fb      	adds	r3, r7, r3
 800dd0e:	0018      	movs	r0, r3
 800dd10:	f000 f8fc 	bl	800df0c <rfalSt25tbPollerPcall>
 800dd14:	0003      	movs	r3, r0
 800dd16:	8023      	strh	r3, [r4, #0]
 800dd18:	e00c      	b.n	800dd34 <rfalSt25tbPollerDoCollisionResolution+0x62>
        }
        else
        {
            /* Step 3-17: Send Pcall16 */
            ret = rfalSt25tbPollerSlotMarker( i, &chipId );
 800dd1a:	2314      	movs	r3, #20
 800dd1c:	18fc      	adds	r4, r7, r3
 800dd1e:	2312      	movs	r3, #18
 800dd20:	18fa      	adds	r2, r7, r3
 800dd22:	2317      	movs	r3, #23
 800dd24:	18fb      	adds	r3, r7, r3
 800dd26:	781b      	ldrb	r3, [r3, #0]
 800dd28:	0011      	movs	r1, r2
 800dd2a:	0018      	movs	r0, r3
 800dd2c:	f000 f91e 	bl	800df6c <rfalSt25tbPollerSlotMarker>
 800dd30:	0003      	movs	r3, r0
 800dd32:	8023      	strh	r3, [r4, #0]
        }
        
        if( ret == RFAL_ERR_NONE )
 800dd34:	2114      	movs	r1, #20
 800dd36:	187b      	adds	r3, r7, r1
 800dd38:	881b      	ldrh	r3, [r3, #0]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d153      	bne.n	800dde6 <rfalSt25tbPollerDoCollisionResolution+0x114>
        {
            /* Found another device */
            st25tbDevList[*devCnt].chipID       = chipId;
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	781b      	ldrb	r3, [r3, #0]
 800dd42:	001a      	movs	r2, r3
 800dd44:	0013      	movs	r3, r2
 800dd46:	009b      	lsls	r3, r3, #2
 800dd48:	189b      	adds	r3, r3, r2
 800dd4a:	005b      	lsls	r3, r3, #1
 800dd4c:	001a      	movs	r2, r3
 800dd4e:	68bb      	ldr	r3, [r7, #8]
 800dd50:	189b      	adds	r3, r3, r2
 800dd52:	2012      	movs	r0, #18
 800dd54:	183a      	adds	r2, r7, r0
 800dd56:	7812      	ldrb	r2, [r2, #0]
 800dd58:	701a      	strb	r2, [r3, #0]
            st25tbDevList[*devCnt].isDeselected = false;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	781b      	ldrb	r3, [r3, #0]
 800dd5e:	001a      	movs	r2, r3
 800dd60:	0013      	movs	r3, r2
 800dd62:	009b      	lsls	r3, r3, #2
 800dd64:	189b      	adds	r3, r3, r2
 800dd66:	005b      	lsls	r3, r3, #1
 800dd68:	001a      	movs	r2, r3
 800dd6a:	68bb      	ldr	r3, [r7, #8]
 800dd6c:	189b      	adds	r3, r3, r2
 800dd6e:	2200      	movs	r2, #0
 800dd70:	725a      	strb	r2, [r3, #9]
            
            /* Select Device, retrieve its UID  */
            ret = rfalSt25tbPollerSelect( chipId );
 800dd72:	183b      	adds	r3, r7, r0
 800dd74:	781b      	ldrb	r3, [r3, #0]
 800dd76:	187c      	adds	r4, r7, r1
 800dd78:	0018      	movs	r0, r3
 800dd7a:	f000 f937 	bl	800dfec <rfalSt25tbPollerSelect>
 800dd7e:	0003      	movs	r3, r0
 800dd80:	8023      	strh	r3, [r4, #0]

            /* By Selecting this device, the previous gets Deselected */
            if( (*devCnt) > 0U )
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	781b      	ldrb	r3, [r3, #0]
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d00b      	beq.n	800dda2 <rfalSt25tbPollerDoCollisionResolution+0xd0>
            {
                st25tbDevList[(*devCnt)-1U].isDeselected = true;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	781b      	ldrb	r3, [r3, #0]
 800dd8e:	001a      	movs	r2, r3
 800dd90:	0013      	movs	r3, r2
 800dd92:	009b      	lsls	r3, r3, #2
 800dd94:	189b      	adds	r3, r3, r2
 800dd96:	005b      	lsls	r3, r3, #1
 800dd98:	3b0a      	subs	r3, #10
 800dd9a:	68ba      	ldr	r2, [r7, #8]
 800dd9c:	18d3      	adds	r3, r2, r3
 800dd9e:	2201      	movs	r2, #1
 800dda0:	725a      	strb	r2, [r3, #9]
            }

            if( RFAL_ERR_NONE == ret )
 800dda2:	2114      	movs	r1, #20
 800dda4:	187b      	adds	r3, r7, r1
 800dda6:	881b      	ldrh	r3, [r3, #0]
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d110      	bne.n	800ddce <rfalSt25tbPollerDoCollisionResolution+0xfc>
            {
                ret = rfalSt25tbPollerGetUID( &st25tbDevList[*devCnt].UID );
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	781b      	ldrb	r3, [r3, #0]
 800ddb0:	001a      	movs	r2, r3
 800ddb2:	0013      	movs	r3, r2
 800ddb4:	009b      	lsls	r3, r3, #2
 800ddb6:	189b      	adds	r3, r3, r2
 800ddb8:	005b      	lsls	r3, r3, #1
 800ddba:	001a      	movs	r2, r3
 800ddbc:	68bb      	ldr	r3, [r7, #8]
 800ddbe:	189b      	adds	r3, r3, r2
 800ddc0:	3301      	adds	r3, #1
 800ddc2:	187c      	adds	r4, r7, r1
 800ddc4:	0018      	movs	r0, r3
 800ddc6:	f000 f94b 	bl	800e060 <rfalSt25tbPollerGetUID>
 800ddca:	0003      	movs	r3, r0
 800ddcc:	8023      	strh	r3, [r4, #0]
            }

            if( RFAL_ERR_NONE == ret )
 800ddce:	2314      	movs	r3, #20
 800ddd0:	18fb      	adds	r3, r7, r3
 800ddd2:	881b      	ldrh	r3, [r3, #0]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d113      	bne.n	800de00 <rfalSt25tbPollerDoCollisionResolution+0x12e>
            {
                (*devCnt)++;
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	781b      	ldrb	r3, [r3, #0]
 800dddc:	3301      	adds	r3, #1
 800ddde:	b2da      	uxtb	r2, r3
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	701a      	strb	r2, [r3, #0]
 800dde4:	e00c      	b.n	800de00 <rfalSt25tbPollerDoCollisionResolution+0x12e>
            }
        }
        else if( (ret == RFAL_ERR_CRC) || (ret == RFAL_ERR_FRAMING) )
 800dde6:	2214      	movs	r2, #20
 800dde8:	18bb      	adds	r3, r7, r2
 800ddea:	881b      	ldrh	r3, [r3, #0]
 800ddec:	2b15      	cmp	r3, #21
 800ddee:	d003      	beq.n	800ddf8 <rfalSt25tbPollerDoCollisionResolution+0x126>
 800ddf0:	18bb      	adds	r3, r7, r2
 800ddf2:	881b      	ldrh	r3, [r3, #0]
 800ddf4:	2b09      	cmp	r3, #9
 800ddf6:	d103      	bne.n	800de00 <rfalSt25tbPollerDoCollisionResolution+0x12e>
        {
            col = true;
 800ddf8:	2313      	movs	r3, #19
 800ddfa:	18fb      	adds	r3, r7, r3
 800ddfc:	2201      	movs	r2, #1
 800ddfe:	701a      	strb	r2, [r3, #0]
        else
        {
            /* MISRA 15.7 - Empty else */
        }
        
        if( *devCnt >= devLimit )
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	781b      	ldrb	r3, [r3, #0]
 800de04:	220f      	movs	r2, #15
 800de06:	18ba      	adds	r2, r7, r2
 800de08:	7812      	ldrb	r2, [r2, #0]
 800de0a:	429a      	cmp	r2, r3
 800de0c:	d90c      	bls.n	800de28 <rfalSt25tbPollerDoCollisionResolution+0x156>
    for(i = 0; i < RFAL_ST25TB_SLOTS; i++)
 800de0e:	2117      	movs	r1, #23
 800de10:	187b      	adds	r3, r7, r1
 800de12:	781a      	ldrb	r2, [r3, #0]
 800de14:	187b      	adds	r3, r7, r1
 800de16:	3201      	adds	r2, #1
 800de18:	701a      	strb	r2, [r3, #0]
 800de1a:	2317      	movs	r3, #23
 800de1c:	18fb      	adds	r3, r7, r3
 800de1e:	781b      	ldrb	r3, [r3, #0]
 800de20:	2b0f      	cmp	r3, #15
 800de22:	d800      	bhi.n	800de26 <rfalSt25tbPollerDoCollisionResolution+0x154>
 800de24:	e767      	b.n	800dcf6 <rfalSt25tbPollerDoCollisionResolution+0x24>
 800de26:	e000      	b.n	800de2a <rfalSt25tbPollerDoCollisionResolution+0x158>
        {
            break;
 800de28:	46c0      	nop			@ (mov r8, r8)
        }
    }
    return col;
 800de2a:	2313      	movs	r3, #19
 800de2c:	18fb      	adds	r3, r7, r3
 800de2e:	781b      	ldrb	r3, [r3, #0]
}
 800de30:	0018      	movs	r0, r3
 800de32:	46bd      	mov	sp, r7
 800de34:	b007      	add	sp, #28
 800de36:	bd90      	pop	{r4, r7, pc}

0800de38 <rfalSt25tbPollerInitialize>:
******************************************************************************
*/

/*******************************************************************************/
ReturnCode rfalSt25tbPollerInitialize( void )
{
 800de38:	b580      	push	{r7, lr}
 800de3a:	af00      	add	r7, sp, #0
    return rfalNfcbPollerInitialize();
 800de3c:	f7ff f854 	bl	800cee8 <rfalNfcbPollerInitialize>
 800de40:	0003      	movs	r3, r0
}
 800de42:	0018      	movs	r0, r3
 800de44:	46bd      	mov	sp, r7
 800de46:	bd80      	pop	{r7, pc}

0800de48 <rfalSt25tbPollerCheckPresence>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerCheckPresence( uint8_t *chipId )
{
 800de48:	b5b0      	push	{r4, r5, r7, lr}
 800de4a:	b084      	sub	sp, #16
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	6078      	str	r0, [r7, #4]
    ReturnCode ret;
    uint8_t    chipIdRes;

    chipIdRes = 0x00;
 800de50:	210d      	movs	r1, #13
 800de52:	187b      	adds	r3, r7, r1
 800de54:	2200      	movs	r2, #0
 800de56:	701a      	strb	r2, [r3, #0]
   
    /* Send Initiate Request */
    ret = rfalSt25tbPollerInitiate( &chipIdRes );
 800de58:	250e      	movs	r5, #14
 800de5a:	197c      	adds	r4, r7, r5
 800de5c:	187b      	adds	r3, r7, r1
 800de5e:	0018      	movs	r0, r3
 800de60:	f000 f81c 	bl	800de9c <rfalSt25tbPollerInitiate>
 800de64:	0003      	movs	r3, r0
 800de66:	8023      	strh	r3, [r4, #0]
    
    /*  Check if a transmission error was detected */
    if( (ret == RFAL_ERR_CRC) || (ret == RFAL_ERR_FRAMING) )
 800de68:	197b      	adds	r3, r7, r5
 800de6a:	881b      	ldrh	r3, [r3, #0]
 800de6c:	2b15      	cmp	r3, #21
 800de6e:	d003      	beq.n	800de78 <rfalSt25tbPollerCheckPresence+0x30>
 800de70:	197b      	adds	r3, r7, r5
 800de72:	881b      	ldrh	r3, [r3, #0]
 800de74:	2b09      	cmp	r3, #9
 800de76:	d101      	bne.n	800de7c <rfalSt25tbPollerCheckPresence+0x34>
    {
        return RFAL_ERR_NONE;
 800de78:	2300      	movs	r3, #0
 800de7a:	e00a      	b.n	800de92 <rfalSt25tbPollerCheckPresence+0x4a>
    }
    
    /* Copy chip ID if requested */
    if( chipId != NULL )
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d004      	beq.n	800de8c <rfalSt25tbPollerCheckPresence+0x44>
    {
        *chipId = chipIdRes;
 800de82:	230d      	movs	r3, #13
 800de84:	18fb      	adds	r3, r7, r3
 800de86:	781a      	ldrb	r2, [r3, #0]
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	701a      	strb	r2, [r3, #0]
    }
    
    return ret;
 800de8c:	230e      	movs	r3, #14
 800de8e:	18fb      	adds	r3, r7, r3
 800de90:	881b      	ldrh	r3, [r3, #0]
}
 800de92:	0018      	movs	r0, r3
 800de94:	46bd      	mov	sp, r7
 800de96:	b004      	add	sp, #16
 800de98:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800de9c <rfalSt25tbPollerInitiate>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerInitiate( uint8_t *chipId )
{
 800de9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800de9e:	b08b      	sub	sp, #44	@ 0x2c
 800dea0:	af04      	add	r7, sp, #16
 800dea2:	6078      	str	r0, [r7, #4]
    uint16_t              rxLen;
    rfalSt25tbInitiateReq initiateReq;
    uint8_t               rxBuf[RFAL_ST25TB_CHIP_ID_LEN + RFAL_ST25TB_CRC_LEN]; /* In case we receive less data that CRC, RF layer will not remove the CRC from buffer */
    
    /* Compute Initiate Request */
    initiateReq.cmd1   = RFAL_ST25TB_INITIATE_CMD1;
 800dea4:	2110      	movs	r1, #16
 800dea6:	187b      	adds	r3, r7, r1
 800dea8:	2206      	movs	r2, #6
 800deaa:	701a      	strb	r2, [r3, #0]
    initiateReq.cmd2   = RFAL_ST25TB_INITIATE_CMD2;
 800deac:	187b      	adds	r3, r7, r1
 800deae:	2200      	movs	r2, #0
 800deb0:	705a      	strb	r2, [r3, #1]
    
    /* Send Initiate Request */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&initiateReq, sizeof(rfalSt25tbInitiateReq), (uint8_t*)rxBuf, sizeof(rxBuf), &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ST25TB_FWT );
 800deb2:	2516      	movs	r5, #22
 800deb4:	197c      	adds	r4, r7, r5
 800deb6:	230c      	movs	r3, #12
 800deb8:	18fa      	adds	r2, r7, r3
 800deba:	1878      	adds	r0, r7, r1
 800debc:	4b12      	ldr	r3, [pc, #72]	@ (800df08 <rfalSt25tbPollerInitiate+0x6c>)
 800debe:	9302      	str	r3, [sp, #8]
 800dec0:	2300      	movs	r3, #0
 800dec2:	9301      	str	r3, [sp, #4]
 800dec4:	2614      	movs	r6, #20
 800dec6:	19bb      	adds	r3, r7, r6
 800dec8:	9300      	str	r3, [sp, #0]
 800deca:	2303      	movs	r3, #3
 800decc:	2102      	movs	r1, #2
 800dece:	f7f3 fd14 	bl	80018fa <rfalTransceiveBlockingTxRx>
 800ded2:	0003      	movs	r3, r0
 800ded4:	8023      	strh	r3, [r4, #0]
    
    /* Check for valid Select Response   */
    if( (ret == RFAL_ERR_NONE) && (rxLen != RFAL_ST25TB_CHIP_ID_LEN) )
 800ded6:	197b      	adds	r3, r7, r5
 800ded8:	881b      	ldrh	r3, [r3, #0]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d105      	bne.n	800deea <rfalSt25tbPollerInitiate+0x4e>
 800dede:	19bb      	adds	r3, r7, r6
 800dee0:	881b      	ldrh	r3, [r3, #0]
 800dee2:	2b01      	cmp	r3, #1
 800dee4:	d001      	beq.n	800deea <rfalSt25tbPollerInitiate+0x4e>
    {
        return RFAL_ERR_PROTO;
 800dee6:	230b      	movs	r3, #11
 800dee8:	e00a      	b.n	800df00 <rfalSt25tbPollerInitiate+0x64>
    }
    
    /* Copy chip ID if requested */
    if( chipId != NULL )
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	2b00      	cmp	r3, #0
 800deee:	d004      	beq.n	800defa <rfalSt25tbPollerInitiate+0x5e>
    {
        *chipId = *rxBuf;
 800def0:	230c      	movs	r3, #12
 800def2:	18fb      	adds	r3, r7, r3
 800def4:	781a      	ldrb	r2, [r3, #0]
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	701a      	strb	r2, [r3, #0]
    }
    
    return ret;
 800defa:	2316      	movs	r3, #22
 800defc:	18fb      	adds	r3, r7, r3
 800defe:	881b      	ldrh	r3, [r3, #0]
}
 800df00:	0018      	movs	r0, r3
 800df02:	46bd      	mov	sp, r7
 800df04:	b007      	add	sp, #28
 800df06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df08:	0000106d 	.word	0x0000106d

0800df0c <rfalSt25tbPollerPcall>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerPcall( uint8_t *chipId )
{
 800df0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df0e:	b089      	sub	sp, #36	@ 0x24
 800df10:	af04      	add	r7, sp, #16
 800df12:	6078      	str	r0, [r7, #4]
    ReturnCode         ret;
    uint16_t           rxLen;
    rfalSt25tbPcallReq pcallReq;

    /* Compute Pcal16 Request */
    pcallReq.cmd1   = RFAL_ST25TB_PCALL_CMD1;
 800df14:	2108      	movs	r1, #8
 800df16:	187b      	adds	r3, r7, r1
 800df18:	2206      	movs	r2, #6
 800df1a:	701a      	strb	r2, [r3, #0]
    pcallReq.cmd2   = RFAL_ST25TB_PCALL_CMD2;
 800df1c:	187b      	adds	r3, r7, r1
 800df1e:	2204      	movs	r2, #4
 800df20:	705a      	strb	r2, [r3, #1]
    
    /* Send Pcal16 Request */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&pcallReq, sizeof(rfalSt25tbPcallReq), (uint8_t*)chipId, RFAL_ST25TB_CHIP_ID_LEN, &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ST25TB_FWT );
 800df22:	250e      	movs	r5, #14
 800df24:	197c      	adds	r4, r7, r5
 800df26:	687a      	ldr	r2, [r7, #4]
 800df28:	1878      	adds	r0, r7, r1
 800df2a:	4b0f      	ldr	r3, [pc, #60]	@ (800df68 <rfalSt25tbPollerPcall+0x5c>)
 800df2c:	9302      	str	r3, [sp, #8]
 800df2e:	2300      	movs	r3, #0
 800df30:	9301      	str	r3, [sp, #4]
 800df32:	260c      	movs	r6, #12
 800df34:	19bb      	adds	r3, r7, r6
 800df36:	9300      	str	r3, [sp, #0]
 800df38:	2301      	movs	r3, #1
 800df3a:	2102      	movs	r1, #2
 800df3c:	f7f3 fcdd 	bl	80018fa <rfalTransceiveBlockingTxRx>
 800df40:	0003      	movs	r3, r0
 800df42:	8023      	strh	r3, [r4, #0]
    
    /* Check for valid Select Response   */
    if( (ret == RFAL_ERR_NONE) && (rxLen != RFAL_ST25TB_CHIP_ID_LEN) )
 800df44:	197b      	adds	r3, r7, r5
 800df46:	881b      	ldrh	r3, [r3, #0]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d105      	bne.n	800df58 <rfalSt25tbPollerPcall+0x4c>
 800df4c:	19bb      	adds	r3, r7, r6
 800df4e:	881b      	ldrh	r3, [r3, #0]
 800df50:	2b01      	cmp	r3, #1
 800df52:	d001      	beq.n	800df58 <rfalSt25tbPollerPcall+0x4c>
    {
        return RFAL_ERR_PROTO;
 800df54:	230b      	movs	r3, #11
 800df56:	e002      	b.n	800df5e <rfalSt25tbPollerPcall+0x52>
    }
    
    return ret;
 800df58:	230e      	movs	r3, #14
 800df5a:	18fb      	adds	r3, r7, r3
 800df5c:	881b      	ldrh	r3, [r3, #0]
}
 800df5e:	0018      	movs	r0, r3
 800df60:	46bd      	mov	sp, r7
 800df62:	b005      	add	sp, #20
 800df64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df66:	46c0      	nop			@ (mov r8, r8)
 800df68:	0000106d 	.word	0x0000106d

0800df6c <rfalSt25tbPollerSlotMarker>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerSlotMarker( uint8_t slotNum, uint8_t *chipIdRes )
{
 800df6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df6e:	b089      	sub	sp, #36	@ 0x24
 800df70:	af04      	add	r7, sp, #16
 800df72:	0002      	movs	r2, r0
 800df74:	6039      	str	r1, [r7, #0]
 800df76:	1dfb      	adds	r3, r7, #7
 800df78:	701a      	strb	r2, [r3, #0]
    ReturnCode ret;
    uint16_t   rxLen;
    uint8_t    slotMarker;

    if( (slotNum == 0U) || (slotNum > 15U) )
 800df7a:	1dfb      	adds	r3, r7, #7
 800df7c:	781b      	ldrb	r3, [r3, #0]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d003      	beq.n	800df8a <rfalSt25tbPollerSlotMarker+0x1e>
 800df82:	1dfb      	adds	r3, r7, #7
 800df84:	781b      	ldrb	r3, [r3, #0]
 800df86:	2b0f      	cmp	r3, #15
 800df88:	d901      	bls.n	800df8e <rfalSt25tbPollerSlotMarker+0x22>
    {
        return RFAL_ERR_PARAM;
 800df8a:	2307      	movs	r3, #7
 800df8c:	e027      	b.n	800dfde <rfalSt25tbPollerSlotMarker+0x72>
    }
    
    /* Compute SlotMarker */
    slotMarker = ( ((slotNum & RFAL_ST25TB_SLOTNUM_MASK) << RFAL_ST25TB_SLOTNUM_SHIFT) | RFAL_ST25TB_PCALL_CMD1 );
 800df8e:	1dfb      	adds	r3, r7, #7
 800df90:	781b      	ldrb	r3, [r3, #0]
 800df92:	011b      	lsls	r3, r3, #4
 800df94:	b2db      	uxtb	r3, r3
 800df96:	2206      	movs	r2, #6
 800df98:	4313      	orrs	r3, r2
 800df9a:	b2da      	uxtb	r2, r3
 800df9c:	210b      	movs	r1, #11
 800df9e:	187b      	adds	r3, r7, r1
 800dfa0:	701a      	strb	r2, [r3, #0]
    
    
    /* Send SlotMarker */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&slotMarker, RFAL_ST25TB_CMD_LEN, (uint8_t*)chipIdRes, RFAL_ST25TB_CHIP_ID_LEN, &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ST25TB_FWT );
 800dfa2:	250e      	movs	r5, #14
 800dfa4:	197c      	adds	r4, r7, r5
 800dfa6:	683a      	ldr	r2, [r7, #0]
 800dfa8:	1878      	adds	r0, r7, r1
 800dfaa:	4b0f      	ldr	r3, [pc, #60]	@ (800dfe8 <rfalSt25tbPollerSlotMarker+0x7c>)
 800dfac:	9302      	str	r3, [sp, #8]
 800dfae:	2300      	movs	r3, #0
 800dfb0:	9301      	str	r3, [sp, #4]
 800dfb2:	260c      	movs	r6, #12
 800dfb4:	19bb      	adds	r3, r7, r6
 800dfb6:	9300      	str	r3, [sp, #0]
 800dfb8:	2301      	movs	r3, #1
 800dfba:	2101      	movs	r1, #1
 800dfbc:	f7f3 fc9d 	bl	80018fa <rfalTransceiveBlockingTxRx>
 800dfc0:	0003      	movs	r3, r0
 800dfc2:	8023      	strh	r3, [r4, #0]
    
    /* Check for valid ChipID Response   */
    if( (ret == RFAL_ERR_NONE) && (rxLen != RFAL_ST25TB_CHIP_ID_LEN) )
 800dfc4:	197b      	adds	r3, r7, r5
 800dfc6:	881b      	ldrh	r3, [r3, #0]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d105      	bne.n	800dfd8 <rfalSt25tbPollerSlotMarker+0x6c>
 800dfcc:	19bb      	adds	r3, r7, r6
 800dfce:	881b      	ldrh	r3, [r3, #0]
 800dfd0:	2b01      	cmp	r3, #1
 800dfd2:	d001      	beq.n	800dfd8 <rfalSt25tbPollerSlotMarker+0x6c>
    {
        return RFAL_ERR_PROTO;
 800dfd4:	230b      	movs	r3, #11
 800dfd6:	e002      	b.n	800dfde <rfalSt25tbPollerSlotMarker+0x72>
    }
    
    return ret;
 800dfd8:	230e      	movs	r3, #14
 800dfda:	18fb      	adds	r3, r7, r3
 800dfdc:	881b      	ldrh	r3, [r3, #0]
}
 800dfde:	0018      	movs	r0, r3
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	b005      	add	sp, #20
 800dfe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dfe6:	46c0      	nop			@ (mov r8, r8)
 800dfe8:	0000106d 	.word	0x0000106d

0800dfec <rfalSt25tbPollerSelect>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerSelect( uint8_t chipId )
{
 800dfec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dfee:	b08b      	sub	sp, #44	@ 0x2c
 800dff0:	af04      	add	r7, sp, #16
 800dff2:	0002      	movs	r2, r0
 800dff4:	1dfb      	adds	r3, r7, #7
 800dff6:	701a      	strb	r2, [r3, #0]
    uint16_t            rxLen;    
    rfalSt25tbSelectReq selectReq;
    uint8_t             chipIdRes;

    /* Compute Select Request */
    selectReq.cmd    = RFAL_ST25TB_SELECT_CMD;
 800dff8:	2110      	movs	r1, #16
 800dffa:	187b      	adds	r3, r7, r1
 800dffc:	220e      	movs	r2, #14
 800dffe:	701a      	strb	r2, [r3, #0]
    selectReq.chipId = chipId;
 800e000:	187b      	adds	r3, r7, r1
 800e002:	1dfa      	adds	r2, r7, #7
 800e004:	7812      	ldrb	r2, [r2, #0]
 800e006:	705a      	strb	r2, [r3, #1]
    
    /* Send Select Request */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&selectReq, sizeof(rfalSt25tbSelectReq), (uint8_t*)&chipIdRes, RFAL_ST25TB_CHIP_ID_LEN, &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ST25TB_FWT );
 800e008:	2516      	movs	r5, #22
 800e00a:	197c      	adds	r4, r7, r5
 800e00c:	260f      	movs	r6, #15
 800e00e:	19ba      	adds	r2, r7, r6
 800e010:	1878      	adds	r0, r7, r1
 800e012:	4b12      	ldr	r3, [pc, #72]	@ (800e05c <rfalSt25tbPollerSelect+0x70>)
 800e014:	9302      	str	r3, [sp, #8]
 800e016:	2300      	movs	r3, #0
 800e018:	9301      	str	r3, [sp, #4]
 800e01a:	2314      	movs	r3, #20
 800e01c:	18fb      	adds	r3, r7, r3
 800e01e:	9300      	str	r3, [sp, #0]
 800e020:	2301      	movs	r3, #1
 800e022:	2102      	movs	r1, #2
 800e024:	f7f3 fc69 	bl	80018fa <rfalTransceiveBlockingTxRx>
 800e028:	0003      	movs	r3, r0
 800e02a:	8023      	strh	r3, [r4, #0]
    
    /* Check for valid Select Response   */
    if( (ret == RFAL_ERR_NONE) && ((rxLen != RFAL_ST25TB_CHIP_ID_LEN) || (chipIdRes != chipId)) )
 800e02c:	197b      	adds	r3, r7, r5
 800e02e:	881b      	ldrh	r3, [r3, #0]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d10c      	bne.n	800e04e <rfalSt25tbPollerSelect+0x62>
 800e034:	2314      	movs	r3, #20
 800e036:	18fb      	adds	r3, r7, r3
 800e038:	881b      	ldrh	r3, [r3, #0]
 800e03a:	2b01      	cmp	r3, #1
 800e03c:	d105      	bne.n	800e04a <rfalSt25tbPollerSelect+0x5e>
 800e03e:	19bb      	adds	r3, r7, r6
 800e040:	781b      	ldrb	r3, [r3, #0]
 800e042:	1dfa      	adds	r2, r7, #7
 800e044:	7812      	ldrb	r2, [r2, #0]
 800e046:	429a      	cmp	r2, r3
 800e048:	d001      	beq.n	800e04e <rfalSt25tbPollerSelect+0x62>
    {
        return RFAL_ERR_PROTO;
 800e04a:	230b      	movs	r3, #11
 800e04c:	e002      	b.n	800e054 <rfalSt25tbPollerSelect+0x68>
    }
    
    return ret;
 800e04e:	2316      	movs	r3, #22
 800e050:	18fb      	adds	r3, r7, r3
 800e052:	881b      	ldrh	r3, [r3, #0]
}
 800e054:	0018      	movs	r0, r3
 800e056:	46bd      	mov	sp, r7
 800e058:	b007      	add	sp, #28
 800e05a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e05c:	0000106d 	.word	0x0000106d

0800e060 <rfalSt25tbPollerGetUID>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerGetUID( rfalSt25tbUID *UID )
{
 800e060:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e062:	b089      	sub	sp, #36	@ 0x24
 800e064:	af04      	add	r7, sp, #16
 800e066:	6078      	str	r0, [r7, #4]
    uint16_t   rxLen;
    uint8_t    getUidReq;
    

    /* Compute Get UID Request */
    getUidReq = RFAL_ST25TB_GET_UID_CMD;
 800e068:	210b      	movs	r1, #11
 800e06a:	187b      	adds	r3, r7, r1
 800e06c:	220b      	movs	r2, #11
 800e06e:	701a      	strb	r2, [r3, #0]
    
    /* Send Select Request */
    ret = rfalTransceiveBlockingTxRx( (uint8_t*)&getUidReq, RFAL_ST25TB_CMD_LEN, (uint8_t*)UID, sizeof(rfalSt25tbUID), &rxLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_ST25TB_FWT );
 800e070:	250e      	movs	r5, #14
 800e072:	197c      	adds	r4, r7, r5
 800e074:	687a      	ldr	r2, [r7, #4]
 800e076:	1878      	adds	r0, r7, r1
 800e078:	4b0e      	ldr	r3, [pc, #56]	@ (800e0b4 <rfalSt25tbPollerGetUID+0x54>)
 800e07a:	9302      	str	r3, [sp, #8]
 800e07c:	2300      	movs	r3, #0
 800e07e:	9301      	str	r3, [sp, #4]
 800e080:	260c      	movs	r6, #12
 800e082:	19bb      	adds	r3, r7, r6
 800e084:	9300      	str	r3, [sp, #0]
 800e086:	2308      	movs	r3, #8
 800e088:	2101      	movs	r1, #1
 800e08a:	f7f3 fc36 	bl	80018fa <rfalTransceiveBlockingTxRx>
 800e08e:	0003      	movs	r3, r0
 800e090:	8023      	strh	r3, [r4, #0]
    
    /* Check for valid UID Response */
    if( (ret == RFAL_ERR_NONE) && (rxLen != RFAL_ST25TB_UID_LEN) )
 800e092:	197b      	adds	r3, r7, r5
 800e094:	881b      	ldrh	r3, [r3, #0]
 800e096:	2b00      	cmp	r3, #0
 800e098:	d105      	bne.n	800e0a6 <rfalSt25tbPollerGetUID+0x46>
 800e09a:	19bb      	adds	r3, r7, r6
 800e09c:	881b      	ldrh	r3, [r3, #0]
 800e09e:	2b08      	cmp	r3, #8
 800e0a0:	d001      	beq.n	800e0a6 <rfalSt25tbPollerGetUID+0x46>
    {
        return RFAL_ERR_PROTO;
 800e0a2:	230b      	movs	r3, #11
 800e0a4:	e002      	b.n	800e0ac <rfalSt25tbPollerGetUID+0x4c>
    }
    
    return ret;
 800e0a6:	230e      	movs	r3, #14
 800e0a8:	18fb      	adds	r3, r7, r3
 800e0aa:	881b      	ldrh	r3, [r3, #0]
}
 800e0ac:	0018      	movs	r0, r3
 800e0ae:	46bd      	mov	sp, r7
 800e0b0:	b005      	add	sp, #20
 800e0b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e0b4:	0000106d 	.word	0x0000106d

0800e0b8 <rfalSt25tbPollerCollisionResolution>:


/*******************************************************************************/
ReturnCode rfalSt25tbPollerCollisionResolution( uint8_t devLimit, rfalSt25tbListenDevice *st25tbDevList, uint8_t *devCnt )
{
 800e0b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e0ba:	b087      	sub	sp, #28
 800e0bc:	af00      	add	r7, sp, #0
 800e0be:	60b9      	str	r1, [r7, #8]
 800e0c0:	607a      	str	r2, [r7, #4]
 800e0c2:	210f      	movs	r1, #15
 800e0c4:	187b      	adds	r3, r7, r1
 800e0c6:	1c02      	adds	r2, r0, #0
 800e0c8:	701a      	strb	r2, [r3, #0]
    
    uint8_t    chipId;
    ReturnCode ret;
    bool       detected;  /* collision or device was detected */
    
    if( (st25tbDevList == NULL) || (devCnt == NULL) || (devLimit == 0U) )
 800e0ca:	68bb      	ldr	r3, [r7, #8]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d006      	beq.n	800e0de <rfalSt25tbPollerCollisionResolution+0x26>
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d003      	beq.n	800e0de <rfalSt25tbPollerCollisionResolution+0x26>
 800e0d6:	187b      	adds	r3, r7, r1
 800e0d8:	781b      	ldrb	r3, [r3, #0]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d101      	bne.n	800e0e2 <rfalSt25tbPollerCollisionResolution+0x2a>
    {
        return RFAL_ERR_PARAM;
 800e0de:	2307      	movs	r3, #7
 800e0e0:	e071      	b.n	800e1c6 <rfalSt25tbPollerCollisionResolution+0x10e>
    }
    
    *devCnt = 0;
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	2200      	movs	r2, #0
 800e0e6:	701a      	strb	r2, [r3, #0]
    
    /* Step 1: Send Initiate */
    ret = rfalSt25tbPollerInitiate( &chipId );
 800e0e8:	2516      	movs	r5, #22
 800e0ea:	197c      	adds	r4, r7, r5
 800e0ec:	2614      	movs	r6, #20
 800e0ee:	19bb      	adds	r3, r7, r6
 800e0f0:	0018      	movs	r0, r3
 800e0f2:	f7ff fed3 	bl	800de9c <rfalSt25tbPollerInitiate>
 800e0f6:	0003      	movs	r3, r0
 800e0f8:	8023      	strh	r3, [r4, #0]
    if( ret == RFAL_ERR_NONE )
 800e0fa:	0029      	movs	r1, r5
 800e0fc:	187b      	adds	r3, r7, r1
 800e0fe:	881b      	ldrh	r3, [r3, #0]
 800e100:	2b00      	cmp	r3, #0
 800e102:	d142      	bne.n	800e18a <rfalSt25tbPollerCollisionResolution+0xd2>
    {
        /* If only 1 answer is detected */
        st25tbDevList[*devCnt].chipID       = chipId;
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	781b      	ldrb	r3, [r3, #0]
 800e108:	001a      	movs	r2, r3
 800e10a:	0013      	movs	r3, r2
 800e10c:	009b      	lsls	r3, r3, #2
 800e10e:	189b      	adds	r3, r3, r2
 800e110:	005b      	lsls	r3, r3, #1
 800e112:	001a      	movs	r2, r3
 800e114:	68bb      	ldr	r3, [r7, #8]
 800e116:	189b      	adds	r3, r3, r2
 800e118:	19ba      	adds	r2, r7, r6
 800e11a:	7812      	ldrb	r2, [r2, #0]
 800e11c:	701a      	strb	r2, [r3, #0]
        st25tbDevList[*devCnt].isDeselected = false;
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	781b      	ldrb	r3, [r3, #0]
 800e122:	001a      	movs	r2, r3
 800e124:	0013      	movs	r3, r2
 800e126:	009b      	lsls	r3, r3, #2
 800e128:	189b      	adds	r3, r3, r2
 800e12a:	005b      	lsls	r3, r3, #1
 800e12c:	001a      	movs	r2, r3
 800e12e:	68bb      	ldr	r3, [r7, #8]
 800e130:	189b      	adds	r3, r3, r2
 800e132:	2200      	movs	r2, #0
 800e134:	725a      	strb	r2, [r3, #9]
        
        /* Retrieve its UID and keep it Selected*/
        ret = rfalSt25tbPollerSelect( chipId );
 800e136:	19bb      	adds	r3, r7, r6
 800e138:	781b      	ldrb	r3, [r3, #0]
 800e13a:	000d      	movs	r5, r1
 800e13c:	187c      	adds	r4, r7, r1
 800e13e:	0018      	movs	r0, r3
 800e140:	f7ff ff54 	bl	800dfec <rfalSt25tbPollerSelect>
 800e144:	0003      	movs	r3, r0
 800e146:	8023      	strh	r3, [r4, #0]
        
        if( RFAL_ERR_NONE == ret )
 800e148:	0029      	movs	r1, r5
 800e14a:	187b      	adds	r3, r7, r1
 800e14c:	881b      	ldrh	r3, [r3, #0]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d110      	bne.n	800e174 <rfalSt25tbPollerCollisionResolution+0xbc>
        {
            ret = rfalSt25tbPollerGetUID( &st25tbDevList[*devCnt].UID );
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	781b      	ldrb	r3, [r3, #0]
 800e156:	001a      	movs	r2, r3
 800e158:	0013      	movs	r3, r2
 800e15a:	009b      	lsls	r3, r3, #2
 800e15c:	189b      	adds	r3, r3, r2
 800e15e:	005b      	lsls	r3, r3, #1
 800e160:	001a      	movs	r2, r3
 800e162:	68bb      	ldr	r3, [r7, #8]
 800e164:	189b      	adds	r3, r3, r2
 800e166:	3301      	adds	r3, #1
 800e168:	187c      	adds	r4, r7, r1
 800e16a:	0018      	movs	r0, r3
 800e16c:	f7ff ff78 	bl	800e060 <rfalSt25tbPollerGetUID>
 800e170:	0003      	movs	r3, r0
 800e172:	8023      	strh	r3, [r4, #0]
        }
        
        if( RFAL_ERR_NONE == ret )
 800e174:	2316      	movs	r3, #22
 800e176:	18fb      	adds	r3, r7, r3
 800e178:	881b      	ldrh	r3, [r3, #0]
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d105      	bne.n	800e18a <rfalSt25tbPollerCollisionResolution+0xd2>
        {
            (*devCnt)++;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	781b      	ldrb	r3, [r3, #0]
 800e182:	3301      	adds	r3, #1
 800e184:	b2da      	uxtb	r2, r3
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	701a      	strb	r2, [r3, #0]
        }
    }
    /* Always proceed to Pcall16 anticollision as phase differences of tags can lead to no tag recognized, even if there is one */
    if( *devCnt < devLimit )
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	781b      	ldrb	r3, [r3, #0]
 800e18e:	220f      	movs	r2, #15
 800e190:	18ba      	adds	r2, r7, r2
 800e192:	7812      	ldrb	r2, [r2, #0]
 800e194:	429a      	cmp	r2, r3
 800e196:	d915      	bls.n	800e1c4 <rfalSt25tbPollerCollisionResolution+0x10c>
    {
        /* Multiple device responses */
        do
        {
            detected = rfalSt25tbPollerDoCollisionResolution( devLimit, st25tbDevList, devCnt );
 800e198:	2515      	movs	r5, #21
 800e19a:	197c      	adds	r4, r7, r5
 800e19c:	687a      	ldr	r2, [r7, #4]
 800e19e:	68b9      	ldr	r1, [r7, #8]
 800e1a0:	260f      	movs	r6, #15
 800e1a2:	19bb      	adds	r3, r7, r6
 800e1a4:	781b      	ldrb	r3, [r3, #0]
 800e1a6:	0018      	movs	r0, r3
 800e1a8:	f7ff fd93 	bl	800dcd2 <rfalSt25tbPollerDoCollisionResolution>
 800e1ac:	0003      	movs	r3, r0
 800e1ae:	7023      	strb	r3, [r4, #0]
        }
        while( (detected == true) && (*devCnt < devLimit) );
 800e1b0:	197b      	adds	r3, r7, r5
 800e1b2:	781b      	ldrb	r3, [r3, #0]
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	d005      	beq.n	800e1c4 <rfalSt25tbPollerCollisionResolution+0x10c>
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	781b      	ldrb	r3, [r3, #0]
 800e1bc:	19ba      	adds	r2, r7, r6
 800e1be:	7812      	ldrb	r2, [r2, #0]
 800e1c0:	429a      	cmp	r2, r3
 800e1c2:	d8e9      	bhi.n	800e198 <rfalSt25tbPollerCollisionResolution+0xe0>
    }

    return RFAL_ERR_NONE;
 800e1c4:	2300      	movs	r3, #0
}
 800e1c6:	0018      	movs	r0, r3
 800e1c8:	46bd      	mov	sp, r7
 800e1ca:	b007      	add	sp, #28
 800e1cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800e1d0 <rfalT1TPollerInitialize>:
* GLOBAL FUNCTIONS
******************************************************************************
*/

ReturnCode rfalT1TPollerInitialize( void )
{
 800e1d0:	b590      	push	{r4, r7, lr}
 800e1d2:	b083      	sub	sp, #12
 800e1d4:	af00      	add	r7, sp, #0
    ReturnCode ret;
    
    RFAL_EXIT_ON_ERR(ret, rfalSetMode( RFAL_MODE_POLL_NFCA_T1T, RFAL_BR_106, RFAL_BR_106 ) );
 800e1d6:	1dbc      	adds	r4, r7, #6
 800e1d8:	2200      	movs	r2, #0
 800e1da:	2100      	movs	r1, #0
 800e1dc:	2002      	movs	r0, #2
 800e1de:	f7f2 ff03 	bl	8000fe8 <rfalSetMode>
 800e1e2:	0003      	movs	r3, r0
 800e1e4:	8023      	strh	r3, [r4, #0]
 800e1e6:	1dbb      	adds	r3, r7, #6
 800e1e8:	881b      	ldrh	r3, [r3, #0]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d002      	beq.n	800e1f4 <rfalT1TPollerInitialize+0x24>
 800e1ee:	1dbb      	adds	r3, r7, #6
 800e1f0:	881b      	ldrh	r3, [r3, #0]
 800e1f2:	e00f      	b.n	800e214 <rfalT1TPollerInitialize+0x44>
    rfalSetErrorHandling( RFAL_ERRORHANDLING_NONE );
 800e1f4:	2000      	movs	r0, #0
 800e1f6:	f7f3 f917 	bl	8001428 <rfalSetErrorHandling>
    
    rfalSetGT( RFAL_GT_NONE );                          /* T1T should only be initialized after NFC-A mode, therefore the GT has been fulfilled */ 
 800e1fa:	2000      	movs	r0, #0
 800e1fc:	f7f3 f968 	bl	80014d0 <rfalSetGT>
    rfalSetFDTListen( RFAL_FDT_LISTEN_NFCA_POLLER );    /* T1T uses NFC-A FDT Listen with n=9   Digital 1.1  10.7.2                             */
 800e200:	4b06      	ldr	r3, [pc, #24]	@ (800e21c <rfalT1TPollerInitialize+0x4c>)
 800e202:	0018      	movs	r0, r3
 800e204:	f7f3 f950 	bl	80014a8 <rfalSetFDTListen>
    rfalSetFDTPoll( RFAL_FDT_POLL_NFCA_T1T_POLLER );
 800e208:	23c0      	movs	r3, #192	@ 0xc0
 800e20a:	005b      	lsls	r3, r3, #1
 800e20c:	0018      	movs	r0, r3
 800e20e:	f7f3 f92d 	bl	800146c <rfalSetFDTPoll>
    
    return RFAL_ERR_NONE;
 800e212:	2300      	movs	r3, #0
}
 800e214:	0018      	movs	r0, r3
 800e216:	46bd      	mov	sp, r7
 800e218:	b003      	add	sp, #12
 800e21a:	bd90      	pop	{r4, r7, pc}
 800e21c:	00000494 	.word	0x00000494

0800e220 <rfalT1TPollerRid>:


/*******************************************************************************/
ReturnCode rfalT1TPollerRid( rfalT1TRidRes *ridRes )
{
 800e220:	b5b0      	push	{r4, r5, r7, lr}
 800e222:	b08a      	sub	sp, #40	@ 0x28
 800e224:	af04      	add	r7, sp, #16
 800e226:	6078      	str	r0, [r7, #4]
    ReturnCode     ret;
    rfalT1TRidReq  ridReq;
    uint16_t       rcvdLen;
    
    if( ridRes == NULL )
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d101      	bne.n	800e232 <rfalT1TPollerRid+0x12>
    {
        return RFAL_ERR_PARAM;
 800e22e:	2307      	movs	r3, #7
 800e230:	e031      	b.n	800e296 <rfalT1TPollerRid+0x76>
    }
    
    /* Compute RID command and set Undefined Values to 0x00    Digital 1.1 10.6.1 */
    RFAL_MEMSET( &ridReq, 0x00, sizeof(rfalT1TRidReq) );
 800e232:	240c      	movs	r4, #12
 800e234:	193b      	adds	r3, r7, r4
 800e236:	2207      	movs	r2, #7
 800e238:	2100      	movs	r1, #0
 800e23a:	0018      	movs	r0, r3
 800e23c:	f000 fac6 	bl	800e7cc <memset>
    ridReq.cmd = (uint8_t)RFAL_T1T_CMD_RID;
 800e240:	0021      	movs	r1, r4
 800e242:	187b      	adds	r3, r7, r1
 800e244:	2278      	movs	r2, #120	@ 0x78
 800e246:	701a      	strb	r2, [r3, #0]
    
    RFAL_EXIT_ON_ERR( ret, rfalTransceiveBlockingTxRx( (uint8_t*)&ridReq, sizeof(rfalT1TRidReq), (uint8_t*)ridRes, sizeof(rfalT1TRidRes), &rcvdLen, RFAL_TXRX_FLAGS_DEFAULT, RFAL_T1T_DRD_READ ) );
 800e248:	2516      	movs	r5, #22
 800e24a:	197c      	adds	r4, r7, r5
 800e24c:	687a      	ldr	r2, [r7, #4]
 800e24e:	1878      	adds	r0, r7, r1
 800e250:	4b13      	ldr	r3, [pc, #76]	@ (800e2a0 <rfalT1TPollerRid+0x80>)
 800e252:	9302      	str	r3, [sp, #8]
 800e254:	2300      	movs	r3, #0
 800e256:	9301      	str	r3, [sp, #4]
 800e258:	230a      	movs	r3, #10
 800e25a:	18fb      	adds	r3, r7, r3
 800e25c:	9300      	str	r3, [sp, #0]
 800e25e:	2306      	movs	r3, #6
 800e260:	2107      	movs	r1, #7
 800e262:	f7f3 fb4a 	bl	80018fa <rfalTransceiveBlockingTxRx>
 800e266:	0003      	movs	r3, r0
 800e268:	8023      	strh	r3, [r4, #0]
 800e26a:	197b      	adds	r3, r7, r5
 800e26c:	881b      	ldrh	r3, [r3, #0]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d002      	beq.n	800e278 <rfalT1TPollerRid+0x58>
 800e272:	197b      	adds	r3, r7, r5
 800e274:	881b      	ldrh	r3, [r3, #0]
 800e276:	e00e      	b.n	800e296 <rfalT1TPollerRid+0x76>
    
    /* Check expected RID response length and the HR0   Digital 2.0 (Candidate) 11.6.2.1 */
    if( (rcvdLen != sizeof(rfalT1TRidRes)) || ((ridRes->hr0 & RFAL_T1T_RID_RES_HR0_MASK) != RFAL_T1T_RID_RES_HR0_VAL) )
 800e278:	230a      	movs	r3, #10
 800e27a:	18fb      	adds	r3, r7, r3
 800e27c:	881b      	ldrh	r3, [r3, #0]
 800e27e:	2b06      	cmp	r3, #6
 800e280:	d106      	bne.n	800e290 <rfalT1TPollerRid+0x70>
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	781b      	ldrb	r3, [r3, #0]
 800e286:	001a      	movs	r2, r3
 800e288:	23f0      	movs	r3, #240	@ 0xf0
 800e28a:	4013      	ands	r3, r2
 800e28c:	2b10      	cmp	r3, #16
 800e28e:	d001      	beq.n	800e294 <rfalT1TPollerRid+0x74>
    {
        return RFAL_ERR_PROTO;
 800e290:	230b      	movs	r3, #11
 800e292:	e000      	b.n	800e296 <rfalT1TPollerRid+0x76>
    }
    
    return RFAL_ERR_NONE;
 800e294:	2300      	movs	r3, #0
}
 800e296:	0018      	movs	r0, r3
 800e298:	46bd      	mov	sp, r7
 800e29a:	b006      	add	sp, #24
 800e29c:	bdb0      	pop	{r4, r5, r7, pc}
 800e29e:	46c0      	nop			@ (mov r8, r8)
 800e2a0:	000009a8 	.word	0x000009a8

0800e2a4 <MX_X_CUBE_NFC9_Init>:
/* Global variables ----------------------------------------------------------*/

uint8_t globalCommProtectCnt = 0;   /*!< Global Protection counter     */

void MX_X_CUBE_NFC9_Init(void)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NFC9_Library_Init_PreTreatment */

  /* USER CODE END NFC9_Library_Init_PreTreatment */

  /* Initialize the peripherals and the NFC9 components */
  MX_NFC9_PollingDemo_Init();
 800e2a8:	f000 f80a 	bl	800e2c0 <MX_NFC9_PollingDemo_Init>

  /* USER CODE BEGIN NFC9_Library_Init_PostTreatment */

  /* USER CODE END NFC9_Library_Init_PostTreatment */

}
 800e2ac:	46c0      	nop			@ (mov r8, r8)
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	bd80      	pop	{r7, pc}

0800e2b2 <MX_X_CUBE_NFC9_Process>:
/*
 * LM background task
 */
void MX_X_CUBE_NFC9_Process(void)
{
 800e2b2:	b580      	push	{r7, lr}
 800e2b4:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN NFC9_Library_Process */

    /* USER CODE END NFC9_Library_Process */
    /* Run Demo Application */
    demoCycle();
 800e2b6:	f000 f935 	bl	800e524 <demoCycle>

}
 800e2ba:	46c0      	nop			@ (mov r8, r8)
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	bd80      	pop	{r7, pc}

0800e2c0 <MX_NFC9_PollingDemo_Init>:

void MX_NFC9_PollingDemo_Init(void)
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	af00      	add	r7, sp, #0
     BSP_NFC0XCOMM_Init();
 800e2c4:	f7f2 fcc2 	bl	8000c4c <BSP_SPI1_Init>
     BSP_COM_Init(COM1);
 800e2c8:	2000      	movs	r0, #0
 800e2ca:	f7f2 fbbb 	bl	8000a44 <BSP_COM_Init>

    USR_INT_LINE.Line = USR_INT_LINE_NUM;
 800e2ce:	4b11      	ldr	r3, [pc, #68]	@ (800e314 <MX_NFC9_PollingDemo_Init+0x54>)
 800e2d0:	22c0      	movs	r2, #192	@ 0xc0
 800e2d2:	04d2      	lsls	r2, r2, #19
 800e2d4:	601a      	str	r2, [r3, #0]
    BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 800e2d6:	2100      	movs	r1, #0
 800e2d8:	2000      	movs	r0, #0
 800e2da:	f7f2 fb05 	bl	80008e8 <BSP_PB_Init>

    /* Configure interrupt callback */
   (void)HAL_EXTI_GetHandle(&USR_INT_LINE, USR_INT_LINE.Line);
 800e2de:	4b0d      	ldr	r3, [pc, #52]	@ (800e314 <MX_NFC9_PollingDemo_Init+0x54>)
 800e2e0:	681a      	ldr	r2, [r3, #0]
 800e2e2:	4b0c      	ldr	r3, [pc, #48]	@ (800e314 <MX_NFC9_PollingDemo_Init+0x54>)
 800e2e4:	0011      	movs	r1, r2
 800e2e6:	0018      	movs	r0, r3
 800e2e8:	f7f6 fb56 	bl	8004998 <HAL_EXTI_GetHandle>
   (void)HAL_EXTI_RegisterCallback(&USR_INT_LINE, HAL_EXTI_COMMON_CB_ID, BSP_NFC0XCOMM_IRQ_Callback);
 800e2ec:	4a0a      	ldr	r2, [pc, #40]	@ (800e318 <MX_NFC9_PollingDemo_Init+0x58>)
 800e2ee:	4b09      	ldr	r3, [pc, #36]	@ (800e314 <MX_NFC9_PollingDemo_Init+0x54>)
 800e2f0:	2100      	movs	r1, #0
 800e2f2:	0018      	movs	r0, r3
 800e2f4:	f7f6 fb1e 	bl	8004934 <HAL_EXTI_RegisterCallback>

    logUsartInit(&hcom_uart[0]);//logUsartInit(&huart2);
 800e2f8:	4b08      	ldr	r3, [pc, #32]	@ (800e31c <MX_NFC9_PollingDemo_Init+0x5c>)
 800e2fa:	0018      	movs	r0, r3
 800e2fc:	f000 f958 	bl	800e5b0 <logUsartInit>
    platformLog("Welcome to X-NUCLEO-NFC09A1\r\n");
 800e300:	4b07      	ldr	r3, [pc, #28]	@ (800e320 <MX_NFC9_PollingDemo_Init+0x60>)
 800e302:	0018      	movs	r0, r3
 800e304:	f000 f980 	bl	800e608 <logUsart>

    demoIni();
 800e308:	f000 f87c 	bl	800e404 <demoIni>
}
 800e30c:	46c0      	nop			@ (mov r8, r8)
 800e30e:	46bd      	mov	sp, r7
 800e310:	bd80      	pop	{r7, pc}
 800e312:	46c0      	nop			@ (mov r8, r8)
 800e314:	20000f44 	.word	0x20000f44
 800e318:	0800e3e1 	.word	0x0800e3e1
 800e31c:	200000a8 	.word	0x200000a8
 800e320:	0800f140 	.word	0x0800f140

0800e324 <BSP_NFC0XCOMM_SendRecv>:
  * @param[out] pRxData : Pointer to data buffer for read data
  * @param[in]  Length : number of bytes to write
  * @return     BSP status
  */
int32_t BSP_NFC0XCOMM_SendRecv(const uint8_t * const pTxData, uint8_t * const pRxData, uint16_t Length)
{
 800e324:	b5b0      	push	{r4, r5, r7, lr}
 800e326:	b088      	sub	sp, #32
 800e328:	af02      	add	r7, sp, #8
 800e32a:	60f8      	str	r0, [r7, #12]
 800e32c:	60b9      	str	r1, [r7, #8]
 800e32e:	1dbb      	adds	r3, r7, #6
 800e330:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800e332:	2117      	movs	r1, #23
 800e334:	187b      	adds	r3, r7, r1
 800e336:	2201      	movs	r2, #1
 800e338:	701a      	strb	r2, [r3, #0]
  int32_t ret = BSP_ERROR_NONE;
 800e33a:	2300      	movs	r3, #0
 800e33c:	613b      	str	r3, [r7, #16]

  if((pTxData != NULL) && (pRxData != NULL))
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	2b00      	cmp	r3, #0
 800e342:	d011      	beq.n	800e368 <BSP_NFC0XCOMM_SendRecv+0x44>
 800e344:	68bb      	ldr	r3, [r7, #8]
 800e346:	2b00      	cmp	r3, #0
 800e348:	d00e      	beq.n	800e368 <BSP_NFC0XCOMM_SendRecv+0x44>
  {
    status = HAL_SPI_TransmitReceive(&COMM_HANDLE, (uint8_t *)pTxData, (uint8_t *)pRxData, Length, 2000);
 800e34a:	187c      	adds	r4, r7, r1
 800e34c:	1dbb      	adds	r3, r7, #6
 800e34e:	881d      	ldrh	r5, [r3, #0]
 800e350:	68ba      	ldr	r2, [r7, #8]
 800e352:	68f9      	ldr	r1, [r7, #12]
 800e354:	4821      	ldr	r0, [pc, #132]	@ (800e3dc <BSP_NFC0XCOMM_SendRecv+0xb8>)
 800e356:	23fa      	movs	r3, #250	@ 0xfa
 800e358:	00db      	lsls	r3, r3, #3
 800e35a:	9300      	str	r3, [sp, #0]
 800e35c:	002b      	movs	r3, r5
 800e35e:	f7f8 f821 	bl	80063a4 <HAL_SPI_TransmitReceive>
 800e362:	0003      	movs	r3, r0
 800e364:	7023      	strb	r3, [r4, #0]
 800e366:	e02a      	b.n	800e3be <BSP_NFC0XCOMM_SendRecv+0x9a>
  }
  else if ((pTxData != NULL) && (pRxData == NULL))
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d010      	beq.n	800e390 <BSP_NFC0XCOMM_SendRecv+0x6c>
 800e36e:	68bb      	ldr	r3, [r7, #8]
 800e370:	2b00      	cmp	r3, #0
 800e372:	d10d      	bne.n	800e390 <BSP_NFC0XCOMM_SendRecv+0x6c>
  {
    status = HAL_SPI_Transmit(&COMM_HANDLE, (uint8_t *)pTxData, Length, 2000);
 800e374:	2317      	movs	r3, #23
 800e376:	18fc      	adds	r4, r7, r3
 800e378:	23fa      	movs	r3, #250	@ 0xfa
 800e37a:	00dd      	lsls	r5, r3, #3
 800e37c:	1dbb      	adds	r3, r7, #6
 800e37e:	881a      	ldrh	r2, [r3, #0]
 800e380:	68f9      	ldr	r1, [r7, #12]
 800e382:	4816      	ldr	r0, [pc, #88]	@ (800e3dc <BSP_NFC0XCOMM_SendRecv+0xb8>)
 800e384:	002b      	movs	r3, r5
 800e386:	f7f7 fd5b 	bl	8005e40 <HAL_SPI_Transmit>
 800e38a:	0003      	movs	r3, r0
 800e38c:	7023      	strb	r3, [r4, #0]
 800e38e:	e016      	b.n	800e3be <BSP_NFC0XCOMM_SendRecv+0x9a>
  }
  else if ((pTxData == NULL) && (pRxData != NULL))
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	2b00      	cmp	r3, #0
 800e394:	d110      	bne.n	800e3b8 <BSP_NFC0XCOMM_SendRecv+0x94>
 800e396:	68bb      	ldr	r3, [r7, #8]
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d00d      	beq.n	800e3b8 <BSP_NFC0XCOMM_SendRecv+0x94>
  {
    status = HAL_SPI_Receive(&COMM_HANDLE, (uint8_t *)pRxData, Length, 2000);
 800e39c:	2317      	movs	r3, #23
 800e39e:	18fc      	adds	r4, r7, r3
 800e3a0:	23fa      	movs	r3, #250	@ 0xfa
 800e3a2:	00dd      	lsls	r5, r3, #3
 800e3a4:	1dbb      	adds	r3, r7, #6
 800e3a6:	881a      	ldrh	r2, [r3, #0]
 800e3a8:	68b9      	ldr	r1, [r7, #8]
 800e3aa:	480c      	ldr	r0, [pc, #48]	@ (800e3dc <BSP_NFC0XCOMM_SendRecv+0xb8>)
 800e3ac:	002b      	movs	r3, r5
 800e3ae:	f7f7 fea7 	bl	8006100 <HAL_SPI_Receive>
 800e3b2:	0003      	movs	r3, r0
 800e3b4:	7023      	strb	r3, [r4, #0]
 800e3b6:	e002      	b.n	800e3be <BSP_NFC0XCOMM_SendRecv+0x9a>
  }
  else
  {
  	ret = BSP_ERROR_WRONG_PARAM;
 800e3b8:	2302      	movs	r3, #2
 800e3ba:	425b      	negs	r3, r3
 800e3bc:	613b      	str	r3, [r7, #16]
  }

  /* Check the communication status */
  if (status != HAL_OK)
 800e3be:	2317      	movs	r3, #23
 800e3c0:	18fb      	adds	r3, r7, r3
 800e3c2:	781b      	ldrb	r3, [r3, #0]
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d003      	beq.n	800e3d0 <BSP_NFC0XCOMM_SendRecv+0xac>
  {
    /* Execute user timeout callback */
    ret = BSP_NFC0XCOMM_Init();
 800e3c8:	f7f2 fc40 	bl	8000c4c <BSP_SPI1_Init>
 800e3cc:	0003      	movs	r3, r0
 800e3ce:	613b      	str	r3, [r7, #16]
  }

  return ret;
 800e3d0:	693b      	ldr	r3, [r7, #16]
}
 800e3d2:	0018      	movs	r0, r3
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	b006      	add	sp, #24
 800e3d8:	bdb0      	pop	{r4, r5, r7, pc}
 800e3da:	46c0      	nop			@ (mov r8, r8)
 800e3dc:	2000013c 	.word	0x2000013c

0800e3e0 <BSP_SPI1_IRQ_Callback>:
  * @brief  BSP SPI1 callback
  * @param  None
  * @return None
  */
__weak void BSP_NFC0XCOMM_IRQ_Callback(void)
{
 800e3e0:	b580      	push	{r7, lr}
 800e3e2:	af00      	add	r7, sp, #0
  /* Prevent unused argument(s) compilation warning */

  /* This function should be implemented by the user application.
   * It is called into this driver when an event from ST25R200 is triggered.
   */
  st25r200Isr();
 800e3e4:	f7f5 fe64 	bl	80040b0 <st25r200Isr>
}
 800e3e8:	46c0      	nop			@ (mov r8, r8)
 800e3ea:	46bd      	mov	sp, r7
 800e3ec:	bd80      	pop	{r7, pc}

0800e3ee <demoNotif>:
 *****************************************************************************
 * \brief Demo Notification
 *****************************************************************************
 */
static void demoNotif( rfalNfcState st )
{
 800e3ee:	b580      	push	{r7, lr}
 800e3f0:	b082      	sub	sp, #8
 800e3f2:	af00      	add	r7, sp, #0
 800e3f4:	0002      	movs	r2, r0
 800e3f6:	1dfb      	adds	r3, r7, #7
 800e3f8:	701a      	strb	r2, [r3, #0]
    /* All platformLog() calls removed */
}
 800e3fa:	46c0      	nop			@ (mov r8, r8)
 800e3fc:	46bd      	mov	sp, r7
 800e3fe:	b002      	add	sp, #8
 800e400:	bd80      	pop	{r7, pc}
	...

0800e404 <demoIni>:
 *****************************************************************************
 * \brief Demo Ini
 *****************************************************************************
 */
bool demoIni( void )
{
 800e404:	b590      	push	{r4, r7, lr}
 800e406:	b083      	sub	sp, #12
 800e408:	af00      	add	r7, sp, #0
    ReturnCode err;

    err = rfalNfcInitialize();
 800e40a:	1dbc      	adds	r4, r7, #6
 800e40c:	f7fb ff32 	bl	800a274 <rfalNfcInitialize>
 800e410:	0003      	movs	r3, r0
 800e412:	8023      	strh	r3, [r4, #0]
    if( err != RFAL_ERR_NONE )
 800e414:	1dbb      	adds	r3, r7, #6
 800e416:	881b      	ldrh	r3, [r3, #0]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d001      	beq.n	800e420 <demoIni+0x1c>
    {
        return false;
 800e41c:	2300      	movs	r3, #0
 800e41e:	e072      	b.n	800e506 <demoIni+0x102>
    }

    rfalNfcDefaultDiscParams( &discParam );
 800e420:	4b3b      	ldr	r3, [pc, #236]	@ (800e510 <demoIni+0x10c>)
 800e422:	22a8      	movs	r2, #168	@ 0xa8
 800e424:	2100      	movs	r1, #0
 800e426:	0018      	movs	r0, r3
 800e428:	f000 f9d0 	bl	800e7cc <memset>
 800e42c:	4b38      	ldr	r3, [pc, #224]	@ (800e510 <demoIni+0x10c>)
 800e42e:	2200      	movs	r2, #0
 800e430:	701a      	strb	r2, [r3, #0]
 800e432:	4b37      	ldr	r3, [pc, #220]	@ (800e510 <demoIni+0x10c>)
 800e434:	2201      	movs	r2, #1
 800e436:	721a      	strb	r2, [r3, #8]
 800e438:	4b35      	ldr	r3, [pc, #212]	@ (800e510 <demoIni+0x10c>)
 800e43a:	2201      	movs	r2, #1
 800e43c:	729a      	strb	r2, [r3, #10]
 800e43e:	4b34      	ldr	r3, [pc, #208]	@ (800e510 <demoIni+0x10c>)
 800e440:	2246      	movs	r2, #70	@ 0x46
 800e442:	2102      	movs	r1, #2
 800e444:	5499      	strb	r1, [r3, r2]
 800e446:	4b32      	ldr	r3, [pc, #200]	@ (800e510 <demoIni+0x10c>)
 800e448:	22ff      	movs	r2, #255	@ 0xff
 800e44a:	725a      	strb	r2, [r3, #9]
 800e44c:	4b30      	ldr	r3, [pc, #192]	@ (800e510 <demoIni+0x10c>)
 800e44e:	2260      	movs	r2, #96	@ 0x60
 800e450:	2108      	movs	r1, #8
 800e452:	5499      	strb	r1, [r3, r2]
 800e454:	4b2e      	ldr	r3, [pc, #184]	@ (800e510 <demoIni+0x10c>)
 800e456:	2261      	movs	r2, #97	@ 0x61
 800e458:	2103      	movs	r1, #3
 800e45a:	5499      	strb	r1, [r3, r2]
 800e45c:	4b2c      	ldr	r3, [pc, #176]	@ (800e510 <demoIni+0x10c>)
 800e45e:	2245      	movs	r2, #69	@ 0x45
 800e460:	2100      	movs	r1, #0
 800e462:	5499      	strb	r1, [r3, r2]
 800e464:	4b2a      	ldr	r3, [pc, #168]	@ (800e510 <demoIni+0x10c>)
 800e466:	2247      	movs	r2, #71	@ 0x47
 800e468:	2100      	movs	r1, #0
 800e46a:	5499      	strb	r1, [r3, r2]
 800e46c:	4b28      	ldr	r3, [pc, #160]	@ (800e510 <demoIni+0x10c>)
 800e46e:	228c      	movs	r2, #140	@ 0x8c
 800e470:	2100      	movs	r1, #0
 800e472:	5499      	strb	r1, [r3, r2]
 800e474:	4b26      	ldr	r3, [pc, #152]	@ (800e510 <demoIni+0x10c>)
 800e476:	228d      	movs	r2, #141	@ 0x8d
 800e478:	2101      	movs	r1, #1
 800e47a:	5499      	strb	r1, [r3, r2]
 800e47c:	4b24      	ldr	r3, [pc, #144]	@ (800e510 <demoIni+0x10c>)
 800e47e:	22a3      	movs	r2, #163	@ 0xa3
 800e480:	2100      	movs	r1, #0
 800e482:	5499      	strb	r1, [r3, r2]
 800e484:	4b22      	ldr	r3, [pc, #136]	@ (800e510 <demoIni+0x10c>)
 800e486:	22a4      	movs	r2, #164	@ 0xa4
 800e488:	2101      	movs	r1, #1
 800e48a:	5299      	strh	r1, [r3, r2]
 800e48c:	4b20      	ldr	r3, [pc, #128]	@ (800e510 <demoIni+0x10c>)
 800e48e:	22fa      	movs	r2, #250	@ 0xfa
 800e490:	0092      	lsls	r2, r2, #2
 800e492:	80da      	strh	r2, [r3, #6]
 800e494:	4b1e      	ldr	r3, [pc, #120]	@ (800e510 <demoIni+0x10c>)
 800e496:	2200      	movs	r2, #0
 800e498:	805a      	strh	r2, [r3, #2]
 800e49a:	4b1d      	ldr	r3, [pc, #116]	@ (800e510 <demoIni+0x10c>)
 800e49c:	2200      	movs	r2, #0
 800e49e:	809a      	strh	r2, [r3, #4]
    discParam.devLimit      = 1U;
 800e4a0:	4b1b      	ldr	r3, [pc, #108]	@ (800e510 <demoIni+0x10c>)
 800e4a2:	2201      	movs	r2, #1
 800e4a4:	721a      	strb	r2, [r3, #8]
    ST_MEMCPY( &discParam.nfcid3, NFCID3, sizeof(NFCID3) );
 800e4a6:	4b1a      	ldr	r3, [pc, #104]	@ (800e510 <demoIni+0x10c>)
 800e4a8:	220b      	movs	r2, #11
 800e4aa:	491a      	ldr	r1, [pc, #104]	@ (800e514 <demoIni+0x110>)
 800e4ac:	189b      	adds	r3, r3, r2
 800e4ae:	220a      	movs	r2, #10
 800e4b0:	0018      	movs	r0, r3
 800e4b2:	f000 f9bf 	bl	800e834 <memcpy>
    ST_MEMCPY( &discParam.GB,     GB,     sizeof(GB) );
 800e4b6:	4b16      	ldr	r3, [pc, #88]	@ (800e510 <demoIni+0x10c>)
 800e4b8:	2215      	movs	r2, #21
 800e4ba:	4917      	ldr	r1, [pc, #92]	@ (800e518 <demoIni+0x114>)
 800e4bc:	189b      	adds	r3, r3, r2
 800e4be:	2214      	movs	r2, #20
 800e4c0:	0018      	movs	r0, r3
 800e4c2:	f000 f9b7 	bl	800e834 <memcpy>
    discParam.GBLen         = sizeof(GB);
 800e4c6:	4b12      	ldr	r3, [pc, #72]	@ (800e510 <demoIni+0x10c>)
 800e4c8:	2245      	movs	r2, #69	@ 0x45
 800e4ca:	2114      	movs	r1, #20
 800e4cc:	5499      	strb	r1, [r3, r2]
    discParam.notifyCb      = demoNotif;
 800e4ce:	4b10      	ldr	r3, [pc, #64]	@ (800e510 <demoIni+0x10c>)
 800e4d0:	2188      	movs	r1, #136	@ 0x88
 800e4d2:	4a12      	ldr	r2, [pc, #72]	@ (800e51c <demoIni+0x118>)
 800e4d4:	505a      	str	r2, [r3, r1]
    discParam.totalDuration = 1000U;
 800e4d6:	4b0e      	ldr	r3, [pc, #56]	@ (800e510 <demoIni+0x10c>)
 800e4d8:	22fa      	movs	r2, #250	@ 0xfa
 800e4da:	0092      	lsls	r2, r2, #2
 800e4dc:	80da      	strh	r2, [r3, #6]
    discParam.techs2Find    = RFAL_NFC_TECH_NONE
 800e4de:	4b0c      	ldr	r3, [pc, #48]	@ (800e510 <demoIni+0x10c>)
 800e4e0:	220b      	movs	r2, #11
 800e4e2:	805a      	strh	r2, [r3, #2]
#if RFAL_FEATURE_NFCV
                            | RFAL_NFC_POLL_TECH_V
#endif
                            ;

    err = rfalNfcDiscover( &discParam );
 800e4e4:	1dbc      	adds	r4, r7, #6
 800e4e6:	4b0a      	ldr	r3, [pc, #40]	@ (800e510 <demoIni+0x10c>)
 800e4e8:	0018      	movs	r0, r3
 800e4ea:	f7fb fef1 	bl	800a2d0 <rfalNfcDiscover>
 800e4ee:	0003      	movs	r3, r0
 800e4f0:	8023      	strh	r3, [r4, #0]
    if( err != RFAL_ERR_NONE )
 800e4f2:	1dbb      	adds	r3, r7, #6
 800e4f4:	881b      	ldrh	r3, [r3, #0]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d001      	beq.n	800e4fe <demoIni+0xfa>
    {
        return false;
 800e4fa:	2300      	movs	r3, #0
 800e4fc:	e003      	b.n	800e506 <demoIni+0x102>
    }

    state = DEMO_ST_START_DISCOVERY;
 800e4fe:	4b08      	ldr	r3, [pc, #32]	@ (800e520 <demoIni+0x11c>)
 800e500:	2201      	movs	r2, #1
 800e502:	701a      	strb	r2, [r3, #0]
    return true;
 800e504:	2301      	movs	r3, #1
}
 800e506:	0018      	movs	r0, r3
 800e508:	46bd      	mov	sp, r7
 800e50a:	b003      	add	sp, #12
 800e50c:	bd90      	pop	{r4, r7, pc}
 800e50e:	46c0      	nop			@ (mov r8, r8)
 800e510:	20000c8c 	.word	0x20000c8c
 800e514:	2000001c 	.word	0x2000001c
 800e518:	20000028 	.word	0x20000028
 800e51c:	0800e3ef 	.word	0x0800e3ef
 800e520:	20000d34 	.word	0x20000d34

0800e524 <demoCycle>:
 *****************************************************************************
 * \brief Demo Cycle
 *****************************************************************************
 */
void demoCycle( void )
{
 800e524:	b580      	push	{r7, lr}
 800e526:	b082      	sub	sp, #8
 800e528:	af00      	add	r7, sp, #0
    static rfalNfcDevice *nfcDevice;

    rfalNfcWorker();
 800e52a:	f7fc f861 	bl	800a5f0 <rfalNfcWorker>

    switch( state )
 800e52e:	4b1c      	ldr	r3, [pc, #112]	@ (800e5a0 <demoCycle+0x7c>)
 800e530:	781b      	ldrb	r3, [r3, #0]
 800e532:	2b01      	cmp	r3, #1
 800e534:	d002      	beq.n	800e53c <demoCycle+0x18>
 800e536:	2b02      	cmp	r3, #2
 800e538:	d007      	beq.n	800e54a <demoCycle+0x26>
                state = DEMO_ST_START_DISCOVERY;
            }
            break;

        default:
            break;
 800e53a:	e02d      	b.n	800e598 <demoCycle+0x74>
            multiSel = false;
 800e53c:	4b19      	ldr	r3, [pc, #100]	@ (800e5a4 <demoCycle+0x80>)
 800e53e:	2200      	movs	r2, #0
 800e540:	701a      	strb	r2, [r3, #0]
            state    = DEMO_ST_DISCOVERY;
 800e542:	4b17      	ldr	r3, [pc, #92]	@ (800e5a0 <demoCycle+0x7c>)
 800e544:	2202      	movs	r2, #2
 800e546:	701a      	strb	r2, [r3, #0]
            break;
 800e548:	e026      	b.n	800e598 <demoCycle+0x74>
            if( rfalNfcIsDevActivated( rfalNfcGetState() ) )
 800e54a:	f7fc f821 	bl	800a590 <rfalNfcGetState>
 800e54e:	0003      	movs	r3, r0
 800e550:	2b1d      	cmp	r3, #29
 800e552:	d920      	bls.n	800e596 <demoCycle+0x72>
 800e554:	f7fc f81c 	bl	800a590 <rfalNfcGetState>
 800e558:	0003      	movs	r3, r0
 800e55a:	2b21      	cmp	r3, #33	@ 0x21
 800e55c:	d81b      	bhi.n	800e596 <demoCycle+0x72>
                rfalNfcGetActiveDevice( &nfcDevice );
 800e55e:	4b12      	ldr	r3, [pc, #72]	@ (800e5a8 <demoCycle+0x84>)
 800e560:	0018      	movs	r0, r3
 800e562:	f7fc f81f 	bl	800a5a4 <rfalNfcGetActiveDevice>
                    char *uidStr = hex2Str( nfcDevice->nfcid, nfcDevice->nfcidLen );
 800e566:	4b10      	ldr	r3, [pc, #64]	@ (800e5a8 <demoCycle+0x84>)
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	699a      	ldr	r2, [r3, #24]
 800e56c:	4b0e      	ldr	r3, [pc, #56]	@ (800e5a8 <demoCycle+0x84>)
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	7f1b      	ldrb	r3, [r3, #28]
 800e572:	0019      	movs	r1, r3
 800e574:	0010      	movs	r0, r2
 800e576:	f000 f877 	bl	800e668 <hex2Str>
 800e57a:	0003      	movs	r3, r0
 800e57c:	607b      	str	r3, [r7, #4]
                    platformLog( "%s\r\n", uidStr );
 800e57e:	687a      	ldr	r2, [r7, #4]
 800e580:	4b0a      	ldr	r3, [pc, #40]	@ (800e5ac <demoCycle+0x88>)
 800e582:	0011      	movs	r1, r2
 800e584:	0018      	movs	r0, r3
 800e586:	f000 f83f 	bl	800e608 <logUsart>
                rfalNfcDeactivate( RFAL_NFC_DEACTIVATE_DISCOVERY );
 800e58a:	2002      	movs	r0, #2
 800e58c:	f7fb ffa6 	bl	800a4dc <rfalNfcDeactivate>
                state = DEMO_ST_START_DISCOVERY;
 800e590:	4b03      	ldr	r3, [pc, #12]	@ (800e5a0 <demoCycle+0x7c>)
 800e592:	2201      	movs	r2, #1
 800e594:	701a      	strb	r2, [r3, #0]
            break;
 800e596:	46c0      	nop			@ (mov r8, r8)
    }
}
 800e598:	46c0      	nop			@ (mov r8, r8)
 800e59a:	46bd      	mov	sp, r7
 800e59c:	b002      	add	sp, #8
 800e59e:	bd80      	pop	{r7, pc}
 800e5a0:	20000d34 	.word	0x20000d34
 800e5a4:	20000d35 	.word	0x20000d35
 800e5a8:	20000d38 	.word	0x20000d38
 800e5ac:	0800f160 	.word	0x0800f160

0800e5b0 <logUsartInit>:
  * @brief  This function initialize the UART handle.
  * @param  husart : already initialized handle to USART HW
  * @retval none :
  */
void logUsartInit(UART_HandleTypeDef *husart)
{
 800e5b0:	b580      	push	{r7, lr}
 800e5b2:	b082      	sub	sp, #8
 800e5b4:	af00      	add	r7, sp, #0
 800e5b6:	6078      	str	r0, [r7, #4]
    pLogUsart = husart;
 800e5b8:	4b03      	ldr	r3, [pc, #12]	@ (800e5c8 <logUsartInit+0x18>)
 800e5ba:	687a      	ldr	r2, [r7, #4]
 800e5bc:	601a      	str	r2, [r3, #0]
}
 800e5be:	46c0      	nop			@ (mov r8, r8)
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	b002      	add	sp, #8
 800e5c4:	bd80      	pop	{r7, pc}
 800e5c6:	46c0      	nop			@ (mov r8, r8)
 800e5c8:	20000f40 	.word	0x20000f40

0800e5cc <logUsartTx>:
  * @param  dataLen : length of data to be transmitted
  * @retval HAL_ERROR : in case the SPI HW is not initialized yet
  * @retval others : HAL status
  */
uint8_t logUsartTx(uint8_t *data, uint16_t dataLen)
{
 800e5cc:	b590      	push	{r4, r7, lr}
 800e5ce:	b083      	sub	sp, #12
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	6078      	str	r0, [r7, #4]
 800e5d4:	000a      	movs	r2, r1
 800e5d6:	1cbb      	adds	r3, r7, #2
 800e5d8:	801a      	strh	r2, [r3, #0]
  if(pLogUsart == 0)
 800e5da:	4b0a      	ldr	r3, [pc, #40]	@ (800e604 <logUsartTx+0x38>)
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d101      	bne.n	800e5e6 <logUsartTx+0x1a>
  {
    return HAL_ERROR;
 800e5e2:	2301      	movs	r3, #1
 800e5e4:	e00a      	b.n	800e5fc <logUsartTx+0x30>
  }
  #if (USE_LOGGER == LOGGER_ON)
  {
    return HAL_UART_Transmit(pLogUsart, data, dataLen, USART_TIMEOUT);
 800e5e6:	4b07      	ldr	r3, [pc, #28]	@ (800e604 <logUsartTx+0x38>)
 800e5e8:	6818      	ldr	r0, [r3, #0]
 800e5ea:	23fa      	movs	r3, #250	@ 0xfa
 800e5ec:	009c      	lsls	r4, r3, #2
 800e5ee:	1cbb      	adds	r3, r7, #2
 800e5f0:	881a      	ldrh	r2, [r3, #0]
 800e5f2:	6879      	ldr	r1, [r7, #4]
 800e5f4:	0023      	movs	r3, r4
 800e5f6:	f7f8 faf5 	bl	8006be4 <HAL_UART_Transmit>
 800e5fa:	0003      	movs	r3, r0
  #else
  {
    return HAL_OK;
  }
  #endif /* #if USE_LOGGER == LOGGER_ON */
}
 800e5fc:	0018      	movs	r0, r3
 800e5fe:	46bd      	mov	sp, r7
 800e600:	b003      	add	sp, #12
 800e602:	bd90      	pop	{r4, r7, pc}
 800e604:	20000f40 	.word	0x20000f40

0800e608 <logUsart>:

int logUsart(const char* format, ...)
{
 800e608:	b40f      	push	{r0, r1, r2, r3}
 800e60a:	b580      	push	{r7, lr}
 800e60c:	b0c2      	sub	sp, #264	@ 0x108
 800e60e:	af00      	add	r7, sp, #0
  #if (USE_LOGGER == LOGGER_ON)
  {
    #define LOG_BUFFER_SIZE 256
    char buf[LOG_BUFFER_SIZE];
    va_list argptr;
    va_start(argptr, format);
 800e610:	238a      	movs	r3, #138	@ 0x8a
 800e612:	005b      	lsls	r3, r3, #1
 800e614:	18fb      	adds	r3, r7, r3
 800e616:	1c7a      	adds	r2, r7, #1
 800e618:	32ff      	adds	r2, #255	@ 0xff
 800e61a:	6013      	str	r3, [r2, #0]
    int cnt = vsnprintf(buf, LOG_BUFFER_SIZE, format, argptr);
 800e61c:	1c7b      	adds	r3, r7, #1
 800e61e:	33ff      	adds	r3, #255	@ 0xff
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	2288      	movs	r2, #136	@ 0x88
 800e624:	0052      	lsls	r2, r2, #1
 800e626:	18ba      	adds	r2, r7, r2
 800e628:	6812      	ldr	r2, [r2, #0]
 800e62a:	2180      	movs	r1, #128	@ 0x80
 800e62c:	0049      	lsls	r1, r1, #1
 800e62e:	0038      	movs	r0, r7
 800e630:	f000 f8ae 	bl	800e790 <vsniprintf>
 800e634:	0003      	movs	r3, r0
 800e636:	1d7a      	adds	r2, r7, #5
 800e638:	32ff      	adds	r2, #255	@ 0xff
 800e63a:	6013      	str	r3, [r2, #0]
    va_end(argptr);

    /* */
    logUsartTx((uint8_t*)buf, strlen(buf));
 800e63c:	003b      	movs	r3, r7
 800e63e:	0018      	movs	r0, r3
 800e640:	f7f1 fd60 	bl	8000104 <strlen>
 800e644:	0003      	movs	r3, r0
 800e646:	b29a      	uxth	r2, r3
 800e648:	003b      	movs	r3, r7
 800e64a:	0011      	movs	r1, r2
 800e64c:	0018      	movs	r0, r3
 800e64e:	f7ff ffbd 	bl	800e5cc <logUsartTx>
    return cnt;
 800e652:	1d7b      	adds	r3, r7, #5
 800e654:	33ff      	adds	r3, #255	@ 0xff
 800e656:	681b      	ldr	r3, [r3, #0]
  #else
  {
    return 0;
  }
  #endif /* #if USE_LOGGER == LOGGER_ON */
}
 800e658:	0018      	movs	r0, r3
 800e65a:	46bd      	mov	sp, r7
 800e65c:	b042      	add	sp, #264	@ 0x108
 800e65e:	bc80      	pop	{r7}
 800e660:	bc08      	pop	{r3}
 800e662:	b004      	add	sp, #16
 800e664:	4718      	bx	r3
	...

0800e668 <hex2Str>:

/* */

char* hex2Str(unsigned char * data, size_t dataLen)
{
 800e668:	b580      	push	{r7, lr}
 800e66a:	b088      	sub	sp, #32
 800e66c:	af00      	add	r7, sp, #0
 800e66e:	6078      	str	r0, [r7, #4]
 800e670:	6039      	str	r1, [r7, #0]
#if (USE_LOGGER == LOGGER_ON)
    const char * hex = "0123456789ABCDEF";
 800e672:	4b2a      	ldr	r3, [pc, #168]	@ (800e71c <hex2Str+0xb4>)
 800e674:	613b      	str	r3, [r7, #16]

    unsigned char * pin  = data;
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	61fb      	str	r3, [r7, #28]
    char *          pout = hexStr[hexStrIdx];
 800e67a:	4b29      	ldr	r3, [pc, #164]	@ (800e720 <hex2Str+0xb8>)
 800e67c:	781b      	ldrb	r3, [r3, #0]
 800e67e:	01da      	lsls	r2, r3, #7
 800e680:	4b28      	ldr	r3, [pc, #160]	@ (800e724 <hex2Str+0xbc>)
 800e682:	18d3      	adds	r3, r2, r3
 800e684:	61bb      	str	r3, [r7, #24]

    uint8_t idx = hexStrIdx;
 800e686:	230f      	movs	r3, #15
 800e688:	18fb      	adds	r3, r7, r3
 800e68a:	4a25      	ldr	r2, [pc, #148]	@ (800e720 <hex2Str+0xb8>)
 800e68c:	7812      	ldrb	r2, [r2, #0]
 800e68e:	701a      	strb	r2, [r3, #0]

    if( dataLen > (MAX_HEX_STR_LENGTH/2) )
 800e690:	683b      	ldr	r3, [r7, #0]
 800e692:	2b40      	cmp	r3, #64	@ 0x40
 800e694:	d901      	bls.n	800e69a <hex2Str+0x32>
    {
        dataLen = (MAX_HEX_STR_LENGTH/2) - 1;
 800e696:	233f      	movs	r3, #63	@ 0x3f
 800e698:	603b      	str	r3, [r7, #0]
    }

    for(uint32_t i = 0; i < dataLen; i++)
 800e69a:	2300      	movs	r3, #0
 800e69c:	617b      	str	r3, [r7, #20]
 800e69e:	e01e      	b.n	800e6de <hex2Str+0x76>
    {
        *pout++ = hex[(*pin>>4) & 0x0F];
 800e6a0:	69fb      	ldr	r3, [r7, #28]
 800e6a2:	781b      	ldrb	r3, [r3, #0]
 800e6a4:	091b      	lsrs	r3, r3, #4
 800e6a6:	b2db      	uxtb	r3, r3
 800e6a8:	001a      	movs	r2, r3
 800e6aa:	230f      	movs	r3, #15
 800e6ac:	4013      	ands	r3, r2
 800e6ae:	693a      	ldr	r2, [r7, #16]
 800e6b0:	18d2      	adds	r2, r2, r3
 800e6b2:	69bb      	ldr	r3, [r7, #24]
 800e6b4:	1c59      	adds	r1, r3, #1
 800e6b6:	61b9      	str	r1, [r7, #24]
 800e6b8:	7812      	ldrb	r2, [r2, #0]
 800e6ba:	701a      	strb	r2, [r3, #0]
        *pout++ = hex[(*pin++)  & 0x0F];
 800e6bc:	69fb      	ldr	r3, [r7, #28]
 800e6be:	1c5a      	adds	r2, r3, #1
 800e6c0:	61fa      	str	r2, [r7, #28]
 800e6c2:	781b      	ldrb	r3, [r3, #0]
 800e6c4:	001a      	movs	r2, r3
 800e6c6:	230f      	movs	r3, #15
 800e6c8:	4013      	ands	r3, r2
 800e6ca:	693a      	ldr	r2, [r7, #16]
 800e6cc:	18d2      	adds	r2, r2, r3
 800e6ce:	69bb      	ldr	r3, [r7, #24]
 800e6d0:	1c59      	adds	r1, r3, #1
 800e6d2:	61b9      	str	r1, [r7, #24]
 800e6d4:	7812      	ldrb	r2, [r2, #0]
 800e6d6:	701a      	strb	r2, [r3, #0]
    for(uint32_t i = 0; i < dataLen; i++)
 800e6d8:	697b      	ldr	r3, [r7, #20]
 800e6da:	3301      	adds	r3, #1
 800e6dc:	617b      	str	r3, [r7, #20]
 800e6de:	697a      	ldr	r2, [r7, #20]
 800e6e0:	683b      	ldr	r3, [r7, #0]
 800e6e2:	429a      	cmp	r2, r3
 800e6e4:	d3dc      	bcc.n	800e6a0 <hex2Str+0x38>
    }
    *pout = 0;
 800e6e6:	69bb      	ldr	r3, [r7, #24]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	701a      	strb	r2, [r3, #0]

    hexStrIdx++;
 800e6ec:	4b0c      	ldr	r3, [pc, #48]	@ (800e720 <hex2Str+0xb8>)
 800e6ee:	781b      	ldrb	r3, [r3, #0]
 800e6f0:	3301      	adds	r3, #1
 800e6f2:	b2da      	uxtb	r2, r3
 800e6f4:	4b0a      	ldr	r3, [pc, #40]	@ (800e720 <hex2Str+0xb8>)
 800e6f6:	701a      	strb	r2, [r3, #0]
    hexStrIdx %= MAX_HEX_STR;
 800e6f8:	4b09      	ldr	r3, [pc, #36]	@ (800e720 <hex2Str+0xb8>)
 800e6fa:	781b      	ldrb	r3, [r3, #0]
 800e6fc:	2203      	movs	r2, #3
 800e6fe:	4013      	ands	r3, r2
 800e700:	b2da      	uxtb	r2, r3
 800e702:	4b07      	ldr	r3, [pc, #28]	@ (800e720 <hex2Str+0xb8>)
 800e704:	701a      	strb	r2, [r3, #0]

    return hexStr[idx];
 800e706:	230f      	movs	r3, #15
 800e708:	18fb      	adds	r3, r7, r3
 800e70a:	781b      	ldrb	r3, [r3, #0]
 800e70c:	01da      	lsls	r2, r3, #7
 800e70e:	4b05      	ldr	r3, [pc, #20]	@ (800e724 <hex2Str+0xbc>)
 800e710:	18d3      	adds	r3, r2, r3
#else
    return NULL;
#endif /* #if USE_LOGGER == LOGGER_ON */
}
 800e712:	0018      	movs	r0, r3
 800e714:	46bd      	mov	sp, r7
 800e716:	b008      	add	sp, #32
 800e718:	bd80      	pop	{r7, pc}
 800e71a:	46c0      	nop			@ (mov r8, r8)
 800e71c:	0800f168 	.word	0x0800f168
 800e720:	20000f3c 	.word	0x20000f3c
 800e724:	20000d3c 	.word	0x20000d3c

0800e728 <_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	b082      	sub	sp, #8
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]
 800e730:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 800e732:	46c0      	nop			@ (mov r8, r8)
 800e734:	e7fd      	b.n	800e732 <_Error_Handler+0xa>

0800e736 <_vsniprintf_r>:
 800e736:	b530      	push	{r4, r5, lr}
 800e738:	0005      	movs	r5, r0
 800e73a:	0014      	movs	r4, r2
 800e73c:	0008      	movs	r0, r1
 800e73e:	001a      	movs	r2, r3
 800e740:	b09b      	sub	sp, #108	@ 0x6c
 800e742:	2c00      	cmp	r4, #0
 800e744:	da05      	bge.n	800e752 <_vsniprintf_r+0x1c>
 800e746:	238b      	movs	r3, #139	@ 0x8b
 800e748:	2001      	movs	r0, #1
 800e74a:	602b      	str	r3, [r5, #0]
 800e74c:	4240      	negs	r0, r0
 800e74e:	b01b      	add	sp, #108	@ 0x6c
 800e750:	bd30      	pop	{r4, r5, pc}
 800e752:	2382      	movs	r3, #130	@ 0x82
 800e754:	4669      	mov	r1, sp
 800e756:	009b      	lsls	r3, r3, #2
 800e758:	818b      	strh	r3, [r1, #12]
 800e75a:	2100      	movs	r1, #0
 800e75c:	9000      	str	r0, [sp, #0]
 800e75e:	9119      	str	r1, [sp, #100]	@ 0x64
 800e760:	9004      	str	r0, [sp, #16]
 800e762:	428c      	cmp	r4, r1
 800e764:	d000      	beq.n	800e768 <_vsniprintf_r+0x32>
 800e766:	1e61      	subs	r1, r4, #1
 800e768:	2301      	movs	r3, #1
 800e76a:	9102      	str	r1, [sp, #8]
 800e76c:	9105      	str	r1, [sp, #20]
 800e76e:	4669      	mov	r1, sp
 800e770:	425b      	negs	r3, r3
 800e772:	81cb      	strh	r3, [r1, #14]
 800e774:	0028      	movs	r0, r5
 800e776:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800e778:	f000 f8c6 	bl	800e908 <_svfiprintf_r>
 800e77c:	1c43      	adds	r3, r0, #1
 800e77e:	da01      	bge.n	800e784 <_vsniprintf_r+0x4e>
 800e780:	238b      	movs	r3, #139	@ 0x8b
 800e782:	602b      	str	r3, [r5, #0]
 800e784:	2c00      	cmp	r4, #0
 800e786:	d0e2      	beq.n	800e74e <_vsniprintf_r+0x18>
 800e788:	2200      	movs	r2, #0
 800e78a:	9b00      	ldr	r3, [sp, #0]
 800e78c:	701a      	strb	r2, [r3, #0]
 800e78e:	e7de      	b.n	800e74e <_vsniprintf_r+0x18>

0800e790 <vsniprintf>:
 800e790:	b513      	push	{r0, r1, r4, lr}
 800e792:	4c04      	ldr	r4, [pc, #16]	@ (800e7a4 <vsniprintf+0x14>)
 800e794:	9300      	str	r3, [sp, #0]
 800e796:	0013      	movs	r3, r2
 800e798:	000a      	movs	r2, r1
 800e79a:	0001      	movs	r1, r0
 800e79c:	6820      	ldr	r0, [r4, #0]
 800e79e:	f7ff ffca 	bl	800e736 <_vsniprintf_r>
 800e7a2:	bd16      	pop	{r1, r2, r4, pc}
 800e7a4:	2000003c 	.word	0x2000003c

0800e7a8 <memmove>:
 800e7a8:	b510      	push	{r4, lr}
 800e7aa:	4288      	cmp	r0, r1
 800e7ac:	d902      	bls.n	800e7b4 <memmove+0xc>
 800e7ae:	188b      	adds	r3, r1, r2
 800e7b0:	4298      	cmp	r0, r3
 800e7b2:	d308      	bcc.n	800e7c6 <memmove+0x1e>
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	429a      	cmp	r2, r3
 800e7b8:	d007      	beq.n	800e7ca <memmove+0x22>
 800e7ba:	5ccc      	ldrb	r4, [r1, r3]
 800e7bc:	54c4      	strb	r4, [r0, r3]
 800e7be:	3301      	adds	r3, #1
 800e7c0:	e7f9      	b.n	800e7b6 <memmove+0xe>
 800e7c2:	5c8b      	ldrb	r3, [r1, r2]
 800e7c4:	5483      	strb	r3, [r0, r2]
 800e7c6:	3a01      	subs	r2, #1
 800e7c8:	d2fb      	bcs.n	800e7c2 <memmove+0x1a>
 800e7ca:	bd10      	pop	{r4, pc}

0800e7cc <memset>:
 800e7cc:	0003      	movs	r3, r0
 800e7ce:	1882      	adds	r2, r0, r2
 800e7d0:	4293      	cmp	r3, r2
 800e7d2:	d100      	bne.n	800e7d6 <memset+0xa>
 800e7d4:	4770      	bx	lr
 800e7d6:	7019      	strb	r1, [r3, #0]
 800e7d8:	3301      	adds	r3, #1
 800e7da:	e7f9      	b.n	800e7d0 <memset+0x4>

0800e7dc <__errno>:
 800e7dc:	4b01      	ldr	r3, [pc, #4]	@ (800e7e4 <__errno+0x8>)
 800e7de:	6818      	ldr	r0, [r3, #0]
 800e7e0:	4770      	bx	lr
 800e7e2:	46c0      	nop			@ (mov r8, r8)
 800e7e4:	2000003c 	.word	0x2000003c

0800e7e8 <__libc_init_array>:
 800e7e8:	b570      	push	{r4, r5, r6, lr}
 800e7ea:	2600      	movs	r6, #0
 800e7ec:	4c0c      	ldr	r4, [pc, #48]	@ (800e820 <__libc_init_array+0x38>)
 800e7ee:	4d0d      	ldr	r5, [pc, #52]	@ (800e824 <__libc_init_array+0x3c>)
 800e7f0:	1b64      	subs	r4, r4, r5
 800e7f2:	10a4      	asrs	r4, r4, #2
 800e7f4:	42a6      	cmp	r6, r4
 800e7f6:	d109      	bne.n	800e80c <__libc_init_array+0x24>
 800e7f8:	2600      	movs	r6, #0
 800e7fa:	f000 fc51 	bl	800f0a0 <_init>
 800e7fe:	4c0a      	ldr	r4, [pc, #40]	@ (800e828 <__libc_init_array+0x40>)
 800e800:	4d0a      	ldr	r5, [pc, #40]	@ (800e82c <__libc_init_array+0x44>)
 800e802:	1b64      	subs	r4, r4, r5
 800e804:	10a4      	asrs	r4, r4, #2
 800e806:	42a6      	cmp	r6, r4
 800e808:	d105      	bne.n	800e816 <__libc_init_array+0x2e>
 800e80a:	bd70      	pop	{r4, r5, r6, pc}
 800e80c:	00b3      	lsls	r3, r6, #2
 800e80e:	58eb      	ldr	r3, [r5, r3]
 800e810:	4798      	blx	r3
 800e812:	3601      	adds	r6, #1
 800e814:	e7ee      	b.n	800e7f4 <__libc_init_array+0xc>
 800e816:	00b3      	lsls	r3, r6, #2
 800e818:	58eb      	ldr	r3, [r5, r3]
 800e81a:	4798      	blx	r3
 800e81c:	3601      	adds	r6, #1
 800e81e:	e7f2      	b.n	800e806 <__libc_init_array+0x1e>
 800e820:	0800f4ac 	.word	0x0800f4ac
 800e824:	0800f4ac 	.word	0x0800f4ac
 800e828:	0800f4b0 	.word	0x0800f4b0
 800e82c:	0800f4ac 	.word	0x0800f4ac

0800e830 <__retarget_lock_acquire_recursive>:
 800e830:	4770      	bx	lr

0800e832 <__retarget_lock_release_recursive>:
 800e832:	4770      	bx	lr

0800e834 <memcpy>:
 800e834:	2300      	movs	r3, #0
 800e836:	b510      	push	{r4, lr}
 800e838:	429a      	cmp	r2, r3
 800e83a:	d100      	bne.n	800e83e <memcpy+0xa>
 800e83c:	bd10      	pop	{r4, pc}
 800e83e:	5ccc      	ldrb	r4, [r1, r3]
 800e840:	54c4      	strb	r4, [r0, r3]
 800e842:	3301      	adds	r3, #1
 800e844:	e7f8      	b.n	800e838 <memcpy+0x4>
	...

0800e848 <__ssputs_r>:
 800e848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e84a:	688e      	ldr	r6, [r1, #8]
 800e84c:	b085      	sub	sp, #20
 800e84e:	001f      	movs	r7, r3
 800e850:	000c      	movs	r4, r1
 800e852:	680b      	ldr	r3, [r1, #0]
 800e854:	9002      	str	r0, [sp, #8]
 800e856:	9203      	str	r2, [sp, #12]
 800e858:	42be      	cmp	r6, r7
 800e85a:	d830      	bhi.n	800e8be <__ssputs_r+0x76>
 800e85c:	210c      	movs	r1, #12
 800e85e:	5e62      	ldrsh	r2, [r4, r1]
 800e860:	2190      	movs	r1, #144	@ 0x90
 800e862:	00c9      	lsls	r1, r1, #3
 800e864:	420a      	tst	r2, r1
 800e866:	d028      	beq.n	800e8ba <__ssputs_r+0x72>
 800e868:	2003      	movs	r0, #3
 800e86a:	6921      	ldr	r1, [r4, #16]
 800e86c:	1a5b      	subs	r3, r3, r1
 800e86e:	9301      	str	r3, [sp, #4]
 800e870:	6963      	ldr	r3, [r4, #20]
 800e872:	4343      	muls	r3, r0
 800e874:	9801      	ldr	r0, [sp, #4]
 800e876:	0fdd      	lsrs	r5, r3, #31
 800e878:	18ed      	adds	r5, r5, r3
 800e87a:	1c7b      	adds	r3, r7, #1
 800e87c:	181b      	adds	r3, r3, r0
 800e87e:	106d      	asrs	r5, r5, #1
 800e880:	42ab      	cmp	r3, r5
 800e882:	d900      	bls.n	800e886 <__ssputs_r+0x3e>
 800e884:	001d      	movs	r5, r3
 800e886:	0552      	lsls	r2, r2, #21
 800e888:	d528      	bpl.n	800e8dc <__ssputs_r+0x94>
 800e88a:	0029      	movs	r1, r5
 800e88c:	9802      	ldr	r0, [sp, #8]
 800e88e:	f000 f95b 	bl	800eb48 <_malloc_r>
 800e892:	1e06      	subs	r6, r0, #0
 800e894:	d02c      	beq.n	800e8f0 <__ssputs_r+0xa8>
 800e896:	9a01      	ldr	r2, [sp, #4]
 800e898:	6921      	ldr	r1, [r4, #16]
 800e89a:	f7ff ffcb 	bl	800e834 <memcpy>
 800e89e:	89a2      	ldrh	r2, [r4, #12]
 800e8a0:	4b18      	ldr	r3, [pc, #96]	@ (800e904 <__ssputs_r+0xbc>)
 800e8a2:	401a      	ands	r2, r3
 800e8a4:	2380      	movs	r3, #128	@ 0x80
 800e8a6:	4313      	orrs	r3, r2
 800e8a8:	81a3      	strh	r3, [r4, #12]
 800e8aa:	9b01      	ldr	r3, [sp, #4]
 800e8ac:	6126      	str	r6, [r4, #16]
 800e8ae:	18f6      	adds	r6, r6, r3
 800e8b0:	6026      	str	r6, [r4, #0]
 800e8b2:	003e      	movs	r6, r7
 800e8b4:	6165      	str	r5, [r4, #20]
 800e8b6:	1aed      	subs	r5, r5, r3
 800e8b8:	60a5      	str	r5, [r4, #8]
 800e8ba:	42be      	cmp	r6, r7
 800e8bc:	d900      	bls.n	800e8c0 <__ssputs_r+0x78>
 800e8be:	003e      	movs	r6, r7
 800e8c0:	0032      	movs	r2, r6
 800e8c2:	9903      	ldr	r1, [sp, #12]
 800e8c4:	6820      	ldr	r0, [r4, #0]
 800e8c6:	f7ff ff6f 	bl	800e7a8 <memmove>
 800e8ca:	2000      	movs	r0, #0
 800e8cc:	68a3      	ldr	r3, [r4, #8]
 800e8ce:	1b9b      	subs	r3, r3, r6
 800e8d0:	60a3      	str	r3, [r4, #8]
 800e8d2:	6823      	ldr	r3, [r4, #0]
 800e8d4:	199b      	adds	r3, r3, r6
 800e8d6:	6023      	str	r3, [r4, #0]
 800e8d8:	b005      	add	sp, #20
 800e8da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e8dc:	002a      	movs	r2, r5
 800e8de:	9802      	ldr	r0, [sp, #8]
 800e8e0:	f000 fb3e 	bl	800ef60 <_realloc_r>
 800e8e4:	1e06      	subs	r6, r0, #0
 800e8e6:	d1e0      	bne.n	800e8aa <__ssputs_r+0x62>
 800e8e8:	6921      	ldr	r1, [r4, #16]
 800e8ea:	9802      	ldr	r0, [sp, #8]
 800e8ec:	f000 fb86 	bl	800effc <_free_r>
 800e8f0:	230c      	movs	r3, #12
 800e8f2:	2001      	movs	r0, #1
 800e8f4:	9a02      	ldr	r2, [sp, #8]
 800e8f6:	4240      	negs	r0, r0
 800e8f8:	6013      	str	r3, [r2, #0]
 800e8fa:	89a2      	ldrh	r2, [r4, #12]
 800e8fc:	3334      	adds	r3, #52	@ 0x34
 800e8fe:	4313      	orrs	r3, r2
 800e900:	81a3      	strh	r3, [r4, #12]
 800e902:	e7e9      	b.n	800e8d8 <__ssputs_r+0x90>
 800e904:	fffffb7f 	.word	0xfffffb7f

0800e908 <_svfiprintf_r>:
 800e908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e90a:	b0a1      	sub	sp, #132	@ 0x84
 800e90c:	9003      	str	r0, [sp, #12]
 800e90e:	001d      	movs	r5, r3
 800e910:	898b      	ldrh	r3, [r1, #12]
 800e912:	000f      	movs	r7, r1
 800e914:	0016      	movs	r6, r2
 800e916:	061b      	lsls	r3, r3, #24
 800e918:	d511      	bpl.n	800e93e <_svfiprintf_r+0x36>
 800e91a:	690b      	ldr	r3, [r1, #16]
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d10e      	bne.n	800e93e <_svfiprintf_r+0x36>
 800e920:	2140      	movs	r1, #64	@ 0x40
 800e922:	f000 f911 	bl	800eb48 <_malloc_r>
 800e926:	6038      	str	r0, [r7, #0]
 800e928:	6138      	str	r0, [r7, #16]
 800e92a:	2800      	cmp	r0, #0
 800e92c:	d105      	bne.n	800e93a <_svfiprintf_r+0x32>
 800e92e:	230c      	movs	r3, #12
 800e930:	9a03      	ldr	r2, [sp, #12]
 800e932:	6013      	str	r3, [r2, #0]
 800e934:	2001      	movs	r0, #1
 800e936:	4240      	negs	r0, r0
 800e938:	e0cf      	b.n	800eada <_svfiprintf_r+0x1d2>
 800e93a:	2340      	movs	r3, #64	@ 0x40
 800e93c:	617b      	str	r3, [r7, #20]
 800e93e:	2300      	movs	r3, #0
 800e940:	ac08      	add	r4, sp, #32
 800e942:	6163      	str	r3, [r4, #20]
 800e944:	3320      	adds	r3, #32
 800e946:	7663      	strb	r3, [r4, #25]
 800e948:	3310      	adds	r3, #16
 800e94a:	76a3      	strb	r3, [r4, #26]
 800e94c:	9507      	str	r5, [sp, #28]
 800e94e:	0035      	movs	r5, r6
 800e950:	782b      	ldrb	r3, [r5, #0]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d001      	beq.n	800e95a <_svfiprintf_r+0x52>
 800e956:	2b25      	cmp	r3, #37	@ 0x25
 800e958:	d148      	bne.n	800e9ec <_svfiprintf_r+0xe4>
 800e95a:	1bab      	subs	r3, r5, r6
 800e95c:	9305      	str	r3, [sp, #20]
 800e95e:	42b5      	cmp	r5, r6
 800e960:	d00b      	beq.n	800e97a <_svfiprintf_r+0x72>
 800e962:	0032      	movs	r2, r6
 800e964:	0039      	movs	r1, r7
 800e966:	9803      	ldr	r0, [sp, #12]
 800e968:	f7ff ff6e 	bl	800e848 <__ssputs_r>
 800e96c:	3001      	adds	r0, #1
 800e96e:	d100      	bne.n	800e972 <_svfiprintf_r+0x6a>
 800e970:	e0ae      	b.n	800ead0 <_svfiprintf_r+0x1c8>
 800e972:	6963      	ldr	r3, [r4, #20]
 800e974:	9a05      	ldr	r2, [sp, #20]
 800e976:	189b      	adds	r3, r3, r2
 800e978:	6163      	str	r3, [r4, #20]
 800e97a:	782b      	ldrb	r3, [r5, #0]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d100      	bne.n	800e982 <_svfiprintf_r+0x7a>
 800e980:	e0a6      	b.n	800ead0 <_svfiprintf_r+0x1c8>
 800e982:	2201      	movs	r2, #1
 800e984:	2300      	movs	r3, #0
 800e986:	4252      	negs	r2, r2
 800e988:	6062      	str	r2, [r4, #4]
 800e98a:	a904      	add	r1, sp, #16
 800e98c:	3254      	adds	r2, #84	@ 0x54
 800e98e:	1852      	adds	r2, r2, r1
 800e990:	1c6e      	adds	r6, r5, #1
 800e992:	6023      	str	r3, [r4, #0]
 800e994:	60e3      	str	r3, [r4, #12]
 800e996:	60a3      	str	r3, [r4, #8]
 800e998:	7013      	strb	r3, [r2, #0]
 800e99a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800e99c:	4b54      	ldr	r3, [pc, #336]	@ (800eaf0 <_svfiprintf_r+0x1e8>)
 800e99e:	2205      	movs	r2, #5
 800e9a0:	0018      	movs	r0, r3
 800e9a2:	7831      	ldrb	r1, [r6, #0]
 800e9a4:	9305      	str	r3, [sp, #20]
 800e9a6:	f000 fb1d 	bl	800efe4 <memchr>
 800e9aa:	1c75      	adds	r5, r6, #1
 800e9ac:	2800      	cmp	r0, #0
 800e9ae:	d11f      	bne.n	800e9f0 <_svfiprintf_r+0xe8>
 800e9b0:	6822      	ldr	r2, [r4, #0]
 800e9b2:	06d3      	lsls	r3, r2, #27
 800e9b4:	d504      	bpl.n	800e9c0 <_svfiprintf_r+0xb8>
 800e9b6:	2353      	movs	r3, #83	@ 0x53
 800e9b8:	a904      	add	r1, sp, #16
 800e9ba:	185b      	adds	r3, r3, r1
 800e9bc:	2120      	movs	r1, #32
 800e9be:	7019      	strb	r1, [r3, #0]
 800e9c0:	0713      	lsls	r3, r2, #28
 800e9c2:	d504      	bpl.n	800e9ce <_svfiprintf_r+0xc6>
 800e9c4:	2353      	movs	r3, #83	@ 0x53
 800e9c6:	a904      	add	r1, sp, #16
 800e9c8:	185b      	adds	r3, r3, r1
 800e9ca:	212b      	movs	r1, #43	@ 0x2b
 800e9cc:	7019      	strb	r1, [r3, #0]
 800e9ce:	7833      	ldrb	r3, [r6, #0]
 800e9d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e9d2:	d016      	beq.n	800ea02 <_svfiprintf_r+0xfa>
 800e9d4:	0035      	movs	r5, r6
 800e9d6:	2100      	movs	r1, #0
 800e9d8:	200a      	movs	r0, #10
 800e9da:	68e3      	ldr	r3, [r4, #12]
 800e9dc:	782a      	ldrb	r2, [r5, #0]
 800e9de:	1c6e      	adds	r6, r5, #1
 800e9e0:	3a30      	subs	r2, #48	@ 0x30
 800e9e2:	2a09      	cmp	r2, #9
 800e9e4:	d950      	bls.n	800ea88 <_svfiprintf_r+0x180>
 800e9e6:	2900      	cmp	r1, #0
 800e9e8:	d111      	bne.n	800ea0e <_svfiprintf_r+0x106>
 800e9ea:	e017      	b.n	800ea1c <_svfiprintf_r+0x114>
 800e9ec:	3501      	adds	r5, #1
 800e9ee:	e7af      	b.n	800e950 <_svfiprintf_r+0x48>
 800e9f0:	9b05      	ldr	r3, [sp, #20]
 800e9f2:	6822      	ldr	r2, [r4, #0]
 800e9f4:	1ac0      	subs	r0, r0, r3
 800e9f6:	2301      	movs	r3, #1
 800e9f8:	4083      	lsls	r3, r0
 800e9fa:	4313      	orrs	r3, r2
 800e9fc:	002e      	movs	r6, r5
 800e9fe:	6023      	str	r3, [r4, #0]
 800ea00:	e7cc      	b.n	800e99c <_svfiprintf_r+0x94>
 800ea02:	9b07      	ldr	r3, [sp, #28]
 800ea04:	1d19      	adds	r1, r3, #4
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	9107      	str	r1, [sp, #28]
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	db01      	blt.n	800ea12 <_svfiprintf_r+0x10a>
 800ea0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ea10:	e004      	b.n	800ea1c <_svfiprintf_r+0x114>
 800ea12:	425b      	negs	r3, r3
 800ea14:	60e3      	str	r3, [r4, #12]
 800ea16:	2302      	movs	r3, #2
 800ea18:	4313      	orrs	r3, r2
 800ea1a:	6023      	str	r3, [r4, #0]
 800ea1c:	782b      	ldrb	r3, [r5, #0]
 800ea1e:	2b2e      	cmp	r3, #46	@ 0x2e
 800ea20:	d10c      	bne.n	800ea3c <_svfiprintf_r+0x134>
 800ea22:	786b      	ldrb	r3, [r5, #1]
 800ea24:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea26:	d134      	bne.n	800ea92 <_svfiprintf_r+0x18a>
 800ea28:	9b07      	ldr	r3, [sp, #28]
 800ea2a:	3502      	adds	r5, #2
 800ea2c:	1d1a      	adds	r2, r3, #4
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	9207      	str	r2, [sp, #28]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	da01      	bge.n	800ea3a <_svfiprintf_r+0x132>
 800ea36:	2301      	movs	r3, #1
 800ea38:	425b      	negs	r3, r3
 800ea3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea3c:	4e2d      	ldr	r6, [pc, #180]	@ (800eaf4 <_svfiprintf_r+0x1ec>)
 800ea3e:	2203      	movs	r2, #3
 800ea40:	0030      	movs	r0, r6
 800ea42:	7829      	ldrb	r1, [r5, #0]
 800ea44:	f000 face 	bl	800efe4 <memchr>
 800ea48:	2800      	cmp	r0, #0
 800ea4a:	d006      	beq.n	800ea5a <_svfiprintf_r+0x152>
 800ea4c:	2340      	movs	r3, #64	@ 0x40
 800ea4e:	1b80      	subs	r0, r0, r6
 800ea50:	4083      	lsls	r3, r0
 800ea52:	6822      	ldr	r2, [r4, #0]
 800ea54:	3501      	adds	r5, #1
 800ea56:	4313      	orrs	r3, r2
 800ea58:	6023      	str	r3, [r4, #0]
 800ea5a:	7829      	ldrb	r1, [r5, #0]
 800ea5c:	2206      	movs	r2, #6
 800ea5e:	4826      	ldr	r0, [pc, #152]	@ (800eaf8 <_svfiprintf_r+0x1f0>)
 800ea60:	1c6e      	adds	r6, r5, #1
 800ea62:	7621      	strb	r1, [r4, #24]
 800ea64:	f000 fabe 	bl	800efe4 <memchr>
 800ea68:	2800      	cmp	r0, #0
 800ea6a:	d038      	beq.n	800eade <_svfiprintf_r+0x1d6>
 800ea6c:	4b23      	ldr	r3, [pc, #140]	@ (800eafc <_svfiprintf_r+0x1f4>)
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d122      	bne.n	800eab8 <_svfiprintf_r+0x1b0>
 800ea72:	2207      	movs	r2, #7
 800ea74:	9b07      	ldr	r3, [sp, #28]
 800ea76:	3307      	adds	r3, #7
 800ea78:	4393      	bics	r3, r2
 800ea7a:	3308      	adds	r3, #8
 800ea7c:	9307      	str	r3, [sp, #28]
 800ea7e:	6963      	ldr	r3, [r4, #20]
 800ea80:	9a04      	ldr	r2, [sp, #16]
 800ea82:	189b      	adds	r3, r3, r2
 800ea84:	6163      	str	r3, [r4, #20]
 800ea86:	e762      	b.n	800e94e <_svfiprintf_r+0x46>
 800ea88:	4343      	muls	r3, r0
 800ea8a:	0035      	movs	r5, r6
 800ea8c:	2101      	movs	r1, #1
 800ea8e:	189b      	adds	r3, r3, r2
 800ea90:	e7a4      	b.n	800e9dc <_svfiprintf_r+0xd4>
 800ea92:	2300      	movs	r3, #0
 800ea94:	200a      	movs	r0, #10
 800ea96:	0019      	movs	r1, r3
 800ea98:	3501      	adds	r5, #1
 800ea9a:	6063      	str	r3, [r4, #4]
 800ea9c:	782a      	ldrb	r2, [r5, #0]
 800ea9e:	1c6e      	adds	r6, r5, #1
 800eaa0:	3a30      	subs	r2, #48	@ 0x30
 800eaa2:	2a09      	cmp	r2, #9
 800eaa4:	d903      	bls.n	800eaae <_svfiprintf_r+0x1a6>
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d0c8      	beq.n	800ea3c <_svfiprintf_r+0x134>
 800eaaa:	9109      	str	r1, [sp, #36]	@ 0x24
 800eaac:	e7c6      	b.n	800ea3c <_svfiprintf_r+0x134>
 800eaae:	4341      	muls	r1, r0
 800eab0:	0035      	movs	r5, r6
 800eab2:	2301      	movs	r3, #1
 800eab4:	1889      	adds	r1, r1, r2
 800eab6:	e7f1      	b.n	800ea9c <_svfiprintf_r+0x194>
 800eab8:	aa07      	add	r2, sp, #28
 800eaba:	9200      	str	r2, [sp, #0]
 800eabc:	0021      	movs	r1, r4
 800eabe:	003a      	movs	r2, r7
 800eac0:	4b0f      	ldr	r3, [pc, #60]	@ (800eb00 <_svfiprintf_r+0x1f8>)
 800eac2:	9803      	ldr	r0, [sp, #12]
 800eac4:	e000      	b.n	800eac8 <_svfiprintf_r+0x1c0>
 800eac6:	bf00      	nop
 800eac8:	9004      	str	r0, [sp, #16]
 800eaca:	9b04      	ldr	r3, [sp, #16]
 800eacc:	3301      	adds	r3, #1
 800eace:	d1d6      	bne.n	800ea7e <_svfiprintf_r+0x176>
 800ead0:	89bb      	ldrh	r3, [r7, #12]
 800ead2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800ead4:	065b      	lsls	r3, r3, #25
 800ead6:	d500      	bpl.n	800eada <_svfiprintf_r+0x1d2>
 800ead8:	e72c      	b.n	800e934 <_svfiprintf_r+0x2c>
 800eada:	b021      	add	sp, #132	@ 0x84
 800eadc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eade:	aa07      	add	r2, sp, #28
 800eae0:	9200      	str	r2, [sp, #0]
 800eae2:	0021      	movs	r1, r4
 800eae4:	003a      	movs	r2, r7
 800eae6:	4b06      	ldr	r3, [pc, #24]	@ (800eb00 <_svfiprintf_r+0x1f8>)
 800eae8:	9803      	ldr	r0, [sp, #12]
 800eaea:	f000 f91d 	bl	800ed28 <_printf_i>
 800eaee:	e7eb      	b.n	800eac8 <_svfiprintf_r+0x1c0>
 800eaf0:	0800f470 	.word	0x0800f470
 800eaf4:	0800f476 	.word	0x0800f476
 800eaf8:	0800f47a 	.word	0x0800f47a
 800eafc:	00000000 	.word	0x00000000
 800eb00:	0800e849 	.word	0x0800e849

0800eb04 <sbrk_aligned>:
 800eb04:	b570      	push	{r4, r5, r6, lr}
 800eb06:	4e0f      	ldr	r6, [pc, #60]	@ (800eb44 <sbrk_aligned+0x40>)
 800eb08:	000d      	movs	r5, r1
 800eb0a:	6831      	ldr	r1, [r6, #0]
 800eb0c:	0004      	movs	r4, r0
 800eb0e:	2900      	cmp	r1, #0
 800eb10:	d102      	bne.n	800eb18 <sbrk_aligned+0x14>
 800eb12:	f000 fa55 	bl	800efc0 <_sbrk_r>
 800eb16:	6030      	str	r0, [r6, #0]
 800eb18:	0029      	movs	r1, r5
 800eb1a:	0020      	movs	r0, r4
 800eb1c:	f000 fa50 	bl	800efc0 <_sbrk_r>
 800eb20:	1c43      	adds	r3, r0, #1
 800eb22:	d103      	bne.n	800eb2c <sbrk_aligned+0x28>
 800eb24:	2501      	movs	r5, #1
 800eb26:	426d      	negs	r5, r5
 800eb28:	0028      	movs	r0, r5
 800eb2a:	bd70      	pop	{r4, r5, r6, pc}
 800eb2c:	2303      	movs	r3, #3
 800eb2e:	1cc5      	adds	r5, r0, #3
 800eb30:	439d      	bics	r5, r3
 800eb32:	42a8      	cmp	r0, r5
 800eb34:	d0f8      	beq.n	800eb28 <sbrk_aligned+0x24>
 800eb36:	1a29      	subs	r1, r5, r0
 800eb38:	0020      	movs	r0, r4
 800eb3a:	f000 fa41 	bl	800efc0 <_sbrk_r>
 800eb3e:	3001      	adds	r0, #1
 800eb40:	d1f2      	bne.n	800eb28 <sbrk_aligned+0x24>
 800eb42:	e7ef      	b.n	800eb24 <sbrk_aligned+0x20>
 800eb44:	2000108c 	.word	0x2000108c

0800eb48 <_malloc_r>:
 800eb48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb4a:	2203      	movs	r2, #3
 800eb4c:	1ccb      	adds	r3, r1, #3
 800eb4e:	4393      	bics	r3, r2
 800eb50:	3308      	adds	r3, #8
 800eb52:	0005      	movs	r5, r0
 800eb54:	001f      	movs	r7, r3
 800eb56:	2b0c      	cmp	r3, #12
 800eb58:	d234      	bcs.n	800ebc4 <_malloc_r+0x7c>
 800eb5a:	270c      	movs	r7, #12
 800eb5c:	42b9      	cmp	r1, r7
 800eb5e:	d833      	bhi.n	800ebc8 <_malloc_r+0x80>
 800eb60:	0028      	movs	r0, r5
 800eb62:	f000 f9ed 	bl	800ef40 <__malloc_lock>
 800eb66:	4e37      	ldr	r6, [pc, #220]	@ (800ec44 <_malloc_r+0xfc>)
 800eb68:	6833      	ldr	r3, [r6, #0]
 800eb6a:	001c      	movs	r4, r3
 800eb6c:	2c00      	cmp	r4, #0
 800eb6e:	d12f      	bne.n	800ebd0 <_malloc_r+0x88>
 800eb70:	0039      	movs	r1, r7
 800eb72:	0028      	movs	r0, r5
 800eb74:	f7ff ffc6 	bl	800eb04 <sbrk_aligned>
 800eb78:	0004      	movs	r4, r0
 800eb7a:	1c43      	adds	r3, r0, #1
 800eb7c:	d15f      	bne.n	800ec3e <_malloc_r+0xf6>
 800eb7e:	6834      	ldr	r4, [r6, #0]
 800eb80:	9400      	str	r4, [sp, #0]
 800eb82:	9b00      	ldr	r3, [sp, #0]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d14a      	bne.n	800ec1e <_malloc_r+0xd6>
 800eb88:	2c00      	cmp	r4, #0
 800eb8a:	d052      	beq.n	800ec32 <_malloc_r+0xea>
 800eb8c:	6823      	ldr	r3, [r4, #0]
 800eb8e:	0028      	movs	r0, r5
 800eb90:	18e3      	adds	r3, r4, r3
 800eb92:	9900      	ldr	r1, [sp, #0]
 800eb94:	9301      	str	r3, [sp, #4]
 800eb96:	f000 fa13 	bl	800efc0 <_sbrk_r>
 800eb9a:	9b01      	ldr	r3, [sp, #4]
 800eb9c:	4283      	cmp	r3, r0
 800eb9e:	d148      	bne.n	800ec32 <_malloc_r+0xea>
 800eba0:	6823      	ldr	r3, [r4, #0]
 800eba2:	0028      	movs	r0, r5
 800eba4:	1aff      	subs	r7, r7, r3
 800eba6:	0039      	movs	r1, r7
 800eba8:	f7ff ffac 	bl	800eb04 <sbrk_aligned>
 800ebac:	3001      	adds	r0, #1
 800ebae:	d040      	beq.n	800ec32 <_malloc_r+0xea>
 800ebb0:	6823      	ldr	r3, [r4, #0]
 800ebb2:	19db      	adds	r3, r3, r7
 800ebb4:	6023      	str	r3, [r4, #0]
 800ebb6:	6833      	ldr	r3, [r6, #0]
 800ebb8:	685a      	ldr	r2, [r3, #4]
 800ebba:	2a00      	cmp	r2, #0
 800ebbc:	d133      	bne.n	800ec26 <_malloc_r+0xde>
 800ebbe:	9b00      	ldr	r3, [sp, #0]
 800ebc0:	6033      	str	r3, [r6, #0]
 800ebc2:	e019      	b.n	800ebf8 <_malloc_r+0xb0>
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	dac9      	bge.n	800eb5c <_malloc_r+0x14>
 800ebc8:	230c      	movs	r3, #12
 800ebca:	602b      	str	r3, [r5, #0]
 800ebcc:	2000      	movs	r0, #0
 800ebce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ebd0:	6821      	ldr	r1, [r4, #0]
 800ebd2:	1bc9      	subs	r1, r1, r7
 800ebd4:	d420      	bmi.n	800ec18 <_malloc_r+0xd0>
 800ebd6:	290b      	cmp	r1, #11
 800ebd8:	d90a      	bls.n	800ebf0 <_malloc_r+0xa8>
 800ebda:	19e2      	adds	r2, r4, r7
 800ebdc:	6027      	str	r7, [r4, #0]
 800ebde:	42a3      	cmp	r3, r4
 800ebe0:	d104      	bne.n	800ebec <_malloc_r+0xa4>
 800ebe2:	6032      	str	r2, [r6, #0]
 800ebe4:	6863      	ldr	r3, [r4, #4]
 800ebe6:	6011      	str	r1, [r2, #0]
 800ebe8:	6053      	str	r3, [r2, #4]
 800ebea:	e005      	b.n	800ebf8 <_malloc_r+0xb0>
 800ebec:	605a      	str	r2, [r3, #4]
 800ebee:	e7f9      	b.n	800ebe4 <_malloc_r+0x9c>
 800ebf0:	6862      	ldr	r2, [r4, #4]
 800ebf2:	42a3      	cmp	r3, r4
 800ebf4:	d10e      	bne.n	800ec14 <_malloc_r+0xcc>
 800ebf6:	6032      	str	r2, [r6, #0]
 800ebf8:	0028      	movs	r0, r5
 800ebfa:	f000 f9a9 	bl	800ef50 <__malloc_unlock>
 800ebfe:	0020      	movs	r0, r4
 800ec00:	2207      	movs	r2, #7
 800ec02:	300b      	adds	r0, #11
 800ec04:	1d23      	adds	r3, r4, #4
 800ec06:	4390      	bics	r0, r2
 800ec08:	1ac2      	subs	r2, r0, r3
 800ec0a:	4298      	cmp	r0, r3
 800ec0c:	d0df      	beq.n	800ebce <_malloc_r+0x86>
 800ec0e:	1a1b      	subs	r3, r3, r0
 800ec10:	50a3      	str	r3, [r4, r2]
 800ec12:	e7dc      	b.n	800ebce <_malloc_r+0x86>
 800ec14:	605a      	str	r2, [r3, #4]
 800ec16:	e7ef      	b.n	800ebf8 <_malloc_r+0xb0>
 800ec18:	0023      	movs	r3, r4
 800ec1a:	6864      	ldr	r4, [r4, #4]
 800ec1c:	e7a6      	b.n	800eb6c <_malloc_r+0x24>
 800ec1e:	9c00      	ldr	r4, [sp, #0]
 800ec20:	6863      	ldr	r3, [r4, #4]
 800ec22:	9300      	str	r3, [sp, #0]
 800ec24:	e7ad      	b.n	800eb82 <_malloc_r+0x3a>
 800ec26:	001a      	movs	r2, r3
 800ec28:	685b      	ldr	r3, [r3, #4]
 800ec2a:	42a3      	cmp	r3, r4
 800ec2c:	d1fb      	bne.n	800ec26 <_malloc_r+0xde>
 800ec2e:	2300      	movs	r3, #0
 800ec30:	e7da      	b.n	800ebe8 <_malloc_r+0xa0>
 800ec32:	230c      	movs	r3, #12
 800ec34:	0028      	movs	r0, r5
 800ec36:	602b      	str	r3, [r5, #0]
 800ec38:	f000 f98a 	bl	800ef50 <__malloc_unlock>
 800ec3c:	e7c6      	b.n	800ebcc <_malloc_r+0x84>
 800ec3e:	6007      	str	r7, [r0, #0]
 800ec40:	e7da      	b.n	800ebf8 <_malloc_r+0xb0>
 800ec42:	46c0      	nop			@ (mov r8, r8)
 800ec44:	20001090 	.word	0x20001090

0800ec48 <_printf_common>:
 800ec48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ec4a:	0016      	movs	r6, r2
 800ec4c:	9301      	str	r3, [sp, #4]
 800ec4e:	688a      	ldr	r2, [r1, #8]
 800ec50:	690b      	ldr	r3, [r1, #16]
 800ec52:	000c      	movs	r4, r1
 800ec54:	9000      	str	r0, [sp, #0]
 800ec56:	4293      	cmp	r3, r2
 800ec58:	da00      	bge.n	800ec5c <_printf_common+0x14>
 800ec5a:	0013      	movs	r3, r2
 800ec5c:	0022      	movs	r2, r4
 800ec5e:	6033      	str	r3, [r6, #0]
 800ec60:	3243      	adds	r2, #67	@ 0x43
 800ec62:	7812      	ldrb	r2, [r2, #0]
 800ec64:	2a00      	cmp	r2, #0
 800ec66:	d001      	beq.n	800ec6c <_printf_common+0x24>
 800ec68:	3301      	adds	r3, #1
 800ec6a:	6033      	str	r3, [r6, #0]
 800ec6c:	6823      	ldr	r3, [r4, #0]
 800ec6e:	069b      	lsls	r3, r3, #26
 800ec70:	d502      	bpl.n	800ec78 <_printf_common+0x30>
 800ec72:	6833      	ldr	r3, [r6, #0]
 800ec74:	3302      	adds	r3, #2
 800ec76:	6033      	str	r3, [r6, #0]
 800ec78:	6822      	ldr	r2, [r4, #0]
 800ec7a:	2306      	movs	r3, #6
 800ec7c:	0015      	movs	r5, r2
 800ec7e:	401d      	ands	r5, r3
 800ec80:	421a      	tst	r2, r3
 800ec82:	d027      	beq.n	800ecd4 <_printf_common+0x8c>
 800ec84:	0023      	movs	r3, r4
 800ec86:	3343      	adds	r3, #67	@ 0x43
 800ec88:	781b      	ldrb	r3, [r3, #0]
 800ec8a:	1e5a      	subs	r2, r3, #1
 800ec8c:	4193      	sbcs	r3, r2
 800ec8e:	6822      	ldr	r2, [r4, #0]
 800ec90:	0692      	lsls	r2, r2, #26
 800ec92:	d430      	bmi.n	800ecf6 <_printf_common+0xae>
 800ec94:	0022      	movs	r2, r4
 800ec96:	9901      	ldr	r1, [sp, #4]
 800ec98:	9800      	ldr	r0, [sp, #0]
 800ec9a:	9d08      	ldr	r5, [sp, #32]
 800ec9c:	3243      	adds	r2, #67	@ 0x43
 800ec9e:	47a8      	blx	r5
 800eca0:	3001      	adds	r0, #1
 800eca2:	d025      	beq.n	800ecf0 <_printf_common+0xa8>
 800eca4:	2206      	movs	r2, #6
 800eca6:	6823      	ldr	r3, [r4, #0]
 800eca8:	2500      	movs	r5, #0
 800ecaa:	4013      	ands	r3, r2
 800ecac:	2b04      	cmp	r3, #4
 800ecae:	d105      	bne.n	800ecbc <_printf_common+0x74>
 800ecb0:	6833      	ldr	r3, [r6, #0]
 800ecb2:	68e5      	ldr	r5, [r4, #12]
 800ecb4:	1aed      	subs	r5, r5, r3
 800ecb6:	43eb      	mvns	r3, r5
 800ecb8:	17db      	asrs	r3, r3, #31
 800ecba:	401d      	ands	r5, r3
 800ecbc:	68a3      	ldr	r3, [r4, #8]
 800ecbe:	6922      	ldr	r2, [r4, #16]
 800ecc0:	4293      	cmp	r3, r2
 800ecc2:	dd01      	ble.n	800ecc8 <_printf_common+0x80>
 800ecc4:	1a9b      	subs	r3, r3, r2
 800ecc6:	18ed      	adds	r5, r5, r3
 800ecc8:	2600      	movs	r6, #0
 800ecca:	42b5      	cmp	r5, r6
 800eccc:	d120      	bne.n	800ed10 <_printf_common+0xc8>
 800ecce:	2000      	movs	r0, #0
 800ecd0:	e010      	b.n	800ecf4 <_printf_common+0xac>
 800ecd2:	3501      	adds	r5, #1
 800ecd4:	68e3      	ldr	r3, [r4, #12]
 800ecd6:	6832      	ldr	r2, [r6, #0]
 800ecd8:	1a9b      	subs	r3, r3, r2
 800ecda:	42ab      	cmp	r3, r5
 800ecdc:	ddd2      	ble.n	800ec84 <_printf_common+0x3c>
 800ecde:	0022      	movs	r2, r4
 800ece0:	2301      	movs	r3, #1
 800ece2:	9901      	ldr	r1, [sp, #4]
 800ece4:	9800      	ldr	r0, [sp, #0]
 800ece6:	9f08      	ldr	r7, [sp, #32]
 800ece8:	3219      	adds	r2, #25
 800ecea:	47b8      	blx	r7
 800ecec:	3001      	adds	r0, #1
 800ecee:	d1f0      	bne.n	800ecd2 <_printf_common+0x8a>
 800ecf0:	2001      	movs	r0, #1
 800ecf2:	4240      	negs	r0, r0
 800ecf4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ecf6:	2030      	movs	r0, #48	@ 0x30
 800ecf8:	18e1      	adds	r1, r4, r3
 800ecfa:	3143      	adds	r1, #67	@ 0x43
 800ecfc:	7008      	strb	r0, [r1, #0]
 800ecfe:	0021      	movs	r1, r4
 800ed00:	1c5a      	adds	r2, r3, #1
 800ed02:	3145      	adds	r1, #69	@ 0x45
 800ed04:	7809      	ldrb	r1, [r1, #0]
 800ed06:	18a2      	adds	r2, r4, r2
 800ed08:	3243      	adds	r2, #67	@ 0x43
 800ed0a:	3302      	adds	r3, #2
 800ed0c:	7011      	strb	r1, [r2, #0]
 800ed0e:	e7c1      	b.n	800ec94 <_printf_common+0x4c>
 800ed10:	0022      	movs	r2, r4
 800ed12:	2301      	movs	r3, #1
 800ed14:	9901      	ldr	r1, [sp, #4]
 800ed16:	9800      	ldr	r0, [sp, #0]
 800ed18:	9f08      	ldr	r7, [sp, #32]
 800ed1a:	321a      	adds	r2, #26
 800ed1c:	47b8      	blx	r7
 800ed1e:	3001      	adds	r0, #1
 800ed20:	d0e6      	beq.n	800ecf0 <_printf_common+0xa8>
 800ed22:	3601      	adds	r6, #1
 800ed24:	e7d1      	b.n	800ecca <_printf_common+0x82>
	...

0800ed28 <_printf_i>:
 800ed28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed2a:	b08b      	sub	sp, #44	@ 0x2c
 800ed2c:	9206      	str	r2, [sp, #24]
 800ed2e:	000a      	movs	r2, r1
 800ed30:	3243      	adds	r2, #67	@ 0x43
 800ed32:	9307      	str	r3, [sp, #28]
 800ed34:	9005      	str	r0, [sp, #20]
 800ed36:	9203      	str	r2, [sp, #12]
 800ed38:	7e0a      	ldrb	r2, [r1, #24]
 800ed3a:	000c      	movs	r4, r1
 800ed3c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ed3e:	2a78      	cmp	r2, #120	@ 0x78
 800ed40:	d809      	bhi.n	800ed56 <_printf_i+0x2e>
 800ed42:	2a62      	cmp	r2, #98	@ 0x62
 800ed44:	d80b      	bhi.n	800ed5e <_printf_i+0x36>
 800ed46:	2a00      	cmp	r2, #0
 800ed48:	d100      	bne.n	800ed4c <_printf_i+0x24>
 800ed4a:	e0ba      	b.n	800eec2 <_printf_i+0x19a>
 800ed4c:	497a      	ldr	r1, [pc, #488]	@ (800ef38 <_printf_i+0x210>)
 800ed4e:	9104      	str	r1, [sp, #16]
 800ed50:	2a58      	cmp	r2, #88	@ 0x58
 800ed52:	d100      	bne.n	800ed56 <_printf_i+0x2e>
 800ed54:	e08e      	b.n	800ee74 <_printf_i+0x14c>
 800ed56:	0025      	movs	r5, r4
 800ed58:	3542      	adds	r5, #66	@ 0x42
 800ed5a:	702a      	strb	r2, [r5, #0]
 800ed5c:	e022      	b.n	800eda4 <_printf_i+0x7c>
 800ed5e:	0010      	movs	r0, r2
 800ed60:	3863      	subs	r0, #99	@ 0x63
 800ed62:	2815      	cmp	r0, #21
 800ed64:	d8f7      	bhi.n	800ed56 <_printf_i+0x2e>
 800ed66:	f7f1 f9d5 	bl	8000114 <__gnu_thumb1_case_shi>
 800ed6a:	0016      	.short	0x0016
 800ed6c:	fff6001f 	.word	0xfff6001f
 800ed70:	fff6fff6 	.word	0xfff6fff6
 800ed74:	001ffff6 	.word	0x001ffff6
 800ed78:	fff6fff6 	.word	0xfff6fff6
 800ed7c:	fff6fff6 	.word	0xfff6fff6
 800ed80:	0036009f 	.word	0x0036009f
 800ed84:	fff6007e 	.word	0xfff6007e
 800ed88:	00b0fff6 	.word	0x00b0fff6
 800ed8c:	0036fff6 	.word	0x0036fff6
 800ed90:	fff6fff6 	.word	0xfff6fff6
 800ed94:	0082      	.short	0x0082
 800ed96:	0025      	movs	r5, r4
 800ed98:	681a      	ldr	r2, [r3, #0]
 800ed9a:	3542      	adds	r5, #66	@ 0x42
 800ed9c:	1d11      	adds	r1, r2, #4
 800ed9e:	6019      	str	r1, [r3, #0]
 800eda0:	6813      	ldr	r3, [r2, #0]
 800eda2:	702b      	strb	r3, [r5, #0]
 800eda4:	2301      	movs	r3, #1
 800eda6:	e09e      	b.n	800eee6 <_printf_i+0x1be>
 800eda8:	6818      	ldr	r0, [r3, #0]
 800edaa:	6809      	ldr	r1, [r1, #0]
 800edac:	1d02      	adds	r2, r0, #4
 800edae:	060d      	lsls	r5, r1, #24
 800edb0:	d50b      	bpl.n	800edca <_printf_i+0xa2>
 800edb2:	6806      	ldr	r6, [r0, #0]
 800edb4:	601a      	str	r2, [r3, #0]
 800edb6:	2e00      	cmp	r6, #0
 800edb8:	da03      	bge.n	800edc2 <_printf_i+0x9a>
 800edba:	232d      	movs	r3, #45	@ 0x2d
 800edbc:	9a03      	ldr	r2, [sp, #12]
 800edbe:	4276      	negs	r6, r6
 800edc0:	7013      	strb	r3, [r2, #0]
 800edc2:	4b5d      	ldr	r3, [pc, #372]	@ (800ef38 <_printf_i+0x210>)
 800edc4:	270a      	movs	r7, #10
 800edc6:	9304      	str	r3, [sp, #16]
 800edc8:	e018      	b.n	800edfc <_printf_i+0xd4>
 800edca:	6806      	ldr	r6, [r0, #0]
 800edcc:	601a      	str	r2, [r3, #0]
 800edce:	0649      	lsls	r1, r1, #25
 800edd0:	d5f1      	bpl.n	800edb6 <_printf_i+0x8e>
 800edd2:	b236      	sxth	r6, r6
 800edd4:	e7ef      	b.n	800edb6 <_printf_i+0x8e>
 800edd6:	6808      	ldr	r0, [r1, #0]
 800edd8:	6819      	ldr	r1, [r3, #0]
 800edda:	c940      	ldmia	r1!, {r6}
 800eddc:	0605      	lsls	r5, r0, #24
 800edde:	d402      	bmi.n	800ede6 <_printf_i+0xbe>
 800ede0:	0640      	lsls	r0, r0, #25
 800ede2:	d500      	bpl.n	800ede6 <_printf_i+0xbe>
 800ede4:	b2b6      	uxth	r6, r6
 800ede6:	6019      	str	r1, [r3, #0]
 800ede8:	4b53      	ldr	r3, [pc, #332]	@ (800ef38 <_printf_i+0x210>)
 800edea:	270a      	movs	r7, #10
 800edec:	9304      	str	r3, [sp, #16]
 800edee:	2a6f      	cmp	r2, #111	@ 0x6f
 800edf0:	d100      	bne.n	800edf4 <_printf_i+0xcc>
 800edf2:	3f02      	subs	r7, #2
 800edf4:	0023      	movs	r3, r4
 800edf6:	2200      	movs	r2, #0
 800edf8:	3343      	adds	r3, #67	@ 0x43
 800edfa:	701a      	strb	r2, [r3, #0]
 800edfc:	6863      	ldr	r3, [r4, #4]
 800edfe:	60a3      	str	r3, [r4, #8]
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	db06      	blt.n	800ee12 <_printf_i+0xea>
 800ee04:	2104      	movs	r1, #4
 800ee06:	6822      	ldr	r2, [r4, #0]
 800ee08:	9d03      	ldr	r5, [sp, #12]
 800ee0a:	438a      	bics	r2, r1
 800ee0c:	6022      	str	r2, [r4, #0]
 800ee0e:	4333      	orrs	r3, r6
 800ee10:	d00c      	beq.n	800ee2c <_printf_i+0x104>
 800ee12:	9d03      	ldr	r5, [sp, #12]
 800ee14:	0030      	movs	r0, r6
 800ee16:	0039      	movs	r1, r7
 800ee18:	f7f1 fa0c 	bl	8000234 <__aeabi_uidivmod>
 800ee1c:	9b04      	ldr	r3, [sp, #16]
 800ee1e:	3d01      	subs	r5, #1
 800ee20:	5c5b      	ldrb	r3, [r3, r1]
 800ee22:	702b      	strb	r3, [r5, #0]
 800ee24:	0033      	movs	r3, r6
 800ee26:	0006      	movs	r6, r0
 800ee28:	429f      	cmp	r7, r3
 800ee2a:	d9f3      	bls.n	800ee14 <_printf_i+0xec>
 800ee2c:	2f08      	cmp	r7, #8
 800ee2e:	d109      	bne.n	800ee44 <_printf_i+0x11c>
 800ee30:	6823      	ldr	r3, [r4, #0]
 800ee32:	07db      	lsls	r3, r3, #31
 800ee34:	d506      	bpl.n	800ee44 <_printf_i+0x11c>
 800ee36:	6862      	ldr	r2, [r4, #4]
 800ee38:	6923      	ldr	r3, [r4, #16]
 800ee3a:	429a      	cmp	r2, r3
 800ee3c:	dc02      	bgt.n	800ee44 <_printf_i+0x11c>
 800ee3e:	2330      	movs	r3, #48	@ 0x30
 800ee40:	3d01      	subs	r5, #1
 800ee42:	702b      	strb	r3, [r5, #0]
 800ee44:	9b03      	ldr	r3, [sp, #12]
 800ee46:	1b5b      	subs	r3, r3, r5
 800ee48:	6123      	str	r3, [r4, #16]
 800ee4a:	9b07      	ldr	r3, [sp, #28]
 800ee4c:	0021      	movs	r1, r4
 800ee4e:	9300      	str	r3, [sp, #0]
 800ee50:	9805      	ldr	r0, [sp, #20]
 800ee52:	9b06      	ldr	r3, [sp, #24]
 800ee54:	aa09      	add	r2, sp, #36	@ 0x24
 800ee56:	f7ff fef7 	bl	800ec48 <_printf_common>
 800ee5a:	3001      	adds	r0, #1
 800ee5c:	d148      	bne.n	800eef0 <_printf_i+0x1c8>
 800ee5e:	2001      	movs	r0, #1
 800ee60:	4240      	negs	r0, r0
 800ee62:	b00b      	add	sp, #44	@ 0x2c
 800ee64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee66:	2220      	movs	r2, #32
 800ee68:	6809      	ldr	r1, [r1, #0]
 800ee6a:	430a      	orrs	r2, r1
 800ee6c:	6022      	str	r2, [r4, #0]
 800ee6e:	2278      	movs	r2, #120	@ 0x78
 800ee70:	4932      	ldr	r1, [pc, #200]	@ (800ef3c <_printf_i+0x214>)
 800ee72:	9104      	str	r1, [sp, #16]
 800ee74:	0021      	movs	r1, r4
 800ee76:	3145      	adds	r1, #69	@ 0x45
 800ee78:	700a      	strb	r2, [r1, #0]
 800ee7a:	6819      	ldr	r1, [r3, #0]
 800ee7c:	6822      	ldr	r2, [r4, #0]
 800ee7e:	c940      	ldmia	r1!, {r6}
 800ee80:	0610      	lsls	r0, r2, #24
 800ee82:	d402      	bmi.n	800ee8a <_printf_i+0x162>
 800ee84:	0650      	lsls	r0, r2, #25
 800ee86:	d500      	bpl.n	800ee8a <_printf_i+0x162>
 800ee88:	b2b6      	uxth	r6, r6
 800ee8a:	6019      	str	r1, [r3, #0]
 800ee8c:	07d3      	lsls	r3, r2, #31
 800ee8e:	d502      	bpl.n	800ee96 <_printf_i+0x16e>
 800ee90:	2320      	movs	r3, #32
 800ee92:	4313      	orrs	r3, r2
 800ee94:	6023      	str	r3, [r4, #0]
 800ee96:	2e00      	cmp	r6, #0
 800ee98:	d001      	beq.n	800ee9e <_printf_i+0x176>
 800ee9a:	2710      	movs	r7, #16
 800ee9c:	e7aa      	b.n	800edf4 <_printf_i+0xcc>
 800ee9e:	2220      	movs	r2, #32
 800eea0:	6823      	ldr	r3, [r4, #0]
 800eea2:	4393      	bics	r3, r2
 800eea4:	6023      	str	r3, [r4, #0]
 800eea6:	e7f8      	b.n	800ee9a <_printf_i+0x172>
 800eea8:	681a      	ldr	r2, [r3, #0]
 800eeaa:	680d      	ldr	r5, [r1, #0]
 800eeac:	1d10      	adds	r0, r2, #4
 800eeae:	6949      	ldr	r1, [r1, #20]
 800eeb0:	6018      	str	r0, [r3, #0]
 800eeb2:	6813      	ldr	r3, [r2, #0]
 800eeb4:	062e      	lsls	r6, r5, #24
 800eeb6:	d501      	bpl.n	800eebc <_printf_i+0x194>
 800eeb8:	6019      	str	r1, [r3, #0]
 800eeba:	e002      	b.n	800eec2 <_printf_i+0x19a>
 800eebc:	066d      	lsls	r5, r5, #25
 800eebe:	d5fb      	bpl.n	800eeb8 <_printf_i+0x190>
 800eec0:	8019      	strh	r1, [r3, #0]
 800eec2:	2300      	movs	r3, #0
 800eec4:	9d03      	ldr	r5, [sp, #12]
 800eec6:	6123      	str	r3, [r4, #16]
 800eec8:	e7bf      	b.n	800ee4a <_printf_i+0x122>
 800eeca:	681a      	ldr	r2, [r3, #0]
 800eecc:	1d11      	adds	r1, r2, #4
 800eece:	6019      	str	r1, [r3, #0]
 800eed0:	6815      	ldr	r5, [r2, #0]
 800eed2:	2100      	movs	r1, #0
 800eed4:	0028      	movs	r0, r5
 800eed6:	6862      	ldr	r2, [r4, #4]
 800eed8:	f000 f884 	bl	800efe4 <memchr>
 800eedc:	2800      	cmp	r0, #0
 800eede:	d001      	beq.n	800eee4 <_printf_i+0x1bc>
 800eee0:	1b40      	subs	r0, r0, r5
 800eee2:	6060      	str	r0, [r4, #4]
 800eee4:	6863      	ldr	r3, [r4, #4]
 800eee6:	6123      	str	r3, [r4, #16]
 800eee8:	2300      	movs	r3, #0
 800eeea:	9a03      	ldr	r2, [sp, #12]
 800eeec:	7013      	strb	r3, [r2, #0]
 800eeee:	e7ac      	b.n	800ee4a <_printf_i+0x122>
 800eef0:	002a      	movs	r2, r5
 800eef2:	6923      	ldr	r3, [r4, #16]
 800eef4:	9906      	ldr	r1, [sp, #24]
 800eef6:	9805      	ldr	r0, [sp, #20]
 800eef8:	9d07      	ldr	r5, [sp, #28]
 800eefa:	47a8      	blx	r5
 800eefc:	3001      	adds	r0, #1
 800eefe:	d0ae      	beq.n	800ee5e <_printf_i+0x136>
 800ef00:	6823      	ldr	r3, [r4, #0]
 800ef02:	079b      	lsls	r3, r3, #30
 800ef04:	d415      	bmi.n	800ef32 <_printf_i+0x20a>
 800ef06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef08:	68e0      	ldr	r0, [r4, #12]
 800ef0a:	4298      	cmp	r0, r3
 800ef0c:	daa9      	bge.n	800ee62 <_printf_i+0x13a>
 800ef0e:	0018      	movs	r0, r3
 800ef10:	e7a7      	b.n	800ee62 <_printf_i+0x13a>
 800ef12:	0022      	movs	r2, r4
 800ef14:	2301      	movs	r3, #1
 800ef16:	9906      	ldr	r1, [sp, #24]
 800ef18:	9805      	ldr	r0, [sp, #20]
 800ef1a:	9e07      	ldr	r6, [sp, #28]
 800ef1c:	3219      	adds	r2, #25
 800ef1e:	47b0      	blx	r6
 800ef20:	3001      	adds	r0, #1
 800ef22:	d09c      	beq.n	800ee5e <_printf_i+0x136>
 800ef24:	3501      	adds	r5, #1
 800ef26:	68e3      	ldr	r3, [r4, #12]
 800ef28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef2a:	1a9b      	subs	r3, r3, r2
 800ef2c:	42ab      	cmp	r3, r5
 800ef2e:	dcf0      	bgt.n	800ef12 <_printf_i+0x1ea>
 800ef30:	e7e9      	b.n	800ef06 <_printf_i+0x1de>
 800ef32:	2500      	movs	r5, #0
 800ef34:	e7f7      	b.n	800ef26 <_printf_i+0x1fe>
 800ef36:	46c0      	nop			@ (mov r8, r8)
 800ef38:	0800f481 	.word	0x0800f481
 800ef3c:	0800f492 	.word	0x0800f492

0800ef40 <__malloc_lock>:
 800ef40:	b510      	push	{r4, lr}
 800ef42:	4802      	ldr	r0, [pc, #8]	@ (800ef4c <__malloc_lock+0xc>)
 800ef44:	f7ff fc74 	bl	800e830 <__retarget_lock_acquire_recursive>
 800ef48:	bd10      	pop	{r4, pc}
 800ef4a:	46c0      	nop			@ (mov r8, r8)
 800ef4c:	20001088 	.word	0x20001088

0800ef50 <__malloc_unlock>:
 800ef50:	b510      	push	{r4, lr}
 800ef52:	4802      	ldr	r0, [pc, #8]	@ (800ef5c <__malloc_unlock+0xc>)
 800ef54:	f7ff fc6d 	bl	800e832 <__retarget_lock_release_recursive>
 800ef58:	bd10      	pop	{r4, pc}
 800ef5a:	46c0      	nop			@ (mov r8, r8)
 800ef5c:	20001088 	.word	0x20001088

0800ef60 <_realloc_r>:
 800ef60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ef62:	0006      	movs	r6, r0
 800ef64:	000c      	movs	r4, r1
 800ef66:	0015      	movs	r5, r2
 800ef68:	2900      	cmp	r1, #0
 800ef6a:	d105      	bne.n	800ef78 <_realloc_r+0x18>
 800ef6c:	0011      	movs	r1, r2
 800ef6e:	f7ff fdeb 	bl	800eb48 <_malloc_r>
 800ef72:	0004      	movs	r4, r0
 800ef74:	0020      	movs	r0, r4
 800ef76:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ef78:	2a00      	cmp	r2, #0
 800ef7a:	d103      	bne.n	800ef84 <_realloc_r+0x24>
 800ef7c:	f000 f83e 	bl	800effc <_free_r>
 800ef80:	002c      	movs	r4, r5
 800ef82:	e7f7      	b.n	800ef74 <_realloc_r+0x14>
 800ef84:	f000 f884 	bl	800f090 <_malloc_usable_size_r>
 800ef88:	0007      	movs	r7, r0
 800ef8a:	4285      	cmp	r5, r0
 800ef8c:	d802      	bhi.n	800ef94 <_realloc_r+0x34>
 800ef8e:	0843      	lsrs	r3, r0, #1
 800ef90:	42ab      	cmp	r3, r5
 800ef92:	d3ef      	bcc.n	800ef74 <_realloc_r+0x14>
 800ef94:	0029      	movs	r1, r5
 800ef96:	0030      	movs	r0, r6
 800ef98:	f7ff fdd6 	bl	800eb48 <_malloc_r>
 800ef9c:	9001      	str	r0, [sp, #4]
 800ef9e:	2800      	cmp	r0, #0
 800efa0:	d101      	bne.n	800efa6 <_realloc_r+0x46>
 800efa2:	9c01      	ldr	r4, [sp, #4]
 800efa4:	e7e6      	b.n	800ef74 <_realloc_r+0x14>
 800efa6:	002a      	movs	r2, r5
 800efa8:	42bd      	cmp	r5, r7
 800efaa:	d900      	bls.n	800efae <_realloc_r+0x4e>
 800efac:	003a      	movs	r2, r7
 800efae:	0021      	movs	r1, r4
 800efb0:	9801      	ldr	r0, [sp, #4]
 800efb2:	f7ff fc3f 	bl	800e834 <memcpy>
 800efb6:	0021      	movs	r1, r4
 800efb8:	0030      	movs	r0, r6
 800efba:	f000 f81f 	bl	800effc <_free_r>
 800efbe:	e7f0      	b.n	800efa2 <_realloc_r+0x42>

0800efc0 <_sbrk_r>:
 800efc0:	2300      	movs	r3, #0
 800efc2:	b570      	push	{r4, r5, r6, lr}
 800efc4:	4d06      	ldr	r5, [pc, #24]	@ (800efe0 <_sbrk_r+0x20>)
 800efc6:	0004      	movs	r4, r0
 800efc8:	0008      	movs	r0, r1
 800efca:	602b      	str	r3, [r5, #0]
 800efcc:	f7f1 ff26 	bl	8000e1c <_sbrk>
 800efd0:	1c43      	adds	r3, r0, #1
 800efd2:	d103      	bne.n	800efdc <_sbrk_r+0x1c>
 800efd4:	682b      	ldr	r3, [r5, #0]
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d000      	beq.n	800efdc <_sbrk_r+0x1c>
 800efda:	6023      	str	r3, [r4, #0]
 800efdc:	bd70      	pop	{r4, r5, r6, pc}
 800efde:	46c0      	nop			@ (mov r8, r8)
 800efe0:	20001094 	.word	0x20001094

0800efe4 <memchr>:
 800efe4:	b2c9      	uxtb	r1, r1
 800efe6:	1882      	adds	r2, r0, r2
 800efe8:	4290      	cmp	r0, r2
 800efea:	d101      	bne.n	800eff0 <memchr+0xc>
 800efec:	2000      	movs	r0, #0
 800efee:	4770      	bx	lr
 800eff0:	7803      	ldrb	r3, [r0, #0]
 800eff2:	428b      	cmp	r3, r1
 800eff4:	d0fb      	beq.n	800efee <memchr+0xa>
 800eff6:	3001      	adds	r0, #1
 800eff8:	e7f6      	b.n	800efe8 <memchr+0x4>
	...

0800effc <_free_r>:
 800effc:	b570      	push	{r4, r5, r6, lr}
 800effe:	0005      	movs	r5, r0
 800f000:	1e0c      	subs	r4, r1, #0
 800f002:	d010      	beq.n	800f026 <_free_r+0x2a>
 800f004:	3c04      	subs	r4, #4
 800f006:	6823      	ldr	r3, [r4, #0]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	da00      	bge.n	800f00e <_free_r+0x12>
 800f00c:	18e4      	adds	r4, r4, r3
 800f00e:	0028      	movs	r0, r5
 800f010:	f7ff ff96 	bl	800ef40 <__malloc_lock>
 800f014:	4a1d      	ldr	r2, [pc, #116]	@ (800f08c <_free_r+0x90>)
 800f016:	6813      	ldr	r3, [r2, #0]
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d105      	bne.n	800f028 <_free_r+0x2c>
 800f01c:	6063      	str	r3, [r4, #4]
 800f01e:	6014      	str	r4, [r2, #0]
 800f020:	0028      	movs	r0, r5
 800f022:	f7ff ff95 	bl	800ef50 <__malloc_unlock>
 800f026:	bd70      	pop	{r4, r5, r6, pc}
 800f028:	42a3      	cmp	r3, r4
 800f02a:	d908      	bls.n	800f03e <_free_r+0x42>
 800f02c:	6820      	ldr	r0, [r4, #0]
 800f02e:	1821      	adds	r1, r4, r0
 800f030:	428b      	cmp	r3, r1
 800f032:	d1f3      	bne.n	800f01c <_free_r+0x20>
 800f034:	6819      	ldr	r1, [r3, #0]
 800f036:	685b      	ldr	r3, [r3, #4]
 800f038:	1809      	adds	r1, r1, r0
 800f03a:	6021      	str	r1, [r4, #0]
 800f03c:	e7ee      	b.n	800f01c <_free_r+0x20>
 800f03e:	001a      	movs	r2, r3
 800f040:	685b      	ldr	r3, [r3, #4]
 800f042:	2b00      	cmp	r3, #0
 800f044:	d001      	beq.n	800f04a <_free_r+0x4e>
 800f046:	42a3      	cmp	r3, r4
 800f048:	d9f9      	bls.n	800f03e <_free_r+0x42>
 800f04a:	6811      	ldr	r1, [r2, #0]
 800f04c:	1850      	adds	r0, r2, r1
 800f04e:	42a0      	cmp	r0, r4
 800f050:	d10b      	bne.n	800f06a <_free_r+0x6e>
 800f052:	6820      	ldr	r0, [r4, #0]
 800f054:	1809      	adds	r1, r1, r0
 800f056:	1850      	adds	r0, r2, r1
 800f058:	6011      	str	r1, [r2, #0]
 800f05a:	4283      	cmp	r3, r0
 800f05c:	d1e0      	bne.n	800f020 <_free_r+0x24>
 800f05e:	6818      	ldr	r0, [r3, #0]
 800f060:	685b      	ldr	r3, [r3, #4]
 800f062:	1841      	adds	r1, r0, r1
 800f064:	6011      	str	r1, [r2, #0]
 800f066:	6053      	str	r3, [r2, #4]
 800f068:	e7da      	b.n	800f020 <_free_r+0x24>
 800f06a:	42a0      	cmp	r0, r4
 800f06c:	d902      	bls.n	800f074 <_free_r+0x78>
 800f06e:	230c      	movs	r3, #12
 800f070:	602b      	str	r3, [r5, #0]
 800f072:	e7d5      	b.n	800f020 <_free_r+0x24>
 800f074:	6820      	ldr	r0, [r4, #0]
 800f076:	1821      	adds	r1, r4, r0
 800f078:	428b      	cmp	r3, r1
 800f07a:	d103      	bne.n	800f084 <_free_r+0x88>
 800f07c:	6819      	ldr	r1, [r3, #0]
 800f07e:	685b      	ldr	r3, [r3, #4]
 800f080:	1809      	adds	r1, r1, r0
 800f082:	6021      	str	r1, [r4, #0]
 800f084:	6063      	str	r3, [r4, #4]
 800f086:	6054      	str	r4, [r2, #4]
 800f088:	e7ca      	b.n	800f020 <_free_r+0x24>
 800f08a:	46c0      	nop			@ (mov r8, r8)
 800f08c:	20001090 	.word	0x20001090

0800f090 <_malloc_usable_size_r>:
 800f090:	1f0b      	subs	r3, r1, #4
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	1f18      	subs	r0, r3, #4
 800f096:	2b00      	cmp	r3, #0
 800f098:	da01      	bge.n	800f09e <_malloc_usable_size_r+0xe>
 800f09a:	580b      	ldr	r3, [r1, r0]
 800f09c:	18c0      	adds	r0, r0, r3
 800f09e:	4770      	bx	lr

0800f0a0 <_init>:
 800f0a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0a2:	46c0      	nop			@ (mov r8, r8)
 800f0a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0a6:	bc08      	pop	{r3}
 800f0a8:	469e      	mov	lr, r3
 800f0aa:	4770      	bx	lr

0800f0ac <_fini>:
 800f0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0ae:	46c0      	nop			@ (mov r8, r8)
 800f0b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f0b2:	bc08      	pop	{r3}
 800f0b4:	469e      	mov	lr, r3
 800f0b6:	4770      	bx	lr
