
d:/Dev/rfid/target/1.5.2/argon/rfid.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .module_info  00000018  000d4000  000d4000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .dynalib      00000004  000d4018  000d4018  00004018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         000025a4  000d401c  000d401c  0000401c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .backup       00000004  2003f400  000d65c0  0000f400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000068  2003e324  000d65c4  0001e324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000464  2003e38c  2003e38c  0002e38c  2**2
                  ALLOC
  6 .module_info_suffix 00000028  000d662c  000d662c  0002662c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .module_info_crc 00000004  000d6654  000d6654  00026654  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .debug_info   000d50c2  00000000  00000000  00026658  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00010a55  00000000  00000000  000fb71a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0001e522  00000000  00000000  0010c16f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000023d8  00000000  00000000  0012a691  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00004458  00000000  00000000  0012ca69  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000350f9  00000000  00000000  00130ec1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0002911e  00000000  00000000  00165fba  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00101958  00000000  00000000  0018f0d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000cac8  00000000  00000000  00290a30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

000d401c <module_user_pre_init>:
/**
 * Initializes this user module. Returns the start of the heap.
 */
void* module_user_pre_init() {

    if ( (&link_global_data_start!=&link_global_data_initial_values) && (link_global_data_size != 0))
   d401c:	4809      	ldr	r0, [pc, #36]	; (d4044 <link_dynalib_end+0x28>)
   d401e:	490a      	ldr	r1, [pc, #40]	; (d4048 <link_dynalib_end+0x2c>)
   d4020:	4288      	cmp	r0, r1
extern constructor_ptr_t link_constructors_end;

/**
 * Initializes this user module. Returns the start of the heap.
 */
void* module_user_pre_init() {
   d4022:	b508      	push	{r3, lr}

    if ( (&link_global_data_start!=&link_global_data_initial_values) && (link_global_data_size != 0))
   d4024:	d005      	beq.n	d4032 <module_user_pre_init+0x16>
   d4026:	4a09      	ldr	r2, [pc, #36]	; (d404c <link_dynalib_end+0x30>)
   d4028:	4282      	cmp	r2, r0
   d402a:	d002      	beq.n	d4032 <module_user_pre_init+0x16>
    {
        memcpy(&link_global_data_start, &link_global_data_initial_values, link_global_data_size);
   d402c:	1a12      	subs	r2, r2, r0
   d402e:	f002 f8cd 	bl	d61cc <memcpy>
    }

    memset(&link_bss_location, 0, link_bss_size );
   d4032:	4807      	ldr	r0, [pc, #28]	; (d4050 <link_dynalib_end+0x34>)
   d4034:	4a07      	ldr	r2, [pc, #28]	; (d4054 <link_dynalib_end+0x38>)
   d4036:	2100      	movs	r1, #0
   d4038:	1a12      	subs	r2, r2, r0
   d403a:	f002 f8d2 	bl	d61e2 <memset>
    return &link_global_data_start;
}
   d403e:	4801      	ldr	r0, [pc, #4]	; (d4044 <link_dynalib_end+0x28>)
   d4040:	bd08      	pop	{r3, pc}
   d4042:	bf00      	nop
   d4044:	2003e324 	.word	0x2003e324
   d4048:	000d65c4 	.word	0x000d65c4
   d404c:	2003e38c 	.word	0x2003e38c
   d4050:	2003e38c 	.word	0x2003e38c
   d4054:	2003e7f0 	.word	0x2003e7f0

000d4058 <module_user_init>:
extern constructor_ptr_t link_constructors_location[];
extern constructor_ptr_t link_constructors_end;
#define link_constructors_size   ((unsigned long)&link_constructors_end  -  (unsigned long)&link_constructors_location )

void module_user_init()
{
   d4058:	b570      	push	{r4, r5, r6, lr}
    module_user_init_hook();
   d405a:	f001 fafb 	bl	d5654 <module_user_init_hook>
   d405e:	4c07      	ldr	r4, [pc, #28]	; (d407c <module_user_init+0x24>)
   d4060:	4b07      	ldr	r3, [pc, #28]	; (d4080 <module_user_init+0x28>)
   d4062:	1ae4      	subs	r4, r4, r3
   d4064:	08a4      	lsrs	r4, r4, #2

    // invoke constructors
    int ctor_num;
    for (ctor_num=0; ctor_num < link_constructors_size/sizeof(constructor_ptr_t); ctor_num++ )
   d4066:	2500      	movs	r5, #0
   d4068:	461e      	mov	r6, r3
   d406a:	42a5      	cmp	r5, r4
   d406c:	d004      	beq.n	d4078 <module_user_init+0x20>
    {
        link_constructors_location[ctor_num]();
   d406e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
   d4072:	4798      	blx	r3
{
    module_user_init_hook();

    // invoke constructors
    int ctor_num;
    for (ctor_num=0; ctor_num < link_constructors_size/sizeof(constructor_ptr_t); ctor_num++ )
   d4074:	3501      	adds	r5, #1
   d4076:	e7f8      	b.n	d406a <module_user_init+0x12>
    {
        link_constructors_location[ctor_num]();
    }
}
   d4078:	bd70      	pop	{r4, r5, r6, pc}
   d407a:	bf00      	nop
   d407c:	000d65bc 	.word	0x000d65bc
   d4080:	000d657c 	.word	0x000d657c

000d4084 <module_user_setup>:

/**
 * Export these functions with a fuller name so they don't clash with the setup/loop wrappers in the system module.
 */
void module_user_setup() {
    setup();
   d4084:	f000 b81c 	b.w	d40c0 <setup>

000d4088 <module_user_loop>:
}

void module_user_loop() {
   d4088:	b508      	push	{r3, lr}
    loop();
   d408a:	f000 f89f 	bl	d41cc <loop>
    _post_loop();
}
   d408e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    setup();
}

void module_user_loop() {
    loop();
    _post_loop();
   d4092:	f001 baa1 	b.w	d55d8 <_post_loop>

000d4096 <_ZdlPv>:
   d4096:	f001 b949 	b.w	d532c <free>

000d409a <_ZdaPv>:
	free(p);
}

void operator delete[](void *p)
{
	free(p);
   d409a:	f001 b947 	b.w	d532c <free>

000d409e <__cxa_guard_acquire>:

/* Provide default implemenation for __cxa_guard_acquire() and
 * __cxa_guard_release(). Note: these must be revisited if a multitasking
 * OS is ported to this platform. */
__extension__ typedef int __guard __attribute__((mode (__DI__)));
int __cxa_guard_acquire(__guard *g) {return !*(char *)(g);};
   d409e:	7800      	ldrb	r0, [r0, #0]
   d40a0:	fab0 f080 	clz	r0, r0
   d40a4:	0940      	lsrs	r0, r0, #5
   d40a6:	4770      	bx	lr

000d40a8 <__cxa_guard_release>:
void __cxa_guard_release (__guard *g) {*(char *)g = 1;};
   d40a8:	2301      	movs	r3, #1
   d40aa:	7003      	strb	r3, [r0, #0]
   d40ac:	4770      	bx	lr

000d40ae <_ZN11SystemClassD1Ev>:
    system_error_t error_;
    SleepResult compatResult_;
};


class SystemClass {
   d40ae:	b510      	push	{r4, lr}
   d40b0:	4604      	mov	r4, r0
        return toSleepResult();
    }

private:
    void freeWakeupSourceMemory() {
        if (wakeupSource_) {
   d40b2:	6800      	ldr	r0, [r0, #0]
   d40b4:	b108      	cbz	r0, d40ba <_ZN11SystemClassD1Ev+0xc>
            free(wakeupSource_);
   d40b6:	f001 f939 	bl	d532c <free>
    system_error_t error_;
    SleepResult compatResult_;
};


class SystemClass {
   d40ba:	4620      	mov	r0, r4
   d40bc:	bd10      	pop	{r4, pc}
	...

000d40c0 <setup>:
bool rfid_tag_present = false;
int _rfid_error_counter = 0;
bool _tag_found = false;

// setup() runs once, when the device is first turned on.
void setup() {
   d40c0:	b538      	push	{r3, r4, r5, lr}
  // Put initialization like pinMode and begin functions here.
  Serial.begin(9600);
   d40c2:	f001 fbcd 	bl	d5860 <_Z16_fetch_usbserialv>
   d40c6:	f44f 5116 	mov.w	r1, #9600	; 0x2580
   d40ca:	f001 fbb7 	bl	d583c <_ZN9USBSerial5beginEl>
  while(!Serial);
   d40ce:	f001 fbc7 	bl	d5860 <_Z16_fetch_usbserialv>
   d40d2:	f001 fbba 	bl	d584a <_ZN9USBSerialcvbEv>
   d40d6:	2800      	cmp	r0, #0
   d40d8:	d0f9      	beq.n	d40ce <setup+0xe>

template <HAL_SPI_Interface Interface>
class SpiProxy {
public:
    static SPIClass& instance() {
        static SPIClass instance(Interface);
   d40da:	4d15      	ldr	r5, [pc, #84]	; (d4130 <setup+0x70>)
   d40dc:	6829      	ldr	r1, [r5, #0]
   d40de:	f011 0401 	ands.w	r4, r1, #1
   d40e2:	d10a      	bne.n	d40fa <setup+0x3a>
   d40e4:	4628      	mov	r0, r5
   d40e6:	f7ff ffda 	bl	d409e <__cxa_guard_acquire>
   d40ea:	b130      	cbz	r0, d40fa <setup+0x3a>
   d40ec:	4621      	mov	r1, r4
   d40ee:	4811      	ldr	r0, [pc, #68]	; (d4134 <setup+0x74>)
   d40f0:	f001 f968 	bl	d53c4 <_ZN8SPIClassC1E17HAL_SPI_Interface>
   d40f4:	4628      	mov	r0, r5
   d40f6:	f7ff ffd7 	bl	d40a8 <__cxa_guard_release>
        return instance;
    }

    void begin() {
        instance().begin();
   d40fa:	480e      	ldr	r0, [pc, #56]	; (d4134 <setup+0x74>)
   d40fc:	f001 f96c 	bl	d53d8 <_ZN8SPIClass5beginEv>
  SPI.begin();
  mfrc522.PCD_Init();
   d4100:	480d      	ldr	r0, [pc, #52]	; (d4138 <setup+0x78>)
   d4102:	f000 f9f1 	bl	d44e8 <_ZN7MFRC5228PCD_InitEv>
  pixels.begin();
   d4106:	480d      	ldr	r0, [pc, #52]	; (d413c <setup+0x7c>)
   d4108:	f000 fce9 	bl	d4ade <_ZN17Adafruit_NeoPixel5beginEv>
  for(int i=0; i<NUMPIXELS; i++){
   d410c:	2400      	movs	r4, #0
    pixels.setPixelColor(i, pixels.Color(0,0,0));
   d410e:	2200      	movs	r2, #0
   d4110:	4611      	mov	r1, r2
   d4112:	4610      	mov	r0, r2
   d4114:	f000 ff07 	bl	d4f26 <_ZN17Adafruit_NeoPixel5ColorEhhh>
   d4118:	b2a1      	uxth	r1, r4
   d411a:	4602      	mov	r2, r0
   d411c:	4807      	ldr	r0, [pc, #28]	; (d413c <setup+0x7c>)
   d411e:	f000 feb7 	bl	d4e90 <_ZN17Adafruit_NeoPixel13setPixelColorEtm>
  Serial.begin(9600);
  while(!Serial);
  SPI.begin();
  mfrc522.PCD_Init();
  pixels.begin();
  for(int i=0; i<NUMPIXELS; i++){
   d4122:	3401      	adds	r4, #1
    pixels.setPixelColor(i, pixels.Color(0,0,0));
    pixels.show();    
   d4124:	4805      	ldr	r0, [pc, #20]	; (d413c <setup+0x7c>)
   d4126:	f000 fd11 	bl	d4b4c <_ZN17Adafruit_NeoPixel4showEv>
  Serial.begin(9600);
  while(!Serial);
  SPI.begin();
  mfrc522.PCD_Init();
  pixels.begin();
  for(int i=0; i<NUMPIXELS; i++){
   d412a:	2c0c      	cmp	r4, #12
   d412c:	d1ef      	bne.n	d410e <setup+0x4e>
    pixels.setPixelColor(i, pixels.Color(0,0,0));
    pixels.show();    
  }
}
   d412e:	bd38      	pop	{r3, r4, r5, pc}
   d4130:	2003e390 	.word	0x2003e390
   d4134:	2003e394 	.word	0x2003e394
   d4138:	2003e3b1 	.word	0x2003e3b1
   d413c:	2003e39c 	.word	0x2003e39c

000d4140 <_Z6unlockv>:

void unlock(){
   d4140:	b570      	push	{r4, r5, r6, lr}
  for(int fade=0; fade<MAXVAL; fade++){
   d4142:	2400      	movs	r4, #0
   d4144:	2500      	movs	r5, #0
    for(int i=0; i<NUMPIXELS; i++){
      pixels.setPixelColor(i, pixels.Color(0,fade,0));
   d4146:	b2e6      	uxtb	r6, r4
   d4148:	2200      	movs	r2, #0
   d414a:	4631      	mov	r1, r6
   d414c:	4610      	mov	r0, r2
   d414e:	f000 feea 	bl	d4f26 <_ZN17Adafruit_NeoPixel5ColorEhhh>
   d4152:	b2a9      	uxth	r1, r5
   d4154:	4602      	mov	r2, r0
   d4156:	481c      	ldr	r0, [pc, #112]	; (d41c8 <_Z6unlockv+0x88>)
   d4158:	f000 fe9a 	bl	d4e90 <_ZN17Adafruit_NeoPixel13setPixelColorEtm>
  }
}

void unlock(){
  for(int fade=0; fade<MAXVAL; fade++){
    for(int i=0; i<NUMPIXELS; i++){
   d415c:	3501      	adds	r5, #1
      pixels.setPixelColor(i, pixels.Color(0,fade,0));
      pixels.show();
   d415e:	481a      	ldr	r0, [pc, #104]	; (d41c8 <_Z6unlockv+0x88>)
   d4160:	f000 fcf4 	bl	d4b4c <_ZN17Adafruit_NeoPixel4showEv>
  }
}

void unlock(){
  for(int fade=0; fade<MAXVAL; fade++){
    for(int i=0; i<NUMPIXELS; i++){
   d4164:	2d0c      	cmp	r5, #12
   d4166:	d1ef      	bne.n	d4148 <_Z6unlockv+0x8>
      pixels.setPixelColor(i, pixels.Color(0,fade,0));
      pixels.show();
    }
    delay(FADEVAL);
   d4168:	2005      	movs	r0, #5
    pixels.show();    
  }
}

void unlock(){
  for(int fade=0; fade<MAXVAL; fade++){
   d416a:	3401      	adds	r4, #1
    for(int i=0; i<NUMPIXELS; i++){
      pixels.setPixelColor(i, pixels.Color(0,fade,0));
      pixels.show();
    }
    delay(FADEVAL);
   d416c:	f001 f9f6 	bl	d555c <delay>
    pixels.show();    
  }
}

void unlock(){
  for(int fade=0; fade<MAXVAL; fade++){
   d4170:	2c32      	cmp	r4, #50	; 0x32
   d4172:	d1e7      	bne.n	d4144 <_Z6unlockv+0x4>
      pixels.show();
    }
    delay(FADEVAL);
  }
  
  delay(DELAYVAL * 7);
   d4174:	f240 60d6 	movw	r0, #1750	; 0x6d6
   d4178:	f001 f9f0 	bl	d555c <delay>
  for(int i=0; i<NUMPIXELS; i++){
   d417c:	2500      	movs	r5, #0
   d417e:	2432      	movs	r4, #50	; 0x32
    for(int fade=0; fade<MAXVAL; fade++){
      pixels.setPixelColor(i, pixels.Color(0,MAXVAL-fade,0));
   d4180:	b2ae      	uxth	r6, r5
   d4182:	2200      	movs	r2, #0
   d4184:	b2e1      	uxtb	r1, r4
   d4186:	4610      	mov	r0, r2
   d4188:	f000 fecd 	bl	d4f26 <_ZN17Adafruit_NeoPixel5ColorEhhh>
   d418c:	4631      	mov	r1, r6
   d418e:	4602      	mov	r2, r0
   d4190:	480d      	ldr	r0, [pc, #52]	; (d41c8 <_Z6unlockv+0x88>)
   d4192:	f000 fe7d 	bl	d4e90 <_ZN17Adafruit_NeoPixel13setPixelColorEtm>
      pixels.show();
   d4196:	480c      	ldr	r0, [pc, #48]	; (d41c8 <_Z6unlockv+0x88>)
   d4198:	f000 fcd8 	bl	d4b4c <_ZN17Adafruit_NeoPixel4showEv>
      delay(FADEVAL);
   d419c:	2005      	movs	r0, #5
   d419e:	f001 f9dd 	bl	d555c <delay>
    delay(FADEVAL);
  }
  
  delay(DELAYVAL * 7);
  for(int i=0; i<NUMPIXELS; i++){
    for(int fade=0; fade<MAXVAL; fade++){
   d41a2:	3c01      	subs	r4, #1
   d41a4:	d1ed      	bne.n	d4182 <_Z6unlockv+0x42>
      pixels.setPixelColor(i, pixels.Color(0,MAXVAL-fade,0));
      pixels.show();
      delay(FADEVAL);
    }
    pixels.setPixelColor(i, pixels.Color(0,0,0));
   d41a6:	4622      	mov	r2, r4
   d41a8:	4621      	mov	r1, r4
   d41aa:	4620      	mov	r0, r4
   d41ac:	f000 febb 	bl	d4f26 <_ZN17Adafruit_NeoPixel5ColorEhhh>
   d41b0:	4631      	mov	r1, r6
   d41b2:	4602      	mov	r2, r0
   d41b4:	4804      	ldr	r0, [pc, #16]	; (d41c8 <_Z6unlockv+0x88>)
   d41b6:	f000 fe6b 	bl	d4e90 <_ZN17Adafruit_NeoPixel13setPixelColorEtm>
    }
    delay(FADEVAL);
  }
  
  delay(DELAYVAL * 7);
  for(int i=0; i<NUMPIXELS; i++){
   d41ba:	3501      	adds	r5, #1
      pixels.setPixelColor(i, pixels.Color(0,MAXVAL-fade,0));
      pixels.show();
      delay(FADEVAL);
    }
    pixels.setPixelColor(i, pixels.Color(0,0,0));
    pixels.show();
   d41bc:	4802      	ldr	r0, [pc, #8]	; (d41c8 <_Z6unlockv+0x88>)
   d41be:	f000 fcc5 	bl	d4b4c <_ZN17Adafruit_NeoPixel4showEv>
    }
    delay(FADEVAL);
  }
  
  delay(DELAYVAL * 7);
  for(int i=0; i<NUMPIXELS; i++){
   d41c2:	2d0c      	cmp	r5, #12
   d41c4:	d1db      	bne.n	d417e <_Z6unlockv+0x3e>
      delay(FADEVAL);
    }
    pixels.setPixelColor(i, pixels.Color(0,0,0));
    pixels.show();
  }
}
   d41c6:	bd70      	pop	{r4, r5, r6, pc}
   d41c8:	2003e39c 	.word	0x2003e39c

000d41cc <loop>:

// loop() runs over and over again, as quickly as it can execute.
void loop() {
   d41cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  // The core of your code will likely live here.


  rfid_tag_present_prev = rfid_tag_present;
   d41ce:	4d25      	ldr	r5, [pc, #148]	; (d4264 <loop+0x98>)

  _rfid_error_counter += 1;
   d41d0:	4a25      	ldr	r2, [pc, #148]	; (d4268 <loop+0x9c>)
// loop() runs over and over again, as quickly as it can execute.
void loop() {
  // The core of your code will likely live here.


  rfid_tag_present_prev = rfid_tag_present;
   d41d2:	4c26      	ldr	r4, [pc, #152]	; (d426c <loop+0xa0>)
   d41d4:	782b      	ldrb	r3, [r5, #0]
   d41d6:	7023      	strb	r3, [r4, #0]

  _rfid_error_counter += 1;
   d41d8:	6813      	ldr	r3, [r2, #0]
  // Detect Tag without looking for collisions
  byte bufferATQA[2];
  byte bufferSize = sizeof(bufferATQA);

  // Reset baud rates
  mfrc522.PCD_WriteRegister(mfrc522.TxModeReg, 0x00);
   d41da:	4825      	ldr	r0, [pc, #148]	; (d4270 <loop+0xa4>)
  // The core of your code will likely live here.


  rfid_tag_present_prev = rfid_tag_present;

  _rfid_error_counter += 1;
   d41dc:	3301      	adds	r3, #1
  if(_rfid_error_counter > 2){
   d41de:	2b02      	cmp	r3, #2
  // The core of your code will likely live here.


  rfid_tag_present_prev = rfid_tag_present;

  _rfid_error_counter += 1;
   d41e0:	6013      	str	r3, [r2, #0]
  if(_rfid_error_counter > 2){
    _tag_found = false;
   d41e2:	bfc8      	it	gt
   d41e4:	4b23      	ldrgt	r3, [pc, #140]	; (d4274 <loop+0xa8>)
  }

  // Detect Tag without looking for collisions
  byte bufferATQA[2];
  byte bufferSize = sizeof(bufferATQA);
   d41e6:	ae02      	add	r6, sp, #8
   d41e8:	4617      	mov	r7, r2

  rfid_tag_present_prev = rfid_tag_present;

  _rfid_error_counter += 1;
  if(_rfid_error_counter > 2){
    _tag_found = false;
   d41ea:	bfc4      	itt	gt
   d41ec:	2200      	movgt	r2, #0
   d41ee:	701a      	strbgt	r2, [r3, #0]
  // Detect Tag without looking for collisions
  byte bufferATQA[2];
  byte bufferSize = sizeof(bufferATQA);

  // Reset baud rates
  mfrc522.PCD_WriteRegister(mfrc522.TxModeReg, 0x00);
   d41f0:	2124      	movs	r1, #36	; 0x24
    _tag_found = false;
  }

  // Detect Tag without looking for collisions
  byte bufferATQA[2];
  byte bufferSize = sizeof(bufferATQA);
   d41f2:	2302      	movs	r3, #2

  // Reset baud rates
  mfrc522.PCD_WriteRegister(mfrc522.TxModeReg, 0x00);
   d41f4:	2200      	movs	r2, #0
    _tag_found = false;
  }

  // Detect Tag without looking for collisions
  byte bufferATQA[2];
  byte bufferSize = sizeof(bufferATQA);
   d41f6:	f806 3d05 	strb.w	r3, [r6, #-5]!

  // Reset baud rates
  mfrc522.PCD_WriteRegister(mfrc522.TxModeReg, 0x00);
   d41fa:	f000 f8ae 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
  mfrc522.PCD_WriteRegister(mfrc522.RxModeReg, 0x00);
   d41fe:	2200      	movs	r2, #0
   d4200:	2126      	movs	r1, #38	; 0x26
   d4202:	481b      	ldr	r0, [pc, #108]	; (d4270 <loop+0xa4>)
   d4204:	f000 f8a9 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
  // Reset ModWidthReg
  mfrc522.PCD_WriteRegister(mfrc522.ModWidthReg, 0x26);
   d4208:	2226      	movs	r2, #38	; 0x26
   d420a:	2148      	movs	r1, #72	; 0x48
   d420c:	4818      	ldr	r0, [pc, #96]	; (d4270 <loop+0xa4>)
   d420e:	f000 f8a4 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>


  if(mfrc522.PICC_RequestA(bufferATQA, &bufferSize) == mfrc522.STATUS_OK){
   d4212:	4632      	mov	r2, r6
   d4214:	a901      	add	r1, sp, #4
   d4216:	4816      	ldr	r0, [pc, #88]	; (d4270 <loop+0xa4>)
   d4218:	f000 fad4 	bl	d47c4 <_ZN7MFRC52213PICC_RequestAEPhS0_>
   d421c:	2801      	cmp	r0, #1
   d421e:	4606      	mov	r6, r0
   d4220:	d107      	bne.n	d4232 <loop+0x66>
    if ( ! mfrc522.PICC_ReadCardSerial()) { //Since a PICC placed get Serial and continue   
   d4222:	4813      	ldr	r0, [pc, #76]	; (d4270 <loop+0xa4>)
   d4224:	f000 fc21 	bl	d4a6a <_ZN7MFRC52219PICC_ReadCardSerialEv>
   d4228:	b1c8      	cbz	r0, d425e <loop+0x92>
      return;
    }
    _rfid_error_counter = 0;
   d422a:	2300      	movs	r3, #0
   d422c:	603b      	str	r3, [r7, #0]
    _tag_found = true;        
   d422e:	4b11      	ldr	r3, [pc, #68]	; (d4274 <loop+0xa8>)
   d4230:	701e      	strb	r6, [r3, #0]
  }
  
  rfid_tag_present = _tag_found;
   d4232:	4b10      	ldr	r3, [pc, #64]	; (d4274 <loop+0xa8>)
   d4234:	781b      	ldrb	r3, [r3, #0]
   d4236:	702b      	strb	r3, [r5, #0]
  
  // rising edge
  if (rfid_tag_present && !rfid_tag_present_prev){
   d4238:	b143      	cbz	r3, d424c <loop+0x80>
   d423a:	7823      	ldrb	r3, [r4, #0]
   d423c:	b933      	cbnz	r3, d424c <loop+0x80>
    Serial.println("Tag found");
   d423e:	f001 fb0f 	bl	d5860 <_Z16_fetch_usbserialv>
   d4242:	490d      	ldr	r1, [pc, #52]	; (d4278 <loop+0xac>)
   d4244:	f001 f94d 	bl	d54e2 <_ZN5Print7printlnEPKc>
    unlock();
   d4248:	f7ff ff7a 	bl	d4140 <_Z6unlockv>
  }
  
  // falling edge
  if (!rfid_tag_present && rfid_tag_present_prev){
   d424c:	782b      	ldrb	r3, [r5, #0]
   d424e:	b933      	cbnz	r3, d425e <loop+0x92>
   d4250:	7823      	ldrb	r3, [r4, #0]
   d4252:	b123      	cbz	r3, d425e <loop+0x92>
    Serial.println("Tag gone");
   d4254:	f001 fb04 	bl	d5860 <_Z16_fetch_usbserialv>
   d4258:	4908      	ldr	r1, [pc, #32]	; (d427c <loop+0xb0>)
   d425a:	f001 f942 	bl	d54e2 <_ZN5Print7printlnEPKc>
  }
   d425e:	b003      	add	sp, #12
   d4260:	bdf0      	pop	{r4, r5, r6, r7, pc}
   d4262:	bf00      	nop
   d4264:	2003e3c4 	.word	0x2003e3c4
   d4268:	2003e3c0 	.word	0x2003e3c0
   d426c:	2003e3b0 	.word	0x2003e3b0
   d4270:	2003e3b1 	.word	0x2003e3b1
   d4274:	2003e3d4 	.word	0x2003e3d4
   d4278:	000d6268 	.word	0x000d6268
   d427c:	000d6272 	.word	0x000d6272

000d4280 <_GLOBAL__sub_I_SystemMode>:
   d4280:	b538      	push	{r3, r4, r5, lr}

class SystemSleepResult {
public:
    SystemSleepResult()
            : wakeupSource_(nullptr),
              error_(SYSTEM_ERROR_NONE) {
   d4282:	4c13      	ldr	r4, [pc, #76]	; (d42d0 <_GLOBAL__sub_I_SystemMode+0x50>)
SYSTEM_MODE(MANUAL);
   d4284:	4d13      	ldr	r5, [pc, #76]	; (d42d4 <_GLOBAL__sub_I_SystemMode+0x54>)

inline void pinSetFast(pin_t _pin) __attribute__((always_inline));
inline void pinResetFast(pin_t _pin) __attribute__((always_inline));
inline int32_t pinReadFast(pin_t _pin) __attribute__((always_inline));

static Hal_Pin_Info* PIN_MAP = HAL_Pin_Map();
   d4286:	f000 fe6d 	bl	d4f64 <HAL_Pin_Map>
   d428a:	2300      	movs	r3, #0
   d428c:	6023      	str	r3, [r4, #0]
   d428e:	80a3      	strh	r3, [r4, #4]
    WAKEUP_REASON_PIN_OR_RTC = 3,
    WAKEUP_REASON_UNKNOWN = 4
};

struct SleepResult {
    SleepResult() {}
   d4290:	71a3      	strb	r3, [r4, #6]
   d4292:	8123      	strh	r3, [r4, #8]
   d4294:	f64f 73ff 	movw	r3, #65535	; 0xffff
   d4298:	8163      	strh	r3, [r4, #10]

class SystemClass {
public:

    SystemClass(System_Mode_TypeDef mode = DEFAULT) {
        set_system_mode(mode);
   d429a:	2003      	movs	r0, #3
   d429c:	f000 ffc2 	bl	d5224 <set_system_mode>
   d42a0:	4620      	mov	r0, r4
#define NUMPIXELS 12
#define DELAYVAL 250
#define FADEVAL 5
#define MAXVAL 50

Adafruit_NeoPixel pixels(NUMPIXELS, LED_PIN, WS2812B);
   d42a2:	4c0d      	ldr	r4, [pc, #52]	; (d42d8 <_GLOBAL__sub_I_SystemMode+0x58>)
SYSTEM_MODE(MANUAL);
   d42a4:	490d      	ldr	r1, [pc, #52]	; (d42dc <_GLOBAL__sub_I_SystemMode+0x5c>)
   d42a6:	462a      	mov	r2, r5
   d42a8:	f001 fe18 	bl	d5edc <__aeabi_atexit>
#define NUMPIXELS 12
#define DELAYVAL 250
#define FADEVAL 5
#define MAXVAL 50

Adafruit_NeoPixel pixels(NUMPIXELS, LED_PIN, WS2812B);
   d42ac:	2302      	movs	r3, #2
   d42ae:	2206      	movs	r2, #6
   d42b0:	210c      	movs	r1, #12
   d42b2:	4620      	mov	r0, r4
   d42b4:	f000 fc38 	bl	d4b28 <_ZN17Adafruit_NeoPixelC1Ethh>
   d42b8:	462a      	mov	r2, r5
   d42ba:	4909      	ldr	r1, [pc, #36]	; (d42e0 <_GLOBAL__sub_I_SystemMode+0x60>)
   d42bc:	4620      	mov	r0, r4
   d42be:	f001 fe0d 	bl	d5edc <__aeabi_atexit>

#define RST_PIN         D5         
#define SS_PIN          D4

MFRC522 mfrc522(SS_PIN, RST_PIN);  // Create MFRC522 instance
   d42c2:	2205      	movs	r2, #5
   d42c4:	2104      	movs	r1, #4
   d42c6:	4807      	ldr	r0, [pc, #28]	; (d42e4 <_GLOBAL__sub_I_SystemMode+0x64>)
  
  // falling edge
  if (!rfid_tag_present && rfid_tag_present_prev){
    Serial.println("Tag gone");
  }
   d42c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
Adafruit_NeoPixel pixels(NUMPIXELS, LED_PIN, WS2812B);

#define RST_PIN         D5         
#define SS_PIN          D4

MFRC522 mfrc522(SS_PIN, RST_PIN);  // Create MFRC522 instance
   d42cc:	f000 b80c 	b.w	d42e8 <_ZN7MFRC522C1Ehh>
   d42d0:	2003e3c8 	.word	0x2003e3c8
   d42d4:	2003e38c 	.word	0x2003e38c
   d42d8:	2003e39c 	.word	0x2003e39c
   d42dc:	000d40af 	.word	0x000d40af
   d42e0:	000d4a89 	.word	0x000d4a89
   d42e4:	2003e3b1 	.word	0x2003e3b1

000d42e8 <_ZN7MFRC522C1Ehh>:

/**
 * Constructor.
 * Prepares the output pins.
 */
MFRC522::MFRC522(	byte chipSelectPin,		///< Arduino pin connected to MFRC522's SPI slave select input (Pin 24, NSS, active low)
   d42e8:	b538      	push	{r3, r4, r5, lr}
   d42ea:	4604      	mov	r4, r0
   d42ec:	4608      	mov	r0, r1
					byte resetPowerDownPin	///< Arduino pin connected to MFRC522's reset and power down input (Pin 6, NRSTPD, active low)
				) {
	// Set the chipSelectPin as digital output, do not select the slave yet
	_chipSelectPin = chipSelectPin;
   d42ee:	7321      	strb	r1, [r4, #12]
	pinMode(_chipSelectPin, OUTPUT);
   d42f0:	2101      	movs	r1, #1

/**
 * Constructor.
 * Prepares the output pins.
 */
MFRC522::MFRC522(	byte chipSelectPin,		///< Arduino pin connected to MFRC522's SPI slave select input (Pin 24, NSS, active low)
   d42f2:	4615      	mov	r5, r2
					byte resetPowerDownPin	///< Arduino pin connected to MFRC522's reset and power down input (Pin 6, NRSTPD, active low)
				) {
	// Set the chipSelectPin as digital output, do not select the slave yet
	_chipSelectPin = chipSelectPin;
	pinMode(_chipSelectPin, OUTPUT);
   d42f4:	f001 fd74 	bl	d5de0 <pinMode>
	digitalWrite(_chipSelectPin, HIGH);
   d42f8:	7b20      	ldrb	r0, [r4, #12]
   d42fa:	2101      	movs	r1, #1
   d42fc:	f001 fd81 	bl	d5e02 <digitalWrite>
	
	// Set the resetPowerDownPin as digital output, do not reset or power down.
	_resetPowerDownPin = resetPowerDownPin;
	pinMode(_resetPowerDownPin, OUTPUT);
   d4300:	4628      	mov	r0, r5
	_chipSelectPin = chipSelectPin;
	pinMode(_chipSelectPin, OUTPUT);
	digitalWrite(_chipSelectPin, HIGH);
	
	// Set the resetPowerDownPin as digital output, do not reset or power down.
	_resetPowerDownPin = resetPowerDownPin;
   d4302:	7365      	strb	r5, [r4, #13]
	pinMode(_resetPowerDownPin, OUTPUT);
   d4304:	2101      	movs	r1, #1
   d4306:	f001 fd6b 	bl	d5de0 <pinMode>
	digitalWrite(_resetPowerDownPin, LOW);
   d430a:	7b60      	ldrb	r0, [r4, #13]
   d430c:	2100      	movs	r1, #0
   d430e:	f001 fd78 	bl	d5e02 <digitalWrite>
	
	// Set SPI bus to work with MFRC522 chip.
	//setSPIConfig();
} // End constructor
   d4312:	4620      	mov	r0, r4
   d4314:	bd38      	pop	{r3, r4, r5, pc}
	...

000d4318 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8instanceEv>:
namespace particle {

template <HAL_SPI_Interface Interface>
class SpiProxy {
public:
    static SPIClass& instance() {
   d4318:	b538      	push	{r3, r4, r5, lr}
        static SPIClass instance(Interface);
   d431a:	4d09      	ldr	r5, [pc, #36]	; (d4340 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8instanceEv+0x28>)
   d431c:	6829      	ldr	r1, [r5, #0]
   d431e:	f011 0401 	ands.w	r4, r1, #1
   d4322:	d10a      	bne.n	d433a <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8instanceEv+0x22>
   d4324:	4628      	mov	r0, r5
   d4326:	f7ff feba 	bl	d409e <__cxa_guard_acquire>
   d432a:	b130      	cbz	r0, d433a <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8instanceEv+0x22>
   d432c:	4621      	mov	r1, r4
   d432e:	4805      	ldr	r0, [pc, #20]	; (d4344 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8instanceEv+0x2c>)
   d4330:	f001 f848 	bl	d53c4 <_ZN8SPIClassC1E17HAL_SPI_Interface>
   d4334:	4628      	mov	r0, r5
   d4336:	f7ff feb7 	bl	d40a8 <__cxa_guard_release>
        return instance;
    }
   d433a:	4802      	ldr	r0, [pc, #8]	; (d4344 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8instanceEv+0x2c>)
   d433c:	bd38      	pop	{r3, r4, r5, pc}
   d433e:	bf00      	nop
   d4340:	2003e390 	.word	0x2003e390
   d4344:	2003e394 	.word	0x2003e394

000d4348 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8transferEh.isra.9>:
        return instance().setClockSpeed(value, scale);
    }
    static void computeClockDivider(unsigned reference, unsigned targetSpeed, uint8_t& divider, unsigned& clock) {
        instance().computeClockDivider(reference, targetSpeed, divider, clock);
    }
    byte transfer(byte data) {
   d4348:	b510      	push	{r4, lr}
   d434a:	4604      	mov	r4, r0
        return instance().transfer(data);
   d434c:	f7ff ffe4 	bl	d4318 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8instanceEv>
   d4350:	4621      	mov	r1, r4
    }
   d4352:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    }
    static void computeClockDivider(unsigned reference, unsigned targetSpeed, uint8_t& divider, unsigned& clock) {
        instance().computeClockDivider(reference, targetSpeed, divider, clock);
    }
    byte transfer(byte data) {
        return instance().transfer(data);
   d4356:	f001 b850 	b.w	d53fa <_ZN8SPIClass8transferEh>

000d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>:
 * Writes a byte to the specified register in the MFRC522 chip.
 * The interface is described in the datasheet section 8.1.2.
 */
void MFRC522::PCD_WriteRegister(	byte reg,		///< The register to write to. One of the PCD_Register enums.
									byte value		///< The value to write.
								) {
   d435a:	b570      	push	{r4, r5, r6, lr}
   d435c:	4604      	mov	r4, r0
   d435e:	460e      	mov	r6, r1
	digitalWrite(_chipSelectPin, LOW);		// Select slave
   d4360:	7b00      	ldrb	r0, [r0, #12]
   d4362:	2100      	movs	r1, #0
 * Writes a byte to the specified register in the MFRC522 chip.
 * The interface is described in the datasheet section 8.1.2.
 */
void MFRC522::PCD_WriteRegister(	byte reg,		///< The register to write to. One of the PCD_Register enums.
									byte value		///< The value to write.
								) {
   d4364:	4615      	mov	r5, r2
	digitalWrite(_chipSelectPin, LOW);		// Select slave
   d4366:	f001 fd4c 	bl	d5e02 <digitalWrite>
	SPI.transfer(reg & 0x7E);					// MSB == 0 is for writing. LSB is not used in address. Datasheet section 8.1.2.3.
   d436a:	f006 007e 	and.w	r0, r6, #126	; 0x7e
   d436e:	f7ff ffeb 	bl	d4348 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8transferEh.isra.9>
	SPI.transfer(value);
   d4372:	4628      	mov	r0, r5
   d4374:	f7ff ffe8 	bl	d4348 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8transferEh.isra.9>
	digitalWrite(_chipSelectPin, HIGH);		// Release slave again
   d4378:	7b20      	ldrb	r0, [r4, #12]
   d437a:	2101      	movs	r1, #1
} // End PCD_WriteRegister()
   d437c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
									byte value		///< The value to write.
								) {
	digitalWrite(_chipSelectPin, LOW);		// Select slave
	SPI.transfer(reg & 0x7E);					// MSB == 0 is for writing. LSB is not used in address. Datasheet section 8.1.2.3.
	SPI.transfer(value);
	digitalWrite(_chipSelectPin, HIGH);		// Release slave again
   d4380:	f001 bd3f 	b.w	d5e02 <digitalWrite>

000d4384 <_ZN7MFRC52217PCD_WriteRegisterEhhPh>:
 * The interface is described in the datasheet section 8.1.2.
 */
void MFRC522::PCD_WriteRegister(	byte reg,		///< The register to write to. One of the PCD_Register enums.
									byte count,		///< The number of bytes to write to the register
									byte *values	///< The values to write. Byte array.
								) {
   d4384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   d4386:	460d      	mov	r5, r1
   d4388:	4606      	mov	r6, r0
	digitalWrite(_chipSelectPin, LOW);		// Select slave
   d438a:	2100      	movs	r1, #0
   d438c:	7b00      	ldrb	r0, [r0, #12]
 * The interface is described in the datasheet section 8.1.2.
 */
void MFRC522::PCD_WriteRegister(	byte reg,		///< The register to write to. One of the PCD_Register enums.
									byte count,		///< The number of bytes to write to the register
									byte *values	///< The values to write. Byte array.
								) {
   d438e:	461f      	mov	r7, r3
   d4390:	4614      	mov	r4, r2
	digitalWrite(_chipSelectPin, LOW);		// Select slave
   d4392:	f001 fd36 	bl	d5e02 <digitalWrite>
	SPI.transfer(reg & 0x7E);				// MSB == 0 is for writing. LSB is not used in address. Datasheet section 8.1.2.3.
   d4396:	f005 007e 	and.w	r0, r5, #126	; 0x7e
   d439a:	f7ff ffd5 	bl	d4348 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8transferEh.isra.9>
   d439e:	3c01      	subs	r4, #1
   d43a0:	1e7d      	subs	r5, r7, #1
   d43a2:	443c      	add	r4, r7
	for (byte index = 0; index < count; index++) {
   d43a4:	42a5      	cmp	r5, r4
   d43a6:	d004      	beq.n	d43b2 <_ZN7MFRC52217PCD_WriteRegisterEhhPh+0x2e>
		SPI.transfer(values[index]);
   d43a8:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   d43ac:	f7ff ffcc 	bl	d4348 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8transferEh.isra.9>
									byte count,		///< The number of bytes to write to the register
									byte *values	///< The values to write. Byte array.
								) {
	digitalWrite(_chipSelectPin, LOW);		// Select slave
	SPI.transfer(reg & 0x7E);				// MSB == 0 is for writing. LSB is not used in address. Datasheet section 8.1.2.3.
	for (byte index = 0; index < count; index++) {
   d43b0:	e7f8      	b.n	d43a4 <_ZN7MFRC52217PCD_WriteRegisterEhhPh+0x20>
		SPI.transfer(values[index]);
	}
	digitalWrite(_chipSelectPin, HIGH);		// Release slave again
   d43b2:	7b30      	ldrb	r0, [r6, #12]
   d43b4:	2101      	movs	r1, #1
} // End PCD_WriteRegister()
   d43b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	digitalWrite(_chipSelectPin, LOW);		// Select slave
	SPI.transfer(reg & 0x7E);				// MSB == 0 is for writing. LSB is not used in address. Datasheet section 8.1.2.3.
	for (byte index = 0; index < count; index++) {
		SPI.transfer(values[index]);
	}
	digitalWrite(_chipSelectPin, HIGH);		// Release slave again
   d43ba:	f001 bd22 	b.w	d5e02 <digitalWrite>

000d43be <_ZN7MFRC52216PCD_ReadRegisterEh>:
/**
 * Reads a byte from the specified register in the MFRC522 chip.
 * The interface is described in the datasheet section 8.1.2.
 */
byte MFRC522::PCD_ReadRegister(	byte reg	///< The register to read from. One of the PCD_Register enums.
								) {
   d43be:	b538      	push	{r3, r4, r5, lr}
   d43c0:	4605      	mov	r5, r0
   d43c2:	460c      	mov	r4, r1
	byte value;
	digitalWrite(_chipSelectPin, LOW);			// Select slave
   d43c4:	7b00      	ldrb	r0, [r0, #12]
   d43c6:	2100      	movs	r1, #0
   d43c8:	f001 fd1b 	bl	d5e02 <digitalWrite>
	SPI.transfer(0x80 | (reg & 0x7E));			// MSB == 1 is for reading. LSB is not used in address. Datasheet section 8.1.2.3.
   d43cc:	f004 007e 	and.w	r0, r4, #126	; 0x7e
   d43d0:	f040 0080 	orr.w	r0, r0, #128	; 0x80
   d43d4:	f7ff ffb8 	bl	d4348 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8transferEh.isra.9>
	value = SPI.transfer(0);					// Read the value back. Send 0 to stop reading.
   d43d8:	2000      	movs	r0, #0
   d43da:	f7ff ffb5 	bl	d4348 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8transferEh.isra.9>
	digitalWrite(_chipSelectPin, HIGH);			// Release slave again
   d43de:	2101      	movs	r1, #1
byte MFRC522::PCD_ReadRegister(	byte reg	///< The register to read from. One of the PCD_Register enums.
								) {
	byte value;
	digitalWrite(_chipSelectPin, LOW);			// Select slave
	SPI.transfer(0x80 | (reg & 0x7E));			// MSB == 1 is for reading. LSB is not used in address. Datasheet section 8.1.2.3.
	value = SPI.transfer(0);					// Read the value back. Send 0 to stop reading.
   d43e0:	4604      	mov	r4, r0
	digitalWrite(_chipSelectPin, HIGH);			// Release slave again
   d43e2:	7b28      	ldrb	r0, [r5, #12]
   d43e4:	f001 fd0d 	bl	d5e02 <digitalWrite>
	return value;
} // End PCD_ReadRegister()
   d43e8:	4620      	mov	r0, r4
   d43ea:	bd38      	pop	{r3, r4, r5, pc}

000d43ec <_ZN7MFRC52222PCD_SetRegisterBitMaskEhh>:
/**
 * Sets the bits given in mask in register reg.
 */
void MFRC522::PCD_SetRegisterBitMask(	byte reg,	///< The register to update. One of the PCD_Register enums.
										byte mask	///< The bits to set.
									) { 
   d43ec:	b570      	push	{r4, r5, r6, lr}
   d43ee:	4605      	mov	r5, r0
   d43f0:	460e      	mov	r6, r1
   d43f2:	4614      	mov	r4, r2
	byte tmp;
	tmp = PCD_ReadRegister(reg);
   d43f4:	f7ff ffe3 	bl	d43be <_ZN7MFRC52216PCD_ReadRegisterEh>
	PCD_WriteRegister(reg, tmp | mask);			// set bit mask
   d43f8:	ea40 0204 	orr.w	r2, r0, r4
   d43fc:	4631      	mov	r1, r6
   d43fe:	4628      	mov	r0, r5
   d4400:	b2d2      	uxtb	r2, r2
} // End PCD_SetRegisterBitMask()
   d4402:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
void MFRC522::PCD_SetRegisterBitMask(	byte reg,	///< The register to update. One of the PCD_Register enums.
										byte mask	///< The bits to set.
									) { 
	byte tmp;
	tmp = PCD_ReadRegister(reg);
	PCD_WriteRegister(reg, tmp | mask);			// set bit mask
   d4406:	f7ff bfa8 	b.w	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>

000d440a <_ZN7MFRC52224PCD_ClearRegisterBitMaskEhh>:
/**
 * Clears the bits given in mask from register reg.
 */
void MFRC522::PCD_ClearRegisterBitMask(	byte reg,	///< The register to update. One of the PCD_Register enums.
										byte mask	///< The bits to clear.
									  ) {
   d440a:	b570      	push	{r4, r5, r6, lr}
   d440c:	4605      	mov	r5, r0
   d440e:	460e      	mov	r6, r1
   d4410:	4614      	mov	r4, r2
	byte tmp;
	tmp = PCD_ReadRegister(reg);
   d4412:	f7ff ffd4 	bl	d43be <_ZN7MFRC52216PCD_ReadRegisterEh>
	PCD_WriteRegister(reg, tmp & (~mask));		// clear bit mask
   d4416:	ea20 0204 	bic.w	r2, r0, r4
   d441a:	4631      	mov	r1, r6
   d441c:	4628      	mov	r0, r5
   d441e:	b2d2      	uxtb	r2, r2
} // End PCD_ClearRegisterBitMask()
   d4420:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
void MFRC522::PCD_ClearRegisterBitMask(	byte reg,	///< The register to update. One of the PCD_Register enums.
										byte mask	///< The bits to clear.
									  ) {
	byte tmp;
	tmp = PCD_ReadRegister(reg);
	PCD_WriteRegister(reg, tmp & (~mask));		// clear bit mask
   d4424:	f7ff bf99 	b.w	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>

000d4428 <_ZN7MFRC52216PCD_CalculateCRCEPhhS0_>:
 * @return STATUS_OK on success, STATUS_??? otherwise.
 */
byte MFRC522::PCD_CalculateCRC(	byte *data,		///< In: Pointer to the data to transfer to the FIFO for CRC calculation.
								byte length,	///< In: The number of bytes to transfer.
								byte *result	///< Out: Pointer to result buffer. Result is written to result[0..1], low byte first.
					 ) {
   d4428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   d442a:	4604      	mov	r4, r0
   d442c:	4615      	mov	r5, r2
   d442e:	460f      	mov	r7, r1
	PCD_WriteRegister(CommandReg, PCD_Idle);			// Stop any active command.
   d4430:	2200      	movs	r2, #0
   d4432:	2102      	movs	r1, #2
 * @return STATUS_OK on success, STATUS_??? otherwise.
 */
byte MFRC522::PCD_CalculateCRC(	byte *data,		///< In: Pointer to the data to transfer to the FIFO for CRC calculation.
								byte length,	///< In: The number of bytes to transfer.
								byte *result	///< Out: Pointer to result buffer. Result is written to result[0..1], low byte first.
					 ) {
   d4434:	461e      	mov	r6, r3
	PCD_WriteRegister(CommandReg, PCD_Idle);			// Stop any active command.
   d4436:	f7ff ff90 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
	PCD_WriteRegister(DivIrqReg, 0x04);					// Clear the CRCIRq interrupt request bit
   d443a:	2204      	movs	r2, #4
   d443c:	210a      	movs	r1, #10
   d443e:	4620      	mov	r0, r4
   d4440:	f7ff ff8b 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
	PCD_SetRegisterBitMask(FIFOLevelReg, 0x80);		// FlushBuffer = 1, FIFO initialization
   d4444:	2280      	movs	r2, #128	; 0x80
   d4446:	2114      	movs	r1, #20
   d4448:	4620      	mov	r0, r4
   d444a:	f7ff ffcf 	bl	d43ec <_ZN7MFRC52222PCD_SetRegisterBitMaskEhh>
	PCD_WriteRegister(FIFODataReg, length, data);		// Write data to the FIFO
   d444e:	462a      	mov	r2, r5
   d4450:	463b      	mov	r3, r7
   d4452:	2112      	movs	r1, #18
   d4454:	4620      	mov	r0, r4
   d4456:	f7ff ff95 	bl	d4384 <_ZN7MFRC52217PCD_WriteRegisterEhhPh>
	PCD_WriteRegister(CommandReg, PCD_CalcCRC);		// Start the calculation
   d445a:	2203      	movs	r2, #3
   d445c:	2102      	movs	r1, #2
   d445e:	4620      	mov	r0, r4
   d4460:	f7ff ff7b 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
   d4464:	f241 3588 	movw	r5, #5000	; 0x1388
	
	// Wait for the CRC calculation to complete. Each iteration of the while-loop takes 17.73�s.
	word i = 5000;
	byte n;
	while (1) {
		n = PCD_ReadRegister(DivIrqReg);	// DivIrqReg[7..0] bits are: Set2 reserved reserved MfinActIRq   reserved CRCIRq reserved reserved
   d4468:	210a      	movs	r1, #10
   d446a:	4620      	mov	r0, r4
   d446c:	f7ff ffa7 	bl	d43be <_ZN7MFRC52216PCD_ReadRegisterEh>
		if (n & 0x04) {						// CRCIRq bit set - calculation done
   d4470:	0743      	lsls	r3, r0, #29
   d4472:	d405      	bmi.n	d4480 <_ZN7MFRC52216PCD_CalculateCRCEPhhS0_+0x58>
   d4474:	3d01      	subs	r5, #1
   d4476:	b2ad      	uxth	r5, r5
			break;
		}
		if (--i == 0) {						// The emergency break. We will eventually terminate on this one after 89ms. Communication with the MFRC522 might be down.
   d4478:	2d00      	cmp	r5, #0
   d447a:	d1f5      	bne.n	d4468 <_ZN7MFRC52216PCD_CalculateCRCEPhhS0_+0x40>
			return STATUS_TIMEOUT;
   d447c:	2004      	movs	r0, #4
	
	// Transfer the result from the registers to the result buffer
	result[0] = PCD_ReadRegister(CRCResultRegL);
	result[1] = PCD_ReadRegister(CRCResultRegH);
	return STATUS_OK;
} // End PCD_CalculateCRC()
   d447e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		if (--i == 0) {						// The emergency break. We will eventually terminate on this one after 89ms. Communication with the MFRC522 might be down.
			return STATUS_TIMEOUT;
		}
	}
	PCD_WriteRegister(CommandReg, PCD_Idle);			// Stop calculating CRC for new content in the FIFO.
   d4480:	2200      	movs	r2, #0
   d4482:	4620      	mov	r0, r4
   d4484:	2102      	movs	r1, #2
   d4486:	f7ff ff68 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
	
	// Transfer the result from the registers to the result buffer
	result[0] = PCD_ReadRegister(CRCResultRegL);
   d448a:	2144      	movs	r1, #68	; 0x44
   d448c:	4620      	mov	r0, r4
   d448e:	f7ff ff96 	bl	d43be <_ZN7MFRC52216PCD_ReadRegisterEh>
	result[1] = PCD_ReadRegister(CRCResultRegH);
   d4492:	2142      	movs	r1, #66	; 0x42
		}
	}
	PCD_WriteRegister(CommandReg, PCD_Idle);			// Stop calculating CRC for new content in the FIFO.
	
	// Transfer the result from the registers to the result buffer
	result[0] = PCD_ReadRegister(CRCResultRegL);
   d4494:	7030      	strb	r0, [r6, #0]
	result[1] = PCD_ReadRegister(CRCResultRegH);
   d4496:	4620      	mov	r0, r4
   d4498:	f7ff ff91 	bl	d43be <_ZN7MFRC52216PCD_ReadRegisterEh>
   d449c:	7070      	strb	r0, [r6, #1]
	return STATUS_OK;
   d449e:	2001      	movs	r0, #1
   d44a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000d44a2 <_ZN7MFRC5229PCD_ResetEv>:
} // End PCD_Init()

/**
 * Performs a soft reset on the MFRC522 chip and waits for it to be ready again.
 */
void MFRC522::PCD_Reset() {
   d44a2:	b510      	push	{r4, lr}
	PCD_WriteRegister(CommandReg, PCD_SoftReset);	// Issue the SoftReset command.
   d44a4:	220f      	movs	r2, #15
   d44a6:	2102      	movs	r1, #2
} // End PCD_Init()

/**
 * Performs a soft reset on the MFRC522 chip and waits for it to be ready again.
 */
void MFRC522::PCD_Reset() {
   d44a8:	4604      	mov	r4, r0
	PCD_WriteRegister(CommandReg, PCD_SoftReset);	// Issue the SoftReset command.
   d44aa:	f7ff ff56 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
	// The datasheet does not mention how long the SoftRest command takes to complete.
	// But the MFRC522 might have been in soft power-down mode (triggered by bit 4 of CommandReg) 
	// Section 8.8.2 in the datasheet says the oscillator start-up time is the start up time of the crystal + 37,74�s. Let us be generous: 50ms.
	delay(50);
   d44ae:	2032      	movs	r0, #50	; 0x32
   d44b0:	f001 f854 	bl	d555c <delay>
	// Wait for the PowerDown bit in CommandReg to be cleared
	while (PCD_ReadRegister(CommandReg) & (1<<4)) {
   d44b4:	2102      	movs	r1, #2
   d44b6:	4620      	mov	r0, r4
   d44b8:	f7ff ff81 	bl	d43be <_ZN7MFRC52216PCD_ReadRegisterEh>
   d44bc:	06c3      	lsls	r3, r0, #27
   d44be:	d4f9      	bmi.n	d44b4 <_ZN7MFRC5229PCD_ResetEv+0x12>
		// PCD still restarting - unlikely after waiting 50ms, but better safe than sorry.
	}
} // End PCD_Reset()
   d44c0:	bd10      	pop	{r4, pc}

000d44c2 <_ZN7MFRC52213PCD_AntennaOnEv>:

/**
 * Turns the antenna on by enabling pins TX1 and TX2.
 * After a reset these pins disabled.
 */
void MFRC522::PCD_AntennaOn() {
   d44c2:	b510      	push	{r4, lr}
	byte value = PCD_ReadRegister(TxControlReg);
   d44c4:	2128      	movs	r1, #40	; 0x28

/**
 * Turns the antenna on by enabling pins TX1 and TX2.
 * After a reset these pins disabled.
 */
void MFRC522::PCD_AntennaOn() {
   d44c6:	4604      	mov	r4, r0
	byte value = PCD_ReadRegister(TxControlReg);
   d44c8:	f7ff ff79 	bl	d43be <_ZN7MFRC52216PCD_ReadRegisterEh>
	if ((value & 0x03) != 0x03) {
   d44cc:	f000 0303 	and.w	r3, r0, #3
   d44d0:	2b03      	cmp	r3, #3
   d44d2:	d008      	beq.n	d44e6 <_ZN7MFRC52213PCD_AntennaOnEv+0x24>
		PCD_WriteRegister(TxControlReg, value | 0x03);
   d44d4:	f040 0203 	orr.w	r2, r0, #3
   d44d8:	b2d2      	uxtb	r2, r2
   d44da:	4620      	mov	r0, r4
   d44dc:	2128      	movs	r1, #40	; 0x28
	}
} // End PCD_AntennaOn()
   d44de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 * After a reset these pins disabled.
 */
void MFRC522::PCD_AntennaOn() {
	byte value = PCD_ReadRegister(TxControlReg);
	if ((value & 0x03) != 0x03) {
		PCD_WriteRegister(TxControlReg, value | 0x03);
   d44e2:	f7ff bf3a 	b.w	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
   d44e6:	bd10      	pop	{r4, pc}

000d44e8 <_ZN7MFRC5228PCD_InitEv>:
/////////////////////////////////////////////////////////////////////////////////////

/**
 * Initializes the MFRC522 chip.
 */
void MFRC522::PCD_Init() {
   d44e8:	b510      	push	{r4, lr}
   d44ea:	4604      	mov	r4, r0
	if (digitalRead(_resetPowerDownPin) == LOW) { //The MFRC522 chip is in power down mode.
   d44ec:	7b40      	ldrb	r0, [r0, #13]
   d44ee:	f001 fca1 	bl	d5e34 <digitalRead>
   d44f2:	b938      	cbnz	r0, d4504 <_ZN7MFRC5228PCD_InitEv+0x1c>
		digitalWrite(_resetPowerDownPin, HIGH);	// Exit power down mode. This triggers a hard reset.
   d44f4:	7b60      	ldrb	r0, [r4, #13]
   d44f6:	2101      	movs	r1, #1
   d44f8:	f001 fc83 	bl	d5e02 <digitalWrite>
		// Section 8.8.2 in the datasheet says the oscillator start-up time is the start up time of the crystal + 37,74�s. Let us be generous: 50ms.
		delay(50);
   d44fc:	2032      	movs	r0, #50	; 0x32
   d44fe:	f001 f82d 	bl	d555c <delay>
   d4502:	e002      	b.n	d450a <_ZN7MFRC5228PCD_InitEv+0x22>
	}
	else { // Perform a soft reset
		PCD_Reset();
   d4504:	4620      	mov	r0, r4
   d4506:	f7ff ffcc 	bl	d44a2 <_ZN7MFRC5229PCD_ResetEv>
	}
	
	// When communicating with a PICC we need a timeout if something goes wrong.
	// f_timer = 13.56 MHz / (2*TPreScaler+1) where TPreScaler = [TPrescaler_Hi:TPrescaler_Lo].
	// TPrescaler_Hi are the four low bits in TModeReg. TPrescaler_Lo is TPrescalerReg.
    PCD_WriteRegister(TModeReg, 0x80);			// TAuto=1; timer starts automatically at the end of the transmission in all communication modes at all speeds
   d450a:	4620      	mov	r0, r4
   d450c:	2280      	movs	r2, #128	; 0x80
   d450e:	2154      	movs	r1, #84	; 0x54
   d4510:	f7ff ff23 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
    PCD_WriteRegister(TPrescalerReg, 0xA9);	// TPreScaler = TModeReg[3..0]:TPrescalerReg, ie 0x0A9 = 169 => f_timer=40kHz, ie a timer period of 25�s.
   d4514:	4620      	mov	r0, r4
   d4516:	22a9      	movs	r2, #169	; 0xa9
   d4518:	2156      	movs	r1, #86	; 0x56
   d451a:	f7ff ff1e 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
    PCD_WriteRegister(TReloadRegH, 0x03);		// Reload timer with 0x3E8 = 1000, ie 25ms before timeout.
   d451e:	4620      	mov	r0, r4
   d4520:	2203      	movs	r2, #3
   d4522:	2158      	movs	r1, #88	; 0x58
   d4524:	f7ff ff19 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
    PCD_WriteRegister(TReloadRegL, 0xE8);
   d4528:	4620      	mov	r0, r4
   d452a:	22e8      	movs	r2, #232	; 0xe8
   d452c:	215a      	movs	r1, #90	; 0x5a
   d452e:	f7ff ff14 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
	
	PCD_WriteRegister(TxASKReg, 0x40);		// Default 0x00. Force a 100 % ASK modulation independent of the ModGsPReg register setting
   d4532:	4620      	mov	r0, r4
   d4534:	2240      	movs	r2, #64	; 0x40
   d4536:	212a      	movs	r1, #42	; 0x2a
   d4538:	f7ff ff0f 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
	PCD_WriteRegister(ModeReg, 0x3D);		// Default 0x3F. Set the preset value for the CRC coprocessor for the CalcCRC command to 0x6363 (ISO 14443-3 part 6.2.4)
   d453c:	4620      	mov	r0, r4
   d453e:	223d      	movs	r2, #61	; 0x3d
   d4540:	2122      	movs	r1, #34	; 0x22
   d4542:	f7ff ff0a 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
	PCD_AntennaOn();						// Enable the antenna driver pins TX1 and TX2 (they were disabled by the reset)
   d4546:	4620      	mov	r0, r4
} // End PCD_Init()
   d4548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    PCD_WriteRegister(TReloadRegH, 0x03);		// Reload timer with 0x3E8 = 1000, ie 25ms before timeout.
    PCD_WriteRegister(TReloadRegL, 0xE8);
	
	PCD_WriteRegister(TxASKReg, 0x40);		// Default 0x00. Force a 100 % ASK modulation independent of the ModGsPReg register setting
	PCD_WriteRegister(ModeReg, 0x3D);		// Default 0x3F. Set the preset value for the CRC coprocessor for the CalcCRC command to 0x6363 (ISO 14443-3 part 6.2.4)
	PCD_AntennaOn();						// Enable the antenna driver pins TX1 and TX2 (they were disabled by the reset)
   d454c:	f7ff bfb9 	b.w	d44c2 <_ZN7MFRC52213PCD_AntennaOnEv>

000d4550 <_ZN7MFRC52216PCD_ReadRegisterEhhPhh>:
 */
void MFRC522::PCD_ReadRegister(	byte reg,		///< The register to read from. One of the PCD_Register enums.
								byte count,		///< The number of bytes to read
								byte *values,	///< Byte array to store the values in.
								byte rxAlign	///< Only bit positions rxAlign..7 in values[0] are updated.
								) {
   d4550:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   d4554:	4680      	mov	r8, r0
   d4556:	461f      	mov	r7, r3
   d4558:	f89d 9028 	ldrb.w	r9, [sp, #40]	; 0x28
	if (count == 0) {
   d455c:	4615      	mov	r5, r2
   d455e:	2a00      	cmp	r2, #0
   d4560:	d03f      	beq.n	d45e2 <_ZN7MFRC52216PCD_ReadRegisterEhhPhh+0x92>
		return;
	}
	//Serial.print("Reading "); 	Serial.print(count); Serial.println(" bytes from register.");
	byte address = 0x80 | (reg & 0x7E);		// MSB == 1 is for reading. LSB is not used in address. Datasheet section 8.1.2.3.
   d4562:	f001 017e 	and.w	r1, r1, #126	; 0x7e
   d4566:	f041 0680 	orr.w	r6, r1, #128	; 0x80
	byte index = 0;							// Index in values array.
	digitalWrite(_chipSelectPin, LOW);		// Select slave
   d456a:	7b00      	ldrb	r0, [r0, #12]
   d456c:	2100      	movs	r1, #0
   d456e:	f001 fc48 	bl	d5e02 <digitalWrite>
	count--;								// One read is performed outside of the loop
	SPI.transfer(address);					// Tell MFRC522 which address we want to read
   d4572:	4630      	mov	r0, r6
   d4574:	f7ff fee8 	bl	d4348 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8transferEh.isra.9>
	}
	//Serial.print("Reading "); 	Serial.print(count); Serial.println(" bytes from register.");
	byte address = 0x80 | (reg & 0x7E);		// MSB == 1 is for reading. LSB is not used in address. Datasheet section 8.1.2.3.
	byte index = 0;							// Index in values array.
	digitalWrite(_chipSelectPin, LOW);		// Select slave
	count--;								// One read is performed outside of the loop
   d4578:	3d01      	subs	r5, #1
   d457a:	b2ed      	uxtb	r5, r5
	SPI.transfer(address);					// Tell MFRC522 which address we want to read
   d457c:	f04f 0b00 	mov.w	fp, #0
	while (index < count) {
		if (index == 0 && rxAlign) { // Only update bit positions rxAlign..7 in values[0]
			// Create bit mask for bit positions rxAlign..7
			byte mask = 0;
			for (byte i = rxAlign; i <= 7; i++) {
				mask |= (1 << i);
   d4580:	f04f 0a01 	mov.w	sl, #1
   d4584:	fa5f f48b 	uxtb.w	r4, fp
	byte address = 0x80 | (reg & 0x7E);		// MSB == 1 is for reading. LSB is not used in address. Datasheet section 8.1.2.3.
	byte index = 0;							// Index in values array.
	digitalWrite(_chipSelectPin, LOW);		// Select slave
	count--;								// One read is performed outside of the loop
	SPI.transfer(address);					// Tell MFRC522 which address we want to read
	while (index < count) {
   d4588:	42a5      	cmp	r5, r4
   d458a:	d91f      	bls.n	d45cc <_ZN7MFRC52216PCD_ReadRegisterEhhPhh+0x7c>
		if (index == 0 && rxAlign) { // Only update bit positions rxAlign..7 in values[0]
   d458c:	b9b4      	cbnz	r4, d45bc <_ZN7MFRC52216PCD_ReadRegisterEhhPhh+0x6c>
   d458e:	f1b9 0f00 	cmp.w	r9, #0
   d4592:	d013      	beq.n	d45bc <_ZN7MFRC52216PCD_ReadRegisterEhhPhh+0x6c>
   d4594:	464b      	mov	r3, r9
			// Create bit mask for bit positions rxAlign..7
			byte mask = 0;
			for (byte i = rxAlign; i <= 7; i++) {
   d4596:	2b07      	cmp	r3, #7
   d4598:	d806      	bhi.n	d45a8 <_ZN7MFRC52216PCD_ReadRegisterEhhPhh+0x58>
				mask |= (1 << i);
   d459a:	fa0a f003 	lsl.w	r0, sl, r3
   d459e:	4304      	orrs	r4, r0
	SPI.transfer(address);					// Tell MFRC522 which address we want to read
	while (index < count) {
		if (index == 0 && rxAlign) { // Only update bit positions rxAlign..7 in values[0]
			// Create bit mask for bit positions rxAlign..7
			byte mask = 0;
			for (byte i = rxAlign; i <= 7; i++) {
   d45a0:	3301      	adds	r3, #1
				mask |= (1 << i);
   d45a2:	b2e4      	uxtb	r4, r4
	SPI.transfer(address);					// Tell MFRC522 which address we want to read
	while (index < count) {
		if (index == 0 && rxAlign) { // Only update bit positions rxAlign..7 in values[0]
			// Create bit mask for bit positions rxAlign..7
			byte mask = 0;
			for (byte i = rxAlign; i <= 7; i++) {
   d45a4:	b2db      	uxtb	r3, r3
   d45a6:	e7f6      	b.n	d4596 <_ZN7MFRC52216PCD_ReadRegisterEhhPhh+0x46>
				mask |= (1 << i);
			}
			// Read value and tell that we want to read the same address again.
			byte value = SPI.transfer(address);	
   d45a8:	4630      	mov	r0, r6
   d45aa:	f7ff fecd 	bl	d4348 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8transferEh.isra.9>
			// Apply mask to both current value of values[0] and the new data in value.
			values[0] = (values[index] & ~mask) | (value & mask);
   d45ae:	783b      	ldrb	r3, [r7, #0]
   d45b0:	4020      	ands	r0, r4
   d45b2:	ea23 0304 	bic.w	r3, r3, r4
   d45b6:	4318      	orrs	r0, r3
   d45b8:	7038      	strb	r0, [r7, #0]
   d45ba:	e004      	b.n	d45c6 <_ZN7MFRC52216PCD_ReadRegisterEhhPhh+0x76>
		}
		else { // Normal case
			values[index] = SPI.transfer(address);	// Read value and tell that we want to read the same address again.
   d45bc:	4630      	mov	r0, r6
   d45be:	f7ff fec3 	bl	d4348 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8transferEh.isra.9>
   d45c2:	f807 000b 	strb.w	r0, [r7, fp]
   d45c6:	f10b 0b01 	add.w	fp, fp, #1
   d45ca:	e7db      	b.n	d4584 <_ZN7MFRC52216PCD_ReadRegisterEhhPhh+0x34>
		}
		index++;
	}
	values[index] = SPI.transfer(0);			// Read the final byte. Send 0 to stop reading.
   d45cc:	2000      	movs	r0, #0
   d45ce:	f7ff febb 	bl	d4348 <_ZN8particle8SpiProxyIL17HAL_SPI_Interface0EE8transferEh.isra.9>
   d45d2:	5578      	strb	r0, [r7, r5]
	digitalWrite(_chipSelectPin, HIGH);			// Release slave again
   d45d4:	2101      	movs	r1, #1
   d45d6:	f898 000c 	ldrb.w	r0, [r8, #12]
} // End PCD_ReadRegister()
   d45da:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			values[index] = SPI.transfer(address);	// Read value and tell that we want to read the same address again.
		}
		index++;
	}
	values[index] = SPI.transfer(0);			// Read the final byte. Send 0 to stop reading.
	digitalWrite(_chipSelectPin, HIGH);			// Release slave again
   d45de:	f001 bc10 	b.w	d5e02 <digitalWrite>
   d45e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

000d45e6 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb>:
										byte *backData,		///< NULL or pointer to buffer if data should be read back after executing the command.
										byte *backLen,		///< In: Max number of bytes to write to *backData. Out: The number of bytes returned.
										byte *validBits,	///< In/Out: The number of valid bits in the last byte. 0 for 8 valid bits.
										byte rxAlign,		///< In: Defines the bit position in backData[0] for the first bit received. Default 0.
										bool checkCRC		///< In: True => The last two bytes of the response is assumed to be a CRC_A that must be validated.
									 ) {
   d45e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   d45ea:	b087      	sub	sp, #28
   d45ec:	4604      	mov	r4, r0
   d45ee:	f8dd 804c 	ldr.w	r8, [sp, #76]	; 0x4c
   d45f2:	9202      	str	r2, [sp, #8]
   d45f4:	468b      	mov	fp, r1
   d45f6:	9f11      	ldr	r7, [sp, #68]	; 0x44
   d45f8:	9d12      	ldr	r5, [sp, #72]	; 0x48
   d45fa:	f89d a050 	ldrb.w	sl, [sp, #80]	; 0x50
	byte n, _validBits;
	unsigned int i;

	// Prepare values for BitFramingReg
	byte txLastBits = validBits ? *validBits : 0;
   d45fe:	f1b8 0f00 	cmp.w	r8, #0
   d4602:	d002      	beq.n	d460a <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x24>
   d4604:	f898 6000 	ldrb.w	r6, [r8]
   d4608:	e000      	b.n	d460c <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x26>
   d460a:	4646      	mov	r6, r8
	byte bitFraming	= (rxAlign << 4) + txLastBits;		// RxAlign = BitFramingReg[6..4]. TxLastBits = BitFramingReg[2..0]
	
	PCD_WriteRegister(CommandReg, PCD_Idle);			// Stop any active command.
   d460c:	2200      	movs	r2, #0
   d460e:	2102      	movs	r1, #2
   d4610:	4620      	mov	r0, r4
   d4612:	9303      	str	r3, [sp, #12]
   d4614:	f7ff fea1 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
	PCD_WriteRegister(ComIrqReg, 0x7F);					// Clear all seven interrupt request bits
   d4618:	227f      	movs	r2, #127	; 0x7f
   d461a:	2108      	movs	r1, #8
   d461c:	4620      	mov	r0, r4
   d461e:	f7ff fe9c 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
	byte n, _validBits;
	unsigned int i;

	// Prepare values for BitFramingReg
	byte txLastBits = validBits ? *validBits : 0;
	byte bitFraming	= (rxAlign << 4) + txLastBits;		// RxAlign = BitFramingReg[6..4]. TxLastBits = BitFramingReg[2..0]
   d4622:	eb06 160a 	add.w	r6, r6, sl, lsl #4
	
	PCD_WriteRegister(CommandReg, PCD_Idle);			// Stop any active command.
	PCD_WriteRegister(ComIrqReg, 0x7F);					// Clear all seven interrupt request bits
	PCD_SetRegisterBitMask(FIFOLevelReg, 0x80);		// FlushBuffer = 1, FIFO initialization
   d4626:	2280      	movs	r2, #128	; 0x80
   d4628:	2114      	movs	r1, #20
   d462a:	4620      	mov	r0, r4
   d462c:	f7ff fede 	bl	d43ec <_ZN7MFRC52222PCD_SetRegisterBitMaskEhh>
	byte n, _validBits;
	unsigned int i;

	// Prepare values for BitFramingReg
	byte txLastBits = validBits ? *validBits : 0;
	byte bitFraming	= (rxAlign << 4) + txLastBits;		// RxAlign = BitFramingReg[6..4]. TxLastBits = BitFramingReg[2..0]
   d4630:	b2f6      	uxtb	r6, r6
	
	PCD_WriteRegister(CommandReg, PCD_Idle);			// Stop any active command.
	PCD_WriteRegister(ComIrqReg, 0x7F);					// Clear all seven interrupt request bits
	PCD_SetRegisterBitMask(FIFOLevelReg, 0x80);		// FlushBuffer = 1, FIFO initialization
	PCD_WriteRegister(FIFODataReg, sendLen, sendData);	// Write sendData to the FIFO
   d4632:	9b03      	ldr	r3, [sp, #12]
   d4634:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
   d4638:	2112      	movs	r1, #18
   d463a:	4620      	mov	r0, r4
   d463c:	f7ff fea2 	bl	d4384 <_ZN7MFRC52217PCD_WriteRegisterEhhPh>
	PCD_WriteRegister(BitFramingReg, bitFraming);		// Bit adjustments
   d4640:	4632      	mov	r2, r6
   d4642:	211a      	movs	r1, #26
   d4644:	4620      	mov	r0, r4
   d4646:	f7ff fe88 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
	PCD_WriteRegister(CommandReg, command);			// Execute the command
   d464a:	465a      	mov	r2, fp
   d464c:	2102      	movs	r1, #2
   d464e:	4620      	mov	r0, r4
   d4650:	f7ff fe83 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>
	if (command == PCD_Transceive) 	{
   d4654:	f1bb 0f0c 	cmp.w	fp, #12
   d4658:	d104      	bne.n	d4664 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x7e>
		PCD_SetRegisterBitMask(BitFramingReg, 0x80);	// StartSend=1, transmission of data starts
   d465a:	2280      	movs	r2, #128	; 0x80
   d465c:	211a      	movs	r1, #26
   d465e:	4620      	mov	r0, r4
   d4660:	f7ff fec4 	bl	d43ec <_ZN7MFRC52222PCD_SetRegisterBitMaskEhh>
									 ) {
	byte n, _validBits;
	unsigned int i;

	// Prepare values for BitFramingReg
	byte txLastBits = validBits ? *validBits : 0;
   d4664:	f44f 66fa 	mov.w	r6, #2000	; 0x7d0
	// Wait for the command to complete.
	// In PCD_Init() we set the TAuto flag in TModeReg. This means the timer automatically starts when the PCD stops transmitting.
	// Each iteration of the do-while-loop takes 17.86�s.
	i = 2000;
	while (1) {
		n = PCD_ReadRegister(ComIrqReg);	// ComIrqReg[7..0] bits are: Set1 TxIRq RxIRq IdleIRq   HiAlertIRq LoAlertIRq ErrIRq TimerIRq
   d4668:	2108      	movs	r1, #8
   d466a:	4620      	mov	r0, r4
   d466c:	f7ff fea7 	bl	d43be <_ZN7MFRC52216PCD_ReadRegisterEh>
		if (n & waitIRq) {					// One of the interrupts that signal success has been set.
   d4670:	9b02      	ldr	r3, [sp, #8]
   d4672:	4218      	tst	r0, r3
   d4674:	d104      	bne.n	d4680 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x9a>
			break;
		}
		if (n & 0x01) {						// Timer interrupt - nothing received in 25ms
   d4676:	07c2      	lsls	r2, r0, #31
   d4678:	d452      	bmi.n	d4720 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x13a>
			return STATUS_TIMEOUT;
		}
		if (--i == 0) {						// The emergency break. If all other condions fail we will eventually terminate on this one after 35.7ms. Communication with the MFRC522 might be down.
   d467a:	3e01      	subs	r6, #1
   d467c:	d1f4      	bne.n	d4668 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x82>
   d467e:	e04f      	b.n	d4720 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x13a>
			return STATUS_TIMEOUT;
		}
	}
	
	// Stop now if any errors except collisions were detected.
	byte errorRegValue = PCD_ReadRegister(ErrorReg); // ErrorReg[7..0] bits are: WrErr TempErr reserved BufferOvfl   CollErr CRCErr ParityErr ProtocolErr
   d4680:	210c      	movs	r1, #12
   d4682:	4620      	mov	r0, r4
   d4684:	f7ff fe9b 	bl	d43be <_ZN7MFRC52216PCD_ReadRegisterEh>
	if (errorRegValue & 0x13) {	 // BufferOvfl ParityErr ProtocolErr
   d4688:	f010 0f13 	tst.w	r0, #19
			return STATUS_TIMEOUT;
		}
	}
	
	// Stop now if any errors except collisions were detected.
	byte errorRegValue = PCD_ReadRegister(ErrorReg); // ErrorReg[7..0] bits are: WrErr TempErr reserved BufferOvfl   CollErr CRCErr ParityErr ProtocolErr
   d468c:	4606      	mov	r6, r0
	if (errorRegValue & 0x13) {	 // BufferOvfl ParityErr ProtocolErr
   d468e:	d149      	bne.n	d4724 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x13e>
		return STATUS_ERROR;
	}	

	// If the caller wants data back, get it from the MFRC522.
	if (backData && backLen) {
   d4690:	b1df      	cbz	r7, d46ca <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0xe4>
   d4692:	b1d5      	cbz	r5, d46ca <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0xe4>
		n = PCD_ReadRegister(FIFOLevelReg);						// Number of bytes in the FIFO
   d4694:	2114      	movs	r1, #20
   d4696:	4620      	mov	r0, r4
   d4698:	f7ff fe91 	bl	d43be <_ZN7MFRC52216PCD_ReadRegisterEh>
		if (n > *backLen) {
   d469c:	782b      	ldrb	r3, [r5, #0]
   d469e:	4283      	cmp	r3, r0
		return STATUS_ERROR;
	}	

	// If the caller wants data back, get it from the MFRC522.
	if (backData && backLen) {
		n = PCD_ReadRegister(FIFOLevelReg);						// Number of bytes in the FIFO
   d46a0:	4602      	mov	r2, r0
		if (n > *backLen) {
   d46a2:	d341      	bcc.n	d4728 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x142>
			return STATUS_NO_ROOM;
		}
		*backLen = n;												// Number of bytes returned
   d46a4:	7028      	strb	r0, [r5, #0]
		PCD_ReadRegister(FIFODataReg, n, backData, rxAlign);		// Get received data from FIFO
   d46a6:	463b      	mov	r3, r7
   d46a8:	2112      	movs	r1, #18
   d46aa:	4620      	mov	r0, r4
   d46ac:	f8cd a000 	str.w	sl, [sp]
   d46b0:	f7ff ff4e 	bl	d4550 <_ZN7MFRC52216PCD_ReadRegisterEhhPhh>
		_validBits = PCD_ReadRegister(ControlReg) & 0x07;	// RxLastBits[2:0] indicates the number of valid bits in the last received byte. If this value is 000b, the whole byte is valid.
   d46b4:	2118      	movs	r1, #24
   d46b6:	4620      	mov	r0, r4
   d46b8:	f7ff fe81 	bl	d43be <_ZN7MFRC52216PCD_ReadRegisterEh>
   d46bc:	f000 0907 	and.w	r9, r0, #7
		if (validBits) {
   d46c0:	f1b8 0f00 	cmp.w	r8, #0
   d46c4:	d001      	beq.n	d46ca <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0xe4>
			*validBits = _validBits;
   d46c6:	f888 9000 	strb.w	r9, [r8]
		}
	}
	
	// Tell about collisions
	if (errorRegValue & 0x08) { // CollErr
   d46ca:	0733      	lsls	r3, r6, #28
   d46cc:	d42e      	bmi.n	d472c <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x146>
		return STATUS_COLLISION;
	}
	
	// Perform CRC_A validation if requested.
	if (backData && backLen && checkCRC) {
   d46ce:	b37f      	cbz	r7, d4730 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x14a>
   d46d0:	b375      	cbz	r5, d4730 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x14a>
   d46d2:	f89d 3054 	ldrb.w	r3, [sp, #84]	; 0x54
   d46d6:	b35b      	cbz	r3, d4730 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x14a>
		// In this case a MIFARE Classic NAK is not OK.
		if (*backLen == 1 && _validBits == 4) {
   d46d8:	782a      	ldrb	r2, [r5, #0]
   d46da:	2a01      	cmp	r2, #1
   d46dc:	d104      	bne.n	d46e8 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x102>
   d46de:	f1b9 0f04 	cmp.w	r9, #4
   d46e2:	d127      	bne.n	d4734 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x14e>
			return STATUS_MIFARE_NACK;
   d46e4:	2009      	movs	r0, #9
   d46e6:	e026      	b.n	d4736 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x150>
		}
		// We need at least the CRC_A value and all 8 bits of the last byte must be received.
		if (*backLen < 2 || _validBits != 0) {
   d46e8:	d924      	bls.n	d4734 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x14e>
   d46ea:	f1b9 0f00 	cmp.w	r9, #0
   d46ee:	d121      	bne.n	d4734 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x14e>
			return STATUS_CRC_WRONG;
		}
		// Verify CRC_A - do our own calculation and store the control in controlBuffer.
		byte controlBuffer[2]; 
		n = PCD_CalculateCRC(&backData[0], *backLen - 2, &controlBuffer[0]);
   d46f0:	3a02      	subs	r2, #2
   d46f2:	ab05      	add	r3, sp, #20
   d46f4:	b2d2      	uxtb	r2, r2
   d46f6:	4639      	mov	r1, r7
   d46f8:	4620      	mov	r0, r4
   d46fa:	f7ff fe95 	bl	d4428 <_ZN7MFRC52216PCD_CalculateCRCEPhhS0_>
		if (n != STATUS_OK) {
   d46fe:	2801      	cmp	r0, #1
   d4700:	d119      	bne.n	d4736 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x150>
			return n;
		}
		if ((backData[*backLen - 2] != controlBuffer[0]) || (backData[*backLen - 1] != controlBuffer[1])) {
   d4702:	782b      	ldrb	r3, [r5, #0]
   d4704:	441f      	add	r7, r3
   d4706:	f89d 3014 	ldrb.w	r3, [sp, #20]
   d470a:	f817 2c02 	ldrb.w	r2, [r7, #-2]
   d470e:	429a      	cmp	r2, r3
   d4710:	d110      	bne.n	d4734 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x14e>
   d4712:	f817 2c01 	ldrb.w	r2, [r7, #-1]
   d4716:	f89d 3015 	ldrb.w	r3, [sp, #21]
   d471a:	429a      	cmp	r2, r3
   d471c:	d10a      	bne.n	d4734 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x14e>
   d471e:	e00a      	b.n	d4736 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x150>
		n = PCD_ReadRegister(ComIrqReg);	// ComIrqReg[7..0] bits are: Set1 TxIRq RxIRq IdleIRq   HiAlertIRq LoAlertIRq ErrIRq TimerIRq
		if (n & waitIRq) {					// One of the interrupts that signal success has been set.
			break;
		}
		if (n & 0x01) {						// Timer interrupt - nothing received in 25ms
			return STATUS_TIMEOUT;
   d4720:	2004      	movs	r0, #4
   d4722:	e008      	b.n	d4736 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x150>
	}
	
	// Stop now if any errors except collisions were detected.
	byte errorRegValue = PCD_ReadRegister(ErrorReg); // ErrorReg[7..0] bits are: WrErr TempErr reserved BufferOvfl   CollErr CRCErr ParityErr ProtocolErr
	if (errorRegValue & 0x13) {	 // BufferOvfl ParityErr ProtocolErr
		return STATUS_ERROR;
   d4724:	2002      	movs	r0, #2
   d4726:	e006      	b.n	d4736 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x150>

	// If the caller wants data back, get it from the MFRC522.
	if (backData && backLen) {
		n = PCD_ReadRegister(FIFOLevelReg);						// Number of bytes in the FIFO
		if (n > *backLen) {
			return STATUS_NO_ROOM;
   d4728:	2005      	movs	r0, #5
   d472a:	e004      	b.n	d4736 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x150>
		}
	}
	
	// Tell about collisions
	if (errorRegValue & 0x08) { // CollErr
		return STATUS_COLLISION;
   d472c:	2003      	movs	r0, #3
   d472e:	e002      	b.n	d4736 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x150>
		if ((backData[*backLen - 2] != controlBuffer[0]) || (backData[*backLen - 1] != controlBuffer[1])) {
			return STATUS_CRC_WRONG;
		}
	}
	
	return STATUS_OK;
   d4730:	2001      	movs	r0, #1
   d4732:	e000      	b.n	d4736 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb+0x150>
		if (*backLen == 1 && _validBits == 4) {
			return STATUS_MIFARE_NACK;
		}
		// We need at least the CRC_A value and all 8 bits of the last byte must be received.
		if (*backLen < 2 || _validBits != 0) {
			return STATUS_CRC_WRONG;
   d4734:	2008      	movs	r0, #8
			return STATUS_CRC_WRONG;
		}
	}
	
	return STATUS_OK;
} // End PCD_CommunicateWithPICC()
   d4736:	b007      	add	sp, #28
   d4738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000d473c <_ZN7MFRC52218PCD_TransceiveDataEPhhS0_S0_S0_hb>:
									byte *backData,		///< NULL or pointer to buffer if data should be read back after executing the command.
									byte *backLen,		///< In: Max number of bytes to write to *backData. Out: The number of bytes returned.
									byte *validBits,	///< In/Out: The number of valid bits in the last byte. 0 for 8 valid bits. Default NULL.
									byte rxAlign,		///< In: Defines the bit position in backData[0] for the first bit received. Default 0.
									bool checkCRC		///< In: True => The last two bytes of the response is assumed to be a CRC_A that must be validated.
								 ) {
   d473c:	b510      	push	{r4, lr}
   d473e:	b086      	sub	sp, #24
	byte waitIRq = 0x30;		// RxIRq and IdleIRq
	return PCD_CommunicateWithPICC(PCD_Transceive, waitIRq, sendData, sendLen, backData, backLen, validBits, rxAlign, checkCRC);
   d4740:	f89d 402c 	ldrb.w	r4, [sp, #44]	; 0x2c
   d4744:	9405      	str	r4, [sp, #20]
   d4746:	f89d 4028 	ldrb.w	r4, [sp, #40]	; 0x28
   d474a:	9404      	str	r4, [sp, #16]
   d474c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   d474e:	9403      	str	r4, [sp, #12]
   d4750:	9c08      	ldr	r4, [sp, #32]
   d4752:	e88d 001c 	stmia.w	sp, {r2, r3, r4}
   d4756:	460b      	mov	r3, r1
   d4758:	2230      	movs	r2, #48	; 0x30
   d475a:	210c      	movs	r1, #12
   d475c:	f7ff ff43 	bl	d45e6 <_ZN7MFRC52223PCD_CommunicateWithPICCEhhPhhS0_S0_S0_hb>
} // End PCD_TransceiveData()
   d4760:	b006      	add	sp, #24
   d4762:	bd10      	pop	{r4, pc}

000d4764 <_ZN7MFRC52217PICC_REQA_or_WUPAEhPhS0_>:
 * @return STATUS_OK on success, STATUS_??? otherwise.
 */ 
byte MFRC522::PICC_REQA_or_WUPA(	byte command, 		///< The command to send - PICC_CMD_REQA or PICC_CMD_WUPA
									byte *bufferATQA,	///< The buffer to store the ATQA (Answer to request) in
									byte *bufferSize	///< Buffer size, at least two bytes. Also number of bytes returned if STATUS_OK.
							   ) {
   d4764:	b570      	push	{r4, r5, r6, lr}
   d4766:	b088      	sub	sp, #32
   d4768:	4606      	mov	r6, r0
   d476a:	461c      	mov	r4, r3
   d476c:	f88d 1017 	strb.w	r1, [sp, #23]
	byte validBits;
	byte status;
	
	if (bufferATQA == NULL || *bufferSize < 2) {	// The ATQA response is 2 bytes long.
   d4770:	4615      	mov	r5, r2
   d4772:	b312      	cbz	r2, d47ba <_ZN7MFRC52217PICC_REQA_or_WUPAEhPhS0_+0x56>
   d4774:	781b      	ldrb	r3, [r3, #0]
   d4776:	2b01      	cmp	r3, #1
   d4778:	d91f      	bls.n	d47ba <_ZN7MFRC52217PICC_REQA_or_WUPAEhPhS0_+0x56>
		return STATUS_NO_ROOM;
	}
	PCD_ClearRegisterBitMask(CollReg, 0x80);			// ValuesAfterColl=1 => Bits received after collision are cleared.
   d477a:	2280      	movs	r2, #128	; 0x80
   d477c:	211c      	movs	r1, #28
   d477e:	f7ff fe44 	bl	d440a <_ZN7MFRC52224PCD_ClearRegisterBitMaskEhh>
	validBits = 7;										// For REQA and WUPA we need the short frame format - transmit only 7 bits of the last (and only) byte. TxLastBits = BitFramingReg[2..0]
   d4782:	2307      	movs	r3, #7
   d4784:	f88d 301f 	strb.w	r3, [sp, #31]
	status = PCD_TransceiveData(&command, 1, bufferATQA, bufferSize, &validBits);
   d4788:	2300      	movs	r3, #0
   d478a:	9303      	str	r3, [sp, #12]
   d478c:	9302      	str	r3, [sp, #8]
   d478e:	f10d 031f 	add.w	r3, sp, #31
   d4792:	9301      	str	r3, [sp, #4]
   d4794:	9400      	str	r4, [sp, #0]
   d4796:	462b      	mov	r3, r5
   d4798:	2201      	movs	r2, #1
   d479a:	f10d 0117 	add.w	r1, sp, #23
   d479e:	4630      	mov	r0, r6
   d47a0:	f7ff ffcc 	bl	d473c <_ZN7MFRC52218PCD_TransceiveDataEPhhS0_S0_S0_hb>
	if (status != STATUS_OK) {
   d47a4:	2801      	cmp	r0, #1
   d47a6:	d10b      	bne.n	d47c0 <_ZN7MFRC52217PICC_REQA_or_WUPAEhPhS0_+0x5c>
		return status;
	}
	if (*bufferSize != 2 || validBits != 0) {		// ATQA must be exactly 16 bits.
   d47a8:	7820      	ldrb	r0, [r4, #0]
   d47aa:	2802      	cmp	r0, #2
   d47ac:	d107      	bne.n	d47be <_ZN7MFRC52217PICC_REQA_or_WUPAEhPhS0_+0x5a>
   d47ae:	f89d 301f 	ldrb.w	r3, [sp, #31]
   d47b2:	2b00      	cmp	r3, #0
		return STATUS_ERROR;
	}
	return STATUS_OK;
   d47b4:	bf08      	it	eq
   d47b6:	2001      	moveq	r0, #1
   d47b8:	e002      	b.n	d47c0 <_ZN7MFRC52217PICC_REQA_or_WUPAEhPhS0_+0x5c>
							   ) {
	byte validBits;
	byte status;
	
	if (bufferATQA == NULL || *bufferSize < 2) {	// The ATQA response is 2 bytes long.
		return STATUS_NO_ROOM;
   d47ba:	2005      	movs	r0, #5
   d47bc:	e000      	b.n	d47c0 <_ZN7MFRC52217PICC_REQA_or_WUPAEhPhS0_+0x5c>
	status = PCD_TransceiveData(&command, 1, bufferATQA, bufferSize, &validBits);
	if (status != STATUS_OK) {
		return status;
	}
	if (*bufferSize != 2 || validBits != 0) {		// ATQA must be exactly 16 bits.
		return STATUS_ERROR;
   d47be:	2002      	movs	r0, #2
	}
	return STATUS_OK;
} // End PICC_REQA_or_WUPA()
   d47c0:	b008      	add	sp, #32
   d47c2:	bd70      	pop	{r4, r5, r6, pc}

000d47c4 <_ZN7MFRC52213PICC_RequestAEPhS0_>:
 * @return STATUS_OK on success, STATUS_??? otherwise.
 */
byte MFRC522::PICC_RequestA(byte *bufferATQA,	///< The buffer to store the ATQA (Answer to request) in
							byte *bufferSize	///< Buffer size, at least two bytes. Also number of bytes returned if STATUS_OK.
							) {
	return PICC_REQA_or_WUPA(PICC_CMD_REQA, bufferATQA, bufferSize);
   d47c4:	4613      	mov	r3, r2
   d47c6:	460a      	mov	r2, r1
   d47c8:	2126      	movs	r1, #38	; 0x26
   d47ca:	f7ff bfcb 	b.w	d4764 <_ZN7MFRC52217PICC_REQA_or_WUPAEhPhS0_>

000d47ce <_ZN7MFRC52211PICC_SelectEPNS_3UidEh>:
 * 
 * @return STATUS_OK on success, STATUS_??? otherwise.
 */
byte MFRC522::PICC_Select(	Uid *uid,			///< Pointer to Uid struct. Normally output, but can also be used to supply a known UID.
							byte validBits		///< The number of known UID bits supplied in *uid. Normally 0. If set you must also supply uid->size.
						 ) {
   d47ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//		10 bytes		1			CT		uid0	uid1	uid2
	//						2			CT		uid3	uid4	uid5
	//						3			uid6	uid7	uid8	uid9
	
	// Sanity checks
	if (validBits > 80) {
   d47d2:	2a50      	cmp	r2, #80	; 0x50
 * 
 * @return STATUS_OK on success, STATUS_??? otherwise.
 */
byte MFRC522::PICC_Select(	Uid *uid,			///< Pointer to Uid struct. Normally output, but can also be used to supply a known UID.
							byte validBits		///< The number of known UID bits supplied in *uid. Normally 0. If set you must also supply uid->size.
						 ) {
   d47d4:	b08b      	sub	sp, #44	; 0x2c
   d47d6:	4683      	mov	fp, r0
   d47d8:	468a      	mov	sl, r1
   d47da:	4617      	mov	r7, r2
	//		10 bytes		1			CT		uid0	uid1	uid2
	//						2			CT		uid3	uid4	uid5
	//						3			uid6	uid7	uid8	uid9
	
	// Sanity checks
	if (validBits > 80) {
   d47dc:	f200 80f5 	bhi.w	d49ca <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x1fc>
		return STATUS_INVALID;
	}

	// Prepare MFRC522
	PCD_ClearRegisterBitMask(CollReg, 0x80);			// ValuesAfterColl=1 => Bits received after collision are cleared.
   d47e0:	2280      	movs	r2, #128	; 0x80
   d47e2:	211c      	movs	r1, #28
   d47e4:	f7ff fe11 	bl	d440a <_ZN7MFRC52224PCD_ClearRegisterBitMaskEhh>
							byte validBits		///< The number of known UID bits supplied in *uid. Normally 0. If set you must also supply uid->size.
						 ) {
	bool uidComplete;
	bool selectDone;
	bool useCascadeTag;
	byte cascadeLevel	= 1; 
   d47e8:	2501      	movs	r5, #1

	// Repeat Cascade Level loop until we have a complete UID.
	uidComplete = false;
	while ( ! uidComplete) {
		// Set the Cascade Level in the SEL byte, find out if we need to use the Cascade Tag in byte 2.
		switch (cascadeLevel) {
   d47ea:	2d02      	cmp	r5, #2
   d47ec:	d010      	beq.n	d4810 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x42>
   d47ee:	2d03      	cmp	r5, #3
   d47f0:	d01b      	beq.n	d482a <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x5c>
   d47f2:	2d01      	cmp	r5, #1
   d47f4:	f040 80eb 	bne.w	d49ce <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x200>
			case 1:
				buffer[0] = PICC_CMD_SEL_CL1;
   d47f8:	2393      	movs	r3, #147	; 0x93
   d47fa:	f88d 301c 	strb.w	r3, [sp, #28]
				uidIndex = 0;
				useCascadeTag = validBits && uid->size > 4;	// When we know that the UID has more than 4 bytes
   d47fe:	b1d7      	cbz	r7, d4836 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x68>
   d4800:	f89a 3000 	ldrb.w	r3, [sl]
   d4804:	2b04      	cmp	r3, #4
   d4806:	bf94      	ite	ls
   d4808:	2300      	movls	r3, #0
   d480a:	2301      	movhi	r3, #1
	while ( ! uidComplete) {
		// Set the Cascade Level in the SEL byte, find out if we need to use the Cascade Tag in byte 2.
		switch (cascadeLevel) {
			case 1:
				buffer[0] = PICC_CMD_SEL_CL1;
				uidIndex = 0;
   d480c:	2600      	movs	r6, #0
   d480e:	e016      	b.n	d483e <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x70>
				useCascadeTag = validBits && uid->size > 4;	// When we know that the UID has more than 4 bytes
				break;
			
			case 2:
				buffer[0] = PICC_CMD_SEL_CL2;
   d4810:	f06f 036a 	mvn.w	r3, #106	; 0x6a
   d4814:	f88d 301c 	strb.w	r3, [sp, #28]
				uidIndex = 3;
				useCascadeTag = validBits && uid->size > 7;	// When we know that the UID has more than 7 bytes
   d4818:	b17f      	cbz	r7, d483a <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x6c>
   d481a:	f89a 3000 	ldrb.w	r3, [sl]
   d481e:	2b07      	cmp	r3, #7
   d4820:	bf94      	ite	ls
   d4822:	2300      	movls	r3, #0
   d4824:	2301      	movhi	r3, #1
				useCascadeTag = validBits && uid->size > 4;	// When we know that the UID has more than 4 bytes
				break;
			
			case 2:
				buffer[0] = PICC_CMD_SEL_CL2;
				uidIndex = 3;
   d4826:	2603      	movs	r6, #3
   d4828:	e009      	b.n	d483e <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x70>
				useCascadeTag = validBits && uid->size > 7;	// When we know that the UID has more than 7 bytes
				break;
			
			case 3:
				buffer[0] = PICC_CMD_SEL_CL3;
   d482a:	2397      	movs	r3, #151	; 0x97
   d482c:	f88d 301c 	strb.w	r3, [sp, #28]
				uidIndex = 6;
   d4830:	2606      	movs	r6, #6
				useCascadeTag = false;						// Never used in CL3.
   d4832:	2300      	movs	r3, #0
				break;
   d4834:	e003      	b.n	d483e <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x70>
	while ( ! uidComplete) {
		// Set the Cascade Level in the SEL byte, find out if we need to use the Cascade Tag in byte 2.
		switch (cascadeLevel) {
			case 1:
				buffer[0] = PICC_CMD_SEL_CL1;
				uidIndex = 0;
   d4836:	463e      	mov	r6, r7
   d4838:	e000      	b.n	d483c <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x6e>
				useCascadeTag = validBits && uid->size > 4;	// When we know that the UID has more than 4 bytes
				break;
			
			case 2:
				buffer[0] = PICC_CMD_SEL_CL2;
				uidIndex = 3;
   d483a:	2603      	movs	r6, #3
				useCascadeTag = validBits && uid->size > 7;	// When we know that the UID has more than 7 bytes
   d483c:	463b      	mov	r3, r7
				return STATUS_INTERNAL_ERROR;
				break;
		}
		
		// How many UID bits are known in this Cascade Level?
		currentLevelKnownBits = validBits - (8 * uidIndex);
   d483e:	eba7 04c6 	sub.w	r4, r7, r6, lsl #3
   d4842:	b264      	sxtb	r4, r4
   d4844:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
		if (currentLevelKnownBits < 0) {
			currentLevelKnownBits = 0;
		}
		// Copy the known bits from uid->uidByte[] to buffer[]
		index = 2; // destination index in buffer[]
		if (useCascadeTag) {
   d4848:	b12b      	cbz	r3, d4856 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x88>
			buffer[index++] = PICC_CMD_CT;
   d484a:	2288      	movs	r2, #136	; 0x88
   d484c:	f88d 201e 	strb.w	r2, [sp, #30]
   d4850:	f04f 0803 	mov.w	r8, #3
   d4854:	e001      	b.n	d485a <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x8c>
		currentLevelKnownBits = validBits - (8 * uidIndex);
		if (currentLevelKnownBits < 0) {
			currentLevelKnownBits = 0;
		}
		// Copy the known bits from uid->uidByte[] to buffer[]
		index = 2; // destination index in buffer[]
   d4856:	f04f 0802 	mov.w	r8, #2
		if (useCascadeTag) {
			buffer[index++] = PICC_CMD_CT;
		}
		byte bytesToCopy = currentLevelKnownBits / 8 + (currentLevelKnownBits % 8 ? 1 : 0); // The number of bytes needed to represent the known bits for this level.
   d485a:	b2e1      	uxtb	r1, r4
   d485c:	f011 0207 	ands.w	r2, r1, #7
   d4860:	bf18      	it	ne
   d4862:	2201      	movne	r2, #1
   d4864:	eb02 02e4 	add.w	r2, r2, r4, asr #3
		if (bytesToCopy) {
   d4868:	f012 02ff 	ands.w	r2, r2, #255	; 0xff
   d486c:	d106      	bne.n	d487c <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0xae>
			for (count = 0; count < bytesToCopy; count++) {
				buffer[index++] = uid->uidByte[uidIndex + count];
			}
		}
		// Now that the data has been copied we need to include the 8 bits in CT in currentLevelKnownBits
		if (useCascadeTag) {
   d486e:	2b00      	cmp	r3, #0
   d4870:	f000 808b 	beq.w	d498a <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x1bc>
			currentLevelKnownBits += 8;
   d4874:	f101 0408 	add.w	r4, r1, #8
   d4878:	b264      	sxtb	r4, r4
   d487a:	e086      	b.n	d498a <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x1bc>
		if (useCascadeTag) {
			buffer[index++] = PICC_CMD_CT;
		}
		byte bytesToCopy = currentLevelKnownBits / 8 + (currentLevelKnownBits % 8 ? 1 : 0); // The number of bytes needed to represent the known bits for this level.
		if (bytesToCopy) {
			byte maxBytes = useCascadeTag ? 3 : 4; // Max 4 bytes in each Cascade Level. Only 3 left if we use the Cascade Tag
   d487c:	2b00      	cmp	r3, #0
   d487e:	bf14      	ite	ne
   d4880:	2003      	movne	r0, #3
   d4882:	2004      	moveq	r0, #4
   d4884:	4282      	cmp	r2, r0
   d4886:	bf28      	it	cs
   d4888:	4602      	movcs	r2, r0
   d488a:	2000      	movs	r0, #0
			if (bytesToCopy > maxBytes) { 
				bytesToCopy = maxBytes;
			}
			for (count = 0; count < bytesToCopy; count++) {
				buffer[index++] = uid->uidByte[uidIndex + count];
   d488c:	eb08 0e00 	add.w	lr, r8, r0
   d4890:	f10d 0c28 	add.w	ip, sp, #40	; 0x28
   d4894:	fa5c fe8e 	uxtab	lr, ip, lr
   d4898:	eb06 0c00 	add.w	ip, r6, r0
   d489c:	44d4      	add	ip, sl
   d489e:	3001      	adds	r0, #1
   d48a0:	f89c c001 	ldrb.w	ip, [ip, #1]
   d48a4:	f80e cc0c 	strb.w	ip, [lr, #-12]
		if (bytesToCopy) {
			byte maxBytes = useCascadeTag ? 3 : 4; // Max 4 bytes in each Cascade Level. Only 3 left if we use the Cascade Tag
			if (bytesToCopy > maxBytes) { 
				bytesToCopy = maxBytes;
			}
			for (count = 0; count < bytesToCopy; count++) {
   d48a8:	fa5f fe80 	uxtb.w	lr, r0
   d48ac:	4596      	cmp	lr, r2
   d48ae:	d3ed      	bcc.n	d488c <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0xbe>
   d48b0:	e7dd      	b.n	d486e <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0xa0>
				currentLevelKnownBits = collisionPos;
				count			= (currentLevelKnownBits - 1) % 8; // The bit to modify
				index			= 1 + (currentLevelKnownBits / 8) + (count ? 1 : 0); // First byte is index 0.
				buffer[index]	|= (1 << count); 
			}
			else if (result != STATUS_OK) {
   d48b2:	2801      	cmp	r0, #1
   d48b4:	f040 808d 	bne.w	d49d2 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x204>
				return result;
			}
			else { // STATUS_OK
				if (currentLevelKnownBits >= 32) { // This was a SELECT.
   d48b8:	2c1f      	cmp	r4, #31
   d48ba:	f300 808c 	bgt.w	d49d6 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x208>
					selectDone = true; // No more anticollision 
					// We continue below outside the while.
				}
				else { // This was an ANTICOLLISION.
					// We now have all 32 bits of the UID in this Cascade Level
					currentLevelKnownBits = 32;
   d48be:	2420      	movs	r4, #32
		selectDone = false;
		while ( ! selectDone) {
			// Find out how many bits and bytes to send and receive.
			if (currentLevelKnownBits >= 32) { // All UID bits in this Cascade Level are known. This is a SELECT.
				//Serial.print("SELECT: currentLevelKnownBits="); Serial.println(currentLevelKnownBits, DEC);
				buffer[1] = 0x70; // NVB - Number of Valid Bits: Seven whole bytes
   d48c0:	f04f 0370 	mov.w	r3, #112	; 0x70
				// Calulate BCC - Block Check Character
				buffer[6] = buffer[2] ^ buffer[3] ^ buffer[4] ^ buffer[5];
   d48c4:	f89d 201e 	ldrb.w	r2, [sp, #30]
		selectDone = false;
		while ( ! selectDone) {
			// Find out how many bits and bytes to send and receive.
			if (currentLevelKnownBits >= 32) { // All UID bits in this Cascade Level are known. This is a SELECT.
				//Serial.print("SELECT: currentLevelKnownBits="); Serial.println(currentLevelKnownBits, DEC);
				buffer[1] = 0x70; // NVB - Number of Valid Bits: Seven whole bytes
   d48c8:	f88d 301d 	strb.w	r3, [sp, #29]
				// Calulate BCC - Block Check Character
				buffer[6] = buffer[2] ^ buffer[3] ^ buffer[4] ^ buffer[5];
   d48cc:	f89d 301f 	ldrb.w	r3, [sp, #31]
   d48d0:	4053      	eors	r3, r2
   d48d2:	f89d 2020 	ldrb.w	r2, [sp, #32]
   d48d6:	405a      	eors	r2, r3
   d48d8:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
   d48dc:	4053      	eors	r3, r2
   d48de:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
				// Calculate CRC_A
				result = PCD_CalculateCRC(buffer, 7, &buffer[7]);
   d48e2:	2207      	movs	r2, #7
   d48e4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
   d48e8:	a907      	add	r1, sp, #28
   d48ea:	4658      	mov	r0, fp
   d48ec:	f7ff fd9c 	bl	d4428 <_ZN7MFRC52216PCD_CalculateCRCEPhhS0_>
				if (result != STATUS_OK) {
   d48f0:	2801      	cmp	r0, #1
   d48f2:	f040 80b7 	bne.w	d4a64 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x296>
					return result;
				}
				txLastBits		= 0; // 0 => All 8 bits are valid.
   d48f6:	f04f 0300 	mov.w	r3, #0
   d48fa:	f88d 301a 	strb.w	r3, [sp, #26]
				bufferUsed		= 9;
				// Store response in the last 3 bytes of buffer (BCC and CRC_A - not needed after tx)
				responseBuffer	= &buffer[6];
				responseLength	= 3;
   d48fe:	2303      	movs	r3, #3
   d4900:	f88d 301b 	strb.w	r3, [sp, #27]
				result = PCD_CalculateCRC(buffer, 7, &buffer[7]);
				if (result != STATUS_OK) {
					return result;
				}
				txLastBits		= 0; // 0 => All 8 bits are valid.
				bufferUsed		= 9;
   d4904:	2309      	movs	r3, #9
				// Store response in the last 3 bytes of buffer (BCC and CRC_A - not needed after tx)
				responseBuffer	= &buffer[6];
   d4906:	f10d 0922 	add.w	r9, sp, #34	; 0x22
				result = PCD_CalculateCRC(buffer, 7, &buffer[7]);
				if (result != STATUS_OK) {
					return result;
				}
				txLastBits		= 0; // 0 => All 8 bits are valid.
				bufferUsed		= 9;
   d490a:	9304      	str	r3, [sp, #16]
				responseBuffer	= &buffer[index];
				responseLength	= sizeof(buffer) - index;
			}

			// Set bit adjustments
			rxAlign = txLastBits;											// Having a seperate variable is overkill. But it makes the next line easier to read.
   d490c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
			PCD_WriteRegister(BitFramingReg, (rxAlign << 4) + txLastBits);	// RxAlign = BitFramingReg[6..4]. TxLastBits = BitFramingReg[2..0]
   d4910:	211a      	movs	r1, #26
				responseBuffer	= &buffer[index];
				responseLength	= sizeof(buffer) - index;
			}

			// Set bit adjustments
			rxAlign = txLastBits;											// Having a seperate variable is overkill. But it makes the next line easier to read.
   d4912:	f818 3d0e 	ldrb.w	r3, [r8, #-14]!
			PCD_WriteRegister(BitFramingReg, (rxAlign << 4) + txLastBits);	// RxAlign = BitFramingReg[6..4]. TxLastBits = BitFramingReg[2..0]
   d4916:	9305      	str	r3, [sp, #20]
   d4918:	eb03 1203 	add.w	r2, r3, r3, lsl #4
   d491c:	b2d2      	uxtb	r2, r2
   d491e:	4658      	mov	r0, fp
   d4920:	f7ff fd1b 	bl	d435a <_ZN7MFRC52217PCD_WriteRegisterEhh>

			// Transmit the buffer and receive the response.
			result = PCD_TransceiveData(buffer, bufferUsed, responseBuffer, &responseLength, &txLastBits, rxAlign);			
   d4924:	2300      	movs	r3, #0
   d4926:	9303      	str	r3, [sp, #12]
   d4928:	9b05      	ldr	r3, [sp, #20]
   d492a:	9302      	str	r3, [sp, #8]
   d492c:	f10d 031b 	add.w	r3, sp, #27
   d4930:	f8cd 8004 	str.w	r8, [sp, #4]
   d4934:	9300      	str	r3, [sp, #0]
   d4936:	9a04      	ldr	r2, [sp, #16]
   d4938:	464b      	mov	r3, r9
   d493a:	a907      	add	r1, sp, #28
   d493c:	4658      	mov	r0, fp
   d493e:	f7ff fefd 	bl	d473c <_ZN7MFRC52218PCD_TransceiveDataEPhhS0_S0_S0_hb>
			if (result == STATUS_COLLISION) { // More than one PICC in the field => collision.
   d4942:	2803      	cmp	r0, #3
			// Set bit adjustments
			rxAlign = txLastBits;											// Having a seperate variable is overkill. But it makes the next line easier to read.
			PCD_WriteRegister(BitFramingReg, (rxAlign << 4) + txLastBits);	// RxAlign = BitFramingReg[6..4]. TxLastBits = BitFramingReg[2..0]

			// Transmit the buffer and receive the response.
			result = PCD_TransceiveData(buffer, bufferUsed, responseBuffer, &responseLength, &txLastBits, rxAlign);			
   d4944:	4680      	mov	r8, r0
			if (result == STATUS_COLLISION) { // More than one PICC in the field => collision.
   d4946:	d1b4      	bne.n	d48b2 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0xe4>
				result = PCD_ReadRegister(CollReg); // CollReg[7..0] bits are: ValuesAfterColl reserved CollPosNotValid CollPos[4:0]
   d4948:	211c      	movs	r1, #28
   d494a:	4658      	mov	r0, fp
   d494c:	f7ff fd37 	bl	d43be <_ZN7MFRC52216PCD_ReadRegisterEh>
				if (result & 0x20) { // CollPosNotValid
   d4950:	0681      	lsls	r1, r0, #26
   d4952:	d43e      	bmi.n	d49d2 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x204>
					return STATUS_COLLISION; // Without a valid collision position we cannot continue
				}
				byte collisionPos = result & 0x1F; // Values 0-31, 0 means bit 32.
				if (collisionPos == 0) {
					collisionPos = 32;
   d4954:	f010 001f 	ands.w	r0, r0, #31
   d4958:	bf08      	it	eq
   d495a:	2020      	moveq	r0, #32
				}
				if (collisionPos <= currentLevelKnownBits) { // No progress - should not happen 
   d495c:	42a0      	cmp	r0, r4
   d495e:	dd36      	ble.n	d49ce <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x200>
					return STATUS_INTERNAL_ERROR;
				}
				// Choose the PICC with the bit set.
				currentLevelKnownBits = collisionPos;
   d4960:	b244      	sxtb	r4, r0
				count			= (currentLevelKnownBits - 1) % 8; // The bit to modify
   d4962:	3801      	subs	r0, #1
				index			= 1 + (currentLevelKnownBits / 8) + (count ? 1 : 0); // First byte is index 0.
				buffer[index]	|= (1 << count); 
   d4964:	f000 0307 	and.w	r3, r0, #7
   d4968:	f010 0007 	ands.w	r0, r0, #7
   d496c:	bf18      	it	ne
   d496e:	2001      	movne	r0, #1
   d4970:	eb00 00e4 	add.w	r0, r0, r4, asr #3
   d4974:	aa0a      	add	r2, sp, #40	; 0x28
   d4976:	3001      	adds	r0, #1
   d4978:	4410      	add	r0, r2
   d497a:	2201      	movs	r2, #1
   d497c:	fa02 f303 	lsl.w	r3, r2, r3
   d4980:	f810 2c0c 	ldrb.w	r2, [r0, #-12]
   d4984:	4313      	orrs	r3, r2
   d4986:	f800 3c0c 	strb.w	r3, [r0, #-12]
		
		// Repeat anti collision loop until we can transmit all UID bits + BCC and receive a SAK - max 32 iterations.
		selectDone = false;
		while ( ! selectDone) {
			// Find out how many bits and bytes to send and receive.
			if (currentLevelKnownBits >= 32) { // All UID bits in this Cascade Level are known. This is a SELECT.
   d498a:	2c1f      	cmp	r4, #31
   d498c:	dc98      	bgt.n	d48c0 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0xf2>
			}
			else { // This is an ANTICOLLISION.
				//Serial.print("ANTICOLLISION: currentLevelKnownBits="); Serial.println(currentLevelKnownBits, DEC);
				txLastBits		= currentLevelKnownBits % 8;
				count			= currentLevelKnownBits / 8;	// Number of whole bytes in the UID part.
				index			= 2 + count;					// Number of whole bytes: SEL + NVB + UIDs
   d498e:	10e3      	asrs	r3, r4, #3
				responseBuffer	= &buffer[6];
				responseLength	= 3;
			}
			else { // This is an ANTICOLLISION.
				//Serial.print("ANTICOLLISION: currentLevelKnownBits="); Serial.println(currentLevelKnownBits, DEC);
				txLastBits		= currentLevelKnownBits % 8;
   d4990:	f004 0807 	and.w	r8, r4, #7
				count			= currentLevelKnownBits / 8;	// Number of whole bytes in the UID part.
				index			= 2 + count;					// Number of whole bytes: SEL + NVB + UIDs
   d4994:	3302      	adds	r3, #2
   d4996:	b2db      	uxtb	r3, r3
				responseBuffer	= &buffer[6];
				responseLength	= 3;
			}
			else { // This is an ANTICOLLISION.
				//Serial.print("ANTICOLLISION: currentLevelKnownBits="); Serial.println(currentLevelKnownBits, DEC);
				txLastBits		= currentLevelKnownBits % 8;
   d4998:	fa5f f288 	uxtb.w	r2, r8
   d499c:	f88d 201a 	strb.w	r2, [sp, #26]
				count			= currentLevelKnownBits / 8;	// Number of whole bytes in the UID part.
				index			= 2 + count;					// Number of whole bytes: SEL + NVB + UIDs
				buffer[1]		= (index << 4) + txLastBits;	// NVB - Number of Valid Bits
				bufferUsed		= index + (txLastBits ? 1 : 0);
   d49a0:	f1b8 0f00 	cmp.w	r8, #0
   d49a4:	bf0c      	ite	eq
   d49a6:	4698      	moveq	r8, r3
   d49a8:	f103 0801 	addne.w	r8, r3, #1
			else { // This is an ANTICOLLISION.
				//Serial.print("ANTICOLLISION: currentLevelKnownBits="); Serial.println(currentLevelKnownBits, DEC);
				txLastBits		= currentLevelKnownBits % 8;
				count			= currentLevelKnownBits / 8;	// Number of whole bytes in the UID part.
				index			= 2 + count;					// Number of whole bytes: SEL + NVB + UIDs
				buffer[1]		= (index << 4) + txLastBits;	// NVB - Number of Valid Bits
   d49ac:	eb02 1203 	add.w	r2, r2, r3, lsl #4
   d49b0:	f88d 201d 	strb.w	r2, [sp, #29]
				bufferUsed		= index + (txLastBits ? 1 : 0);
   d49b4:	fa5f f288 	uxtb.w	r2, r8
   d49b8:	9204      	str	r2, [sp, #16]
				// Store response in the unused part of buffer
				responseBuffer	= &buffer[index];
   d49ba:	aa07      	add	r2, sp, #28
   d49bc:	eb02 0903 	add.w	r9, r2, r3
				responseLength	= sizeof(buffer) - index;
   d49c0:	f1c3 0309 	rsb	r3, r3, #9
   d49c4:	f88d 301b 	strb.w	r3, [sp, #27]
   d49c8:	e7a0      	b.n	d490c <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x13e>
	//						2			CT		uid3	uid4	uid5
	//						3			uid6	uid7	uid8	uid9
	
	// Sanity checks
	if (validBits > 80) {
		return STATUS_INVALID;
   d49ca:	2007      	movs	r0, #7
   d49cc:	e04a      	b.n	d4a64 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x296>
				byte collisionPos = result & 0x1F; // Values 0-31, 0 means bit 32.
				if (collisionPos == 0) {
					collisionPos = 32;
				}
				if (collisionPos <= currentLevelKnownBits) { // No progress - should not happen 
					return STATUS_INTERNAL_ERROR;
   d49ce:	2006      	movs	r0, #6
   d49d0:	e048      	b.n	d4a64 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x296>
			// Set bit adjustments
			rxAlign = txLastBits;											// Having a seperate variable is overkill. But it makes the next line easier to read.
			PCD_WriteRegister(BitFramingReg, (rxAlign << 4) + txLastBits);	// RxAlign = BitFramingReg[6..4]. TxLastBits = BitFramingReg[2..0]

			// Transmit the buffer and receive the response.
			result = PCD_TransceiveData(buffer, bufferUsed, responseBuffer, &responseLength, &txLastBits, rxAlign);			
   d49d2:	4640      	mov	r0, r8
   d49d4:	e046      	b.n	d4a64 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x296>
		} // End of while ( ! selectDone)

		// We do not check the CBB - it was constructed by us above.
		
		// Copy the found UID bytes from buffer[] to uid->uidByte[]
		index			= (buffer[2] == PICC_CMD_CT) ? 3 : 2; // source index in buffer[]
   d49d6:	f89d 301e 	ldrb.w	r3, [sp, #30]
   d49da:	2b88      	cmp	r3, #136	; 0x88
   d49dc:	d03f      	beq.n	d4a5e <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x290>
   d49de:	2202      	movs	r2, #2
		bytesToCopy		= (buffer[2] == PICC_CMD_CT) ? 3 : 4;
   d49e0:	2404      	movs	r4, #4
   d49e2:	2300      	movs	r3, #0
		for (count = 0; count < bytesToCopy; count++) {
			uid->uidByte[uidIndex + count] = buffer[index++];
   d49e4:	18d0      	adds	r0, r2, r3
   d49e6:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
   d49ea:	18f1      	adds	r1, r6, r3
   d49ec:	fa5e f080 	uxtab	r0, lr, r0
   d49f0:	4451      	add	r1, sl
   d49f2:	f810 0c0c 	ldrb.w	r0, [r0, #-12]
   d49f6:	7048      	strb	r0, [r1, #1]
   d49f8:	3301      	adds	r3, #1
		// We do not check the CBB - it was constructed by us above.
		
		// Copy the found UID bytes from buffer[] to uid->uidByte[]
		index			= (buffer[2] == PICC_CMD_CT) ? 3 : 2; // source index in buffer[]
		bytesToCopy		= (buffer[2] == PICC_CMD_CT) ? 3 : 4;
		for (count = 0; count < bytesToCopy; count++) {
   d49fa:	b2d9      	uxtb	r1, r3
   d49fc:	428c      	cmp	r4, r1
   d49fe:	d8f1      	bhi.n	d49e4 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x216>
			uid->uidByte[uidIndex + count] = buffer[index++];
		}
		
		// Check response SAK (Select Acknowledge)
		if (responseLength != 3 || txLastBits != 0) {		// SAK must be exactly 24 bits (1 byte + CRC_A).
   d4a00:	f89d 301b 	ldrb.w	r3, [sp, #27]
   d4a04:	2b03      	cmp	r3, #3
   d4a06:	d126      	bne.n	d4a56 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x288>
   d4a08:	f89d 301a 	ldrb.w	r3, [sp, #26]
   d4a0c:	bb1b      	cbnz	r3, d4a56 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x288>
			return STATUS_ERROR;
		}
		// Verify CRC_A - do our own calculation and store the control in buffer[2..3] - those bytes are not needed anymore.
		result = PCD_CalculateCRC(responseBuffer, 1, &buffer[2]);
   d4a0e:	f10d 031e 	add.w	r3, sp, #30
   d4a12:	2201      	movs	r2, #1
   d4a14:	4649      	mov	r1, r9
   d4a16:	4658      	mov	r0, fp
   d4a18:	f7ff fd06 	bl	d4428 <_ZN7MFRC52216PCD_CalculateCRCEPhhS0_>
		if (result != STATUS_OK) {
   d4a1c:	2801      	cmp	r0, #1
   d4a1e:	d121      	bne.n	d4a64 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x296>
			return result;
		}
		if ((buffer[2] != responseBuffer[1]) || (buffer[3] != responseBuffer[2])) {
   d4a20:	f89d 201e 	ldrb.w	r2, [sp, #30]
   d4a24:	f899 3001 	ldrb.w	r3, [r9, #1]
   d4a28:	429a      	cmp	r2, r3
   d4a2a:	d116      	bne.n	d4a5a <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x28c>
   d4a2c:	f89d 201f 	ldrb.w	r2, [sp, #31]
   d4a30:	f899 3002 	ldrb.w	r3, [r9, #2]
   d4a34:	429a      	cmp	r2, r3
   d4a36:	d110      	bne.n	d4a5a <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x28c>
			return STATUS_CRC_WRONG;
		}
		if (responseBuffer[0] & 0x04) { // Cascade bit set - UID not complete yes
   d4a38:	f899 3000 	ldrb.w	r3, [r9]
   d4a3c:	075a      	lsls	r2, r3, #29
   d4a3e:	d502      	bpl.n	d4a46 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x278>
			cascadeLevel++;
   d4a40:	3501      	adds	r5, #1
   d4a42:	b2ed      	uxtb	r5, r5
   d4a44:	e6d1      	b.n	d47ea <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x1c>
			uid->sak = responseBuffer[0];
		}
	} // End of while ( ! uidComplete)
	
	// Set correct uid->size
	uid->size = 3 * cascadeLevel + 1;
   d4a46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   d4a4a:	3501      	adds	r5, #1
		if (responseBuffer[0] & 0x04) { // Cascade bit set - UID not complete yes
			cascadeLevel++;
		}
		else {
			uidComplete = true;
			uid->sak = responseBuffer[0];
   d4a4c:	f88a 300b 	strb.w	r3, [sl, #11]
		}
	} // End of while ( ! uidComplete)
	
	// Set correct uid->size
	uid->size = 3 * cascadeLevel + 1;
   d4a50:	f88a 5000 	strb.w	r5, [sl]

	return STATUS_OK;
   d4a54:	e006      	b.n	d4a64 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x296>
			uid->uidByte[uidIndex + count] = buffer[index++];
		}
		
		// Check response SAK (Select Acknowledge)
		if (responseLength != 3 || txLastBits != 0) {		// SAK must be exactly 24 bits (1 byte + CRC_A).
			return STATUS_ERROR;
   d4a56:	2002      	movs	r0, #2
   d4a58:	e004      	b.n	d4a64 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x296>
		result = PCD_CalculateCRC(responseBuffer, 1, &buffer[2]);
		if (result != STATUS_OK) {
			return result;
		}
		if ((buffer[2] != responseBuffer[1]) || (buffer[3] != responseBuffer[2])) {
			return STATUS_CRC_WRONG;
   d4a5a:	2008      	movs	r0, #8
   d4a5c:	e002      	b.n	d4a64 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x296>
		} // End of while ( ! selectDone)

		// We do not check the CBB - it was constructed by us above.
		
		// Copy the found UID bytes from buffer[] to uid->uidByte[]
		index			= (buffer[2] == PICC_CMD_CT) ? 3 : 2; // source index in buffer[]
   d4a5e:	2203      	movs	r2, #3
		bytesToCopy		= (buffer[2] == PICC_CMD_CT) ? 3 : 4;
   d4a60:	4614      	mov	r4, r2
   d4a62:	e7be      	b.n	d49e2 <_ZN7MFRC52211PICC_SelectEPNS_3UidEh+0x214>
	
	// Set correct uid->size
	uid->size = 3 * cascadeLevel + 1;

	return STATUS_OK;
} // End PICC_Select()
   d4a64:	b00b      	add	sp, #44	; 0x2c
   d4a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000d4a6a <_ZN7MFRC52219PICC_ReadCardSerialEv>:
 * Remember to call PICC_IsNewCardPresent(), PICC_RequestA() or PICC_WakeupA() first.
 * The read UID is available in the class variable uid.
 * 
 * @return bool
 */
bool MFRC522::PICC_ReadCardSerial() {
   d4a6a:	b508      	push	{r3, lr}
	byte result = PICC_Select(&uid);
   d4a6c:	2200      	movs	r2, #0
   d4a6e:	4601      	mov	r1, r0
   d4a70:	f7ff fead 	bl	d47ce <_ZN7MFRC52211PICC_SelectEPNS_3UidEh>
	return (result == STATUS_OK);
} // End PICC_ReadCardSerial()
   d4a74:	1e43      	subs	r3, r0, #1
   d4a76:	4258      	negs	r0, r3
   d4a78:	4158      	adcs	r0, r3
   d4a7a:	bd08      	pop	{r3, pc}

000d4a7c <_GLOBAL__sub_I__ZN7MFRC522C2Ehh>:
   d4a7c:	f000 ba72 	b.w	d4f64 <HAL_Pin_Map>

000d4a80 <micros>:
#ifdef __cplusplus
extern "C" {
#endif

inline system_tick_t millis(void) { return HAL_Timer_Get_Milli_Seconds(); }
inline unsigned long micros(void) { return HAL_Timer_Get_Micro_Seconds(); }
   d4a80:	f000 bad8 	b.w	d5034 <HAL_Timer_Get_Micro_Seconds>

000d4a84 <delayMicroseconds>:
void delay(unsigned long ms);
inline void delayMicroseconds(unsigned int us) { HAL_Delay_Microseconds(us); }
   d4a84:	f000 bace 	b.w	d5024 <HAL_Delay_Microseconds>

000d4a88 <_ZN17Adafruit_NeoPixelD1Ev>:
{
  updateLength(n);
  setPin(p);
}

Adafruit_NeoPixel::~Adafruit_NeoPixel() {
   d4a88:	b510      	push	{r4, lr}
   d4a8a:	4604      	mov	r4, r0
  if (pixels) free(pixels);
   d4a8c:	68c0      	ldr	r0, [r0, #12]
   d4a8e:	b108      	cbz	r0, d4a94 <_ZN17Adafruit_NeoPixelD1Ev+0xc>
   d4a90:	f000 fc4c 	bl	d532c <free>
  if (begun) pinMode(pin, INPUT);
   d4a94:	7823      	ldrb	r3, [r4, #0]
   d4a96:	b11b      	cbz	r3, d4aa0 <_ZN17Adafruit_NeoPixelD1Ev+0x18>
   d4a98:	2100      	movs	r1, #0
   d4a9a:	79e0      	ldrb	r0, [r4, #7]
   d4a9c:	f001 f9a0 	bl	d5de0 <pinMode>
}
   d4aa0:	4620      	mov	r0, r4
   d4aa2:	bd10      	pop	{r4, pc}

000d4aa4 <_ZN17Adafruit_NeoPixel12updateLengthEt>:

void Adafruit_NeoPixel::updateLength(uint16_t n) {
   d4aa4:	b538      	push	{r3, r4, r5, lr}
   d4aa6:	4604      	mov	r4, r0
  if (pixels) free(pixels); // Free existing data (if any)
   d4aa8:	68c0      	ldr	r0, [r0, #12]
Adafruit_NeoPixel::~Adafruit_NeoPixel() {
  if (pixels) free(pixels);
  if (begun) pinMode(pin, INPUT);
}

void Adafruit_NeoPixel::updateLength(uint16_t n) {
   d4aaa:	460d      	mov	r5, r1
  if (pixels) free(pixels); // Free existing data (if any)
   d4aac:	b108      	cbz	r0, d4ab2 <_ZN17Adafruit_NeoPixel12updateLengthEt+0xe>
   d4aae:	f000 fc3d 	bl	d532c <free>

  // Allocate new data -- note: ALL PIXELS ARE CLEARED
  numBytes = n * ((type == SK6812RGBW) ? 4 : 3);
   d4ab2:	79a3      	ldrb	r3, [r4, #6]
   d4ab4:	2b06      	cmp	r3, #6
   d4ab6:	bf0c      	ite	eq
   d4ab8:	2004      	moveq	r0, #4
   d4aba:	2003      	movne	r0, #3
   d4abc:	fb10 f005 	smulbb	r0, r0, r5
   d4ac0:	b280      	uxth	r0, r0
   d4ac2:	80a0      	strh	r0, [r4, #4]
  if ((pixels = (uint8_t *)malloc(numBytes))) {
   d4ac4:	f000 fc2a 	bl	d531c <malloc>
   d4ac8:	60e0      	str	r0, [r4, #12]
   d4aca:	b128      	cbz	r0, d4ad8 <_ZN17Adafruit_NeoPixel12updateLengthEt+0x34>
    memset(pixels, 0, numBytes);
   d4acc:	88a2      	ldrh	r2, [r4, #4]
   d4ace:	2100      	movs	r1, #0
   d4ad0:	f001 fb87 	bl	d61e2 <memset>
    numLEDs = n;
   d4ad4:	8065      	strh	r5, [r4, #2]
   d4ad6:	bd38      	pop	{r3, r4, r5, pc}
  } else {
    numLEDs = numBytes = 0;
   d4ad8:	80a0      	strh	r0, [r4, #4]
   d4ada:	8060      	strh	r0, [r4, #2]
   d4adc:	bd38      	pop	{r3, r4, r5, pc}

000d4ade <_ZN17Adafruit_NeoPixel5beginEv>:
  }
}

void Adafruit_NeoPixel::begin(void) {
   d4ade:	b510      	push	{r4, lr}
   d4ae0:	4604      	mov	r4, r0
  pinMode(pin, OUTPUT);
   d4ae2:	2101      	movs	r1, #1
   d4ae4:	79c0      	ldrb	r0, [r0, #7]
   d4ae6:	f001 f97b 	bl	d5de0 <pinMode>
  digitalWrite(pin, LOW);
   d4aea:	2100      	movs	r1, #0
   d4aec:	79e0      	ldrb	r0, [r4, #7]
   d4aee:	f001 f988 	bl	d5e02 <digitalWrite>
  begun = true;
   d4af2:	2301      	movs	r3, #1
   d4af4:	7023      	strb	r3, [r4, #0]
   d4af6:	bd10      	pop	{r4, pc}

000d4af8 <_ZN17Adafruit_NeoPixel6setPinEh>:
}

// Set the output pin number
void Adafruit_NeoPixel::setPin(uint8_t p) {
   d4af8:	b538      	push	{r3, r4, r5, lr}
    if (begun) {
   d4afa:	7803      	ldrb	r3, [r0, #0]
  digitalWrite(pin, LOW);
  begun = true;
}

// Set the output pin number
void Adafruit_NeoPixel::setPin(uint8_t p) {
   d4afc:	4605      	mov	r5, r0
   d4afe:	460c      	mov	r4, r1
    if (begun) {
   d4b00:	b11b      	cbz	r3, d4b0a <_ZN17Adafruit_NeoPixel6setPinEh+0x12>
        pinMode(pin, INPUT);
   d4b02:	2100      	movs	r1, #0
   d4b04:	79c0      	ldrb	r0, [r0, #7]
   d4b06:	f001 f96b 	bl	d5de0 <pinMode>
    }
    pin = p;
    if (begun) {
   d4b0a:	782b      	ldrb	r3, [r5, #0]
// Set the output pin number
void Adafruit_NeoPixel::setPin(uint8_t p) {
    if (begun) {
        pinMode(pin, INPUT);
    }
    pin = p;
   d4b0c:	71ec      	strb	r4, [r5, #7]
    if (begun) {
   d4b0e:	b153      	cbz	r3, d4b26 <_ZN17Adafruit_NeoPixel6setPinEh+0x2e>
        pinMode(p, OUTPUT);
   d4b10:	b2a4      	uxth	r4, r4
   d4b12:	4620      	mov	r0, r4
   d4b14:	2101      	movs	r1, #1
   d4b16:	f001 f963 	bl	d5de0 <pinMode>
        digitalWrite(p, LOW);
   d4b1a:	4620      	mov	r0, r4
   d4b1c:	2100      	movs	r1, #0
    }
}
   d4b1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        pinMode(pin, INPUT);
    }
    pin = p;
    if (begun) {
        pinMode(p, OUTPUT);
        digitalWrite(p, LOW);
   d4b22:	f001 b96e 	b.w	d5e02 <digitalWrite>
   d4b26:	bd38      	pop	{r3, r4, r5, pc}

000d4b28 <_ZN17Adafruit_NeoPixelC1Ethh>:
  #error "*** PLATFORM_ID not supported by this library. PLATFORM should be Particle Core, Photon, Electron, Argon, Boron, Xenon and RedBear Duo ***"
#endif
// fast pin access
#define pinSet(_pin, _hilo) (_hilo ? pinHI(_pin) : pinLO(_pin))

Adafruit_NeoPixel::Adafruit_NeoPixel(uint16_t n, uint8_t p, uint8_t t) :
   d4b28:	b570      	push	{r4, r5, r6, lr}
  begun(false), type(t), brightness(0), pixels(NULL), endTime(0)
   d4b2a:	2500      	movs	r5, #0
  #error "*** PLATFORM_ID not supported by this library. PLATFORM should be Particle Core, Photon, Electron, Argon, Boron, Xenon and RedBear Duo ***"
#endif
// fast pin access
#define pinSet(_pin, _hilo) (_hilo ? pinHI(_pin) : pinLO(_pin))

Adafruit_NeoPixel::Adafruit_NeoPixel(uint16_t n, uint8_t p, uint8_t t) :
   d4b2c:	4604      	mov	r4, r0
   d4b2e:	4616      	mov	r6, r2
  begun(false), type(t), brightness(0), pixels(NULL), endTime(0)
   d4b30:	7183      	strb	r3, [r0, #6]
   d4b32:	7005      	strb	r5, [r0, #0]
   d4b34:	7205      	strb	r5, [r0, #8]
   d4b36:	60c5      	str	r5, [r0, #12]
   d4b38:	6105      	str	r5, [r0, #16]
{
  updateLength(n);
   d4b3a:	f7ff ffb3 	bl	d4aa4 <_ZN17Adafruit_NeoPixel12updateLengthEt>
  setPin(p);
   d4b3e:	4620      	mov	r0, r4
   d4b40:	4631      	mov	r1, r6
   d4b42:	f7ff ffd9 	bl	d4af8 <_ZN17Adafruit_NeoPixel6setPinEh>
}
   d4b46:	4620      	mov	r0, r4
   d4b48:	bd70      	pop	{r4, r5, r6, pc}
	...

000d4b4c <_ZN17Adafruit_NeoPixel4showEv>:
        digitalWrite(p, LOW);
    }
}

void Adafruit_NeoPixel::show(void) {
  if(!pixels) return;
   d4b4c:	68c3      	ldr	r3, [r0, #12]
   d4b4e:	2b00      	cmp	r3, #0
   d4b50:	f000 818b 	beq.w	d4e6a <_ZN17Adafruit_NeoPixel4showEv+0x31e>
        pinMode(p, OUTPUT);
        digitalWrite(p, LOW);
    }
}

void Adafruit_NeoPixel::show(void) {
   d4b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   d4b58:	7983      	ldrb	r3, [r0, #6]
   d4b5a:	3b02      	subs	r3, #2
   d4b5c:	b2db      	uxtb	r3, r3
   d4b5e:	2b04      	cmp	r3, #4
   d4b60:	bf9c      	itt	ls
   d4b62:	4ac4      	ldrls	r2, [pc, #784]	; (d4e74 <_ZN17Adafruit_NeoPixel4showEv+0x328>)
   d4b64:	f852 4023 	ldrls.w	r4, [r2, r3, lsl #2]
   d4b68:	b087      	sub	sp, #28
   d4b6a:	4605      	mov	r5, r0
  // the function will simply hold off (if needed) on issuing the
  // subsequent round of data until the latch time has elapsed.  This
  // allows the mainline code to start generating the next frame of data
  // rather than stalling for the latch.
  uint32_t wait_time; // wait time in microseconds.
  switch(type) {
   d4b6c:	bf88      	it	hi
   d4b6e:	2432      	movhi	r4, #50	; 0x32
    case WS2812B2_FAST:
    default: {   // default = 50us reset pulse
        wait_time = 50L;
      } break;
  }
  while((micros() - endTime) < wait_time);
   d4b70:	f7ff ff86 	bl	d4a80 <micros>
   d4b74:	692b      	ldr	r3, [r5, #16]
   d4b76:	1ac0      	subs	r0, r0, r3
   d4b78:	42a0      	cmp	r0, r4
   d4b7a:	d3f9      	bcc.n	d4b70 <_ZN17Adafruit_NeoPixel4showEv+0x24>

  NRF_PWM_Type* pwm = NULL;

  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
   d4b7c:	4abe      	ldr	r2, [pc, #760]	; (d4e78 <_ZN17Adafruit_NeoPixel4showEv+0x32c>)
  // The two additional bytes at the end are needed to reset the
  // sequence.
  //
  // If there is not enough memory, we will fall back to cycle counter
  // using DWT
  uint32_t  pattern_size   = numBytes*8*sizeof(uint16_t)+2*sizeof(uint16_t);
   d4b7e:	88ab      	ldrh	r3, [r5, #4]

  NRF_PWM_Type* pwm = NULL;

  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
   d4b80:	ca07      	ldmia	r2, {r0, r1, r2}
   d4b82:	ac06      	add	r4, sp, #24
   d4b84:	e904 0007 	stmdb	r4, {r0, r1, r2}
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
   d4b88:	9c03      	ldr	r4, [sp, #12]
  // The two additional bytes at the end are needed to reset the
  // sequence.
  //
  // If there is not enough memory, we will fall back to cycle counter
  // using DWT
  uint32_t  pattern_size   = numBytes*8*sizeof(uint16_t)+2*sizeof(uint16_t);
   d4b8a:	011b      	lsls	r3, r3, #4

  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
   d4b8c:	f8d4 2500 	ldr.w	r2, [r4, #1280]	; 0x500
  // The two additional bytes at the end are needed to reset the
  // sequence.
  //
  // If there is not enough memory, we will fall back to cycle counter
  // using DWT
  uint32_t  pattern_size   = numBytes*8*sizeof(uint16_t)+2*sizeof(uint16_t);
   d4b90:	3304      	adds	r3, #4
   d4b92:	9301      	str	r3, [sp, #4]
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4b94:	b922      	cbnz	r2, d4ba0 <_ZN17Adafruit_NeoPixel4showEv+0x54>
  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4b96:	f8d4 3560 	ldr.w	r3, [r4, #1376]	; 0x560

  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
   d4b9a:	2b00      	cmp	r3, #0
   d4b9c:	f2c0 8155 	blt.w	d4e4a <_ZN17Adafruit_NeoPixel4showEv+0x2fe>
   d4ba0:	9c04      	ldr	r4, [sp, #16]
   d4ba2:	f8d4 3500 	ldr.w	r3, [r4, #1280]	; 0x500
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4ba6:	b923      	cbnz	r3, d4bb2 <_ZN17Adafruit_NeoPixel4showEv+0x66>
  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4ba8:	f8d4 3560 	ldr.w	r3, [r4, #1376]	; 0x560

  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
   d4bac:	2b00      	cmp	r3, #0
   d4bae:	f2c0 813c 	blt.w	d4e2a <_ZN17Adafruit_NeoPixel4showEv+0x2de>
   d4bb2:	9c05      	ldr	r4, [sp, #20]
   d4bb4:	f8d4 3500 	ldr.w	r3, [r4, #1280]	; 0x500
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4bb8:	b91b      	cbnz	r3, d4bc2 <_ZN17Adafruit_NeoPixel4showEv+0x76>
  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4bba:	f8d4 3560 	ldr.w	r3, [r4, #1376]	; 0x560

  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
   d4bbe:	2b00      	cmp	r3, #0
   d4bc0:	db6e      	blt.n	d4ca0 <_ZN17Adafruit_NeoPixel4showEv+0x154>
      // Disable the interrupts only in cases where you need high performance for
      // the LEDs and if you are not using the EasyDMA feature.
      __disable_irq();
    #endif

    uint32_t pinMask = 1UL << NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d4bc2:	4bae      	ldr	r3, [pc, #696]	; (d4e7c <_ZN17Adafruit_NeoPixel4showEv+0x330>)
   d4bc4:	79ea      	ldrb	r2, [r5, #7]
   d4bc6:	681e      	ldr	r6, [r3, #0]
      CYCLES_X00_T0H = CYCLES_400_T0H;
    }
#endif

    // Enable DWT in debug core
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
   d4bc8:	4cad      	ldr	r4, [pc, #692]	; (d4e80 <_ZN17Adafruit_NeoPixel4showEv+0x334>)
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
   d4bca:	49ae      	ldr	r1, [pc, #696]	; (d4e84 <_ZN17Adafruit_NeoPixel4showEv+0x338>)
      CYCLES_X00_T0H = CYCLES_400_T0H;
    }
#endif

    // Enable DWT in debug core
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
   d4bcc:	68e0      	ldr	r0, [r4, #12]
      // Disable the interrupts only in cases where you need high performance for
      // the LEDs and if you are not using the EasyDMA feature.
      __disable_irq();
    #endif

    uint32_t pinMask = 1UL << NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d4bce:	0112      	lsls	r2, r2, #4
   d4bd0:	18b3      	adds	r3, r6, r2
      CYCLES_X00_T0H = CYCLES_400_T0H;
    }
#endif

    // Enable DWT in debug core
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
   d4bd2:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
      // Disable the interrupts only in cases where you need high performance for
      // the LEDs and if you are not using the EasyDMA feature.
      __disable_irq();
    #endif

    uint32_t pinMask = 1UL << NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d4bd6:	785b      	ldrb	r3, [r3, #1]
   d4bd8:	5cb7      	ldrb	r7, [r6, r2]
      CYCLES_X00_T0H = CYCLES_400_T0H;
    }
#endif

    // Enable DWT in debug core
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
   d4bda:	60e0      	str	r0, [r4, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
   d4bdc:	680a      	ldr	r2, [r1, #0]
      // Disable the interrupts only in cases where you need high performance for
      // the LEDs and if you are not using the EasyDMA feature.
      __disable_irq();
    #endif

    uint32_t pinMask = 1UL << NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d4bde:	f003 031f 	and.w	r3, r3, #31
   d4be2:	ea43 1347 	orr.w	r3, r3, r7, lsl #5
   d4be6:	2701      	movs	r7, #1
    }
#endif

    // Enable DWT in debug core
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
   d4be8:	433a      	orrs	r2, r7
   d4bea:	600a      	str	r2, [r1, #0]

    // Tries to re-send the frame if is interrupted by the SoftDevice.
    while(1) {
      uint8_t *p = pixels;

      uint32_t cycStart = DWT->CYCCNT;
   d4bec:	460c      	mov	r4, r1
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
   d4bee:	88a8      	ldrh	r0, [r5, #4]
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;

    // Tries to re-send the frame if is interrupted by the SoftDevice.
    while(1) {
      uint8_t *p = pixels;
   d4bf0:	f8d5 900c 	ldr.w	r9, [r5, #12]

      uint32_t cycStart = DWT->CYCCNT;
   d4bf4:	f8d4 a004 	ldr.w	sl, [r4, #4]
      // Disable the interrupts only in cases where you need high performance for
      // the LEDs and if you are not using the EasyDMA feature.
      __disable_irq();
    #endif

    uint32_t pinMask = 1UL << NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d4bf8:	409f      	lsls	r7, r3

      for(uint16_t n=0; n<numBytes; n++) {
        uint8_t pix = *p++;

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
          while(DWT->CYCCNT - cyc < CYCLES_X00);
   d4bfa:	4688      	mov	r8, r1
      uint8_t *p = pixels;

      uint32_t cycStart = DWT->CYCCNT;
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
   d4bfc:	2800      	cmp	r0, #0
   d4bfe:	d044      	beq.n	d4c8a <_ZN17Adafruit_NeoPixel4showEv+0x13e>
   d4c00:	46cc      	mov	ip, r9
   d4c02:	2200      	movs	r2, #0

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
          while(DWT->CYCCNT - cyc < CYCLES_X00);
          cyc  = DWT->CYCCNT;

          NRF_GPIO->OUTSET |= pinMask;
   d4c04:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000

      uint32_t cycStart = DWT->CYCCNT;
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
        uint8_t pix = *p++;
   d4c08:	f81c eb01 	ldrb.w	lr, [ip], #1
   d4c0c:	2008      	movs	r0, #8

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
   d4c0e:	2680      	movs	r6, #128	; 0x80
          while(DWT->CYCCNT - cyc < CYCLES_X00);
   d4c10:	6863      	ldr	r3, [r4, #4]
   d4c12:	1a9b      	subs	r3, r3, r2
   d4c14:	2b46      	cmp	r3, #70	; 0x46
   d4c16:	d9fb      	bls.n	d4c10 <_ZN17Adafruit_NeoPixel4showEv+0xc4>
          cyc  = DWT->CYCCNT;
   d4c18:	f8d8 2004 	ldr.w	r2, [r8, #4]

          NRF_GPIO->OUTSET |= pinMask;
   d4c1c:	f8d1 3508 	ldr.w	r3, [r1, #1288]	; 0x508

          if(pix & mask) {
   d4c20:	ea1e 0f06 	tst.w	lr, r6

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
          while(DWT->CYCCNT - cyc < CYCLES_X00);
          cyc  = DWT->CYCCNT;

          NRF_GPIO->OUTSET |= pinMask;
   d4c24:	ea43 0307 	orr.w	r3, r3, r7
   d4c28:	f8c1 3508 	str.w	r3, [r1, #1288]	; 0x508

          if(pix & mask) {
   d4c2c:	d02f      	beq.n	d4c8e <_ZN17Adafruit_NeoPixel4showEv+0x142>
            while(DWT->CYCCNT - cyc < CYCLES_X00_T1H);
   d4c2e:	6863      	ldr	r3, [r4, #4]
   d4c30:	1a9b      	subs	r3, r3, r2
   d4c32:	2b28      	cmp	r3, #40	; 0x28
   d4c34:	d9fb      	bls.n	d4c2e <_ZN17Adafruit_NeoPixel4showEv+0xe2>
          } else {
            while(DWT->CYCCNT - cyc < CYCLES_X00_T0H);
          }

          NRF_GPIO->OUTCLR |= pinMask;
   d4c36:	f8d1 350c 	ldr.w	r3, [r1, #1292]	; 0x50c
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
        uint8_t pix = *p++;

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
   d4c3a:	3801      	subs	r0, #1
            while(DWT->CYCCNT - cyc < CYCLES_X00_T1H);
          } else {
            while(DWT->CYCCNT - cyc < CYCLES_X00_T0H);
          }

          NRF_GPIO->OUTCLR |= pinMask;
   d4c3c:	ea43 0307 	orr.w	r3, r3, r7
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
        uint8_t pix = *p++;

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
   d4c40:	ea4f 0656 	mov.w	r6, r6, lsr #1
            while(DWT->CYCCNT - cyc < CYCLES_X00_T1H);
          } else {
            while(DWT->CYCCNT - cyc < CYCLES_X00_T0H);
          }

          NRF_GPIO->OUTCLR |= pinMask;
   d4c44:	f8c1 350c 	str.w	r3, [r1, #1292]	; 0x50c
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
        uint8_t pix = *p++;

        for(uint8_t mask = 0x80; mask; mask >>= 1) {
   d4c48:	d1e2      	bne.n	d4c10 <_ZN17Adafruit_NeoPixel4showEv+0xc4>
      uint8_t *p = pixels;

      uint32_t cycStart = DWT->CYCCNT;
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
   d4c4a:	ebc9 030c 	rsb	r3, r9, ip
   d4c4e:	88a8      	ldrh	r0, [r5, #4]
   d4c50:	b29b      	uxth	r3, r3
   d4c52:	4298      	cmp	r0, r3
   d4c54:	d8d8      	bhi.n	d4c08 <_ZN17Adafruit_NeoPixel4showEv+0xbc>
   d4c56:	f44f 7330 	mov.w	r3, #704	; 0x2c0
   d4c5a:	fb03 f000 	mul.w	r0, r3, r0
          }

          NRF_GPIO->OUTCLR |= pinMask;
        }
      }
      while(DWT->CYCCNT - cyc < CYCLES_X00);
   d4c5e:	6863      	ldr	r3, [r4, #4]
   d4c60:	1a9b      	subs	r3, r3, r2
   d4c62:	2b46      	cmp	r3, #70	; 0x46
   d4c64:	d9fb      	bls.n	d4c5e <_ZN17Adafruit_NeoPixel4showEv+0x112>


      // If total time longer than 25%, resend the whole data.
      // Since we are likely to be interrupted by SoftDevice
      if ( (DWT->CYCCNT - cycStart) < ( 8*numBytes*((CYCLES_X00*5)/4) ) ) {
   d4c66:	f8d8 3004 	ldr.w	r3, [r8, #4]
   d4c6a:	ebca 0a03 	rsb	sl, sl, r3
   d4c6e:	4582      	cmp	sl, r0
   d4c70:	f0c0 80d5 	bcc.w	d4e1e <_ZN17Adafruit_NeoPixel4showEv+0x2d2>
        break;
      }

      // re-send need 300us delay
      delayMicroseconds(300);
   d4c74:	f44f 7096 	mov.w	r0, #300	; 0x12c
   d4c78:	f7ff ff04 	bl	d4a84 <delayMicroseconds>
      uint8_t *p = pixels;

      uint32_t cycStart = DWT->CYCCNT;
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
   d4c7c:	88a8      	ldrh	r0, [r5, #4]
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;

    // Tries to re-send the frame if is interrupted by the SoftDevice.
    while(1) {
      uint8_t *p = pixels;
   d4c7e:	f8d5 900c 	ldr.w	r9, [r5, #12]

      uint32_t cycStart = DWT->CYCCNT;
   d4c82:	f8d4 a004 	ldr.w	sl, [r4, #4]
      uint32_t cyc = 0;

      for(uint16_t n=0; n<numBytes; n++) {
   d4c86:	2800      	cmp	r0, #0
   d4c88:	d1ba      	bne.n	d4c00 <_ZN17Adafruit_NeoPixel4showEv+0xb4>
    // Tries to re-send the frame if is interrupted by the SoftDevice.
    while(1) {
      uint8_t *p = pixels;

      uint32_t cycStart = DWT->CYCCNT;
      uint32_t cyc = 0;
   d4c8a:	4602      	mov	r2, r0
   d4c8c:	e7e7      	b.n	d4c5e <_ZN17Adafruit_NeoPixel4showEv+0x112>
          NRF_GPIO->OUTSET |= pinMask;

          if(pix & mask) {
            while(DWT->CYCCNT - cyc < CYCLES_X00_T1H);
          } else {
            while(DWT->CYCCNT - cyc < CYCLES_X00_T0H);
   d4c8e:	6863      	ldr	r3, [r4, #4]
   d4c90:	1a9b      	subs	r3, r3, r2
   d4c92:	2b11      	cmp	r3, #17
   d4c94:	d8cf      	bhi.n	d4c36 <_ZN17Adafruit_NeoPixel4showEv+0xea>
   d4c96:	6863      	ldr	r3, [r4, #4]
   d4c98:	1a9b      	subs	r3, r3, r2
   d4c9a:	2b11      	cmp	r3, #17
   d4c9c:	d9f7      	bls.n	d4c8e <_ZN17Adafruit_NeoPixel4showEv+0x142>
   d4c9e:	e7ca      	b.n	d4c36 <_ZN17Adafruit_NeoPixel4showEv+0xea>
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4ca0:	f8d4 3564 	ldr.w	r3, [r4, #1380]	; 0x564
  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4ca4:	2b00      	cmp	r3, #0
   d4ca6:	da8c      	bge.n	d4bc2 <_ZN17Adafruit_NeoPixel4showEv+0x76>
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4ca8:	f8d4 3568 	ldr.w	r3, [r4, #1384]	; 0x568
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4cac:	2b00      	cmp	r3, #0
   d4cae:	da88      	bge.n	d4bc2 <_ZN17Adafruit_NeoPixel4showEv+0x76>
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[3] & PWM_PSEL_OUT_CONNECT_Msk)
   d4cb0:	f8d4 356c 	ldr.w	r3, [r4, #1388]	; 0x56c
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4cb4:	2b00      	cmp	r3, #0
   d4cb6:	da84      	bge.n	d4bc2 <_ZN17Adafruit_NeoPixel4showEv+0x76>
  // only malloc if there is PWM device available
  if ( pwm != NULL ) {
    #ifdef ARDUINO_FEATHER52 // use thread-safe malloc
      pixels_pattern = (uint16_t *) rtos_malloc(pattern_size);
    #else
      pixels_pattern = (uint16_t *) malloc(pattern_size);
   d4cb8:	9801      	ldr	r0, [sp, #4]
   d4cba:	f000 fb2f 	bl	d531c <malloc>
    #endif
  }

  // Use the identified device to choose the implementation
  // If a PWM device is available use DMA
  if( (pixels_pattern != NULL) && (pwm != NULL) ) {
   d4cbe:	2800      	cmp	r0, #0
   d4cc0:	f43f af7f 	beq.w	d4bc2 <_ZN17Adafruit_NeoPixel4showEv+0x76>
    uint16_t pos = 0; // bit position

    for(uint16_t n=0; n<numBytes; n++) {
   d4cc4:	88ab      	ldrh	r3, [r5, #4]
   d4cc6:	2b00      	cmp	r3, #0
   d4cc8:	f000 80d0 	beq.w	d4e6c <_ZN17Adafruit_NeoPixel4showEv+0x320>
   d4ccc:	2700      	movs	r7, #0
   d4cce:	463b      	mov	r3, r7
        if( !is800KHz ) {
          pixels_pattern[pos] = (pix & mask) ? MAGIC_T1H_400KHz : MAGIC_T0H_400KHz;
        }else
        #endif
        {
          pixels_pattern[pos] = (pix & mask) ? MAGIC_T1H : MAGIC_T0H;
   d4cd0:	4e6d      	ldr	r6, [pc, #436]	; (d4e88 <_ZN17Adafruit_NeoPixel4showEv+0x33c>)
   d4cd2:	496e      	ldr	r1, [pc, #440]	; (d4e8c <_ZN17Adafruit_NeoPixel4showEv+0x340>)
   d4cd4:	e000      	b.n	d4cd8 <_ZN17Adafruit_NeoPixel4showEv+0x18c>
        }

        pos++;
   d4cd6:	4613      	mov	r3, r2
  // If a PWM device is available use DMA
  if( (pixels_pattern != NULL) && (pwm != NULL) ) {
    uint16_t pos = 0; // bit position

    for(uint16_t n=0; n<numBytes; n++) {
      uint8_t pix = pixels[n];
   d4cd8:	68ea      	ldr	r2, [r5, #12]
   d4cda:	5dd2      	ldrb	r2, [r2, r7]
        if( !is800KHz ) {
          pixels_pattern[pos] = (pix & mask) ? MAGIC_T1H_400KHz : MAGIC_T0H_400KHz;
        }else
        #endif
        {
          pixels_pattern[pos] = (pix & mask) ? MAGIC_T1H : MAGIC_T0H;
   d4cdc:	f103 0e01 	add.w	lr, r3, #1
   d4ce0:	f012 0f80 	tst.w	r2, #128	; 0x80
   d4ce4:	bf14      	ite	ne
   d4ce6:	46b0      	movne	r8, r6
   d4ce8:	4688      	moveq	r8, r1
   d4cea:	fa1f fe8e 	uxth.w	lr, lr
   d4cee:	f012 0f40 	tst.w	r2, #64	; 0x40
   d4cf2:	bf14      	ite	ne
   d4cf4:	46b1      	movne	r9, r6
   d4cf6:	4689      	moveq	r9, r1
   d4cf8:	f012 0f20 	tst.w	r2, #32
   d4cfc:	f820 8013 	strh.w	r8, [r0, r3, lsl #1]
   d4d00:	bf18      	it	ne
   d4d02:	46b2      	movne	sl, r6
   d4d04:	f820 901e 	strh.w	r9, [r0, lr, lsl #1]
   d4d08:	bf08      	it	eq
   d4d0a:	468a      	moveq	sl, r1
   d4d0c:	f103 0802 	add.w	r8, r3, #2
   d4d10:	f012 0f10 	tst.w	r2, #16
   d4d14:	f103 0e03 	add.w	lr, r3, #3
   d4d18:	bf14      	ite	ne
   d4d1a:	46b4      	movne	ip, r6
   d4d1c:	468c      	moveq	ip, r1
   d4d1e:	fa1f f888 	uxth.w	r8, r8
   d4d22:	f012 0f08 	tst.w	r2, #8
   d4d26:	fa1f fe8e 	uxth.w	lr, lr
   d4d2a:	f103 0904 	add.w	r9, r3, #4
   d4d2e:	fa1f f989 	uxth.w	r9, r9
   d4d32:	bf14      	ite	ne
   d4d34:	46b3      	movne	fp, r6
   d4d36:	468b      	moveq	fp, r1
   d4d38:	f012 0f04 	tst.w	r2, #4
   d4d3c:	f820 a018 	strh.w	sl, [r0, r8, lsl #1]
   d4d40:	f820 c01e 	strh.w	ip, [r0, lr, lsl #1]
   d4d44:	bf14      	ite	ne
   d4d46:	46b2      	movne	sl, r6
   d4d48:	468a      	moveq	sl, r1
   d4d4a:	f103 0805 	add.w	r8, r3, #5
   d4d4e:	f012 0f02 	tst.w	r2, #2
   d4d52:	f103 0c06 	add.w	ip, r3, #6
   d4d56:	f103 0e07 	add.w	lr, r3, #7
   d4d5a:	f820 b019 	strh.w	fp, [r0, r9, lsl #1]
   d4d5e:	fa1f fe8e 	uxth.w	lr, lr
   d4d62:	bf14      	ite	ne
   d4d64:	46b1      	movne	r9, r6
   d4d66:	4689      	moveq	r9, r1
   d4d68:	fa1f f888 	uxth.w	r8, r8
   d4d6c:	f012 0f01 	tst.w	r2, #1
   d4d70:	fa1f fc8c 	uxth.w	ip, ip
   d4d74:	bf14      	ite	ne
   d4d76:	4632      	movne	r2, r6
   d4d78:	460a      	moveq	r2, r1
   d4d7a:	f820 a018 	strh.w	sl, [r0, r8, lsl #1]
   d4d7e:	f820 901c 	strh.w	r9, [r0, ip, lsl #1]
   d4d82:	f820 201e 	strh.w	r2, [r0, lr, lsl #1]
  // Use the identified device to choose the implementation
  // If a PWM device is available use DMA
  if( (pixels_pattern != NULL) && (pwm != NULL) ) {
    uint16_t pos = 0; // bit position

    for(uint16_t n=0; n<numBytes; n++) {
   d4d86:	3701      	adds	r7, #1
   d4d88:	f8b5 e004 	ldrh.w	lr, [r5, #4]
   d4d8c:	b2bf      	uxth	r7, r7
        #endif
        {
          pixels_pattern[pos] = (pix & mask) ? MAGIC_T1H : MAGIC_T0H;
        }

        pos++;
   d4d8e:	f103 0208 	add.w	r2, r3, #8
  // Use the identified device to choose the implementation
  // If a PWM device is available use DMA
  if( (pixels_pattern != NULL) && (pwm != NULL) ) {
    uint16_t pos = 0; // bit position

    for(uint16_t n=0; n<numBytes; n++) {
   d4d92:	45be      	cmp	lr, r7
        #endif
        {
          pixels_pattern[pos] = (pix & mask) ? MAGIC_T1H : MAGIC_T0H;
        }

        pos++;
   d4d94:	b292      	uxth	r2, r2
  // Use the identified device to choose the implementation
  // If a PWM device is available use DMA
  if( (pixels_pattern != NULL) && (pwm != NULL) ) {
    uint16_t pos = 0; // bit position

    for(uint16_t n=0; n<numBytes; n++) {
   d4d96:	d89e      	bhi.n	d4cd6 <_ZN17Adafruit_NeoPixel4showEv+0x18a>
   d4d98:	f103 0209 	add.w	r2, r3, #9
   d4d9c:	330a      	adds	r3, #10
   d4d9e:	b292      	uxth	r2, r2
   d4da0:	b29b      	uxth	r3, r3
   d4da2:	0052      	lsls	r2, r2, #1
   d4da4:	005b      	lsls	r3, r3, #1

    // Pointer to the memory storing the patter
    pwm->SEQ[0].PTR = (uint32_t)(pixels_pattern) << PWM_SEQ_PTR_PTR_Pos;

    // Calculation of the number of steps loaded from memory.
    pwm->SEQ[0].CNT = (pattern_size/sizeof(uint16_t)) << PWM_SEQ_CNT_CNT_Pos;
   d4da6:	9901      	ldr	r1, [sp, #4]
        pos++;
      }
    }

    // Zero padding to indicate the end of que sequence
    pixels_pattern[++pos] = 0 | (0x8000); // Seq end
   d4da8:	f44f 4600 	mov.w	r6, #32768	; 0x8000
   d4dac:	5286      	strh	r6, [r0, r2]

    // Pointer to the memory storing the patter
    pwm->SEQ[0].PTR = (uint32_t)(pixels_pattern) << PWM_SEQ_PTR_PTR_Pos;

    // Calculation of the number of steps loaded from memory.
    pwm->SEQ[0].CNT = (pattern_size/sizeof(uint16_t)) << PWM_SEQ_CNT_CNT_Pos;
   d4dae:	0849      	lsrs	r1, r1, #1
      }
    }

    // Zero padding to indicate the end of que sequence
    pixels_pattern[++pos] = 0 | (0x8000); // Seq end
    pixels_pattern[++pos] = 0 | (0x8000); // Seq end
   d4db0:	52c6      	strh	r6, [r0, r3]

    // Set the wave mode to count UP
    pwm->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);
   d4db2:	2200      	movs	r2, #0
    if( !is800KHz ) {
      pwm->COUNTERTOP = (CTOPVAL_400KHz << PWM_COUNTERTOP_COUNTERTOP_Pos);
    }else
#endif
    {
      pwm->COUNTERTOP = (CTOPVAL << PWM_COUNTERTOP_COUNTERTOP_Pos);
   d4db4:	2314      	movs	r3, #20
    // Zero padding to indicate the end of que sequence
    pixels_pattern[++pos] = 0 | (0x8000); // Seq end
    pixels_pattern[++pos] = 0 | (0x8000); // Seq end

    // Set the wave mode to count UP
    pwm->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);
   d4db6:	f8c4 2504 	str.w	r2, [r4, #1284]	; 0x504
    // and block the execution thread until the event flag is set by
    // the peripheral.
//    pwm->INTEN |= (PWM_INTEN_SEQEND0_Enabled<<PWM_INTEN_SEQEND0_Pos);

    // PSEL must be configured before enabling PWM
    pwm->PSEL.OUT[0] = NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d4dba:	4e30      	ldr	r6, [pc, #192]	; (d4e7c <_ZN17Adafruit_NeoPixel4showEv+0x330>)

    // Set the wave mode to count UP
    pwm->MODE = (PWM_MODE_UPDOWN_Up << PWM_MODE_UPDOWN_Pos);

    // Set the PWM to use the 16MHz clock
    pwm->PRESCALER = (PWM_PRESCALER_PRESCALER_DIV_1 << PWM_PRESCALER_PRESCALER_Pos);
   d4dbc:	f8c4 250c 	str.w	r2, [r4, #1292]	; 0x50c
    if( !is800KHz ) {
      pwm->COUNTERTOP = (CTOPVAL_400KHz << PWM_COUNTERTOP_COUNTERTOP_Pos);
    }else
#endif
    {
      pwm->COUNTERTOP = (CTOPVAL << PWM_COUNTERTOP_COUNTERTOP_Pos);
   d4dc0:	f8c4 3508 	str.w	r3, [r4, #1288]	; 0x508
    }

    // Disable loops, we want the sequence to repeat only once
    pwm->LOOP = (PWM_LOOP_CNT_Disabled << PWM_LOOP_CNT_Pos);
   d4dc4:	f8c4 2514 	str.w	r2, [r4, #1300]	; 0x514

    // On the "Common" setting the PWM uses the same pattern for the
    // for supported sequences. The pattern is stored on half-word
    // of 16bits
    pwm->DECODER = (PWM_DECODER_LOAD_Common << PWM_DECODER_LOAD_Pos) |
                   (PWM_DECODER_MODE_RefreshCount << PWM_DECODER_MODE_Pos);
   d4dc8:	f8c4 2510 	str.w	r2, [r4, #1296]	; 0x510

    // Pointer to the memory storing the patter
    pwm->SEQ[0].PTR = (uint32_t)(pixels_pattern) << PWM_SEQ_PTR_PTR_Pos;
   d4dcc:	f8c4 0520 	str.w	r0, [r4, #1312]	; 0x520

    // Calculation of the number of steps loaded from memory.
    pwm->SEQ[0].CNT = (pattern_size/sizeof(uint16_t)) << PWM_SEQ_CNT_CNT_Pos;
   d4dd0:	f8c4 1524 	str.w	r1, [r4, #1316]	; 0x524

    // The following settings are ignored with the current config.
    pwm->SEQ[0].REFRESH  = 0;
   d4dd4:	f8c4 2528 	str.w	r2, [r4, #1320]	; 0x528
    pwm->SEQ[0].ENDDELAY = 0;
   d4dd8:	f8c4 252c 	str.w	r2, [r4, #1324]	; 0x52c
    // and block the execution thread until the event flag is set by
    // the peripheral.
//    pwm->INTEN |= (PWM_INTEN_SEQEND0_Enabled<<PWM_INTEN_SEQEND0_Pos);

    // PSEL must be configured before enabling PWM
    pwm->PSEL.OUT[0] = NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d4ddc:	79eb      	ldrb	r3, [r5, #7]
   d4dde:	6831      	ldr	r1, [r6, #0]
   d4de0:	011b      	lsls	r3, r3, #4
   d4de2:	18ce      	adds	r6, r1, r3
   d4de4:	5cc9      	ldrb	r1, [r1, r3]
   d4de6:	7873      	ldrb	r3, [r6, #1]
   d4de8:	f003 031f 	and.w	r3, r3, #31
   d4dec:	ea43 1341 	orr.w	r3, r3, r1, lsl #5

    // Enable the PWM
    pwm->ENABLE = 1;
   d4df0:	2101      	movs	r1, #1
    // and block the execution thread until the event flag is set by
    // the peripheral.
//    pwm->INTEN |= (PWM_INTEN_SEQEND0_Enabled<<PWM_INTEN_SEQEND0_Pos);

    // PSEL must be configured before enabling PWM
    pwm->PSEL.OUT[0] = NRF_GPIO_PIN_MAP(PIN_MAP2[pin].gpio_port, PIN_MAP2[pin].gpio_pin);
   d4df2:	f8c4 3560 	str.w	r3, [r4, #1376]	; 0x560

    // Enable the PWM
    pwm->ENABLE = 1;
   d4df6:	f8c4 1500 	str.w	r1, [r4, #1280]	; 0x500

    // After all of this and many hours of reading the documentation
    // we are ready to start the sequence...
    pwm->EVENTS_SEQEND[0]  = 0;
   d4dfa:	f8c4 2110 	str.w	r2, [r4, #272]	; 0x110
    pwm->TASKS_SEQSTART[0] = 1;
   d4dfe:	60a1      	str	r1, [r4, #8]

    // But we have to wait for the flag to be set.
    while(!pwm->EVENTS_SEQEND[0])
   d4e00:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
   d4e04:	2b00      	cmp	r3, #0
   d4e06:	d0fb      	beq.n	d4e00 <_ZN17Adafruit_NeoPixel4showEv+0x2b4>
      yield();
      #endif
    }

    // Before leave we clear the flag for the event.
    pwm->EVENTS_SEQEND[0] = 0;
   d4e08:	2300      	movs	r3, #0
    // all the outputs before leave or the device will not
    // be selected on the next call.
    // TODO: Check if disabling the device causes performance issues.
    pwm->ENABLE = 0;

    pwm->PSEL.OUT[0] = 0xFFFFFFFFUL;
   d4e0a:	f04f 32ff 	mov.w	r2, #4294967295
      yield();
      #endif
    }

    // Before leave we clear the flag for the event.
    pwm->EVENTS_SEQEND[0] = 0;
   d4e0e:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110

    // We need to disable the device and disconnect
    // all the outputs before leave or the device will not
    // be selected on the next call.
    // TODO: Check if disabling the device causes performance issues.
    pwm->ENABLE = 0;
   d4e12:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500

    pwm->PSEL.OUT[0] = 0xFFFFFFFFUL;
   d4e16:	f8c4 2560 	str.w	r2, [r4, #1376]	; 0x560

    #ifdef ARDUINO_FEATHER52  // use thread-safe free
      rtos_free(pixels_pattern);
    #else
      free(pixels_pattern);
   d4e1a:	f000 fa87 	bl	d532c <free>
  }
// END of NRF52 implementation


#endif
  endTime = micros(); // Save EOD time for latch on next call
   d4e1e:	f7ff fe2f 	bl	d4a80 <micros>
   d4e22:	6128      	str	r0, [r5, #16]
}
   d4e24:	b007      	add	sp, #28
   d4e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4e2a:	f8d4 3564 	ldr.w	r3, [r4, #1380]	; 0x564
  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4e2e:	2b00      	cmp	r3, #0
   d4e30:	f6bf aebf 	bge.w	d4bb2 <_ZN17Adafruit_NeoPixel4showEv+0x66>
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4e34:	f8d4 3568 	ldr.w	r3, [r4, #1384]	; 0x568
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4e38:	2b00      	cmp	r3, #0
   d4e3a:	f6bf aeba 	bge.w	d4bb2 <_ZN17Adafruit_NeoPixel4showEv+0x66>
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[3] & PWM_PSEL_OUT_CONNECT_Msk)
   d4e3e:	f8d4 356c 	ldr.w	r3, [r4, #1388]	; 0x56c
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4e42:	2b00      	cmp	r3, #0
   d4e44:	f6bf aeb5 	bge.w	d4bb2 <_ZN17Adafruit_NeoPixel4showEv+0x66>
   d4e48:	e736      	b.n	d4cb8 <_ZN17Adafruit_NeoPixel4showEv+0x16c>
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4e4a:	f8d4 3564 	ldr.w	r3, [r4, #1380]	; 0x564
  // Try to find a free PWM device, which is not enabled
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4e4e:	2b00      	cmp	r3, #0
   d4e50:	f6bf aea6 	bge.w	d4ba0 <_ZN17Adafruit_NeoPixel4showEv+0x54>
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4e54:	f8d4 3568 	ldr.w	r3, [r4, #1384]	; 0x568
  // and has no connected pins
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4e58:	2b00      	cmp	r3, #0
   d4e5a:	f6bf aea1 	bge.w	d4ba0 <_ZN17Adafruit_NeoPixel4showEv+0x54>
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[3] & PWM_PSEL_OUT_CONNECT_Msk)
   d4e5e:	f8d4 356c 	ldr.w	r3, [r4, #1388]	; 0x56c
  NRF_PWM_Type* PWM[3] = {NRF_PWM0, NRF_PWM1, NRF_PWM2};
  for(int device = 0; device<3; device++) {
    if( (PWM[device]->ENABLE == 0)                            &&
        (PWM[device]->PSEL.OUT[0] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[1] & PWM_PSEL_OUT_CONNECT_Msk) &&
        (PWM[device]->PSEL.OUT[2] & PWM_PSEL_OUT_CONNECT_Msk) &&
   d4e62:	2b00      	cmp	r3, #0
   d4e64:	f6bf ae9c 	bge.w	d4ba0 <_ZN17Adafruit_NeoPixel4showEv+0x54>
   d4e68:	e726      	b.n	d4cb8 <_ZN17Adafruit_NeoPixel4showEv+0x16c>
   d4e6a:	4770      	bx	lr
  // Use the identified device to choose the implementation
  // If a PWM device is available use DMA
  if( (pixels_pattern != NULL) && (pwm != NULL) ) {
    uint16_t pos = 0; // bit position

    for(uint16_t n=0; n<numBytes; n++) {
   d4e6c:	2304      	movs	r3, #4
   d4e6e:	2202      	movs	r2, #2
   d4e70:	e799      	b.n	d4da6 <_ZN17Adafruit_NeoPixel4showEv+0x25a>
   d4e72:	bf00      	nop
   d4e74:	000d6288 	.word	0x000d6288
   d4e78:	000d627c 	.word	0x000d627c
   d4e7c:	2003e3d8 	.word	0x2003e3d8
   d4e80:	e000edf0 	.word	0xe000edf0
   d4e84:	e0001000 	.word	0xe0001000
   d4e88:	ffff800d 	.word	0xffff800d
   d4e8c:	ffff8006 	.word	0xffff8006

000d4e90 <_ZN17Adafruit_NeoPixel13setPixelColorEtm>:
}

// Set pixel color from 'packed' 32-bit RGB color:
// If RGB+W color, order of bytes is WRGB in packed 32-bit form
void Adafruit_NeoPixel::setPixelColor(uint16_t n, uint32_t c) {
  if(n < numLEDs) {
   d4e90:	8843      	ldrh	r3, [r0, #2]
   d4e92:	428b      	cmp	r3, r1
  }
}

// Set pixel color from 'packed' 32-bit RGB color:
// If RGB+W color, order of bytes is WRGB in packed 32-bit form
void Adafruit_NeoPixel::setPixelColor(uint16_t n, uint32_t c) {
   d4e94:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(n < numLEDs) {
   d4e96:	d945      	bls.n	d4f24 <_ZN17Adafruit_NeoPixel13setPixelColorEtm+0x94>
    uint8_t
      r = (uint8_t)(c >> 16),
      g = (uint8_t)(c >>  8),
      b = (uint8_t)c;
    if(brightness) { // See notes in setBrightness()
   d4e98:	7a05      	ldrb	r5, [r0, #8]
   d4e9a:	f3c2 4307 	ubfx	r3, r2, #16, #8
   d4e9e:	f3c2 2407 	ubfx	r4, r2, #8, #8
   d4ea2:	b2d6      	uxtb	r6, r2
   d4ea4:	b145      	cbz	r5, d4eb8 <_ZN17Adafruit_NeoPixel13setPixelColorEtm+0x28>
      r = (r * brightness) >> 8;
   d4ea6:	436b      	muls	r3, r5
      g = (g * brightness) >> 8;
   d4ea8:	436c      	muls	r4, r5
      b = (b * brightness) >> 8;
   d4eaa:	436e      	muls	r6, r5
    uint8_t
      r = (uint8_t)(c >> 16),
      g = (uint8_t)(c >>  8),
      b = (uint8_t)c;
    if(brightness) { // See notes in setBrightness()
      r = (r * brightness) >> 8;
   d4eac:	f3c3 2307 	ubfx	r3, r3, #8, #8
      g = (g * brightness) >> 8;
   d4eb0:	f3c4 2407 	ubfx	r4, r4, #8, #8
      b = (b * brightness) >> 8;
   d4eb4:	f3c6 2607 	ubfx	r6, r6, #8, #8
    }
    uint8_t *p = &pixels[n * (type==SK6812RGBW?4:3)];
   d4eb8:	f890 c006 	ldrb.w	ip, [r0, #6]
   d4ebc:	68c7      	ldr	r7, [r0, #12]
   d4ebe:	f1bc 0f06 	cmp.w	ip, #6
   d4ec2:	bf0c      	ite	eq
   d4ec4:	2504      	moveq	r5, #4
   d4ec6:	2503      	movne	r5, #3
   d4ec8:	4369      	muls	r1, r5
   d4eca:	f1bc 0f08 	cmp.w	ip, #8
   d4ece:	eb07 0501 	add.w	r5, r7, r1
   d4ed2:	d824      	bhi.n	d4f1e <_ZN17Adafruit_NeoPixel13setPixelColorEtm+0x8e>
   d4ed4:	f04f 0e01 	mov.w	lr, #1
   d4ed8:	fa0e fe0c 	lsl.w	lr, lr, ip
   d4edc:	f41e 7fd2 	tst.w	lr, #420	; 0x1a4
   d4ee0:	d10c      	bne.n	d4efc <_ZN17Adafruit_NeoPixel13setPixelColorEtm+0x6c>
   d4ee2:	f01e 0f40 	tst.w	lr, #64	; 0x40
   d4ee6:	d10d      	bne.n	d4f04 <_ZN17Adafruit_NeoPixel13setPixelColorEtm+0x74>
   d4ee8:	f01e 0f10 	tst.w	lr, #16
   d4eec:	d017      	beq.n	d4f1e <_ZN17Adafruit_NeoPixel13setPixelColorEtm+0x8e>
          *p++ = g;
          *p++ = r;
          *p = b;
        } break;
      case TM1829: { // TM1829 is special RBG order
          if(r == 255) r = 254; // 255 on RED channel causes display to be in a special mode.
   d4eee:	2bff      	cmp	r3, #255	; 0xff
   d4ef0:	bf08      	it	eq
   d4ef2:	23fe      	moveq	r3, #254	; 0xfe
          *p++ = r;
   d4ef4:	547b      	strb	r3, [r7, r1]
          *p++ = b;
   d4ef6:	706e      	strb	r6, [r5, #1]
          *p = g;
   d4ef8:	70ac      	strb	r4, [r5, #2]
        } break;
   d4efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch(type) {
      case WS2812B: // WS2812, WS2812B & WS2813 is GRB order.
      case WS2812B_FAST:
      case WS2812B2:
      case WS2812B2_FAST: {
          *p++ = g;
   d4efc:	547c      	strb	r4, [r7, r1]
          *p++ = r;
   d4efe:	706b      	strb	r3, [r5, #1]
          *p = b;
   d4f00:	70ae      	strb	r6, [r5, #2]
        } break;
   d4f02:	bdf0      	pop	{r4, r5, r6, r7, pc}
          *p++ = b;
          *p = g;
        } break;
      case SK6812RGBW: { // SK6812RGBW is RGBW order
          uint8_t w = (uint8_t)(c >> 24);
          *p++ = r;
   d4f04:	547b      	strb	r3, [r7, r1]
          *p++ = g;
   d4f06:	706c      	strb	r4, [r5, #1]
          *p++ = b;
   d4f08:	70ae      	strb	r6, [r5, #2]
          *p = brightness ? ((w * brightness) >> 8) : w;
   d4f0a:	7a03      	ldrb	r3, [r0, #8]
          *p++ = r;
          *p++ = b;
          *p = g;
        } break;
      case SK6812RGBW: { // SK6812RGBW is RGBW order
          uint8_t w = (uint8_t)(c >> 24);
   d4f0c:	0e12      	lsrs	r2, r2, #24
          *p++ = r;
          *p++ = g;
          *p++ = b;
          *p = brightness ? ((w * brightness) >> 8) : w;
   d4f0e:	b90b      	cbnz	r3, d4f14 <_ZN17Adafruit_NeoPixel13setPixelColorEtm+0x84>
          *p++ = r;
          *p++ = b;
          *p = g;
        } break;
      case SK6812RGBW: { // SK6812RGBW is RGBW order
          uint8_t w = (uint8_t)(c >> 24);
   d4f10:	b2d2      	uxtb	r2, r2
   d4f12:	e002      	b.n	d4f1a <_ZN17Adafruit_NeoPixel13setPixelColorEtm+0x8a>
          *p++ = r;
          *p++ = g;
          *p++ = b;
          *p = brightness ? ((w * brightness) >> 8) : w;
   d4f14:	435a      	muls	r2, r3
   d4f16:	f3c2 2207 	ubfx	r2, r2, #8, #8
   d4f1a:	70ea      	strb	r2, [r5, #3]
        } break;
   d4f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      case WS2811: // WS2811 is RGB order
      case TM1803: // TM1803 is RGB order
      default: {   // default is RGB order
          *p++ = r;
   d4f1e:	547b      	strb	r3, [r7, r1]
          *p++ = g;
   d4f20:	706c      	strb	r4, [r5, #1]
          *p = b;
   d4f22:	70ae      	strb	r6, [r5, #2]
   d4f24:	bdf0      	pop	{r4, r5, r6, r7, pc}

000d4f26 <_ZN17Adafruit_NeoPixel5ColorEhhh>:
}

// Convert separate R,G,B into packed 32-bit RGB color.
// Packed format is always RGB, regardless of LED strand color order.
uint32_t Adafruit_NeoPixel::Color(uint8_t r, uint8_t g, uint8_t b) {
  return ((uint32_t)r << 16) | ((uint32_t)g <<  8) | b;
   d4f26:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
}
   d4f2a:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
   d4f2e:	4770      	bx	lr

000d4f30 <_GLOBAL__sub_I_PIN_MAP2>:
  return brightness - 1;
}

void Adafruit_NeoPixel::clear(void) {
  memset(pixels, 0, numBytes);
}
   d4f30:	b508      	push	{r3, lr}
   d4f32:	f000 f817 	bl	d4f64 <HAL_Pin_Map>
  #define pinHI(_pin) (PIN_MAP2[_pin].gpio_peripheral->BSRRL = PIN_MAP2[_pin].gpio_pin)
#elif (PLATFORM_ID == 12) || (PLATFORM_ID == 13) || (PLATFORM_ID == 14) // Argon (12), Boron (13), Xenon (14)
  #include "nrf.h"
  #include "nrf_gpio.h"
  #include "pinmap_impl.h"
  NRF5x_Pin_Info* PIN_MAP2 = HAL_Pin_Map();
   d4f36:	f000 f815 	bl	d4f64 <HAL_Pin_Map>
   d4f3a:	4b01      	ldr	r3, [pc, #4]	; (d4f40 <_GLOBAL__sub_I_PIN_MAP2+0x10>)
   d4f3c:	6018      	str	r0, [r3, #0]
   d4f3e:	bd08      	pop	{r3, pc}
   d4f40:	2003e3d8 	.word	0x2003e3d8

000d4f44 <netdb_freeaddrinfo>:

DYNALIB_BEGIN(hal_netdb)

DYNALIB_FN(0, hal_netdb, netdb_gethostbyname, struct hostent*(const char*))
DYNALIB_FN(1, hal_netdb, netdb_gethostbyname_r, int(const char*, struct hostent*, char*, size_t, struct hostent**, int*))
DYNALIB_FN(2, hal_netdb, netdb_freeaddrinfo, void(struct addrinfo*))
   d4f44:	b508      	push	{r3, lr}
   d4f46:	4b02      	ldr	r3, [pc, #8]	; (d4f50 <netdb_freeaddrinfo+0xc>)
   d4f48:	681b      	ldr	r3, [r3, #0]
   d4f4a:	689b      	ldr	r3, [r3, #8]
   d4f4c:	9301      	str	r3, [sp, #4]
   d4f4e:	bd08      	pop	{r3, pc}
   d4f50:	00030268 	.word	0x00030268

000d4f54 <netdb_getaddrinfo>:
DYNALIB_FN(3, hal_netdb, netdb_getaddrinfo, int(const char*, const char*, const struct addrinfo*, struct addrinfo**))
   d4f54:	b508      	push	{r3, lr}
   d4f56:	4b02      	ldr	r3, [pc, #8]	; (d4f60 <netdb_getaddrinfo+0xc>)
   d4f58:	681b      	ldr	r3, [r3, #0]
   d4f5a:	68db      	ldr	r3, [r3, #12]
   d4f5c:	9301      	str	r3, [sp, #4]
   d4f5e:	bd08      	pop	{r3, pc}
   d4f60:	00030268 	.word	0x00030268

000d4f64 <HAL_Pin_Map>:
// New HAL functions must be added to the end of this list.
// GNINRAW

DYNALIB_BEGIN(hal_gpio)

DYNALIB_FN(0, hal_gpio, HAL_Pin_Map, Hal_Pin_Info*(void))
   d4f64:	b508      	push	{r3, lr}
   d4f66:	4b02      	ldr	r3, [pc, #8]	; (d4f70 <HAL_Pin_Map+0xc>)
   d4f68:	681b      	ldr	r3, [r3, #0]
   d4f6a:	681b      	ldr	r3, [r3, #0]
   d4f6c:	9301      	str	r3, [sp, #4]
   d4f6e:	bd08      	pop	{r3, pc}
   d4f70:	0003022c 	.word	0x0003022c

000d4f74 <HAL_Pin_Mode>:
DYNALIB_FN(1, hal_gpio, HAL_Validate_Pin_Function, PinFunction(pin_t, PinFunction))
DYNALIB_FN(2, hal_gpio, HAL_Pin_Mode, void(pin_t, PinMode))
   d4f74:	b508      	push	{r3, lr}
   d4f76:	4b02      	ldr	r3, [pc, #8]	; (d4f80 <HAL_Pin_Mode+0xc>)
   d4f78:	681b      	ldr	r3, [r3, #0]
   d4f7a:	689b      	ldr	r3, [r3, #8]
   d4f7c:	9301      	str	r3, [sp, #4]
   d4f7e:	bd08      	pop	{r3, pc}
   d4f80:	0003022c 	.word	0x0003022c

000d4f84 <HAL_Get_Pin_Mode>:
DYNALIB_FN(3, hal_gpio, HAL_Get_Pin_Mode, PinMode(pin_t))
   d4f84:	b508      	push	{r3, lr}
   d4f86:	4b02      	ldr	r3, [pc, #8]	; (d4f90 <HAL_Get_Pin_Mode+0xc>)
   d4f88:	681b      	ldr	r3, [r3, #0]
   d4f8a:	68db      	ldr	r3, [r3, #12]
   d4f8c:	9301      	str	r3, [sp, #4]
   d4f8e:	bd08      	pop	{r3, pc}
   d4f90:	0003022c 	.word	0x0003022c

000d4f94 <HAL_GPIO_Write>:
DYNALIB_FN(4, hal_gpio, HAL_GPIO_Write, void(pin_t, uint8_t))
   d4f94:	b508      	push	{r3, lr}
   d4f96:	4b02      	ldr	r3, [pc, #8]	; (d4fa0 <HAL_GPIO_Write+0xc>)
   d4f98:	681b      	ldr	r3, [r3, #0]
   d4f9a:	691b      	ldr	r3, [r3, #16]
   d4f9c:	9301      	str	r3, [sp, #4]
   d4f9e:	bd08      	pop	{r3, pc}
   d4fa0:	0003022c 	.word	0x0003022c

000d4fa4 <HAL_GPIO_Read>:
DYNALIB_FN(5, hal_gpio, HAL_GPIO_Read, int32_t(pin_t))
   d4fa4:	b508      	push	{r3, lr}
   d4fa6:	4b02      	ldr	r3, [pc, #8]	; (d4fb0 <HAL_GPIO_Read+0xc>)
   d4fa8:	681b      	ldr	r3, [r3, #0]
   d4faa:	695b      	ldr	r3, [r3, #20]
   d4fac:	9301      	str	r3, [sp, #4]
   d4fae:	bd08      	pop	{r3, pc}
   d4fb0:	0003022c 	.word	0x0003022c

000d4fb4 <HAL_SPI_Begin>:
// New HAL functions must be added to the end of this list.
// GNINRAW

DYNALIB_BEGIN(hal_spi)

DYNALIB_FN(0, hal_spi, HAL_SPI_Begin, void(HAL_SPI_Interface, uint16_t))
   d4fb4:	b508      	push	{r3, lr}
   d4fb6:	4b02      	ldr	r3, [pc, #8]	; (d4fc0 <HAL_SPI_Begin+0xc>)
   d4fb8:	681b      	ldr	r3, [r3, #0]
   d4fba:	681b      	ldr	r3, [r3, #0]
   d4fbc:	9301      	str	r3, [sp, #4]
   d4fbe:	bd08      	pop	{r3, pc}
   d4fc0:	00030230 	.word	0x00030230

000d4fc4 <HAL_SPI_Send_Receive_Data>:
DYNALIB_FN(1, hal_spi, HAL_SPI_End, void(HAL_SPI_Interface))
DYNALIB_FN(2, hal_spi, HAL_SPI_Set_Bit_Order, void(HAL_SPI_Interface, uint8_t))
DYNALIB_FN(3, hal_spi, HAL_SPI_Set_Data_Mode, void(HAL_SPI_Interface, uint8_t))
DYNALIB_FN(4, hal_spi, HAL_SPI_Set_Clock_Divider, void(HAL_SPI_Interface, uint8_t))
DYNALIB_FN(5, hal_spi, HAL_SPI_Send_Receive_Data, uint16_t(HAL_SPI_Interface, uint16_t))
   d4fc4:	b508      	push	{r3, lr}
   d4fc6:	4b02      	ldr	r3, [pc, #8]	; (d4fd0 <HAL_SPI_Send_Receive_Data+0xc>)
   d4fc8:	681b      	ldr	r3, [r3, #0]
   d4fca:	695b      	ldr	r3, [r3, #20]
   d4fcc:	9301      	str	r3, [sp, #4]
   d4fce:	bd08      	pop	{r3, pc}
   d4fd0:	00030230 	.word	0x00030230

000d4fd4 <HAL_SPI_Init>:
DYNALIB_FN(6, hal_spi, HAL_SPI_Is_Enabled_Old, bool(void))
DYNALIB_FN(7, hal_spi, HAL_SPI_Init, void(HAL_SPI_Interface))
   d4fd4:	b508      	push	{r3, lr}
   d4fd6:	4b02      	ldr	r3, [pc, #8]	; (d4fe0 <HAL_SPI_Init+0xc>)
   d4fd8:	681b      	ldr	r3, [r3, #0]
   d4fda:	69db      	ldr	r3, [r3, #28]
   d4fdc:	9301      	str	r3, [sp, #4]
   d4fde:	bd08      	pop	{r3, pc}
   d4fe0:	00030230 	.word	0x00030230

000d4fe4 <HAL_SPI_Is_Enabled>:
DYNALIB_FN(8, hal_spi, HAL_SPI_Is_Enabled, bool(HAL_SPI_Interface))
   d4fe4:	b508      	push	{r3, lr}
   d4fe6:	4b02      	ldr	r3, [pc, #8]	; (d4ff0 <HAL_SPI_Is_Enabled+0xc>)
   d4fe8:	681b      	ldr	r3, [r3, #0]
   d4fea:	6a1b      	ldr	r3, [r3, #32]
   d4fec:	9301      	str	r3, [sp, #4]
   d4fee:	bd08      	pop	{r3, pc}
   d4ff0:	00030230 	.word	0x00030230

000d4ff4 <HAL_SPI_Acquire>:
DYNALIB_FN(12, hal_spi, HAL_SPI_Set_Callback_On_Select, void(HAL_SPI_Interface, HAL_SPI_Select_UserCallback, void*))
DYNALIB_FN(13, hal_spi, HAL_SPI_DMA_Transfer_Cancel, void(HAL_SPI_Interface))
DYNALIB_FN(14, hal_spi, HAL_SPI_DMA_Transfer_Status, int32_t(HAL_SPI_Interface, HAL_SPI_TransferStatus*))
DYNALIB_FN(15, hal_spi, HAL_SPI_Set_Settings, int32_t(HAL_SPI_Interface, uint8_t, uint8_t, uint8_t, uint8_t, void*))
#if HAL_PLATFORM_SPI_HAL_THREAD_SAFETY
DYNALIB_FN(16, hal_spi, HAL_SPI_Acquire, int32_t(HAL_SPI_Interface, const HAL_SPI_AcquireConfig*))
   d4ff4:	b508      	push	{r3, lr}
   d4ff6:	4b02      	ldr	r3, [pc, #8]	; (d5000 <HAL_SPI_Acquire+0xc>)
   d4ff8:	681b      	ldr	r3, [r3, #0]
   d4ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   d4ffc:	9301      	str	r3, [sp, #4]
   d4ffe:	bd08      	pop	{r3, pc}
   d5000:	00030230 	.word	0x00030230

000d5004 <HAL_SPI_Release>:
DYNALIB_FN(17, hal_spi, HAL_SPI_Release, int32_t(HAL_SPI_Interface, void*))
   d5004:	b508      	push	{r3, lr}
   d5006:	4b02      	ldr	r3, [pc, #8]	; (d5010 <HAL_SPI_Release+0xc>)
   d5008:	681b      	ldr	r3, [r3, #0]
   d500a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   d500c:	9301      	str	r3, [sp, #4]
   d500e:	bd08      	pop	{r3, pc}
   d5010:	00030230 	.word	0x00030230

000d5014 <HAL_RNG_GetRandomNumber>:

DYNALIB_BEGIN(hal)

#if PLATFORM_ID > 3
DYNALIB_FN(0, hal, HAL_RNG_Configuration, void(void))
DYNALIB_FN(1, hal, HAL_RNG_GetRandomNumber, uint32_t(void))
   d5014:	b508      	push	{r3, lr}
   d5016:	4b02      	ldr	r3, [pc, #8]	; (d5020 <HAL_RNG_GetRandomNumber+0xc>)
   d5018:	681b      	ldr	r3, [r3, #0]
   d501a:	685b      	ldr	r3, [r3, #4]
   d501c:	9301      	str	r3, [sp, #4]
   d501e:	bd08      	pop	{r3, pc}
   d5020:	00030218 	.word	0x00030218

000d5024 <HAL_Delay_Microseconds>:
#else
#define BASE_IDX 0
#endif

DYNALIB_FN(BASE_IDX + 0, hal, HAL_Delay_Milliseconds, void(uint32_t))
DYNALIB_FN(BASE_IDX + 1, hal, HAL_Delay_Microseconds, void(uint32_t))
   d5024:	b508      	push	{r3, lr}
   d5026:	4b02      	ldr	r3, [pc, #8]	; (d5030 <HAL_Delay_Microseconds+0xc>)
   d5028:	681b      	ldr	r3, [r3, #0]
   d502a:	68db      	ldr	r3, [r3, #12]
   d502c:	9301      	str	r3, [sp, #4]
   d502e:	bd08      	pop	{r3, pc}
   d5030:	00030218 	.word	0x00030218

000d5034 <HAL_Timer_Get_Micro_Seconds>:
DYNALIB_FN(BASE_IDX + 2, hal, HAL_Timer_Get_Micro_Seconds, system_tick_t(void))
   d5034:	b508      	push	{r3, lr}
   d5036:	4b02      	ldr	r3, [pc, #8]	; (d5040 <HAL_Timer_Get_Micro_Seconds+0xc>)
   d5038:	681b      	ldr	r3, [r3, #0]
   d503a:	691b      	ldr	r3, [r3, #16]
   d503c:	9301      	str	r3, [sp, #4]
   d503e:	bd08      	pop	{r3, pc}
   d5040:	00030218 	.word	0x00030218

000d5044 <HAL_Timer_Get_Milli_Seconds>:
DYNALIB_FN(BASE_IDX + 3, hal, HAL_Timer_Get_Milli_Seconds, system_tick_t(void))
   d5044:	b508      	push	{r3, lr}
   d5046:	4b02      	ldr	r3, [pc, #8]	; (d5050 <HAL_Timer_Get_Milli_Seconds+0xc>)
   d5048:	681b      	ldr	r3, [r3, #0]
   d504a:	695b      	ldr	r3, [r3, #20]
   d504c:	9301      	str	r3, [sp, #4]
   d504e:	bd08      	pop	{r3, pc}
   d5050:	00030218 	.word	0x00030218

000d5054 <os_thread_is_current>:
DYNALIB_BEGIN(hal_concurrent)

#if PLATFORM_THREADING
DYNALIB_FN(0, hal_concurrent, __gthread_equal, bool(__gthread_t, __gthread_t))
DYNALIB_FN(1, hal_concurrent, os_thread_create, os_result_t(os_thread_t*, const char*, os_thread_prio_t, os_thread_fn_t, void*, size_t))
DYNALIB_FN(2, hal_concurrent, os_thread_is_current, bool(os_thread_t))
   d5054:	b508      	push	{r3, lr}
   d5056:	4b02      	ldr	r3, [pc, #8]	; (d5060 <os_thread_is_current+0xc>)
   d5058:	681b      	ldr	r3, [r3, #0]
   d505a:	689b      	ldr	r3, [r3, #8]
   d505c:	9301      	str	r3, [sp, #4]
   d505e:	bd08      	pop	{r3, pc}
   d5060:	00030248 	.word	0x00030248

000d5064 <os_thread_join>:
DYNALIB_FN(3, hal_concurrent, os_thread_yield, os_result_t(void))
DYNALIB_FN(4, hal_concurrent, os_thread_join, os_result_t(os_thread_t))
   d5064:	b508      	push	{r3, lr}
   d5066:	4b02      	ldr	r3, [pc, #8]	; (d5070 <os_thread_join+0xc>)
   d5068:	681b      	ldr	r3, [r3, #0]
   d506a:	691b      	ldr	r3, [r3, #16]
   d506c:	9301      	str	r3, [sp, #4]
   d506e:	bd08      	pop	{r3, pc}
   d5070:	00030248 	.word	0x00030248

000d5074 <os_thread_cleanup>:
DYNALIB_FN(5, hal_concurrent, os_thread_cleanup, os_result_t(os_thread_t))
   d5074:	b508      	push	{r3, lr}
   d5076:	4b02      	ldr	r3, [pc, #8]	; (d5080 <os_thread_cleanup+0xc>)
   d5078:	681b      	ldr	r3, [r3, #0]
   d507a:	695b      	ldr	r3, [r3, #20]
   d507c:	9301      	str	r3, [sp, #4]
   d507e:	bd08      	pop	{r3, pc}
   d5080:	00030248 	.word	0x00030248

000d5084 <os_mutex_recursive_create>:
DYNALIB_FN(13, hal_concurrent, os_mutex_destroy, int(os_mutex_t))
DYNALIB_FN(14, hal_concurrent, os_mutex_lock, int(os_mutex_t))
DYNALIB_FN(15, hal_concurrent, os_mutex_trylock, int(os_mutex_t))
DYNALIB_FN(16, hal_concurrent, os_mutex_unlock, int(os_mutex_t))

DYNALIB_FN(17, hal_concurrent, os_mutex_recursive_create, int(os_mutex_recursive_t*))
   d5084:	b508      	push	{r3, lr}
   d5086:	4b02      	ldr	r3, [pc, #8]	; (d5090 <os_mutex_recursive_create+0xc>)
   d5088:	681b      	ldr	r3, [r3, #0]
   d508a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   d508c:	9301      	str	r3, [sp, #4]
   d508e:	bd08      	pop	{r3, pc}
   d5090:	00030248 	.word	0x00030248

000d5094 <os_mutex_recursive_destroy>:
DYNALIB_FN(18, hal_concurrent, os_mutex_recursive_destroy, int(os_mutex_recursive_t))
   d5094:	b508      	push	{r3, lr}
   d5096:	4b02      	ldr	r3, [pc, #8]	; (d50a0 <os_mutex_recursive_destroy+0xc>)
   d5098:	681b      	ldr	r3, [r3, #0]
   d509a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   d509c:	9301      	str	r3, [sp, #4]
   d509e:	bd08      	pop	{r3, pc}
   d50a0:	00030248 	.word	0x00030248

000d50a4 <inet_inet_ntop>:
DYNALIB_FN(0, hal_inet, inet_inet_addr, in_addr_t(const char*))
DYNALIB_FN(1, hal_inet, inet_inet_aton, int(const char*, struct in_addr*))
DYNALIB_FN(2, hal_inet, inet_inet_network, in_addr_t(const char*))
DYNALIB_FN(3, hal_inet, inet_inet_ntoa, char*(struct in_addr))
DYNALIB_FN(4, hal_inet, inet_inet_ntoa_r, char*(struct in_addr, char*, socklen_t))
DYNALIB_FN(5, hal_inet, inet_inet_ntop, const char*(int, const void*, char*, socklen_t))
   d50a4:	b508      	push	{r3, lr}
   d50a6:	4b02      	ldr	r3, [pc, #8]	; (d50b0 <inet_inet_ntop+0xc>)
   d50a8:	681b      	ldr	r3, [r3, #0]
   d50aa:	695b      	ldr	r3, [r3, #20]
   d50ac:	9301      	str	r3, [sp, #4]
   d50ae:	bd08      	pop	{r3, pc}
   d50b0:	00030264 	.word	0x00030264

000d50b4 <HAL_USART_Init>:
#define BASE_IDX 6 // Base index for all subsequent functions
#else
#define BASE_IDX 0
#endif

DYNALIB_FN(BASE_IDX + 0, hal_usart, HAL_USART_Init, void(HAL_USART_Serial, Ring_Buffer*, Ring_Buffer*))
   d50b4:	b508      	push	{r3, lr}
   d50b6:	4b02      	ldr	r3, [pc, #8]	; (d50c0 <HAL_USART_Init+0xc>)
   d50b8:	681b      	ldr	r3, [r3, #0]
   d50ba:	681b      	ldr	r3, [r3, #0]
   d50bc:	9301      	str	r3, [sp, #4]
   d50be:	bd08      	pop	{r3, pc}
   d50c0:	0003023c 	.word	0x0003023c

000d50c4 <HAL_USART_Write_Data>:
DYNALIB_FN(BASE_IDX + 1, hal_usart, HAL_USART_Begin, void(HAL_USART_Serial, uint32_t))
DYNALIB_FN(BASE_IDX + 2, hal_usart, HAL_USART_End, void(HAL_USART_Serial))
DYNALIB_FN(BASE_IDX + 3, hal_usart, HAL_USART_Write_Data, uint32_t(HAL_USART_Serial, uint8_t))
   d50c4:	b508      	push	{r3, lr}
   d50c6:	4b02      	ldr	r3, [pc, #8]	; (d50d0 <HAL_USART_Write_Data+0xc>)
   d50c8:	681b      	ldr	r3, [r3, #0]
   d50ca:	68db      	ldr	r3, [r3, #12]
   d50cc:	9301      	str	r3, [sp, #4]
   d50ce:	bd08      	pop	{r3, pc}
   d50d0:	0003023c 	.word	0x0003023c

000d50d4 <HAL_USART_Available_Data>:
DYNALIB_FN(BASE_IDX + 4, hal_usart, HAL_USART_Available_Data, int32_t(HAL_USART_Serial))
   d50d4:	b508      	push	{r3, lr}
   d50d6:	4b02      	ldr	r3, [pc, #8]	; (d50e0 <HAL_USART_Available_Data+0xc>)
   d50d8:	681b      	ldr	r3, [r3, #0]
   d50da:	691b      	ldr	r3, [r3, #16]
   d50dc:	9301      	str	r3, [sp, #4]
   d50de:	bd08      	pop	{r3, pc}
   d50e0:	0003023c 	.word	0x0003023c

000d50e4 <HAL_USART_Read_Data>:
DYNALIB_FN(BASE_IDX + 5, hal_usart, HAL_USART_Read_Data, int32_t(HAL_USART_Serial))
   d50e4:	b508      	push	{r3, lr}
   d50e6:	4b02      	ldr	r3, [pc, #8]	; (d50f0 <HAL_USART_Read_Data+0xc>)
   d50e8:	681b      	ldr	r3, [r3, #0]
   d50ea:	695b      	ldr	r3, [r3, #20]
   d50ec:	9301      	str	r3, [sp, #4]
   d50ee:	bd08      	pop	{r3, pc}
   d50f0:	0003023c 	.word	0x0003023c

000d50f4 <HAL_USART_Peek_Data>:
DYNALIB_FN(BASE_IDX + 6, hal_usart, HAL_USART_Peek_Data, int32_t(HAL_USART_Serial))
   d50f4:	b508      	push	{r3, lr}
   d50f6:	4b02      	ldr	r3, [pc, #8]	; (d5100 <HAL_USART_Peek_Data+0xc>)
   d50f8:	681b      	ldr	r3, [r3, #0]
   d50fa:	699b      	ldr	r3, [r3, #24]
   d50fc:	9301      	str	r3, [sp, #4]
   d50fe:	bd08      	pop	{r3, pc}
   d5100:	0003023c 	.word	0x0003023c

000d5104 <HAL_USART_Flush_Data>:
DYNALIB_FN(BASE_IDX + 7, hal_usart, HAL_USART_Flush_Data, void(HAL_USART_Serial))
   d5104:	b508      	push	{r3, lr}
   d5106:	4b02      	ldr	r3, [pc, #8]	; (d5110 <HAL_USART_Flush_Data+0xc>)
   d5108:	681b      	ldr	r3, [r3, #0]
   d510a:	69db      	ldr	r3, [r3, #28]
   d510c:	9301      	str	r3, [sp, #4]
   d510e:	bd08      	pop	{r3, pc}
   d5110:	0003023c 	.word	0x0003023c

000d5114 <HAL_USART_Is_Enabled>:
DYNALIB_FN(BASE_IDX + 8, hal_usart, HAL_USART_Is_Enabled, bool(HAL_USART_Serial))
   d5114:	b508      	push	{r3, lr}
   d5116:	4b02      	ldr	r3, [pc, #8]	; (d5120 <HAL_USART_Is_Enabled+0xc>)
   d5118:	681b      	ldr	r3, [r3, #0]
   d511a:	6a1b      	ldr	r3, [r3, #32]
   d511c:	9301      	str	r3, [sp, #4]
   d511e:	bd08      	pop	{r3, pc}
   d5120:	0003023c 	.word	0x0003023c

000d5124 <HAL_USART_Available_Data_For_Write>:
DYNALIB_FN(BASE_IDX + 9, hal_usart, HAL_USART_Half_Duplex, void(HAL_USART_Serial, bool))
DYNALIB_FN(BASE_IDX + 10, hal_usart, HAL_USART_Available_Data_For_Write, int32_t(HAL_USART_Serial))
   d5124:	b508      	push	{r3, lr}
   d5126:	4b02      	ldr	r3, [pc, #8]	; (d5130 <HAL_USART_Available_Data_For_Write+0xc>)
   d5128:	681b      	ldr	r3, [r3, #0]
   d512a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   d512c:	9301      	str	r3, [sp, #4]
   d512e:	bd08      	pop	{r3, pc}
   d5130:	0003023c 	.word	0x0003023c

000d5134 <HAL_I2C_Write_Data>:
DYNALIB_FN(BASE_IDX + 3, hal_i2c, HAL_I2C_Begin, void(HAL_I2C_Interface, I2C_Mode, uint8_t, void*))
DYNALIB_FN(BASE_IDX + 4, hal_i2c, HAL_I2C_End, void(HAL_I2C_Interface, void*))
DYNALIB_FN(BASE_IDX + 5, hal_i2c, HAL_I2C_Request_Data, uint32_t(HAL_I2C_Interface, uint8_t, uint8_t, uint8_t, void*))
DYNALIB_FN(BASE_IDX + 6, hal_i2c, HAL_I2C_Begin_Transmission, void(HAL_I2C_Interface, uint8_t, const HAL_I2C_Transmission_Config*))
DYNALIB_FN(BASE_IDX + 7, hal_i2c, HAL_I2C_End_Transmission, uint8_t(HAL_I2C_Interface, uint8_t, void*))
DYNALIB_FN(BASE_IDX + 8, hal_i2c, HAL_I2C_Write_Data, uint32_t(HAL_I2C_Interface, uint8_t, void*))
   d5134:	b508      	push	{r3, lr}
   d5136:	4b02      	ldr	r3, [pc, #8]	; (d5140 <HAL_I2C_Write_Data+0xc>)
   d5138:	681b      	ldr	r3, [r3, #0]
   d513a:	6a1b      	ldr	r3, [r3, #32]
   d513c:	9301      	str	r3, [sp, #4]
   d513e:	bd08      	pop	{r3, pc}
   d5140:	00030228 	.word	0x00030228

000d5144 <HAL_I2C_Available_Data>:
DYNALIB_FN(BASE_IDX + 9, hal_i2c, HAL_I2C_Available_Data, int32_t(HAL_I2C_Interface, void*))
   d5144:	b508      	push	{r3, lr}
   d5146:	4b02      	ldr	r3, [pc, #8]	; (d5150 <HAL_I2C_Available_Data+0xc>)
   d5148:	681b      	ldr	r3, [r3, #0]
   d514a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   d514c:	9301      	str	r3, [sp, #4]
   d514e:	bd08      	pop	{r3, pc}
   d5150:	00030228 	.word	0x00030228

000d5154 <HAL_I2C_Read_Data>:
DYNALIB_FN(BASE_IDX + 10, hal_i2c, HAL_I2C_Read_Data, int32_t(HAL_I2C_Interface, void*))
   d5154:	b508      	push	{r3, lr}
   d5156:	4b02      	ldr	r3, [pc, #8]	; (d5160 <HAL_I2C_Read_Data+0xc>)
   d5158:	681b      	ldr	r3, [r3, #0]
   d515a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   d515c:	9301      	str	r3, [sp, #4]
   d515e:	bd08      	pop	{r3, pc}
   d5160:	00030228 	.word	0x00030228

000d5164 <HAL_I2C_Peek_Data>:
DYNALIB_FN(BASE_IDX + 11, hal_i2c, HAL_I2C_Peek_Data, int32_t(HAL_I2C_Interface, void*))
   d5164:	b508      	push	{r3, lr}
   d5166:	4b02      	ldr	r3, [pc, #8]	; (d5170 <HAL_I2C_Peek_Data+0xc>)
   d5168:	681b      	ldr	r3, [r3, #0]
   d516a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   d516c:	9301      	str	r3, [sp, #4]
   d516e:	bd08      	pop	{r3, pc}
   d5170:	00030228 	.word	0x00030228

000d5174 <HAL_I2C_Flush_Data>:
DYNALIB_FN(BASE_IDX + 12, hal_i2c, HAL_I2C_Flush_Data, void(HAL_I2C_Interface, void*))
   d5174:	b508      	push	{r3, lr}
   d5176:	4b02      	ldr	r3, [pc, #8]	; (d5180 <HAL_I2C_Flush_Data+0xc>)
   d5178:	681b      	ldr	r3, [r3, #0]
   d517a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   d517c:	9301      	str	r3, [sp, #4]
   d517e:	bd08      	pop	{r3, pc}
   d5180:	00030228 	.word	0x00030228

000d5184 <HAL_I2C_Is_Enabled>:
DYNALIB_FN(BASE_IDX + 13, hal_i2c, HAL_I2C_Is_Enabled, bool(HAL_I2C_Interface, void*))
   d5184:	b508      	push	{r3, lr}
   d5186:	4b02      	ldr	r3, [pc, #8]	; (d5190 <HAL_I2C_Is_Enabled+0xc>)
   d5188:	681b      	ldr	r3, [r3, #0]
   d518a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   d518c:	9301      	str	r3, [sp, #4]
   d518e:	bd08      	pop	{r3, pc}
   d5190:	00030228 	.word	0x00030228

000d5194 <HAL_I2C_Init>:
DYNALIB_FN(BASE_IDX + 14, hal_i2c, HAL_I2C_Set_Callback_On_Receive, void(HAL_I2C_Interface, void(*)(int), void*))
DYNALIB_FN(BASE_IDX + 15, hal_i2c, HAL_I2C_Set_Callback_On_Request, void(HAL_I2C_Interface, void(*)(void), void*))
DYNALIB_FN(BASE_IDX + 16, hal_i2c, HAL_I2C_Init, int(HAL_I2C_Interface, const HAL_I2C_Config*))
   d5194:	b508      	push	{r3, lr}
   d5196:	4b02      	ldr	r3, [pc, #8]	; (d51a0 <HAL_I2C_Init+0xc>)
   d5198:	681b      	ldr	r3, [r3, #0]
   d519a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   d519c:	9301      	str	r3, [sp, #4]
   d519e:	bd08      	pop	{r3, pc}
   d51a0:	00030228 	.word	0x00030228

000d51a4 <HAL_USB_USART_Init>:
#endif

DYNALIB_BEGIN(hal_usb)

#ifdef USB_CDC_ENABLE
DYNALIB_FN(0, hal_usb, HAL_USB_USART_Init, void(HAL_USB_USART_Serial, const HAL_USB_USART_Config*))
   d51a4:	b508      	push	{r3, lr}
   d51a6:	4b02      	ldr	r3, [pc, #8]	; (d51b0 <HAL_USB_USART_Init+0xc>)
   d51a8:	681b      	ldr	r3, [r3, #0]
   d51aa:	681b      	ldr	r3, [r3, #0]
   d51ac:	9301      	str	r3, [sp, #4]
   d51ae:	bd08      	pop	{r3, pc}
   d51b0:	0003024c 	.word	0x0003024c

000d51b4 <HAL_USB_USART_Begin>:
DYNALIB_FN(1, hal_usb, HAL_USB_USART_Begin, void(HAL_USB_USART_Serial, uint32_t, void *))
   d51b4:	b508      	push	{r3, lr}
   d51b6:	4b02      	ldr	r3, [pc, #8]	; (d51c0 <HAL_USB_USART_Begin+0xc>)
   d51b8:	681b      	ldr	r3, [r3, #0]
   d51ba:	685b      	ldr	r3, [r3, #4]
   d51bc:	9301      	str	r3, [sp, #4]
   d51be:	bd08      	pop	{r3, pc}
   d51c0:	0003024c 	.word	0x0003024c

000d51c4 <HAL_USB_USART_Available_Data>:
DYNALIB_FN(2, hal_usb, HAL_USB_USART_End, void(HAL_USB_USART_Serial))
DYNALIB_FN(3, hal_usb, HAL_USB_USART_Baud_Rate, unsigned int(HAL_USB_USART_Serial))
DYNALIB_FN(4, hal_usb, HAL_USB_USART_Available_Data, int32_t(HAL_USB_USART_Serial))
   d51c4:	b508      	push	{r3, lr}
   d51c6:	4b02      	ldr	r3, [pc, #8]	; (d51d0 <HAL_USB_USART_Available_Data+0xc>)
   d51c8:	681b      	ldr	r3, [r3, #0]
   d51ca:	691b      	ldr	r3, [r3, #16]
   d51cc:	9301      	str	r3, [sp, #4]
   d51ce:	bd08      	pop	{r3, pc}
   d51d0:	0003024c 	.word	0x0003024c

000d51d4 <HAL_USB_USART_Available_Data_For_Write>:
DYNALIB_FN(5, hal_usb, HAL_USB_USART_Available_Data_For_Write, int32_t(HAL_USB_USART_Serial))
   d51d4:	b508      	push	{r3, lr}
   d51d6:	4b02      	ldr	r3, [pc, #8]	; (d51e0 <HAL_USB_USART_Available_Data_For_Write+0xc>)
   d51d8:	681b      	ldr	r3, [r3, #0]
   d51da:	695b      	ldr	r3, [r3, #20]
   d51dc:	9301      	str	r3, [sp, #4]
   d51de:	bd08      	pop	{r3, pc}
   d51e0:	0003024c 	.word	0x0003024c

000d51e4 <HAL_USB_USART_Receive_Data>:
DYNALIB_FN(6, hal_usb, HAL_USB_USART_Receive_Data, int32_t(HAL_USB_USART_Serial, uint8_t))
   d51e4:	b508      	push	{r3, lr}
   d51e6:	4b02      	ldr	r3, [pc, #8]	; (d51f0 <HAL_USB_USART_Receive_Data+0xc>)
   d51e8:	681b      	ldr	r3, [r3, #0]
   d51ea:	699b      	ldr	r3, [r3, #24]
   d51ec:	9301      	str	r3, [sp, #4]
   d51ee:	bd08      	pop	{r3, pc}
   d51f0:	0003024c 	.word	0x0003024c

000d51f4 <HAL_USB_USART_Send_Data>:
DYNALIB_FN(7, hal_usb, HAL_USB_USART_Send_Data, int32_t(HAL_USB_USART_Serial, uint8_t))
   d51f4:	b508      	push	{r3, lr}
   d51f6:	4b02      	ldr	r3, [pc, #8]	; (d5200 <HAL_USB_USART_Send_Data+0xc>)
   d51f8:	681b      	ldr	r3, [r3, #0]
   d51fa:	69db      	ldr	r3, [r3, #28]
   d51fc:	9301      	str	r3, [sp, #4]
   d51fe:	bd08      	pop	{r3, pc}
   d5200:	0003024c 	.word	0x0003024c

000d5204 <HAL_USB_USART_Flush_Data>:
DYNALIB_FN(8, hal_usb, HAL_USB_USART_Flush_Data, void(HAL_USB_USART_Serial))
   d5204:	b508      	push	{r3, lr}
   d5206:	4b02      	ldr	r3, [pc, #8]	; (d5210 <HAL_USB_USART_Flush_Data+0xc>)
   d5208:	681b      	ldr	r3, [r3, #0]
   d520a:	6a1b      	ldr	r3, [r3, #32]
   d520c:	9301      	str	r3, [sp, #4]
   d520e:	bd08      	pop	{r3, pc}
   d5210:	0003024c 	.word	0x0003024c

000d5214 <HAL_USB_USART_Is_Enabled>:
DYNALIB_FN(9, hal_usb, HAL_USB_USART_Is_Enabled, bool(HAL_USB_USART_Serial))
   d5214:	b508      	push	{r3, lr}
   d5216:	4b02      	ldr	r3, [pc, #8]	; (d5220 <HAL_USB_USART_Is_Enabled+0xc>)
   d5218:	681b      	ldr	r3, [r3, #0]
   d521a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   d521c:	9301      	str	r3, [sp, #4]
   d521e:	bd08      	pop	{r3, pc}
   d5220:	0003024c 	.word	0x0003024c

000d5224 <set_system_mode>:
#endif

DYNALIB_BEGIN(system)

DYNALIB_FN(0, system, system_mode, System_Mode_TypeDef(void))
DYNALIB_FN(1, system, set_system_mode, void(System_Mode_TypeDef))
   d5224:	b508      	push	{r3, lr}
   d5226:	4b02      	ldr	r3, [pc, #8]	; (d5230 <set_system_mode+0xc>)
   d5228:	681b      	ldr	r3, [r3, #0]
   d522a:	685b      	ldr	r3, [r3, #4]
   d522c:	9301      	str	r3, [sp, #4]
   d522e:	bd08      	pop	{r3, pc}
   d5230:	00030220 	.word	0x00030220

000d5234 <system_delay_ms>:

DYNALIB_FN(2, system, set_ymodem_serial_flash_update_handler, void(ymodem_serial_flash_update_handler))
DYNALIB_FN(3, system, system_firmwareUpdate, bool(Stream*, void*))
DYNALIB_FN(4, system, system_fileTransfer, bool(system_file_transfer_t*, void*))

DYNALIB_FN(5, system, system_delay_ms, void(unsigned long, bool))
   d5234:	b508      	push	{r3, lr}
   d5236:	4b02      	ldr	r3, [pc, #8]	; (d5240 <system_delay_ms+0xc>)
   d5238:	681b      	ldr	r3, [r3, #0]
   d523a:	695b      	ldr	r3, [r3, #20]
   d523c:	9301      	str	r3, [sp, #4]
   d523e:	bd08      	pop	{r3, pc}
   d5240:	00030220 	.word	0x00030220

000d5244 <system_ctrl_set_app_request_handler>:
DYNALIB_FN(BASE_IDX + 6, system, led_pattern_period, uint16_t(int, int, void*))
DYNALIB_FN(BASE_IDX + 7, system, system_set_tester_handlers, int(system_tester_handlers_t*, void*))
DYNALIB_FN(BASE_IDX + 8, system, system_format_diag_data, int(const uint16_t*, size_t, unsigned, appender_fn, void*, void*))

// Control requests
DYNALIB_FN(BASE_IDX + 9, system, system_ctrl_set_app_request_handler, int(ctrl_request_handler_fn, void*))
   d5244:	b508      	push	{r3, lr}
   d5246:	4b03      	ldr	r3, [pc, #12]	; (d5254 <system_ctrl_set_app_request_handler+0x10>)
   d5248:	681b      	ldr	r3, [r3, #0]
   d524a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
   d524e:	9301      	str	r3, [sp, #4]
   d5250:	bd08      	pop	{r3, pc}
   d5252:	0000      	.short	0x0000
   d5254:	00030220 	.word	0x00030220

000d5258 <system_ctrl_set_result>:
DYNALIB_FN(BASE_IDX + 10, system, system_ctrl_alloc_reply_data, int(ctrl_request*, size_t, void*))
DYNALIB_FN(BASE_IDX + 11, system, system_ctrl_free_request_data, void(ctrl_request*, void*))
DYNALIB_FN(BASE_IDX + 12, system, system_ctrl_set_result, void(ctrl_request*, int, ctrl_completion_handler_fn, void*, void*))
   d5258:	b508      	push	{r3, lr}
   d525a:	4b03      	ldr	r3, [pc, #12]	; (d5268 <system_ctrl_set_result+0x10>)
   d525c:	681b      	ldr	r3, [r3, #0]
   d525e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
   d5262:	9301      	str	r3, [sp, #4]
   d5264:	bd08      	pop	{r3, pc}
   d5266:	0000      	.short	0x0000
   d5268:	00030220 	.word	0x00030220

000d526c <network_connect>:
#endif

DYNALIB_BEGIN(system_net)

DYNALIB_FN(0, system_net, network_config, const void*(network_handle_t, uint32_t, void*))
DYNALIB_FN(1, system_net, network_connect, void(network_handle_t, uint32_t, uint32_t, void*))
   d526c:	b508      	push	{r3, lr}
   d526e:	4b02      	ldr	r3, [pc, #8]	; (d5278 <network_connect+0xc>)
   d5270:	681b      	ldr	r3, [r3, #0]
   d5272:	685b      	ldr	r3, [r3, #4]
   d5274:	9301      	str	r3, [sp, #4]
   d5276:	bd08      	pop	{r3, pc}
   d5278:	00030240 	.word	0x00030240

000d527c <network_connecting>:
DYNALIB_FN(2, system_net, network_connecting, bool(network_handle_t, uint32_t, void*))
   d527c:	b508      	push	{r3, lr}
   d527e:	4b02      	ldr	r3, [pc, #8]	; (d5288 <network_connecting+0xc>)
   d5280:	681b      	ldr	r3, [r3, #0]
   d5282:	689b      	ldr	r3, [r3, #8]
   d5284:	9301      	str	r3, [sp, #4]
   d5286:	bd08      	pop	{r3, pc}
   d5288:	00030240 	.word	0x00030240

000d528c <network_disconnect>:
DYNALIB_FN(3, system_net, network_disconnect, void(network_handle_t, uint32_t, void*))
   d528c:	b508      	push	{r3, lr}
   d528e:	4b02      	ldr	r3, [pc, #8]	; (d5298 <network_disconnect+0xc>)
   d5290:	681b      	ldr	r3, [r3, #0]
   d5292:	68db      	ldr	r3, [r3, #12]
   d5294:	9301      	str	r3, [sp, #4]
   d5296:	bd08      	pop	{r3, pc}
   d5298:	00030240 	.word	0x00030240

000d529c <network_ready>:
DYNALIB_FN(4, system_net, network_ready, bool(network_handle_t, uint32_t, void*))
   d529c:	b508      	push	{r3, lr}
   d529e:	4b02      	ldr	r3, [pc, #8]	; (d52a8 <network_ready+0xc>)
   d52a0:	681b      	ldr	r3, [r3, #0]
   d52a2:	691b      	ldr	r3, [r3, #16]
   d52a4:	9301      	str	r3, [sp, #4]
   d52a6:	bd08      	pop	{r3, pc}
   d52a8:	00030240 	.word	0x00030240

000d52ac <network_on>:
DYNALIB_FN(5, system_net, network_on, void(network_handle_t, uint32_t, uint32_t, void*))
   d52ac:	b508      	push	{r3, lr}
   d52ae:	4b02      	ldr	r3, [pc, #8]	; (d52b8 <network_on+0xc>)
   d52b0:	681b      	ldr	r3, [r3, #0]
   d52b2:	695b      	ldr	r3, [r3, #20]
   d52b4:	9301      	str	r3, [sp, #4]
   d52b6:	bd08      	pop	{r3, pc}
   d52b8:	00030240 	.word	0x00030240

000d52bc <network_off>:
DYNALIB_FN(6, system_net, network_off, void(network_handle_t, uint32_t, uint32_t, void*))
   d52bc:	b508      	push	{r3, lr}
   d52be:	4b02      	ldr	r3, [pc, #8]	; (d52c8 <network_off+0xc>)
   d52c0:	681b      	ldr	r3, [r3, #0]
   d52c2:	699b      	ldr	r3, [r3, #24]
   d52c4:	9301      	str	r3, [sp, #4]
   d52c6:	bd08      	pop	{r3, pc}
   d52c8:	00030240 	.word	0x00030240

000d52cc <network_listen>:
DYNALIB_FN(7, system_net, network_listen, void(network_handle_t, uint32_t, void*))
   d52cc:	b508      	push	{r3, lr}
   d52ce:	4b02      	ldr	r3, [pc, #8]	; (d52d8 <network_listen+0xc>)
   d52d0:	681b      	ldr	r3, [r3, #0]
   d52d2:	69db      	ldr	r3, [r3, #28]
   d52d4:	9301      	str	r3, [sp, #4]
   d52d6:	bd08      	pop	{r3, pc}
   d52d8:	00030240 	.word	0x00030240

000d52dc <network_listening>:
DYNALIB_FN(8, system_net, network_listening, bool(network_handle_t, uint32_t, void*))
   d52dc:	b508      	push	{r3, lr}
   d52de:	4b02      	ldr	r3, [pc, #8]	; (d52e8 <network_listening+0xc>)
   d52e0:	681b      	ldr	r3, [r3, #0]
   d52e2:	6a1b      	ldr	r3, [r3, #32]
   d52e4:	9301      	str	r3, [sp, #4]
   d52e6:	bd08      	pop	{r3, pc}
   d52e8:	00030240 	.word	0x00030240

000d52ec <network_set_listen_timeout>:
DYNALIB_FN(9, system_net, network_has_credentials, bool(network_handle_t, uint32_t, void*))
DYNALIB_FN(10, system_net, network_set_credentials, int(network_handle_t, uint32_t, NetworkCredentials*, void*))
DYNALIB_FN(11, system_net, network_clear_credentials, bool(network_handle_t, uint32_t, NetworkCredentials*, void*))
DYNALIB_FN(12, system_net, network_set_listen_timeout, void(network_handle_t, uint16_t, void*))
   d52ec:	b508      	push	{r3, lr}
   d52ee:	4b02      	ldr	r3, [pc, #8]	; (d52f8 <network_set_listen_timeout+0xc>)
   d52f0:	681b      	ldr	r3, [r3, #0]
   d52f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   d52f4:	9301      	str	r3, [sp, #4]
   d52f6:	bd08      	pop	{r3, pc}
   d52f8:	00030240 	.word	0x00030240

000d52fc <network_get_listen_timeout>:
DYNALIB_FN(13, system_net, network_get_listen_timeout, uint16_t(network_handle_t, uint32_t, void*))
   d52fc:	b508      	push	{r3, lr}
   d52fe:	4b02      	ldr	r3, [pc, #8]	; (d5308 <network_get_listen_timeout+0xc>)
   d5300:	681b      	ldr	r3, [r3, #0]
   d5302:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   d5304:	9301      	str	r3, [sp, #4]
   d5306:	bd08      	pop	{r3, pc}
   d5308:	00030240 	.word	0x00030240

000d530c <spark_set_random_seed_from_cloud_handler>:
DYNALIB_FN(10, system_cloud, spark_unsubscribe, void(void*))
DYNALIB_FN(11, system_cloud, spark_sync_time, bool(void*))
DYNALIB_FN(12, system_cloud, spark_sync_time_pending, bool(void*))
DYNALIB_FN(13, system_cloud, spark_sync_time_last, system_tick_t(time_t*, void*))
DYNALIB_FN(14, system_cloud, spark_set_connection_property, int(unsigned, unsigned, particle::protocol::connection_properties_t*, void*))
DYNALIB_FN(15, system_cloud, spark_set_random_seed_from_cloud_handler, int(void (*handler)(unsigned int), void*))
   d530c:	b508      	push	{r3, lr}
   d530e:	4b02      	ldr	r3, [pc, #8]	; (d5318 <spark_set_random_seed_from_cloud_handler+0xc>)
   d5310:	681b      	ldr	r3, [r3, #0]
   d5312:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   d5314:	9301      	str	r3, [sp, #4]
   d5316:	bd08      	pop	{r3, pc}
   d5318:	00030244 	.word	0x00030244

000d531c <malloc>:
#include <assert.h>
#endif

DYNALIB_BEGIN(rt)

DYNALIB_FN(0, rt, malloc, void*(size_t))
   d531c:	b508      	push	{r3, lr}
   d531e:	4b02      	ldr	r3, [pc, #8]	; (d5328 <malloc+0xc>)
   d5320:	681b      	ldr	r3, [r3, #0]
   d5322:	681b      	ldr	r3, [r3, #0]
   d5324:	9301      	str	r3, [sp, #4]
   d5326:	bd08      	pop	{r3, pc}
   d5328:	0003021c 	.word	0x0003021c

000d532c <free>:
DYNALIB_FN(1, rt, free, void(void*))
   d532c:	b508      	push	{r3, lr}
   d532e:	4b02      	ldr	r3, [pc, #8]	; (d5338 <free+0xc>)
   d5330:	681b      	ldr	r3, [r3, #0]
   d5332:	685b      	ldr	r3, [r3, #4]
   d5334:	9301      	str	r3, [sp, #4]
   d5336:	bd08      	pop	{r3, pc}
   d5338:	0003021c 	.word	0x0003021c

000d533c <_ZN5spark13EthernetClass9listeningEv>:
    uint16_t getListenTimeout(void) {
        return network_get_listen_timeout(*this, 0, NULL);
    }

    bool listening(void) {
        return network_listening(*this, 0, NULL);
   d533c:	2200      	movs	r2, #0
   d533e:	4611      	mov	r1, r2
   d5340:	6840      	ldr	r0, [r0, #4]
   d5342:	f7ff bfcb 	b.w	d52dc <network_listening>

000d5346 <_ZN5spark13EthernetClass16getListenTimeoutEv>:
    void setListenTimeout(uint16_t timeout) {
        network_set_listen_timeout(*this, timeout, NULL);
    }

    uint16_t getListenTimeout(void) {
        return network_get_listen_timeout(*this, 0, NULL);
   d5346:	2200      	movs	r2, #0
   d5348:	4611      	mov	r1, r2
   d534a:	6840      	ldr	r0, [r0, #4]
   d534c:	f7ff bfd6 	b.w	d52fc <network_get_listen_timeout>

000d5350 <_ZN5spark13EthernetClass16setListenTimeoutEt>:
    void listen(bool begin=true) {
        network_listen(*this, begin ? 0 : 1, NULL);
    }

    void setListenTimeout(uint16_t timeout) {
        network_set_listen_timeout(*this, timeout, NULL);
   d5350:	2200      	movs	r2, #0
   d5352:	6840      	ldr	r0, [r0, #4]
   d5354:	f7ff bfca 	b.w	d52ec <network_set_listen_timeout>

000d5358 <_ZN5spark13EthernetClass6listenEb>:
    void disconnect() {
        network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, NULL);
    }

    void listen(bool begin=true) {
        network_listen(*this, begin ? 0 : 1, NULL);
   d5358:	2200      	movs	r2, #0
   d535a:	f081 0101 	eor.w	r1, r1, #1
   d535e:	6840      	ldr	r0, [r0, #4]
   d5360:	f7ff bfb4 	b.w	d52cc <network_listen>

000d5364 <_ZN5spark13EthernetClass3offEv>:
    void on() {
        network_on(*this, 0, 0, NULL);
    }

    void off() {
        network_off(*this, 0, 0, NULL);
   d5364:	2300      	movs	r3, #0
   d5366:	461a      	mov	r2, r3
   d5368:	4619      	mov	r1, r3
   d536a:	6840      	ldr	r0, [r0, #4]
   d536c:	f7ff bfa6 	b.w	d52bc <network_off>

000d5370 <_ZN5spark13EthernetClass2onEv>:
    EthernetClass() :
            NetworkClass(NETWORK_INTERFACE_ETHERNET) {
    }

    void on() {
        network_on(*this, 0, 0, NULL);
   d5370:	2300      	movs	r3, #0
   d5372:	461a      	mov	r2, r3
   d5374:	4619      	mov	r1, r3
   d5376:	6840      	ldr	r0, [r0, #4]
   d5378:	f7ff bf98 	b.w	d52ac <network_on>

000d537c <_ZN5spark13EthernetClass5readyEv>:
    bool listening(void) {
        return network_listening(*this, 0, NULL);
    }

    bool ready() {
        return network_ready(*this, 0,  NULL);
   d537c:	2200      	movs	r2, #0
   d537e:	4611      	mov	r1, r2
   d5380:	6840      	ldr	r0, [r0, #4]
   d5382:	f7ff bf8b 	b.w	d529c <network_ready>

000d5386 <_ZN5spark13EthernetClass10connectingEv>:
    void connect(unsigned flags=0) {
        network_connect(*this, flags, 0, NULL);
    }

    bool connecting(void) {
        return network_connecting(*this, 0, NULL);
   d5386:	2200      	movs	r2, #0
   d5388:	4611      	mov	r1, r2
   d538a:	6840      	ldr	r0, [r0, #4]
   d538c:	f7ff bf76 	b.w	d527c <network_connecting>

000d5390 <_ZN5spark13EthernetClass10disconnectEv>:
    }

    void disconnect() {
        network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, NULL);
   d5390:	2200      	movs	r2, #0
   d5392:	2102      	movs	r1, #2
   d5394:	6840      	ldr	r0, [r0, #4]
   d5396:	f7ff bf79 	b.w	d528c <network_disconnect>

000d539a <_ZN5spark13EthernetClass7connectEj>:
    void off() {
        network_off(*this, 0, 0, NULL);
    }

    void connect(unsigned flags=0) {
        network_connect(*this, flags, 0, NULL);
   d539a:	2300      	movs	r3, #0
   d539c:	461a      	mov	r2, r3
   d539e:	6840      	ldr	r0, [r0, #4]
   d53a0:	f7ff bf64 	b.w	d526c <network_connect>

000d53a4 <_GLOBAL__sub_I__ZN5spark8EthernetE>:
    static NetworkClass& from(network_interface_t nif);

    virtual IPAddress resolve(const char* name);

    explicit NetworkClass(network_interface_t iface)
            : iface_(iface) {
   d53a4:	4b02      	ldr	r3, [pc, #8]	; (d53b0 <_GLOBAL__sub_I__ZN5spark8EthernetE+0xc>)
   d53a6:	2203      	movs	r2, #3
   d53a8:	605a      	str	r2, [r3, #4]
    }

class EthernetClass : public NetworkClass {
public:
    EthernetClass() :
            NetworkClass(NETWORK_INTERFACE_ETHERNET) {
   d53aa:	4a02      	ldr	r2, [pc, #8]	; (d53b4 <_GLOBAL__sub_I__ZN5spark8EthernetE+0x10>)
   d53ac:	601a      	str	r2, [r3, #0]
   d53ae:	4770      	bx	lr
   d53b0:	2003e3dc 	.word	0x2003e3dc
   d53b4:	000d62a4 	.word	0x000d62a4

000d53b8 <_ZN8SPIClass4lockEv.isra.0>:
  }

  int lock()
  {
#if HAL_PLATFORM_SPI_HAL_THREAD_SAFETY
    return HAL_SPI_Acquire(_spi, nullptr);
   d53b8:	2100      	movs	r1, #0
   d53ba:	f7ff be1b 	b.w	d4ff4 <HAL_SPI_Acquire>

000d53be <_ZN8SPIClass6unlockEv.isra.1>:
  }

  void unlock()
  {
#if HAL_PLATFORM_SPI_HAL_THREAD_SAFETY
    HAL_SPI_Release(_spi, nullptr);
   d53be:	2100      	movs	r1, #0
   d53c0:	f7ff be20 	b.w	d5004 <HAL_SPI_Release>

000d53c4 <_ZN8SPIClassC1E17HAL_SPI_Interface>:
    }
    return particle::__SPISettings(info->clock, info->bit_order, info->data_mode);
}
} // namespace

SPIClass::SPIClass(HAL_SPI_Interface spi)
   d53c4:	b510      	push	{r4, lr}
   d53c6:	4604      	mov	r4, r0
{
    _spi = spi;
   d53c8:	7001      	strb	r1, [r0, #0]
    HAL_SPI_Init(_spi);
   d53ca:	4608      	mov	r0, r1
   d53cc:	f7ff fe02 	bl	d4fd4 <HAL_SPI_Init>
    _dividerReference = SPI_CLK_SYSTEM; // 0 indicates the system clock
   d53d0:	2300      	movs	r3, #0
   d53d2:	6063      	str	r3, [r4, #4]
}
   d53d4:	4620      	mov	r0, r4
   d53d6:	bd10      	pop	{r4, pc}

000d53d8 <_ZN8SPIClass5beginEv>:

void SPIClass::begin()
{
   d53d8:	b510      	push	{r4, lr}
   d53da:	4604      	mov	r4, r0
    // TODO: Fetch default pin from HAL
    if (!lock())
   d53dc:	7800      	ldrb	r0, [r0, #0]
   d53de:	f7ff ffeb 	bl	d53b8 <_ZN8SPIClass4lockEv.isra.0>
   d53e2:	b948      	cbnz	r0, d53f8 <_ZN8SPIClass5beginEv+0x20>
    {
        HAL_SPI_Begin(_spi, SPI_DEFAULT_SS);
   d53e4:	7820      	ldrb	r0, [r4, #0]
   d53e6:	f64f 71ff 	movw	r1, #65535	; 0xffff
   d53ea:	f7ff fde3 	bl	d4fb4 <HAL_SPI_Begin>
        unlock();
   d53ee:	7820      	ldrb	r0, [r4, #0]
    }
}
   d53f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
    // TODO: Fetch default pin from HAL
    if (!lock())
    {
        HAL_SPI_Begin(_spi, SPI_DEFAULT_SS);
        unlock();
   d53f4:	f7ff bfe3 	b.w	d53be <_ZN8SPIClass6unlockEv.isra.1>
   d53f8:	bd10      	pop	{r4, pc}

000d53fa <_ZN8SPIClass8transferEh>:

    return clock;
}

byte SPIClass::transfer(byte _data)
{
   d53fa:	b508      	push	{r3, lr}
    return static_cast<byte>(HAL_SPI_Send_Receive_Data(_spi, _data));
   d53fc:	7800      	ldrb	r0, [r0, #0]
   d53fe:	f7ff fde1 	bl	d4fc4 <HAL_SPI_Send_Receive_Data>
}
   d5402:	b2c0      	uxtb	r0, r0
   d5404:	bd08      	pop	{r3, pc}

000d5406 <_ZN8SPIClass9isEnabledEv>:
bool SPIClass::isEnabled()
{
    // XXX: pinAvailable() will call this method potentially even from
    // interrupt context. `enabled` flag in HAL is usually just a volatile
    // variable, so it's fine not to acquire the lock here.
    return HAL_SPI_Is_Enabled(_spi);
   d5406:	7800      	ldrb	r0, [r0, #0]
   d5408:	f7ff bdec 	b.w	d4fe4 <HAL_SPI_Is_Enabled>

000d540c <_GLOBAL__sub_I_System>:
    return wokenUpByRtc();
}

system_error_t SleepResult::error() const {
    return err_;
   d540c:	b510      	push	{r4, lr}

class SystemSleepResult {
public:
    SystemSleepResult()
            : wakeupSource_(nullptr),
              error_(SYSTEM_ERROR_NONE) {
   d540e:	4c09      	ldr	r4, [pc, #36]	; (d5434 <_GLOBAL__sub_I_System+0x28>)
   d5410:	2000      	movs	r0, #0
    WAKEUP_REASON_PIN_OR_RTC = 3,
    WAKEUP_REASON_UNKNOWN = 4
};

struct SleepResult {
    SleepResult() {}
   d5412:	f64f 73ff 	movw	r3, #65535	; 0xffff

class SystemSleepResult {
public:
    SystemSleepResult()
            : wakeupSource_(nullptr),
              error_(SYSTEM_ERROR_NONE) {
   d5416:	6020      	str	r0, [r4, #0]
   d5418:	80a0      	strh	r0, [r4, #4]
    WAKEUP_REASON_PIN_OR_RTC = 3,
    WAKEUP_REASON_UNKNOWN = 4
};

struct SleepResult {
    SleepResult() {}
   d541a:	71a0      	strb	r0, [r4, #6]
   d541c:	8120      	strh	r0, [r4, #8]
   d541e:	8163      	strh	r3, [r4, #10]

class SystemClass {
public:

    SystemClass(System_Mode_TypeDef mode = DEFAULT) {
        set_system_mode(mode);
   d5420:	f7ff ff00 	bl	d5224 <set_system_mode>

#if Wiring_LogConfig
extern void(*log_process_ctrl_request_callback)(ctrl_request* req);
#endif

SystemClass System;
   d5424:	4620      	mov	r0, r4
   d5426:	4a04      	ldr	r2, [pc, #16]	; (d5438 <_GLOBAL__sub_I_System+0x2c>)
   d5428:	4904      	ldr	r1, [pc, #16]	; (d543c <_GLOBAL__sub_I_System+0x30>)
    return wokenUpByRtc();
}

system_error_t SleepResult::error() const {
    return err_;
   d542a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

#if Wiring_LogConfig
extern void(*log_process_ctrl_request_callback)(ctrl_request* req);
#endif

SystemClass System;
   d542e:	f000 bd55 	b.w	d5edc <__aeabi_atexit>
   d5432:	bf00      	nop
   d5434:	2003e3e4 	.word	0x2003e3e4
   d5438:	2003e38c 	.word	0x2003e38c
   d543c:	000d40af 	.word	0x000d40af

000d5440 <_ZN14RecursiveMutexD1Ev>:
    RecursiveMutex() : handle_(nullptr)
    {
        os_mutex_recursive_create(&handle_);
    }

    ~RecursiveMutex() {
   d5440:	b510      	push	{r4, lr}
   d5442:	4604      	mov	r4, r0
        dispose();
    }

    void dispose()
    {
        if (handle_) {
   d5444:	6800      	ldr	r0, [r0, #0]
   d5446:	b108      	cbz	r0, d544c <_ZN14RecursiveMutexD1Ev+0xc>
            os_mutex_recursive_destroy(handle_);
   d5448:	f7ff fe24 	bl	d5094 <os_mutex_recursive_destroy>
        os_mutex_recursive_create(&handle_);
    }

    ~RecursiveMutex() {
        dispose();
    }
   d544c:	4620      	mov	r0, r4
   d544e:	bd10      	pop	{r4, pc}

000d5450 <_GLOBAL__sub_I__ZN8particle3ble13WiringBleLock6mutex_E>:
BleCharacteristic BleLocalDevice::addCharacteristic(const String& desc, EnumFlags<BleCharacteristicProperty> properties, BleOnDataReceivedCallback callback, void* context) {
    WiringBleLock lk;
    return addCharacteristic(desc.c_str(), properties, callback, context);
}

} /* namespace particle */
   d5450:	b510      	push	{r4, lr}
    /**
     * Creates a shared mutex.
     */
    RecursiveMutex(os_mutex_recursive_t handle) : handle_(handle) {}

    RecursiveMutex() : handle_(nullptr)
   d5452:	4c06      	ldr	r4, [pc, #24]	; (d546c <_GLOBAL__sub_I__ZN8particle3ble13WiringBleLock6mutex_E+0x1c>)
   d5454:	2300      	movs	r3, #0
    {
        os_mutex_recursive_create(&handle_);
   d5456:	4620      	mov	r0, r4
    /**
     * Creates a shared mutex.
     */
    RecursiveMutex(os_mutex_recursive_t handle) : handle_(handle) {}

    RecursiveMutex() : handle_(nullptr)
   d5458:	6023      	str	r3, [r4, #0]
    {
        os_mutex_recursive_create(&handle_);
   d545a:	f7ff fe13 	bl	d5084 <os_mutex_recursive_create>
private:
    bool locked_;
    static RecursiveMutex mutex_;
};

RecursiveMutex WiringBleLock::mutex_;
   d545e:	4620      	mov	r0, r4
   d5460:	4a03      	ldr	r2, [pc, #12]	; (d5470 <_GLOBAL__sub_I__ZN8particle3ble13WiringBleLock6mutex_E+0x20>)
   d5462:	4904      	ldr	r1, [pc, #16]	; (d5474 <_GLOBAL__sub_I__ZN8particle3ble13WiringBleLock6mutex_E+0x24>)
BleCharacteristic BleLocalDevice::addCharacteristic(const String& desc, EnumFlags<BleCharacteristicProperty> properties, BleOnDataReceivedCallback callback, void* context) {
    WiringBleLock lk;
    return addCharacteristic(desc.c_str(), properties, callback, context);
}

} /* namespace particle */
   d5464:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
private:
    bool locked_;
    static RecursiveMutex mutex_;
};

RecursiveMutex WiringBleLock::mutex_;
   d5468:	f000 bd38 	b.w	d5edc <__aeabi_atexit>
   d546c:	2003e3f0 	.word	0x2003e3f0
   d5470:	2003e38c 	.word	0x2003e38c
   d5474:	000d5441 	.word	0x000d5441

000d5478 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
   d5478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   d547a:	4606      	mov	r6, r0
   d547c:	460d      	mov	r5, r1
   d547e:	188f      	adds	r7, r1, r2
  size_t n = 0;
   d5480:	2400      	movs	r4, #0
  while (size--) {
   d5482:	42bd      	cmp	r5, r7
   d5484:	d00c      	beq.n	d54a0 <_ZN5Print5writeEPKhj+0x28>
     int chunk = write(*buffer++);
   d5486:	6833      	ldr	r3, [r6, #0]
   d5488:	f815 1b01 	ldrb.w	r1, [r5], #1
   d548c:	689b      	ldr	r3, [r3, #8]
   d548e:	4630      	mov	r0, r6
   d5490:	4798      	blx	r3
     if (chunk>=0)
   d5492:	2800      	cmp	r0, #0
   d5494:	db01      	blt.n	d549a <_ZN5Print5writeEPKhj+0x22>
         n += chunk;
   d5496:	4404      	add	r4, r0

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
  while (size--) {
   d5498:	e7f3      	b.n	d5482 <_ZN5Print5writeEPKhj+0xa>
     int chunk = write(*buffer++);
   d549a:	2c00      	cmp	r4, #0
   d549c:	bf08      	it	eq
   d549e:	4604      	moveq	r4, r0
             n = chunk;
         break;
     }
  }
  return n;
}
   d54a0:	4620      	mov	r0, r4
   d54a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000d54a4 <_ZN5Print5writeEPKc>:

    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }

    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
   d54a4:	b570      	push	{r4, r5, r6, lr}
   d54a6:	4605      	mov	r5, r0
      if (str == NULL) return 0;
   d54a8:	460c      	mov	r4, r1
      return write((const uint8_t *)str, strlen(str));
    }
   d54aa:	4608      	mov	r0, r1
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }

    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
   d54ac:	b149      	cbz	r1, d54c2 <_ZN5Print5writeEPKc+0x1e>
      return write((const uint8_t *)str, strlen(str));
   d54ae:	f000 fec9 	bl	d6244 <strlen>
   d54b2:	682b      	ldr	r3, [r5, #0]
   d54b4:	4602      	mov	r2, r0
   d54b6:	4621      	mov	r1, r4
   d54b8:	4628      	mov	r0, r5
   d54ba:	68db      	ldr	r3, [r3, #12]
    }
   d54bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    void clearWriteError() { setWriteError(0); }

    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
      return write((const uint8_t *)str, strlen(str));
   d54c0:	4718      	bx	r3
    }
   d54c2:	bd70      	pop	{r4, r5, r6, pc}

000d54c4 <_ZN5Print5printEc>:
  return write(str);
}

size_t Print::print(char c)
{
  return write(c);
   d54c4:	6803      	ldr	r3, [r0, #0]
   d54c6:	689b      	ldr	r3, [r3, #8]
   d54c8:	4718      	bx	r3

000d54ca <_ZN5Print7printlnEv>:
{
  return print(reinterpret_cast<const char*>(str));
}

size_t Print::println(void)
{
   d54ca:	b538      	push	{r3, r4, r5, lr}
  size_t n = print('\r');
   d54cc:	210d      	movs	r1, #13
{
  return print(reinterpret_cast<const char*>(str));
}

size_t Print::println(void)
{
   d54ce:	4605      	mov	r5, r0
  size_t n = print('\r');
   d54d0:	f7ff fff8 	bl	d54c4 <_ZN5Print5printEc>
  n += print('\n');
   d54d4:	210a      	movs	r1, #10
  return print(reinterpret_cast<const char*>(str));
}

size_t Print::println(void)
{
  size_t n = print('\r');
   d54d6:	4604      	mov	r4, r0
  n += print('\n');
   d54d8:	4628      	mov	r0, r5
   d54da:	f7ff fff3 	bl	d54c4 <_ZN5Print5printEc>
  return n;
}
   d54de:	4420      	add	r0, r4
   d54e0:	bd38      	pop	{r3, r4, r5, pc}

000d54e2 <_ZN5Print7printlnEPKc>:

size_t Print::println(const char c[])
{
   d54e2:	b538      	push	{r3, r4, r5, lr}
   d54e4:	4605      	mov	r5, r0
  return n;
}

size_t Print::print(const char str[])
{
  return write(str);
   d54e6:	f7ff ffdd 	bl	d54a4 <_ZN5Print5writeEPKc>
   d54ea:	4604      	mov	r4, r0
}

size_t Print::println(const char c[])
{
  size_t n = print(c);
  n += println();
   d54ec:	4628      	mov	r0, r5
   d54ee:	f7ff ffec 	bl	d54ca <_ZN5Print7printlnEv>
  return n;
}
   d54f2:	4420      	add	r0, r4
   d54f4:	bd38      	pop	{r3, r4, r5, pc}

000d54f6 <_ZN5Print11printNumberEmh>:
  return println(reinterpret_cast<const char*>(str));
}

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base) {
   d54f6:	b530      	push	{r4, r5, lr}
   d54f8:	b08b      	sub	sp, #44	; 0x2c
   d54fa:	460b      	mov	r3, r1
  char buf[8 * sizeof(n) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
   d54fc:	2100      	movs	r1, #0
   d54fe:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
   d5502:	2a01      	cmp	r2, #1
   d5504:	bf98      	it	ls
   d5506:	220a      	movls	r2, #10
   d5508:	f10d 0423 	add.w	r4, sp, #35	; 0x23

  do {
   decltype(n) m = n;
   n /= base;
   d550c:	fbb3 f5f2 	udiv	r5, r3, r2
   char c = m - base * n;
   d5510:	fb05 3312 	mls	r3, r5, r2, r3
   d5514:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   *--str = c < 10 ? c + '0' : c + 'A' - 10;
   d5518:	2b09      	cmp	r3, #9
   d551a:	bf94      	ite	ls
   d551c:	3330      	addls	r3, #48	; 0x30
   d551e:	3337      	addhi	r3, #55	; 0x37
   d5520:	b2db      	uxtb	r3, r3
   d5522:	4621      	mov	r1, r4
   d5524:	f804 3901 	strb.w	r3, [r4], #-1
   d5528:	462b      	mov	r3, r5
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
   d552a:	2d00      	cmp	r5, #0
   d552c:	d1ee      	bne.n	d550c <_ZN5Print11printNumberEmh+0x16>
   n /= base;
   char c = m - base * n;
   *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
   d552e:	f7ff ffb9 	bl	d54a4 <_ZN5Print5writeEPKc>
}
   d5532:	b00b      	add	sp, #44	; 0x2c
   d5534:	bd30      	pop	{r4, r5, pc}
	...

000d5538 <_GLOBAL__sub_I__ZN5spark3LogE>:
    // This handler doesn't support direct logging
}

// spark::Logger
inline spark::Logger::Logger(const char *name) :
        name_(name) {
   d5538:	4b01      	ldr	r3, [pc, #4]	; (d5540 <_GLOBAL__sub_I__ZN5spark3LogE+0x8>)
   d553a:	4a02      	ldr	r2, [pc, #8]	; (d5544 <_GLOBAL__sub_I__ZN5spark3LogE+0xc>)
   d553c:	601a      	str	r2, [r3, #0]
   d553e:	4770      	bx	lr
   d5540:	2003e3f4 	.word	0x2003e3f4
   d5544:	000d6343 	.word	0x000d6343

000d5548 <_GLOBAL__sub_I_TIME_FORMAT_DEFAULT>:
            calendar_time_cache = Convert_UnixTime_To_CalendarTime(unix_time);
            unix_time_cache = unix_time;
    }
}

const char* TimeClass::format_spec = TIME_FORMAT_DEFAULT;
   d5548:	4b02      	ldr	r3, [pc, #8]	; (d5554 <_GLOBAL__sub_I_TIME_FORMAT_DEFAULT+0xc>)
   d554a:	681a      	ldr	r2, [r3, #0]
   d554c:	4b02      	ldr	r3, [pc, #8]	; (d5558 <_GLOBAL__sub_I_TIME_FORMAT_DEFAULT+0x10>)
   d554e:	601a      	str	r2, [r3, #0]
   d5550:	4770      	bx	lr
   d5552:	bf00      	nop
   d5554:	2003e324 	.word	0x2003e324
   d5558:	2003e3f8 	.word	0x2003e3f8

000d555c <delay>:
    return (value - fromStart) * (toEnd - toStart) / (fromEnd - fromStart) + toStart;
}

void delay(unsigned long ms)
{
    system_delay_ms(ms, false);
   d555c:	2100      	movs	r1, #0
   d555e:	f7ff be69 	b.w	d5234 <system_delay_ms>

000d5562 <_ZNSt14_Function_baseD1Ev>:
	}
      };

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
   d5562:	b510      	push	{r4, lr}
    {
      if (_M_manager)
   d5564:	6883      	ldr	r3, [r0, #8]
	}
      };

    _Function_base() : _M_manager(nullptr) { }

    ~_Function_base()
   d5566:	4604      	mov	r4, r0
    {
      if (_M_manager)
   d5568:	b113      	cbz	r3, d5570 <_ZNSt14_Function_baseD1Ev+0xe>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
   d556a:	2203      	movs	r2, #3
   d556c:	4601      	mov	r1, r0
   d556e:	4798      	blx	r3
    }
   d5570:	4620      	mov	r0, r4
   d5572:	bd10      	pop	{r4, pc}

000d5574 <_ZN8RGBClassD1Ev>:
#include "rgbled.h"

typedef void (raw_rgb_change_handler_t)(uint8_t, uint8_t, uint8_t);
typedef std::function<raw_rgb_change_handler_t> wiring_rgb_change_handler_t;

class RGBClass {
   d5574:	b510      	push	{r4, lr}
   d5576:	4604      	mov	r4, r0
   *  @ingroup functors
   *
   *  Polymorphic function wrapper.
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
   d5578:	f7ff fff3 	bl	d5562 <_ZNSt14_Function_baseD1Ev>
   d557c:	4620      	mov	r0, r4
   d557e:	bd10      	pop	{r4, pc}

000d5580 <_GLOBAL__sub_I_RGB>:
	{
	  _Base::_M_init_functor(__functor, std::__addressof(__f.get()));
	}
      };

    _Function_base() : _M_manager(nullptr) { }
   d5580:	4803      	ldr	r0, [pc, #12]	; (d5590 <_GLOBAL__sub_I_RGB+0x10>)
#include "spark_wiring_rgb.h"
#include "spark_wiring_interrupts.h"

#include "core_hal.h"

RGBClass RGB;
   d5582:	4a04      	ldr	r2, [pc, #16]	; (d5594 <_GLOBAL__sub_I_RGB+0x14>)
   d5584:	4904      	ldr	r1, [pc, #16]	; (d5598 <_GLOBAL__sub_I_RGB+0x18>)
   d5586:	2300      	movs	r3, #0
   d5588:	6083      	str	r3, [r0, #8]
   d558a:	f000 bca7 	b.w	d5edc <__aeabi_atexit>
   d558e:	bf00      	nop
   d5590:	2003e3fc 	.word	0x2003e3fc
   d5594:	2003e38c 	.word	0x2003e38c
   d5598:	000d5575 	.word	0x000d5575

000d559c <serialEventRun>:

/**
 * Provides background processing of serial data.
 */
void serialEventRun()
{
   d559c:	b508      	push	{r3, lr}
    if (serialEvent && Serial.available()>0)
   d559e:	4b0c      	ldr	r3, [pc, #48]	; (d55d0 <serialEventRun+0x34>)
   d55a0:	b133      	cbz	r3, d55b0 <serialEventRun+0x14>
   d55a2:	f000 f95d 	bl	d5860 <_Z16_fetch_usbserialv>
   d55a6:	6803      	ldr	r3, [r0, #0]
   d55a8:	691b      	ldr	r3, [r3, #16]
   d55aa:	4798      	blx	r3
   d55ac:	2800      	cmp	r0, #0
   d55ae:	dc09      	bgt.n	d55c4 <serialEventRun+0x28>
        serialEvent();

    if (serialEvent1 && Serial1.available()>0)
   d55b0:	4b08      	ldr	r3, [pc, #32]	; (d55d4 <serialEventRun+0x38>)
   d55b2:	b163      	cbz	r3, d55ce <serialEventRun+0x32>
   d55b4:	f000 f9d6 	bl	d5964 <_Z22__fetch_global_Serial1v>
   d55b8:	6803      	ldr	r3, [r0, #0]
   d55ba:	691b      	ldr	r3, [r3, #16]
   d55bc:	4798      	blx	r3
   d55be:	2800      	cmp	r0, #0
   d55c0:	dc03      	bgt.n	d55ca <serialEventRun+0x2e>
   d55c2:	bd08      	pop	{r3, pc}
 * Provides background processing of serial data.
 */
void serialEventRun()
{
    if (serialEvent && Serial.available()>0)
        serialEvent();
   d55c4:	f3af 8000 	nop.w
   d55c8:	e7f2      	b.n	d55b0 <serialEventRun+0x14>

    if (serialEvent1 && Serial1.available()>0)
        serialEvent1();
   d55ca:	f3af 8000 	nop.w
   d55ce:	bd08      	pop	{r3, pc}
	...

000d55d8 <_post_loop>:
#if Wiring_Serial5
void serialEvent5() __attribute__((weak));
#endif

void _post_loop()
{
   d55d8:	b508      	push	{r3, lr}
	serialEventRun();
   d55da:	f7ff ffdf 	bl	d559c <serialEventRun>
		return !timeout_fn;
	}

	static inline system_tick_t current_time()
	{
		return HAL_Timer_Get_Milli_Seconds();
   d55de:	f7ff fd31 	bl	d5044 <HAL_Timer_Get_Milli_Seconds>
	/**
	 * Lifesign that the application is still working normally.
	 */
	static void checkin()
	{
		last_checkin = current_time();
   d55e2:	4b01      	ldr	r3, [pc, #4]	; (d55e8 <_post_loop+0x10>)
   d55e4:	6018      	str	r0, [r3, #0]
   d55e6:	bd08      	pop	{r3, pc}
   d55e8:	2003e730 	.word	0x2003e730

000d55ec <_Z33system_initialize_user_backup_ramv>:
 * the dynamically linked application module.
 */
void system_initialize_user_backup_ram()
{
    size_t len = &link_global_retained_end-&link_global_retained_start;
    memcpy(&link_global_retained_start, &link_global_retained_initial_values, len);
   d55ec:	4802      	ldr	r0, [pc, #8]	; (d55f8 <_Z33system_initialize_user_backup_ramv+0xc>)
   d55ee:	4a03      	ldr	r2, [pc, #12]	; (d55fc <_Z33system_initialize_user_backup_ramv+0x10>)
   d55f0:	4903      	ldr	r1, [pc, #12]	; (d5600 <_Z33system_initialize_user_backup_ramv+0x14>)
   d55f2:	1a12      	subs	r2, r2, r0
   d55f4:	f000 bdea 	b.w	d61cc <memcpy>
   d55f8:	2003f400 	.word	0x2003f400
   d55fc:	2003f404 	.word	0x2003f404
   d5600:	000d65c0 	.word	0x000d65c0

000d5604 <_Z27ctrl_request_custom_handlerP12ctrl_request>:
bool __backup_ram_was_valid() { return false; }

#endif

// Default handler for CTRL_REQUEST_APP_CUSTOM requests
void __attribute((weak)) ctrl_request_custom_handler(ctrl_request* req) {
   d5604:	b507      	push	{r0, r1, r2, lr}
    system_ctrl_set_result(req, SYSTEM_ERROR_NOT_SUPPORTED, nullptr, nullptr, nullptr);
   d5606:	2300      	movs	r3, #0
   d5608:	9300      	str	r3, [sp, #0]
   d560a:	461a      	mov	r2, r3
   d560c:	f06f 0177 	mvn.w	r1, #119	; 0x77
   d5610:	f7ff fe22 	bl	d5258 <system_ctrl_set_result>
}
   d5614:	b003      	add	sp, #12
   d5616:	f85d fb04 	ldr.w	pc, [sp], #4
	...

000d561c <_ZL20ctrl_request_handlerP12ctrl_request>:
// Callback invoked to process a logging configuration request
void(*log_process_ctrl_request_callback)(ctrl_request* req) = nullptr;
#endif

// Application handler for control requests
static void ctrl_request_handler(ctrl_request* req) {
   d561c:	b507      	push	{r0, r1, r2, lr}
    switch (req->type) {
   d561e:	8843      	ldrh	r3, [r0, #2]
   d5620:	2b0a      	cmp	r3, #10
   d5622:	d008      	beq.n	d5636 <_ZL20ctrl_request_handlerP12ctrl_request+0x1a>
   d5624:	2b50      	cmp	r3, #80	; 0x50
   d5626:	d109      	bne.n	d563c <_ZL20ctrl_request_handlerP12ctrl_request+0x20>
#if Wiring_LogConfig
    case CTRL_REQUEST_LOG_CONFIG: {
        if (log_process_ctrl_request_callback) {
   d5628:	4b09      	ldr	r3, [pc, #36]	; (d5650 <_ZL20ctrl_request_handlerP12ctrl_request+0x34>)
   d562a:	681b      	ldr	r3, [r3, #0]
   d562c:	b13b      	cbz	r3, d563e <_ZL20ctrl_request_handlerP12ctrl_request+0x22>
    }
    default:
        system_ctrl_set_result(req, SYSTEM_ERROR_NOT_SUPPORTED, nullptr, nullptr, nullptr);
        break;
    }
}
   d562e:	b003      	add	sp, #12
   d5630:	f85d eb04 	ldr.w	lr, [sp], #4
static void ctrl_request_handler(ctrl_request* req) {
    switch (req->type) {
#if Wiring_LogConfig
    case CTRL_REQUEST_LOG_CONFIG: {
        if (log_process_ctrl_request_callback) {
            log_process_ctrl_request_callback(req);
   d5634:	4718      	bx	r3
        }
        break;
    }
#endif
    case CTRL_REQUEST_APP_CUSTOM: {
        ctrl_request_custom_handler(req);
   d5636:	f7ff ffe5 	bl	d5604 <_Z27ctrl_request_custom_handlerP12ctrl_request>
        break;
   d563a:	e006      	b.n	d564a <_ZL20ctrl_request_handlerP12ctrl_request+0x2e>
    }
    default:
        system_ctrl_set_result(req, SYSTEM_ERROR_NOT_SUPPORTED, nullptr, nullptr, nullptr);
   d563c:	2300      	movs	r3, #0
   d563e:	9300      	str	r3, [sp, #0]
   d5640:	461a      	mov	r2, r3
   d5642:	f06f 0177 	mvn.w	r1, #119	; 0x77
   d5646:	f7ff fe07 	bl	d5258 <system_ctrl_set_result>
        break;
    }
}
   d564a:	b003      	add	sp, #12
   d564c:	f85d fb04 	ldr.w	pc, [sp], #4
   d5650:	2003e40c 	.word	0x2003e40c

000d5654 <module_user_init_hook>:

void module_user_init_hook()
{
   d5654:	b538      	push	{r3, r4, r5, lr}
#if HAL_PLATFORM_BACKUP_RAM
    backup_ram_was_valid_ =  __backup_sram_signature==signature;
   d5656:	4c10      	ldr	r4, [pc, #64]	; (d5698 <module_user_init_hook+0x44>)
   d5658:	4d10      	ldr	r5, [pc, #64]	; (d569c <module_user_init_hook+0x48>)
   d565a:	6823      	ldr	r3, [r4, #0]
   d565c:	42ab      	cmp	r3, r5
   d565e:	4b10      	ldr	r3, [pc, #64]	; (d56a0 <module_user_init_hook+0x4c>)
   d5660:	bf0c      	ite	eq
   d5662:	2201      	moveq	r2, #1
   d5664:	2200      	movne	r2, #0
   d5666:	701a      	strb	r2, [r3, #0]
    if (!backup_ram_was_valid_) {
   d5668:	d002      	beq.n	d5670 <module_user_init_hook+0x1c>
        system_initialize_user_backup_ram();
   d566a:	f7ff ffbf 	bl	d55ec <_Z33system_initialize_user_backup_ramv>
        __backup_sram_signature = signature;
   d566e:	6025      	str	r5, [r4, #0]
    }
#endif

#if HAL_PLATFORM_RNG
    // Initialize the default stdlib PRNG using hardware RNG as a seed
    const uint32_t seed = HAL_RNG_GetRandomNumber();
   d5670:	f7ff fcd0 	bl	d5014 <HAL_RNG_GetRandomNumber>
   d5674:	4604      	mov	r4, r0
    srand(seed);
   d5676:	f000 fdbd 	bl	d61f4 <srand>

    // If the user defines random_seed_from_cloud, call it with a seed value
    // generated by a hardware RNG as well.
    if (random_seed_from_cloud) {
   d567a:	4b0a      	ldr	r3, [pc, #40]	; (d56a4 <module_user_init_hook+0x50>)
   d567c:	b113      	cbz	r3, d5684 <module_user_init_hook+0x30>
        random_seed_from_cloud(seed);
   d567e:	4620      	mov	r0, r4
   d5680:	f3af 8000 	nop.w
    }
#endif
    // Register the random_seed_from_cloud handler
    spark_set_random_seed_from_cloud_handler(&random_seed_from_cloud, nullptr);
   d5684:	2100      	movs	r1, #0
   d5686:	4807      	ldr	r0, [pc, #28]	; (d56a4 <module_user_init_hook+0x50>)
   d5688:	f7ff fe40 	bl	d530c <spark_set_random_seed_from_cloud_handler>

    // Register application handler for the control requests
    system_ctrl_set_app_request_handler(ctrl_request_handler, nullptr);
   d568c:	2100      	movs	r1, #0
   d568e:	4806      	ldr	r0, [pc, #24]	; (d56a8 <module_user_init_hook+0x54>)
}
   d5690:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
#endif
    // Register the random_seed_from_cloud handler
    spark_set_random_seed_from_cloud_handler(&random_seed_from_cloud, nullptr);

    // Register application handler for the control requests
    system_ctrl_set_app_request_handler(ctrl_request_handler, nullptr);
   d5694:	f7ff bdd6 	b.w	d5244 <system_ctrl_set_app_request_handler>
   d5698:	2003f400 	.word	0x2003f400
   d569c:	9a271c1e 	.word	0x9a271c1e
   d56a0:	2003e410 	.word	0x2003e410
   d56a4:	00000000 	.word	0x00000000
   d56a8:	000d561d 	.word	0x000d561d

000d56ac <_ZN9IPAddressD1Ev>:
    IPAddress(uint8_t first_octet, uint8_t second_octet, uint8_t third_octet, uint8_t fourth_octet);
    IPAddress(uint32_t address);
    IPAddress(const uint8_t* address);
    IPAddress(const HAL_IPAddress& address);

    virtual ~IPAddress() {}
   d56ac:	4770      	bx	lr

000d56ae <_ZN9IPAddressD0Ev>:
   d56ae:	b510      	push	{r4, lr}
   d56b0:	2118      	movs	r1, #24
   d56b2:	4604      	mov	r4, r0
   d56b4:	f000 fc20 	bl	d5ef8 <_ZdlPvj>
   d56b8:	4620      	mov	r0, r4
   d56ba:	bd10      	pop	{r4, pc}

000d56bc <_ZNK9IPAddress7printToER5Print>:
#endif // Wiring_IPv6
	return address.ipv4==that.address.ipv4;
}

size_t IPAddress::printTo(Print& p) const
{
   d56bc:	b5f0      	push	{r4, r5, r6, r7, lr}
#if Wiring_IPv6
#if HAL_USE_INET_HAL_POSIX
	if (address.v==6) {
   d56be:	7d03      	ldrb	r3, [r0, #20]
   d56c0:	2b06      	cmp	r3, #6
#endif // Wiring_IPv6
	return address.ipv4==that.address.ipv4;
}

size_t IPAddress::printTo(Print& p) const
{
   d56c2:	b08d      	sub	sp, #52	; 0x34
   d56c4:	460e      	mov	r6, r1
   d56c6:	f100 0704 	add.w	r7, r0, #4
   d56ca:	f04f 0400 	mov.w	r4, #0
#if Wiring_IPv6
#if HAL_USE_INET_HAL_POSIX
	if (address.v==6) {
   d56ce:	d002      	beq.n	d56d6 <_ZNK9IPAddress7printToER5Print+0x1a>
   d56d0:	f100 0508 	add.w	r5, r0, #8
   d56d4:	e018      	b.n	d5708 <_ZNK9IPAddress7printToER5Print+0x4c>
		char buf[INET6_ADDRSTRLEN+1];
		buf[0] = 0;
   d56d6:	ad0c      	add	r5, sp, #48	; 0x30
		inet_inet_ntop(AF_INET6, address.ipv6, buf, sizeof(buf));
   d56d8:	4639      	mov	r1, r7
{
#if Wiring_IPv6
#if HAL_USE_INET_HAL_POSIX
	if (address.v==6) {
		char buf[INET6_ADDRSTRLEN+1];
		buf[0] = 0;
   d56da:	f805 4d30 	strb.w	r4, [r5, #-48]!
		inet_inet_ntop(AF_INET6, address.ipv6, buf, sizeof(buf));
   d56de:	232f      	movs	r3, #47	; 0x2f
   d56e0:	462a      	mov	r2, r5
   d56e2:	200a      	movs	r0, #10
   d56e4:	f7ff fcde 	bl	d50a4 <inet_inet_ntop>
    void clearWriteError() { setWriteError(0); }

    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
      if (str == NULL) return 0;
      return write((const uint8_t *)str, strlen(str));
   d56e8:	4628      	mov	r0, r5
   d56ea:	f000 fdab 	bl	d6244 <strlen>
   d56ee:	6833      	ldr	r3, [r6, #0]
   d56f0:	4602      	mov	r2, r0
   d56f2:	68db      	ldr	r3, [r3, #12]
   d56f4:	4629      	mov	r1, r5
   d56f6:	4630      	mov	r0, r6
   d56f8:	4798      	blx	r3
   d56fa:	e00f      	b.n	d571c <_ZNK9IPAddress7printToER5Print+0x60>
#endif // HAL_USE_INET_HAL_POSIX
#endif // Wiring_IPv6
    size_t n = 0;
    for (int i = 0; i < 4; i++)
    {
        if (n)
   d56fc:	b124      	cbz	r4, d5708 <_ZNK9IPAddress7printToER5Print+0x4c>
            n += p.print('.');
   d56fe:	212e      	movs	r1, #46	; 0x2e
   d5700:	4630      	mov	r0, r6
   d5702:	f7ff fedf 	bl	d54c4 <_ZN5Print5printEc>
   d5706:	4404      	add	r4, r0
            t = print('-');
            val = -n;
        } else {
            val = n;
        }
        return printNumber(val, base) + t;
   d5708:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
   d570c:	220a      	movs	r2, #10
   d570e:	4630      	mov	r0, r6
   d5710:	f7ff fef1 	bl	d54f6 <_ZN5Print11printNumberEmh>
#else
#pragma message "HAL_USE_INET_HAL_POSIX is required for IPv6 support in IPAddress::printTo()"
#endif // HAL_USE_INET_HAL_POSIX
#endif // Wiring_IPv6
    size_t n = 0;
    for (int i = 0; i < 4; i++)
   d5714:	42bd      	cmp	r5, r7
    {
        if (n)
            n += p.print('.');
        n += p.print((*this)[i], DEC);
   d5716:	4404      	add	r4, r0
#else
#pragma message "HAL_USE_INET_HAL_POSIX is required for IPv6 support in IPAddress::printTo()"
#endif // HAL_USE_INET_HAL_POSIX
#endif // Wiring_IPv6
    size_t n = 0;
    for (int i = 0; i < 4; i++)
   d5718:	d1f0      	bne.n	d56fc <_ZNK9IPAddress7printToER5Print+0x40>
    {
        if (n)
            n += p.print('.');
        n += p.print((*this)[i], DEC);
   d571a:	4620      	mov	r0, r4
    }
    return n;
}
   d571c:	b00d      	add	sp, #52	; 0x34
   d571e:	bdf0      	pop	{r4, r5, r6, r7, pc}

000d5720 <_ZN9IPAddressC1Ev>:

#if HAL_USE_INET_HAL_POSIX
#include <arpa/inet.h>
#endif // HAL_USE_INET_HAL_POSIX

IPAddress::IPAddress()
   d5720:	b510      	push	{r4, lr}
   d5722:	4b05      	ldr	r3, [pc, #20]	; (d5738 <_ZN9IPAddressC1Ev+0x18>)
   d5724:	4604      	mov	r4, r0
        return address;
    }

    virtual size_t printTo(Print& p) const;

    void clear() { memset(&address, 0, sizeof (address)); }
   d5726:	2211      	movs	r2, #17
   d5728:	f840 3b04 	str.w	r3, [r0], #4
   d572c:	2100      	movs	r1, #0
   d572e:	f000 fd58 	bl	d61e2 <memset>
{
    clear();
}
   d5732:	4620      	mov	r0, r4
   d5734:	bd10      	pop	{r4, pc}
   d5736:	bf00      	nop
   d5738:	000d63e4 	.word	0x000d63e4

000d573c <_ZN9IPAddressC1ERK16_HAL_IPAddress_t>:

IPAddress::IPAddress(const HAL_IPAddress& address)
   d573c:	4603      	mov	r3, r0
   d573e:	4a07      	ldr	r2, [pc, #28]	; (d575c <_ZN9IPAddressC1ERK16_HAL_IPAddress_t+0x20>)
   d5740:	b510      	push	{r4, lr}
   d5742:	f843 2b04 	str.w	r2, [r3], #4
{
    memcpy(&this->address, &address, sizeof(address));
   d5746:	f101 0210 	add.w	r2, r1, #16
   d574a:	f851 4b04 	ldr.w	r4, [r1], #4
   d574e:	f843 4b04 	str.w	r4, [r3], #4
   d5752:	4291      	cmp	r1, r2
   d5754:	d1f9      	bne.n	d574a <_ZN9IPAddressC1ERK16_HAL_IPAddress_t+0xe>
   d5756:	780a      	ldrb	r2, [r1, #0]
   d5758:	701a      	strb	r2, [r3, #0]
}
   d575a:	bd10      	pop	{r4, pc}
   d575c:	000d63e4 	.word	0x000d63e4

000d5760 <_ZN9IPAddress8set_ipv4Ehhhh>:
    return address.ipv4!=0;
#endif
}

void IPAddress::set_ipv4(uint8_t b0, uint8_t b1, uint8_t b2, uint8_t b3)
{
   d5760:	b510      	push	{r4, lr}
    address.ipv4 = b0<<24 | b1 << 16 | b2 << 8 | b3;
   d5762:	f89d 4008 	ldrb.w	r4, [sp, #8]
   d5766:	ea44 2303 	orr.w	r3, r4, r3, lsl #8
   d576a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   d576e:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
        return &address;
    }

    inline void setVersion(uint8_t version) {
#if HAL_IPv6
        address.v = version;
   d5772:	2304      	movs	r3, #4
   d5774:	6041      	str	r1, [r0, #4]
   d5776:	7503      	strb	r3, [r0, #20]
   d5778:	bd10      	pop	{r4, pc}

000d577a <_ZN9IPAddressaSEPKh>:
    setVersion(4);
}

IPAddress& IPAddress::operator=(const uint8_t* address)
{
   d577a:	b537      	push	{r0, r1, r2, r4, r5, lr}
    set_ipv4(address[0], address[1], address[2], address[3]);
   d577c:	780d      	ldrb	r5, [r1, #0]
   d577e:	788b      	ldrb	r3, [r1, #2]
   d5780:	784a      	ldrb	r2, [r1, #1]
   d5782:	78c9      	ldrb	r1, [r1, #3]
   d5784:	9100      	str	r1, [sp, #0]
   d5786:	4629      	mov	r1, r5
   d5788:	f7ff ffea 	bl	d5760 <_ZN9IPAddress8set_ipv4Ehhhh>
    return *this;
}
   d578c:	b003      	add	sp, #12
   d578e:	bd30      	pop	{r4, r5, pc}

000d5790 <_ZN9USBSerial14blockOnOverrunEb>:
  HAL_USB_USART_Flush_Data(_serial);
}

void USBSerial::blockOnOverrun(bool block)
{
  _blocking = block;
   d5790:	7441      	strb	r1, [r0, #17]
   d5792:	4770      	bx	lr

000d5794 <_ZN9USBSerialD1Ev>:
#include "usb_hal.h"
#include "system_task.h"
#include "spark_wiring_startup.h"
#include "concurrent_hal.h"

class USBSerial : public Stream
   d5794:	4770      	bx	lr

000d5796 <_ZN9USBSerial4readEv>:
}


// Read data from buffer
int USBSerial::read()
{
   d5796:	b508      	push	{r3, lr}
	return std::max(-1, (int)HAL_USB_USART_Receive_Data(_serial, false));
   d5798:	2100      	movs	r1, #0
   d579a:	7c00      	ldrb	r0, [r0, #16]
   d579c:	f7ff fd22 	bl	d51e4 <HAL_USB_USART_Receive_Data>
}
   d57a0:	ea30 0020 	bics.w	r0, r0, r0, asr #32
   d57a4:	bf28      	it	cs
   d57a6:	f04f 30ff 	movcs.w	r0, #4294967295
   d57aa:	bd08      	pop	{r3, pc}

000d57ac <_ZN9USBSerial4peekEv>:
{
  _blocking = block;
}

int USBSerial::peek()
{
   d57ac:	b508      	push	{r3, lr}
	return std::max(-1, (int)HAL_USB_USART_Receive_Data(_serial, true));
   d57ae:	2101      	movs	r1, #1
   d57b0:	7c00      	ldrb	r0, [r0, #16]
   d57b2:	f7ff fd17 	bl	d51e4 <HAL_USB_USART_Receive_Data>
}
   d57b6:	ea30 0020 	bics.w	r0, r0, r0, asr #32
   d57ba:	bf28      	it	cs
   d57bc:	f04f 30ff 	movcs.w	r0, #4294967295
   d57c0:	bd08      	pop	{r3, pc}

000d57c2 <_ZN9USBSerial17availableForWriteEv>:
{
	return std::max(-1, (int)HAL_USB_USART_Receive_Data(_serial, false));
}

int USBSerial::availableForWrite()
{
   d57c2:	b508      	push	{r3, lr}
  return std::max(0, (int)HAL_USB_USART_Available_Data_For_Write(_serial));
   d57c4:	7c00      	ldrb	r0, [r0, #16]
   d57c6:	f7ff fd05 	bl	d51d4 <HAL_USB_USART_Available_Data_For_Write>
}
   d57ca:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   d57ce:	bd08      	pop	{r3, pc}

000d57d0 <_ZN9USBSerial9availableEv>:

int USBSerial::available()
{
   d57d0:	b508      	push	{r3, lr}
	return std::max(0, (int)HAL_USB_USART_Available_Data(_serial));
   d57d2:	7c00      	ldrb	r0, [r0, #16]
   d57d4:	f7ff fcf6 	bl	d51c4 <HAL_USB_USART_Available_Data>
}
   d57d8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   d57dc:	bd08      	pop	{r3, pc}

000d57de <_ZN9USBSerial5flushEv>:
  return 0;
}

void USBSerial::flush()
{
  HAL_USB_USART_Flush_Data(_serial);
   d57de:	7c00      	ldrb	r0, [r0, #16]
   d57e0:	f7ff bd10 	b.w	d5204 <HAL_USB_USART_Flush_Data>

000d57e4 <_ZN9USBSerialD0Ev>:
   d57e4:	b510      	push	{r4, lr}
   d57e6:	2114      	movs	r1, #20
   d57e8:	4604      	mov	r4, r0
   d57ea:	f000 fb85 	bl	d5ef8 <_ZdlPvj>
   d57ee:	4620      	mov	r0, r4
   d57f0:	bd10      	pop	{r4, pc}

000d57f2 <_ZN9USBSerial5writeEh>:
{
	return std::max(0, (int)HAL_USB_USART_Available_Data(_serial));
}

size_t USBSerial::write(uint8_t byte)
{
   d57f2:	b538      	push	{r3, r4, r5, lr}
   d57f4:	4604      	mov	r4, r0
  if (HAL_USB_USART_Available_Data_For_Write(_serial) > 0 || _blocking) {
   d57f6:	7c00      	ldrb	r0, [r0, #16]
{
	return std::max(0, (int)HAL_USB_USART_Available_Data(_serial));
}

size_t USBSerial::write(uint8_t byte)
{
   d57f8:	460d      	mov	r5, r1
  if (HAL_USB_USART_Available_Data_For_Write(_serial) > 0 || _blocking) {
   d57fa:	f7ff fceb 	bl	d51d4 <HAL_USB_USART_Available_Data_For_Write>
   d57fe:	2800      	cmp	r0, #0
   d5800:	dc01      	bgt.n	d5806 <_ZN9USBSerial5writeEh+0x14>
   d5802:	7c60      	ldrb	r0, [r4, #17]
   d5804:	b128      	cbz	r0, d5812 <_ZN9USBSerial5writeEh+0x20>
    return std::max(0, (int)HAL_USB_USART_Send_Data(_serial, byte));
   d5806:	4629      	mov	r1, r5
   d5808:	7c20      	ldrb	r0, [r4, #16]
   d580a:	f7ff fcf3 	bl	d51f4 <HAL_USB_USART_Send_Data>
   d580e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
  }
  return 0;
}
   d5812:	bd38      	pop	{r3, r4, r5, pc}

000d5814 <_ZN9USBSerialC1E20HAL_USB_USART_SerialRK20HAL_USB_USART_Config>:

  HAL_USB_USART_Config conf = acquireSerialBuffer();
  HAL_USB_USART_Init(_serial, &conf);
}

USBSerial::USBSerial(HAL_USB_USART_Serial serial, const HAL_USB_USART_Config& conf)
   d5814:	b510      	push	{r4, lr}
   d5816:	4604      	mov	r4, r0
  protected:
    void setWriteError(int err = 1) { write_error = err; }
    size_t printf_impl(bool newline, const char* format, ...);

  public:
    Print() : write_error(0) {}
   d5818:	2300      	movs	r3, #0
   d581a:	6063      	str	r3, [r4, #4]
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
   d581c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   d5820:	60a3      	str	r3, [r4, #8]
   d5822:	4b05      	ldr	r3, [pc, #20]	; (d5838 <_ZN9USBSerialC1E20HAL_USB_USART_SerialRK20HAL_USB_USART_Config+0x24>)
   d5824:	6023      	str	r3, [r4, #0]
{
  _serial = serial;
  _blocking = true;
   d5826:	2301      	movs	r3, #1

  HAL_USB_USART_Config conf = acquireSerialBuffer();
  HAL_USB_USART_Init(_serial, &conf);
}

USBSerial::USBSerial(HAL_USB_USART_Serial serial, const HAL_USB_USART_Config& conf)
   d5828:	4608      	mov	r0, r1
{
  _serial = serial;
   d582a:	7421      	strb	r1, [r4, #16]
  _blocking = true;
   d582c:	7463      	strb	r3, [r4, #17]

  HAL_USB_USART_Init(_serial, &conf);
   d582e:	4611      	mov	r1, r2
   d5830:	f7ff fcb8 	bl	d51a4 <HAL_USB_USART_Init>
}
   d5834:	4620      	mov	r0, r4
   d5836:	bd10      	pop	{r4, pc}
   d5838:	000d63f8 	.word	0x000d63f8

000d583c <_ZN9USBSerial5beginEl>:
// Public methods
//

void USBSerial::begin(long speed)
{
    HAL_USB_USART_Begin(_serial, speed, NULL);
   d583c:	2200      	movs	r2, #0
   d583e:	7c00      	ldrb	r0, [r0, #16]
   d5840:	f7ff bcb8 	b.w	d51b4 <HAL_USB_USART_Begin>

000d5844 <_ZN9USBSerial9isEnabledEv>:
USBSerial::operator bool() {
  return isEnabled();
}

bool USBSerial::isEnabled() {
  return HAL_USB_USART_Is_Enabled(_serial);
   d5844:	7c00      	ldrb	r0, [r0, #16]
   d5846:	f7ff bce5 	b.w	d5214 <HAL_USB_USART_Is_Enabled>

000d584a <_ZN9USBSerialcvbEv>:
{
	return std::max(-1, (int)HAL_USB_USART_Receive_Data(_serial, true));
}

USBSerial::operator bool() {
  return isEnabled();
   d584a:	f7ff bffb 	b.w	d5844 <_ZN9USBSerial9isEnabledEv>

000d584e <_Z19acquireSerialBufferv>:

// Preinstantiate Objects //////////////////////////////////////////////////////
#ifdef SPARK_USB_SERIAL

HAL_USB_USART_Config __attribute__((weak)) acquireSerialBuffer()
{
   d584e:	b510      	push	{r4, lr}
  HAL_USB_USART_Config conf = {0};
   d5850:	2214      	movs	r2, #20

// Preinstantiate Objects //////////////////////////////////////////////////////
#ifdef SPARK_USB_SERIAL

HAL_USB_USART_Config __attribute__((weak)) acquireSerialBuffer()
{
   d5852:	4604      	mov	r4, r0
  HAL_USB_USART_Config conf = {0};
   d5854:	2100      	movs	r1, #0
   d5856:	f000 fcc4 	bl	d61e2 <memset>
  conf.rx_buffer_size = USB_RX_BUFFER_SIZE;
  conf.tx_buffer_size = USB_TX_BUFFER_SIZE;
#endif

  return conf;
}
   d585a:	4620      	mov	r0, r4
   d585c:	bd10      	pop	{r4, pc}
	...

000d5860 <_Z16_fetch_usbserialv>:

USBSerial& _fetch_usbserial()
{
   d5860:	b530      	push	{r4, r5, lr}
  HAL_USB_USART_Config conf = acquireSerialBuffer();
	static USBSerial _usbserial(HAL_USB_USART_SERIAL, conf);
   d5862:	4d0e      	ldr	r5, [pc, #56]	; (d589c <_Z16_fetch_usbserialv+0x3c>)

  return conf;
}

USBSerial& _fetch_usbserial()
{
   d5864:	b087      	sub	sp, #28
  HAL_USB_USART_Config conf = acquireSerialBuffer();
   d5866:	a801      	add	r0, sp, #4
   d5868:	f7ff fff1 	bl	d584e <_Z19acquireSerialBufferv>
	static USBSerial _usbserial(HAL_USB_USART_SERIAL, conf);
   d586c:	6829      	ldr	r1, [r5, #0]
   d586e:	f011 0401 	ands.w	r4, r1, #1
   d5872:	d110      	bne.n	d5896 <_Z16_fetch_usbserialv+0x36>
   d5874:	4628      	mov	r0, r5
   d5876:	f7fe fc12 	bl	d409e <__cxa_guard_acquire>
   d587a:	b160      	cbz	r0, d5896 <_Z16_fetch_usbserialv+0x36>
   d587c:	aa01      	add	r2, sp, #4
   d587e:	4621      	mov	r1, r4
   d5880:	4807      	ldr	r0, [pc, #28]	; (d58a0 <_Z16_fetch_usbserialv+0x40>)
   d5882:	f7ff ffc7 	bl	d5814 <_ZN9USBSerialC1E20HAL_USB_USART_SerialRK20HAL_USB_USART_Config>
   d5886:	4628      	mov	r0, r5
   d5888:	f7fe fc0e 	bl	d40a8 <__cxa_guard_release>
   d588c:	4a05      	ldr	r2, [pc, #20]	; (d58a4 <_Z16_fetch_usbserialv+0x44>)
   d588e:	4906      	ldr	r1, [pc, #24]	; (d58a8 <_Z16_fetch_usbserialv+0x48>)
   d5890:	4803      	ldr	r0, [pc, #12]	; (d58a0 <_Z16_fetch_usbserialv+0x40>)
   d5892:	f000 fb23 	bl	d5edc <__aeabi_atexit>
	return _usbserial;
}
   d5896:	4802      	ldr	r0, [pc, #8]	; (d58a0 <_Z16_fetch_usbserialv+0x40>)
   d5898:	b007      	add	sp, #28
   d589a:	bd30      	pop	{r4, r5, pc}
   d589c:	2003e414 	.word	0x2003e414
   d58a0:	2003e418 	.word	0x2003e418
   d58a4:	2003e38c 	.word	0x2003e38c
   d58a8:	000d5795 	.word	0x000d5795

000d58ac <_ZN11USARTSerialD1Ev>:
private:
  HAL_USART_Serial _serial;
  bool _blocking;
public:
  USARTSerial(HAL_USART_Serial serial, Ring_Buffer *rx_buffer, Ring_Buffer *tx_buffer);
  virtual ~USARTSerial() {};
   d58ac:	4770      	bx	lr

000d58ae <_ZN11USARTSerial14blockOnOverrunEb>:
    HAL_USART_Half_Duplex(_serial, Enable);
}

void USARTSerial::blockOnOverrun(bool block)
{
  _blocking = block;
   d58ae:	7441      	strb	r1, [r0, #17]
   d58b0:	4770      	bx	lr

000d58b2 <_ZN11USARTSerial17availableForWriteEv>:
}


int USARTSerial::availableForWrite(void)
{
   d58b2:	b508      	push	{r3, lr}
  return std::max(0, (int)HAL_USART_Available_Data_For_Write(_serial));
   d58b4:	7c00      	ldrb	r0, [r0, #16]
   d58b6:	f7ff fc35 	bl	d5124 <HAL_USART_Available_Data_For_Write>
}
   d58ba:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   d58be:	bd08      	pop	{r3, pc}

000d58c0 <_ZN11USARTSerial9availableEv>:

int USARTSerial::available(void)
{
   d58c0:	b508      	push	{r3, lr}
  return std::max(0, (int)HAL_USART_Available_Data(_serial));
   d58c2:	7c00      	ldrb	r0, [r0, #16]
   d58c4:	f7ff fc06 	bl	d50d4 <HAL_USART_Available_Data>
}
   d58c8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   d58cc:	bd08      	pop	{r3, pc}

000d58ce <_ZN11USARTSerial4peekEv>:

int USARTSerial::peek(void)
{
   d58ce:	b508      	push	{r3, lr}
  return std::max(-1, (int)HAL_USART_Peek_Data(_serial));
   d58d0:	7c00      	ldrb	r0, [r0, #16]
   d58d2:	f7ff fc0f 	bl	d50f4 <HAL_USART_Peek_Data>
}
   d58d6:	ea30 0020 	bics.w	r0, r0, r0, asr #32
   d58da:	bf28      	it	cs
   d58dc:	f04f 30ff 	movcs.w	r0, #4294967295
   d58e0:	bd08      	pop	{r3, pc}

000d58e2 <_ZN11USARTSerial4readEv>:

int USARTSerial::read(void)
{
   d58e2:	b508      	push	{r3, lr}
  return std::max(-1, (int)HAL_USART_Read_Data(_serial));
   d58e4:	7c00      	ldrb	r0, [r0, #16]
   d58e6:	f7ff fbfd 	bl	d50e4 <HAL_USART_Read_Data>
}
   d58ea:	ea30 0020 	bics.w	r0, r0, r0, asr #32
   d58ee:	bf28      	it	cs
   d58f0:	f04f 30ff 	movcs.w	r0, #4294967295
   d58f4:	bd08      	pop	{r3, pc}

000d58f6 <_ZN11USARTSerial5flushEv>:

void USARTSerial::flush()
{
  HAL_USART_Flush_Data(_serial);
   d58f6:	7c00      	ldrb	r0, [r0, #16]
   d58f8:	f7ff bc04 	b.w	d5104 <HAL_USART_Flush_Data>

000d58fc <_ZN11USARTSerialD0Ev>:
   d58fc:	b510      	push	{r4, lr}
   d58fe:	2114      	movs	r1, #20
   d5900:	4604      	mov	r4, r0
   d5902:	f000 faf9 	bl	d5ef8 <_ZdlPvj>
   d5906:	4620      	mov	r0, r4
   d5908:	bd10      	pop	{r4, pc}

000d590a <_ZN11USARTSerial5writeEh>:
}

size_t USARTSerial::write(uint8_t c)
{
   d590a:	b570      	push	{r4, r5, r6, lr}
  // attempt a write if blocking, or for non-blocking if there is room.
  if (_blocking || HAL_USART_Available_Data_For_Write(_serial) > 0) {
   d590c:	7c45      	ldrb	r5, [r0, #17]
{
  HAL_USART_Flush_Data(_serial);
}

size_t USARTSerial::write(uint8_t c)
{
   d590e:	4604      	mov	r4, r0
   d5910:	460e      	mov	r6, r1
  // attempt a write if blocking, or for non-blocking if there is room.
  if (_blocking || HAL_USART_Available_Data_For_Write(_serial) > 0) {
   d5912:	b925      	cbnz	r5, d591e <_ZN11USARTSerial5writeEh+0x14>
   d5914:	7c00      	ldrb	r0, [r0, #16]
   d5916:	f7ff fc05 	bl	d5124 <HAL_USART_Available_Data_For_Write>
   d591a:	2800      	cmp	r0, #0
   d591c:	dd05      	ble.n	d592a <_ZN11USARTSerial5writeEh+0x20>
    // the HAL always blocks.
	  return HAL_USART_Write_Data(_serial, c);
   d591e:	4631      	mov	r1, r6
   d5920:	7c20      	ldrb	r0, [r4, #16]
  }
  return 0;
}
   d5922:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
size_t USARTSerial::write(uint8_t c)
{
  // attempt a write if blocking, or for non-blocking if there is room.
  if (_blocking || HAL_USART_Available_Data_For_Write(_serial) > 0) {
    // the HAL always blocks.
	  return HAL_USART_Write_Data(_serial, c);
   d5926:	f7ff bbcd 	b.w	d50c4 <HAL_USART_Write_Data>
  }
  return 0;
}
   d592a:	4628      	mov	r0, r5
   d592c:	bd70      	pop	{r4, r5, r6, pc}
	...

000d5930 <_ZN11USARTSerialC1E16HAL_USART_SerialP11Ring_BufferS2_>:
#include "spark_wiring_constants.h"
#include "module_info.h"

// Constructors ////////////////////////////////////////////////////////////////

USARTSerial::USARTSerial(HAL_USART_Serial serial, Ring_Buffer *rx_buffer, Ring_Buffer *tx_buffer)
   d5930:	b510      	push	{r4, lr}
   d5932:	4604      	mov	r4, r0
   d5934:	4608      	mov	r0, r1
   d5936:	4611      	mov	r1, r2
   d5938:	2200      	movs	r2, #0
   d593a:	6062      	str	r2, [r4, #4]
   d593c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   d5940:	60a2      	str	r2, [r4, #8]
   d5942:	4a05      	ldr	r2, [pc, #20]	; (d5958 <_ZN11USARTSerialC1E16HAL_USART_SerialP11Ring_BufferS2_+0x28>)
   d5944:	6022      	str	r2, [r4, #0]
{
  _serial = serial;
  // Default is blocking mode
  _blocking = true;
   d5946:	2201      	movs	r2, #1

// Constructors ////////////////////////////////////////////////////////////////

USARTSerial::USARTSerial(HAL_USART_Serial serial, Ring_Buffer *rx_buffer, Ring_Buffer *tx_buffer)
{
  _serial = serial;
   d5948:	7420      	strb	r0, [r4, #16]
  // Default is blocking mode
  _blocking = true;
   d594a:	7462      	strb	r2, [r4, #17]
  HAL_USART_Init(serial, rx_buffer, tx_buffer);
   d594c:	461a      	mov	r2, r3
   d594e:	f7ff fbb1 	bl	d50b4 <HAL_USART_Init>
}
   d5952:	4620      	mov	r0, r4
   d5954:	bd10      	pop	{r4, pc}
   d5956:	bf00      	nop
   d5958:	000d6428 	.word	0x000d6428

000d595c <_ZN11USARTSerial9isEnabledEv>:
USARTSerial::operator bool() {
  return true;
}

bool USARTSerial::isEnabled() {
  return HAL_USART_Is_Enabled(_serial);
   d595c:	7c00      	ldrb	r0, [r0, #16]
   d595e:	f7ff bbd9 	b.w	d5114 <HAL_USART_Is_Enabled>
	...

000d5964 <_Z22__fetch_global_Serial1v>:
static Ring_Buffer* serial1_rx_buffer = NULL;
static Ring_Buffer* serial1_tx_buffer = NULL;
#endif

USARTSerial& __fetch_global_Serial1()
{
   d5964:	b538      	push	{r3, r4, r5, lr}
#if ((MODULE_FUNCTION == MOD_FUNC_USER_PART) || (MODULE_FUNCTION == MOD_FUNC_MONO_FIRMWARE))
	static USARTSerial serial1(HAL_USART_SERIAL1, &serial1_rx_buffer, &serial1_tx_buffer);
   d5966:	4d0c      	ldr	r5, [pc, #48]	; (d5998 <_Z22__fetch_global_Serial1v+0x34>)
   d5968:	6829      	ldr	r1, [r5, #0]
   d596a:	f011 0401 	ands.w	r4, r1, #1
   d596e:	d111      	bne.n	d5994 <_Z22__fetch_global_Serial1v+0x30>
   d5970:	4628      	mov	r0, r5
   d5972:	f7fe fb94 	bl	d409e <__cxa_guard_acquire>
   d5976:	b168      	cbz	r0, d5994 <_Z22__fetch_global_Serial1v+0x30>
   d5978:	4a08      	ldr	r2, [pc, #32]	; (d599c <_Z22__fetch_global_Serial1v+0x38>)
   d597a:	4b09      	ldr	r3, [pc, #36]	; (d59a0 <_Z22__fetch_global_Serial1v+0x3c>)
   d597c:	4809      	ldr	r0, [pc, #36]	; (d59a4 <_Z22__fetch_global_Serial1v+0x40>)
   d597e:	4621      	mov	r1, r4
   d5980:	f7ff ffd6 	bl	d5930 <_ZN11USARTSerialC1E16HAL_USART_SerialP11Ring_BufferS2_>
   d5984:	4628      	mov	r0, r5
   d5986:	f7fe fb8f 	bl	d40a8 <__cxa_guard_release>
   d598a:	4a07      	ldr	r2, [pc, #28]	; (d59a8 <_Z22__fetch_global_Serial1v+0x44>)
   d598c:	4907      	ldr	r1, [pc, #28]	; (d59ac <_Z22__fetch_global_Serial1v+0x48>)
   d598e:	4805      	ldr	r0, [pc, #20]	; (d59a4 <_Z22__fetch_global_Serial1v+0x40>)
   d5990:	f000 faa4 	bl	d5edc <__aeabi_atexit>
    serial1_tx_buffer = new Ring_Buffer();
  }
  static USARTSerial serial1(HAL_USART_SERIAL1, serial1_rx_buffer, serial1_tx_buffer);
#endif
	return serial1;
}
   d5994:	4803      	ldr	r0, [pc, #12]	; (d59a4 <_Z22__fetch_global_Serial1v+0x40>)
   d5996:	bd38      	pop	{r3, r4, r5, pc}
   d5998:	2003e4c4 	.word	0x2003e4c4
   d599c:	2003e4c8 	.word	0x2003e4c8
   d59a0:	2003e440 	.word	0x2003e440
   d59a4:	2003e42c 	.word	0x2003e42c
   d59a8:	2003e38c 	.word	0x2003e38c
   d59ac:	000d58ad 	.word	0x000d58ad

000d59b0 <_ZN7TwoWireD1Ev>:
private:
  HAL_I2C_Interface _i2c;

public:
  TwoWire(HAL_I2C_Interface i2c, const HAL_I2C_Config& config);
  virtual ~TwoWire() {};
   d59b0:	4770      	bx	lr

000d59b2 <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
   d59b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   d59b4:	4606      	mov	r6, r0
   d59b6:	4615      	mov	r5, r2
   d59b8:	460c      	mov	r4, r1
   d59ba:	188f      	adds	r7, r1, r2
  // in master/slave transmitter mode
  for(size_t i = 0; i < quantity; ++i)
   d59bc:	42bc      	cmp	r4, r7
   d59be:	d006      	beq.n	d59ce <_ZN7TwoWire5writeEPKhj+0x1c>
  {
    write(data[i]);
   d59c0:	6833      	ldr	r3, [r6, #0]
   d59c2:	f814 1b01 	ldrb.w	r1, [r4], #1
   d59c6:	689b      	ldr	r3, [r3, #8]
   d59c8:	4630      	mov	r0, r6
   d59ca:	4798      	blx	r3
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
  // in master/slave transmitter mode
  for(size_t i = 0; i < quantity; ++i)
   d59cc:	e7f6      	b.n	d59bc <_ZN7TwoWire5writeEPKhj+0xa>
  {
    write(data[i]);
  }

  return quantity;
}
   d59ce:	4628      	mov	r0, r5
   d59d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000d59d2 <_ZN7TwoWire5writeEh>:
// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
  return HAL_I2C_Write_Data(_i2c, data, NULL);
   d59d2:	2200      	movs	r2, #0
   d59d4:	7c00      	ldrb	r0, [r0, #16]
   d59d6:	f7ff bbad 	b.w	d5134 <HAL_I2C_Write_Data>

000d59da <_ZN7TwoWire9availableEv>:
// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
  return HAL_I2C_Available_Data(_i2c, NULL);
   d59da:	2100      	movs	r1, #0
   d59dc:	7c00      	ldrb	r0, [r0, #16]
   d59de:	f7ff bbb1 	b.w	d5144 <HAL_I2C_Available_Data>

000d59e2 <_ZN7TwoWire4readEv>:
// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
  return HAL_I2C_Read_Data(_i2c, NULL);
   d59e2:	2100      	movs	r1, #0
   d59e4:	7c00      	ldrb	r0, [r0, #16]
   d59e6:	f7ff bbb5 	b.w	d5154 <HAL_I2C_Read_Data>

000d59ea <_ZN7TwoWire4peekEv>:
// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
  return HAL_I2C_Peek_Data(_i2c, NULL);
   d59ea:	2100      	movs	r1, #0
   d59ec:	7c00      	ldrb	r0, [r0, #16]
   d59ee:	f7ff bbb9 	b.w	d5164 <HAL_I2C_Peek_Data>

000d59f2 <_ZN7TwoWire5flushEv>:
}

void TwoWire::flush(void)
{
  HAL_I2C_Flush_Data(_i2c, NULL);
   d59f2:	2100      	movs	r1, #0
   d59f4:	7c00      	ldrb	r0, [r0, #16]
   d59f6:	f7ff bbbd 	b.w	d5174 <HAL_I2C_Flush_Data>

000d59fa <_ZN7TwoWireD0Ev>:
   d59fa:	b510      	push	{r4, lr}
   d59fc:	2114      	movs	r1, #20
   d59fe:	4604      	mov	r4, r0
   d5a00:	f000 fa7a 	bl	d5ef8 <_ZdlPvj>
   d5a04:	4620      	mov	r0, r4
   d5a06:	bd10      	pop	{r4, pc}

000d5a08 <_ZN7TwoWireC1E17HAL_I2C_InterfaceRK14HAL_I2C_Config>:
#include "i2c_hal.h"
#include "spark_wiring_thread.h"

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire(HAL_I2C_Interface i2c, const HAL_I2C_Config& conf)
   d5a08:	b510      	push	{r4, lr}
   d5a0a:	4604      	mov	r4, r0
   d5a0c:	2300      	movs	r3, #0
   d5a0e:	6063      	str	r3, [r4, #4]
   d5a10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   d5a14:	60a3      	str	r3, [r4, #8]
   d5a16:	4b04      	ldr	r3, [pc, #16]	; (d5a28 <_ZN7TwoWireC1E17HAL_I2C_InterfaceRK14HAL_I2C_Config+0x20>)
{
  _i2c = i2c;
   d5a18:	7421      	strb	r1, [r4, #16]
#include "i2c_hal.h"
#include "spark_wiring_thread.h"

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire(HAL_I2C_Interface i2c, const HAL_I2C_Config& conf)
   d5a1a:	4608      	mov	r0, r1
   d5a1c:	6023      	str	r3, [r4, #0]
{
  _i2c = i2c;
  HAL_I2C_Init(_i2c, &conf);
   d5a1e:	4611      	mov	r1, r2
   d5a20:	f7ff fbb8 	bl	d5194 <HAL_I2C_Init>
}
   d5a24:	4620      	mov	r0, r4
   d5a26:	bd10      	pop	{r4, pc}
   d5a28:	000d6458 	.word	0x000d6458

000d5a2c <_ZN7TwoWire9isEnabledEv>:
  HAL_I2C_Set_Callback_On_Request(_i2c, function, NULL);
}

bool TwoWire::isEnabled()
{
  return HAL_I2C_Is_Enabled(_i2c, NULL);
   d5a2c:	2100      	movs	r1, #0
   d5a2e:	7c00      	ldrb	r0, [r0, #16]
   d5a30:	f7ff bba8 	b.w	d5184 <HAL_I2C_Is_Enabled>

000d5a34 <_ZN5spark9MeshClass9listeningEv>:
    uint16_t getListenTimeout(void) {
        return network_get_listen_timeout(*this, 0, NULL);
    }

    bool listening(void) {
        return network_listening(*this, 0, NULL);
   d5a34:	2200      	movs	r2, #0
   d5a36:	4611      	mov	r1, r2
   d5a38:	6840      	ldr	r0, [r0, #4]
   d5a3a:	f7ff bc4f 	b.w	d52dc <network_listening>

000d5a3e <_ZN5spark9MeshClass16getListenTimeoutEv>:
    void setListenTimeout(uint16_t timeout) {
        network_set_listen_timeout(*this, timeout, NULL);
    }

    uint16_t getListenTimeout(void) {
        return network_get_listen_timeout(*this, 0, NULL);
   d5a3e:	2200      	movs	r2, #0
   d5a40:	4611      	mov	r1, r2
   d5a42:	6840      	ldr	r0, [r0, #4]
   d5a44:	f7ff bc5a 	b.w	d52fc <network_get_listen_timeout>

000d5a48 <_ZN5spark9MeshClass16setListenTimeoutEt>:
    void listen(bool begin=true) {
        network_listen(*this, begin ? 0 : 1, NULL);
    }

    void setListenTimeout(uint16_t timeout) {
        network_set_listen_timeout(*this, timeout, NULL);
   d5a48:	2200      	movs	r2, #0
   d5a4a:	6840      	ldr	r0, [r0, #4]
   d5a4c:	f7ff bc4e 	b.w	d52ec <network_set_listen_timeout>

000d5a50 <_ZN5spark9MeshClass6listenEb>:
    void disconnect() {
        network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, NULL);
    }

    void listen(bool begin=true) {
        network_listen(*this, begin ? 0 : 1, NULL);
   d5a50:	2200      	movs	r2, #0
   d5a52:	f081 0101 	eor.w	r1, r1, #1
   d5a56:	6840      	ldr	r0, [r0, #4]
   d5a58:	f7ff bc38 	b.w	d52cc <network_listen>

000d5a5c <_ZN5spark9MeshClass3offEv>:
    void on() {
        network_on(*this, 0, 0, NULL);
    }

    void off() {
        network_off(*this, 1, 0, NULL);
   d5a5c:	2300      	movs	r3, #0
   d5a5e:	461a      	mov	r2, r3
   d5a60:	2101      	movs	r1, #1
   d5a62:	6840      	ldr	r0, [r0, #4]
   d5a64:	f7ff bc2a 	b.w	d52bc <network_off>

000d5a68 <_ZN5spark9MeshClass2onEv>:
    MeshClass() :
            NetworkClass(NETWORK_INTERFACE_MESH) {
    }

    void on() {
        network_on(*this, 0, 0, NULL);
   d5a68:	2300      	movs	r3, #0
   d5a6a:	461a      	mov	r2, r3
   d5a6c:	4619      	mov	r1, r3
   d5a6e:	6840      	ldr	r0, [r0, #4]
   d5a70:	f7ff bc1c 	b.w	d52ac <network_on>

000d5a74 <_ZN5spark9MeshClass5readyEv>:
    bool listening(void) {
        return network_listening(*this, 0, NULL);
    }

    bool ready() {
        return network_ready(*this, 0,  NULL);
   d5a74:	2200      	movs	r2, #0
   d5a76:	4611      	mov	r1, r2
   d5a78:	6840      	ldr	r0, [r0, #4]
   d5a7a:	f7ff bc0f 	b.w	d529c <network_ready>

000d5a7e <_ZN5spark9MeshClass10connectingEv>:
    void connect(unsigned flags=0) {
        network_connect(*this, flags, 0, NULL);
    }

    bool connecting(void) {
        return network_connecting(*this, 0, NULL);
   d5a7e:	2200      	movs	r2, #0
   d5a80:	4611      	mov	r1, r2
   d5a82:	6840      	ldr	r0, [r0, #4]
   d5a84:	f7ff bbfa 	b.w	d527c <network_connecting>

000d5a88 <_ZN5spark9MeshClass10disconnectEv>:
    }

    void disconnect() {
        network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, NULL);
   d5a88:	2200      	movs	r2, #0
   d5a8a:	2102      	movs	r1, #2
   d5a8c:	6840      	ldr	r0, [r0, #4]
   d5a8e:	f7ff bbfd 	b.w	d528c <network_disconnect>

000d5a92 <_ZN5spark9MeshClass7connectEj>:
    void off() {
        network_off(*this, 1, 0, NULL);
    }

    void connect(unsigned flags=0) {
        network_connect(*this, flags, 0, NULL);
   d5a92:	2300      	movs	r3, #0
   d5a94:	461a      	mov	r2, r3
   d5a96:	6840      	ldr	r0, [r0, #4]
   d5a98:	f7ff bbe8 	b.w	d526c <network_connect>

000d5a9c <_ZNKSt14default_deleteIN6Thread4DataEEclEPS1_.isra.6>:
	       enable_if<is_convertible<_Up*, _Tp*>::value>::type>
        default_delete(const default_delete<_Up>&) noexcept { }

      /// Calls @c delete @p __ptr
      void
      operator()(_Tp* __ptr) const
   d5a9c:	b538      	push	{r3, r4, r5, lr}
      {
	static_assert(!is_void<_Tp>::value,
		      "can't delete pointer to incomplete type");
	static_assert(sizeof(_Tp)>0,
		      "can't delete pointer to incomplete type");
	delete __ptr;
   d5a9e:	4605      	mov	r5, r0
   d5aa0:	b188      	cbz	r0, d5ac6 <_ZNKSt14default_deleteIN6Thread4DataEEclEPS1_.isra.6+0x2a>

      /// Destructor, invokes the deleter if the stored pointer is not null.
      ~unique_ptr() noexcept
      {
	auto& __ptr = std::get<0>(_M_t);
	if (__ptr != nullptr)
   d5aa2:	6804      	ldr	r4, [r0, #0]
   d5aa4:	b14c      	cbz	r4, d5aba <_ZNKSt14default_deleteIN6Thread4DataEEclEPS1_.isra.6+0x1e>

    ~_Function_base()
    {
      if (_M_manager)
   d5aa6:	68a3      	ldr	r3, [r4, #8]
   d5aa8:	b11b      	cbz	r3, d5ab2 <_ZNKSt14default_deleteIN6Thread4DataEEclEPS1_.isra.6+0x16>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
   d5aaa:	2203      	movs	r2, #3
   d5aac:	4621      	mov	r1, r4
   d5aae:	4620      	mov	r0, r4
   d5ab0:	4798      	blx	r3
      {
	static_assert(!is_void<_Tp>::value,
		      "can't delete pointer to incomplete type");
	static_assert(sizeof(_Tp)>0,
		      "can't delete pointer to incomplete type");
	delete __ptr;
   d5ab2:	2110      	movs	r1, #16
   d5ab4:	4620      	mov	r0, r4
   d5ab6:	f000 fa1f 	bl	d5ef8 <_ZdlPvj>
   d5aba:	4628      	mov	r0, r5
   d5abc:	2114      	movs	r1, #20
      }
   d5abe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      {
	static_assert(!is_void<_Tp>::value,
		      "can't delete pointer to incomplete type");
	static_assert(sizeof(_Tp)>0,
		      "can't delete pointer to incomplete type");
	delete __ptr;
   d5ac2:	f000 ba19 	b.w	d5ef8 <_ZdlPvj>
   d5ac6:	bd38      	pop	{r3, r4, r5, pc}

000d5ac8 <_ZNKSt14default_deleteI3UDPEclEPS0_.isra.8.constprop.13>:
   d5ac8:	b110      	cbz	r0, d5ad0 <_ZNKSt14default_deleteI3UDPEclEPS0_.isra.8.constprop.13+0x8>
   d5aca:	6803      	ldr	r3, [r0, #0]
   d5acc:	685b      	ldr	r3, [r3, #4]
   d5ace:	4718      	bx	r3
   d5ad0:	4770      	bx	lr

000d5ad2 <_ZN6ThreadD1Ev>:
    Thread(Thread&& thread)
        : d_(std::move(thread.d_))
    {
    }

    ~Thread()
   d5ad2:	b510      	push	{r4, lr}
      }

      /// Return the stored pointer.
      pointer
      get() const noexcept
      { return std::get<0>(_M_t); }
   d5ad4:	6803      	ldr	r3, [r0, #0]
   d5ad6:	4604      	mov	r4, r0
        dispose();
    }

    void dispose()
    {
        if (!isValid())
   d5ad8:	b1bb      	cbz	r3, d5b0a <_ZN6ThreadD1Ev+0x38>
        return isCurrent();
    }

    bool isCurrent() const
    {
        return isValid() && os_thread_is_current(d_->handle);
   d5ada:	6858      	ldr	r0, [r3, #4]
   d5adc:	f7ff faba 	bl	d5054 <os_thread_is_current>
   d5ae0:	b978      	cbnz	r0, d5b02 <_ZN6ThreadD1Ev+0x30>
   d5ae2:	6823      	ldr	r3, [r4, #0]

        // We shouldn't dispose of current thread
        if (isCurrent())
            return;

        if (!d_->exited) {
   d5ae4:	7c5a      	ldrb	r2, [r3, #17]
   d5ae6:	b912      	cbnz	r2, d5aee <_ZN6ThreadD1Ev+0x1c>
        d_.reset();
    }

    bool join()
    {
        return isValid() && os_thread_join(d_->handle)==0;
   d5ae8:	6858      	ldr	r0, [r3, #4]
   d5aea:	f7ff fabb 	bl	d5064 <os_thread_join>

        if (!d_->exited) {
            join();
        }

        os_thread_cleanup(d_->handle);
   d5aee:	6823      	ldr	r3, [r4, #0]
   d5af0:	6858      	ldr	r0, [r3, #4]
   d5af2:	f7ff fabf 	bl	d5074 <os_thread_cleanup>
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
   d5af6:	6820      	ldr	r0, [r4, #0]
      __a = _GLIBCXX_MOVE(__b);
   d5af8:	2300      	movs	r3, #0
   d5afa:	6023      	str	r3, [r4, #0]
      void
      reset(pointer __p = pointer()) noexcept
      {
	using std::swap;
	swap(std::get<0>(_M_t), __p);
	if (__p != pointer())
   d5afc:	b128      	cbz	r0, d5b0a <_ZN6ThreadD1Ev+0x38>
	  get_deleter()(__p);
   d5afe:	f7ff ffcd 	bl	d5a9c <_ZNKSt14default_deleteIN6Thread4DataEEclEPS1_.isra.6>

      /// Destructor, invokes the deleter if the stored pointer is not null.
      ~unique_ptr() noexcept
      {
	auto& __ptr = std::get<0>(_M_t);
	if (__ptr != nullptr)
   d5b02:	6820      	ldr	r0, [r4, #0]
   d5b04:	b108      	cbz	r0, d5b0a <_ZN6ThreadD1Ev+0x38>
	  get_deleter()(__ptr);
   d5b06:	f7ff ffc9 	bl	d5a9c <_ZNKSt14default_deleteIN6Thread4DataEEclEPS1_.isra.6>
    }

    ~Thread()
    {
        dispose();
    }
   d5b0a:	4620      	mov	r0, r4
   d5b0c:	bd10      	pop	{r4, pc}

000d5b0e <_ZN5spark11MeshPublishD1Ev>:
    virtual float getQualityValue() const {
        return 0.0f;
    }
};

class MeshPublish {
   d5b0e:	b538      	push	{r3, r4, r5, lr}
   d5b10:	4604      	mov	r4, r0

      /// Destructor, invokes the deleter if the stored pointer is not null.
      ~unique_ptr()
      {
	auto& __ptr = std::get<0>(_M_t);
	if (__ptr != nullptr)
   d5b12:	f8d0 01c4 	ldr.w	r0, [r0, #452]	; 0x1c4
   d5b16:	b108      	cbz	r0, d5b1c <_ZN5spark11MeshPublishD1Ev+0xe>
      void
      operator()(_Tp* __ptr) const
      {
	static_assert(sizeof(_Tp)>0,
		      "can't delete pointer to incomplete type");
	delete [] __ptr;
   d5b18:	f7fe fabf 	bl	d409a <_ZdaPv>
        dispose();
    }

    void dispose()
    {
        if (handle_) {
   d5b1c:	f8d4 01c0 	ldr.w	r0, [r4, #448]	; 0x1c0
   d5b20:	b108      	cbz	r0, d5b26 <_ZN5spark11MeshPublishD1Ev+0x18>
            os_mutex_recursive_destroy(handle_);
   d5b22:	f7ff fab7 	bl	d5094 <os_mutex_recursive_destroy>

      /// Destructor, invokes the deleter if the stored pointer is not null.
      ~unique_ptr() noexcept
      {
	auto& __ptr = std::get<0>(_M_t);
	if (__ptr != nullptr)
   d5b26:	f8d4 51bc 	ldr.w	r5, [r4, #444]	; 0x1bc
   d5b2a:	b135      	cbz	r5, d5b3a <_ZN5spark11MeshPublishD1Ev+0x2c>
      {
	static_assert(!is_void<_Tp>::value,
		      "can't delete pointer to incomplete type");
	static_assert(sizeof(_Tp)>0,
		      "can't delete pointer to incomplete type");
	delete __ptr;
   d5b2c:	4628      	mov	r0, r5
   d5b2e:	f7ff ffd0 	bl	d5ad2 <_ZN6ThreadD1Ev>
   d5b32:	2104      	movs	r1, #4
   d5b34:	4628      	mov	r0, r5
   d5b36:	f000 f9df 	bl	d5ef8 <_ZdlPvj>

      /// Destructor, invokes the deleter if the stored pointer is not null.
      ~unique_ptr() noexcept
      {
	auto& __ptr = std::get<0>(_M_t);
	if (__ptr != nullptr)
   d5b3a:	6820      	ldr	r0, [r4, #0]
   d5b3c:	b108      	cbz	r0, d5b42 <_ZN5spark11MeshPublishD1Ev+0x34>
	  get_deleter()(__ptr);
   d5b3e:	f7ff ffc3 	bl	d5ac8 <_ZNKSt14default_deleteI3UDPEclEPS0_.isra.8.constprop.13>
   d5b42:	4620      	mov	r0, r4
   d5b44:	bd38      	pop	{r3, r4, r5, pc}
	...

000d5b48 <_ZN5spark9MeshClassD1Ev>:
    RecursiveMutex mutex_;
    std::unique_ptr<uint8_t[]> buffer_;
    std::atomic_bool exit_;
};

class MeshClass : public NetworkClass, public MeshPublish {
   d5b48:	b510      	push	{r4, lr}
   d5b4a:	4b04      	ldr	r3, [pc, #16]	; (d5b5c <_ZN5spark9MeshClassD1Ev+0x14>)
   d5b4c:	4604      	mov	r4, r0
   d5b4e:	f840 3b08 	str.w	r3, [r0], #8
   d5b52:	f7ff ffdc 	bl	d5b0e <_ZN5spark11MeshPublishD1Ev>
   d5b56:	4620      	mov	r0, r4
   d5b58:	bd10      	pop	{r4, pc}
   d5b5a:	bf00      	nop
   d5b5c:	000d6480 	.word	0x000d6480

000d5b60 <_GLOBAL__sub_I__ZN5spark11MeshPublish13Subscriptions20event_handler_existsEPKcPFvS3_S3_EPvN17SubscriptionScope4EnumES3_>:

    return addr;
}

MeshClass Mesh;
} // namespace spark
   d5b60:	b538      	push	{r3, r4, r5, lr}
   d5b62:	4c0e      	ldr	r4, [pc, #56]	; (d5b9c <_GLOBAL__sub_I__ZN5spark11MeshPublish13Subscriptions20event_handler_existsEPKcPFvS3_S3_EPvN17SubscriptionScope4EnumES3_+0x3c>)
   d5b64:	4b0e      	ldr	r3, [pc, #56]	; (d5ba0 <_GLOBAL__sub_I__ZN5spark11MeshPublish13Subscriptions20event_handler_existsEPKcPFvS3_S3_EPvN17SubscriptionScope4EnumES3_+0x40>)
   d5b66:	6023      	str	r3, [r4, #0]

  template<std::size_t _Idx, typename _Head>
    struct _Head_base<_Idx, _Head, false>
    {
      constexpr _Head_base()
      : _M_head_impl() { }
   d5b68:	2500      	movs	r5, #0
   d5b6a:	2302      	movs	r3, #2
     */
    RecursiveMutex(os_mutex_recursive_t handle) : handle_(handle) {}

    RecursiveMutex() : handle_(nullptr)
    {
        os_mutex_recursive_create(&handle_);
   d5b6c:	f504 70e4 	add.w	r0, r4, #456	; 0x1c8
   d5b70:	6063      	str	r3, [r4, #4]
   d5b72:	60a5      	str	r5, [r4, #8]
   d5b74:	f8c4 51c4 	str.w	r5, [r4, #452]	; 0x1c4
    /**
     * Creates a shared mutex.
     */
    RecursiveMutex(os_mutex_recursive_t handle) : handle_(handle) {}

    RecursiveMutex() : handle_(nullptr)
   d5b78:	f8c4 51c8 	str.w	r5, [r4, #456]	; 0x1c8
    {
        os_mutex_recursive_create(&handle_);
   d5b7c:	f7ff fa82 	bl	d5084 <os_mutex_recursive_create>
public:
    MeshClass() :
            NetworkClass(NETWORK_INTERFACE_MESH) {
   d5b80:	4b08      	ldr	r3, [pc, #32]	; (d5ba4 <_GLOBAL__sub_I__ZN5spark11MeshPublish13Subscriptions20event_handler_existsEPKcPFvS3_S3_EPvN17SubscriptionScope4EnumES3_+0x44>)
   d5b82:	f8c4 51cc 	str.w	r5, [r4, #460]	; 0x1cc
      __atomic_base(const __atomic_base&) = delete;
      __atomic_base& operator=(const __atomic_base&) = delete;
      __atomic_base& operator=(const __atomic_base&) volatile = delete;

      // Requires __int_type convertible to _M_i.
      constexpr __atomic_base(__int_type __i) noexcept : _M_i (__i) { }
   d5b86:	f884 51d0 	strb.w	r5, [r4, #464]	; 0x1d0
   d5b8a:	6023      	str	r3, [r4, #0]
    }

    return addr;
}

MeshClass Mesh;
   d5b8c:	4620      	mov	r0, r4
   d5b8e:	4a06      	ldr	r2, [pc, #24]	; (d5ba8 <_GLOBAL__sub_I__ZN5spark11MeshPublish13Subscriptions20event_handler_existsEPKcPFvS3_S3_EPvN17SubscriptionScope4EnumES3_+0x48>)
   d5b90:	4906      	ldr	r1, [pc, #24]	; (d5bac <_GLOBAL__sub_I__ZN5spark11MeshPublish13Subscriptions20event_handler_existsEPKcPFvS3_S3_EPvN17SubscriptionScope4EnumES3_+0x4c>)
} // namespace spark
   d5b92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    }

    return addr;
}

MeshClass Mesh;
   d5b96:	f000 b9a1 	b.w	d5edc <__aeabi_atexit>
   d5b9a:	bf00      	nop
   d5b9c:	2003e54c 	.word	0x2003e54c
   d5ba0:	000d64e8 	.word	0x000d64e8
   d5ba4:	000d6480 	.word	0x000d6480
   d5ba8:	2003e38c 	.word	0x2003e38c
   d5bac:	000d5b49 	.word	0x000d5b49

000d5bb0 <_ZN5spark9WiFiClass5readyEv>:
    bool connecting(void) {
        return network_connecting(*this, 0, NULL);
    }

    bool ready(void) {
        return network_ready(*this, 0, NULL);
   d5bb0:	2200      	movs	r2, #0
   d5bb2:	4611      	mov	r1, r2
   d5bb4:	6840      	ldr	r0, [r0, #4]
   d5bb6:	f7ff bb71 	b.w	d529c <network_ready>

000d5bba <_ZN5spark9WiFiClass9listeningEv>:
    uint16_t getListenTimeout(void) {
        return network_get_listen_timeout(*this, 0, NULL);
    }

    bool listening(void) {
        return network_listening(*this, 0, NULL);
   d5bba:	2200      	movs	r2, #0
   d5bbc:	4611      	mov	r1, r2
   d5bbe:	6840      	ldr	r0, [r0, #4]
   d5bc0:	f7ff bb8c 	b.w	d52dc <network_listening>

000d5bc4 <_ZN5spark9WiFiClass16getListenTimeoutEv>:
        network_set_listen_timeout(*this, timeout, NULL);
    }
    inline void setListenTimeout(std::chrono::seconds s) { setListenTimeout(s.count()); }

    uint16_t getListenTimeout(void) {
        return network_get_listen_timeout(*this, 0, NULL);
   d5bc4:	2200      	movs	r2, #0
   d5bc6:	4611      	mov	r1, r2
   d5bc8:	6840      	ldr	r0, [r0, #4]
   d5bca:	f7ff bb97 	b.w	d52fc <network_get_listen_timeout>

000d5bce <_ZN5spark9WiFiClass16setListenTimeoutEt>:
    void listen(bool begin=true) {
        network_listen(*this, begin ? 0 : 1, NULL);
    }

    void setListenTimeout(uint16_t timeout) {
        network_set_listen_timeout(*this, timeout, NULL);
   d5bce:	2200      	movs	r2, #0
   d5bd0:	6840      	ldr	r0, [r0, #4]
   d5bd2:	f7ff bb8b 	b.w	d52ec <network_set_listen_timeout>

000d5bd6 <_ZN5spark9WiFiClass6listenEb>:
    void off(void) {
        network_off(*this, 0, 0, NULL);
    }

    void listen(bool begin=true) {
        network_listen(*this, begin ? 0 : 1, NULL);
   d5bd6:	2200      	movs	r2, #0
   d5bd8:	f081 0101 	eor.w	r1, r1, #1
   d5bdc:	6840      	ldr	r0, [r0, #4]
   d5bde:	f7ff bb75 	b.w	d52cc <network_listen>

000d5be2 <_ZN5spark9WiFiClass3offEv>:
    void on(void) {
        network_on(*this, 0, 0, NULL);
    }

    void off(void) {
        network_off(*this, 0, 0, NULL);
   d5be2:	2300      	movs	r3, #0
   d5be4:	461a      	mov	r2, r3
   d5be6:	4619      	mov	r1, r3
   d5be8:	6840      	ldr	r0, [r0, #4]
   d5bea:	f7ff bb67 	b.w	d52bc <network_off>

000d5bee <_ZN5spark9WiFiClass2onEv>:
    bool ready(void) {
        return network_ready(*this, 0, NULL);
    }

    void on(void) {
        network_on(*this, 0, 0, NULL);
   d5bee:	2300      	movs	r3, #0
   d5bf0:	461a      	mov	r2, r3
   d5bf2:	4619      	mov	r1, r3
   d5bf4:	6840      	ldr	r0, [r0, #4]
   d5bf6:	f7ff bb59 	b.w	d52ac <network_on>

000d5bfa <_ZN5spark9WiFiClass10connectingEv>:
    void disconnect(void) {
        network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, NULL);
    }

    bool connecting(void) {
        return network_connecting(*this, 0, NULL);
   d5bfa:	2200      	movs	r2, #0
   d5bfc:	4611      	mov	r1, r2
   d5bfe:	6840      	ldr	r0, [r0, #4]
   d5c00:	f7ff bb3c 	b.w	d527c <network_connecting>

000d5c04 <_ZN5spark9WiFiClass10disconnectEv>:
    void connect(unsigned flags=0) {
        network_connect(*this, flags, 0, NULL);
    }

    void disconnect(void) {
        network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, NULL);
   d5c04:	2200      	movs	r2, #0
   d5c06:	2102      	movs	r1, #2
   d5c08:	6840      	ldr	r0, [r0, #4]
   d5c0a:	f7ff bb3f 	b.w	d528c <network_disconnect>

000d5c0e <_ZN5spark9WiFiClass7connectEj>:
    uint32_t ping(IPAddress remoteIP, uint8_t nTries) {
        return inet_ping(&remoteIP.raw(), *this, nTries, NULL);
    }

    void connect(unsigned flags=0) {
        network_connect(*this, flags, 0, NULL);
   d5c0e:	2300      	movs	r3, #0
   d5c10:	461a      	mov	r2, r3
   d5c12:	6840      	ldr	r0, [r0, #4]
   d5c14:	f7ff bb2a 	b.w	d526c <network_connect>

000d5c18 <_GLOBAL__sub_I__ZN10WiFiSignalC2ERK21wlan_connected_info_t>:
   d5c18:	4b02      	ldr	r3, [pc, #8]	; (d5c24 <_GLOBAL__sub_I__ZN10WiFiSignalC2ERK21wlan_connected_info_t+0xc>)
   d5c1a:	2204      	movs	r2, #4
   d5c1c:	605a      	str	r2, [r3, #4]
        wlan_set_ipaddress_source(source, true, NULL);
    }

public:
    WiFiClass() :
            NetworkClass(NETWORK_INTERFACE_WIFI_STA) {
   d5c1e:	4a02      	ldr	r2, [pc, #8]	; (d5c28 <_GLOBAL__sub_I__ZN10WiFiSignalC2ERK21wlan_connected_info_t+0x10>)
   d5c20:	601a      	str	r2, [r3, #0]
   d5c22:	4770      	bx	lr
   d5c24:	2003e720 	.word	0x2003e720
   d5c28:	000d64b4 	.word	0x000d64b4

000d5c2c <_ZN5spark12NetworkClass7connectEj>:
        return Network;
    }
}

void NetworkClass::connect(unsigned flags) {
    network_connect(*this, flags, 0, nullptr);
   d5c2c:	2300      	movs	r3, #0
   d5c2e:	461a      	mov	r2, r3
   d5c30:	6840      	ldr	r0, [r0, #4]
   d5c32:	f7ff bb1b 	b.w	d526c <network_connect>

000d5c36 <_ZN5spark12NetworkClass10disconnectEv>:
}

void NetworkClass::disconnect() {
    network_disconnect(*this, NETWORK_DISCONNECT_REASON_USER, nullptr);
   d5c36:	2200      	movs	r2, #0
   d5c38:	2102      	movs	r1, #2
   d5c3a:	6840      	ldr	r0, [r0, #4]
   d5c3c:	f7ff bb26 	b.w	d528c <network_disconnect>

000d5c40 <_ZN5spark12NetworkClass10connectingEv>:
}

bool NetworkClass::connecting() {
    return network_connecting(*this, 0, nullptr);
   d5c40:	2200      	movs	r2, #0
   d5c42:	4611      	mov	r1, r2
   d5c44:	6840      	ldr	r0, [r0, #4]
   d5c46:	f7ff bb19 	b.w	d527c <network_connecting>

000d5c4a <_ZN5spark12NetworkClass5readyEv>:
}

bool NetworkClass::ready() {
    return network_ready(*this, 0, nullptr);
   d5c4a:	2200      	movs	r2, #0
   d5c4c:	4611      	mov	r1, r2
   d5c4e:	6840      	ldr	r0, [r0, #4]
   d5c50:	f7ff bb24 	b.w	d529c <network_ready>

000d5c54 <_ZN5spark12NetworkClass2onEv>:
}

void NetworkClass::on() {
    network_on(*this, 0, 0, nullptr);
   d5c54:	2300      	movs	r3, #0
   d5c56:	461a      	mov	r2, r3
   d5c58:	4619      	mov	r1, r3
   d5c5a:	6840      	ldr	r0, [r0, #4]
   d5c5c:	f7ff bb26 	b.w	d52ac <network_on>

000d5c60 <_ZN5spark12NetworkClass3offEv>:
}

void NetworkClass::off() {
    network_off(*this, 0, 0, nullptr);
   d5c60:	2300      	movs	r3, #0
   d5c62:	461a      	mov	r2, r3
   d5c64:	4619      	mov	r1, r3
   d5c66:	6840      	ldr	r0, [r0, #4]
   d5c68:	f7ff bb28 	b.w	d52bc <network_off>

000d5c6c <_ZN5spark12NetworkClass6listenEb>:
}

void NetworkClass::listen(bool begin) {
    network_listen(*this, begin ? 0 : 1, nullptr);
   d5c6c:	2200      	movs	r2, #0
   d5c6e:	f081 0101 	eor.w	r1, r1, #1
   d5c72:	6840      	ldr	r0, [r0, #4]
   d5c74:	f7ff bb2a 	b.w	d52cc <network_listen>

000d5c78 <_ZN5spark12NetworkClass16setListenTimeoutEt>:
}

void NetworkClass::setListenTimeout(uint16_t timeout) {
    network_set_listen_timeout(*this, timeout, nullptr);
   d5c78:	2200      	movs	r2, #0
   d5c7a:	6840      	ldr	r0, [r0, #4]
   d5c7c:	f7ff bb36 	b.w	d52ec <network_set_listen_timeout>

000d5c80 <_ZN5spark12NetworkClass16getListenTimeoutEv>:
}

uint16_t NetworkClass::getListenTimeout() {
    return network_get_listen_timeout(*this, 0, nullptr);
   d5c80:	2200      	movs	r2, #0
   d5c82:	4611      	mov	r1, r2
   d5c84:	6840      	ldr	r0, [r0, #4]
   d5c86:	f7ff bb39 	b.w	d52fc <network_get_listen_timeout>

000d5c8a <_ZN5spark12NetworkClass9listeningEv>:
}

bool NetworkClass::listening() {
    return network_listening(*this, 0, nullptr);
   d5c8a:	2200      	movs	r2, #0
   d5c8c:	4611      	mov	r1, r2
   d5c8e:	6840      	ldr	r0, [r0, #4]
   d5c90:	f7ff bb24 	b.w	d52dc <network_listening>

000d5c94 <_ZN5spark12NetworkClass7resolveEPKc>:
}

IPAddress NetworkClass::resolve(const char* name) {
   d5c94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    IPAddress addr;
#if HAL_USE_INET_HAL_POSIX
    struct addrinfo *ai = nullptr;
   d5c98:	2400      	movs	r4, #0

bool NetworkClass::listening() {
    return network_listening(*this, 0, nullptr);
}

IPAddress NetworkClass::resolve(const char* name) {
   d5c9a:	b095      	sub	sp, #84	; 0x54
   d5c9c:	4616      	mov	r6, r2
   d5c9e:	460d      	mov	r5, r1
   d5ca0:	4607      	mov	r7, r0
    IPAddress addr;
   d5ca2:	f7ff fd3d 	bl	d5720 <_ZN9IPAddressC1Ev>
#if HAL_USE_INET_HAL_POSIX
    struct addrinfo *ai = nullptr;
    struct addrinfo hints = {};
   d5ca6:	4621      	mov	r1, r4
   d5ca8:	2220      	movs	r2, #32
   d5caa:	a80c      	add	r0, sp, #48	; 0x30
}

IPAddress NetworkClass::resolve(const char* name) {
    IPAddress addr;
#if HAL_USE_INET_HAL_POSIX
    struct addrinfo *ai = nullptr;
   d5cac:	9400      	str	r4, [sp, #0]
    struct addrinfo hints = {};
   d5cae:	f000 fa98 	bl	d61e2 <memset>
    hints.ai_flags = AI_ADDRCONFIG;
   d5cb2:	2340      	movs	r3, #64	; 0x40
   d5cb4:	930c      	str	r3, [sp, #48]	; 0x30
    hints.ai_family = AF_UNSPEC;
    const int r = getaddrinfo(name, nullptr, &hints, &ai);
   d5cb6:	4621      	mov	r1, r4
   d5cb8:	466b      	mov	r3, sp
   d5cba:	aa0c      	add	r2, sp, #48	; 0x30
   d5cbc:	4630      	mov	r0, r6
   d5cbe:	f7ff f949 	bl	d4f54 <netdb_getaddrinfo>
    if (!r) {
   d5cc2:	4604      	mov	r4, r0
   d5cc4:	2800      	cmp	r0, #0
   d5cc6:	d144      	bne.n	d5d52 <_ZN5spark12NetworkClass7resolveEPKc+0xbe>
        bool ok = false;
        // This is not really needed if AI_ADDRCONFIG is properly supported
        bool ipv4 = network_ready(*this, NETWORK_READY_TYPE_IPV4, nullptr);
   d5cc8:	4602      	mov	r2, r0
   d5cca:	2101      	movs	r1, #1
   d5ccc:	6868      	ldr	r0, [r5, #4]
   d5cce:	f7ff fae5 	bl	d529c <network_ready>
        bool ipv6 = network_ready(*this, NETWORK_READY_TYPE_IPV6, nullptr);
   d5cd2:	2102      	movs	r1, #2
    hints.ai_family = AF_UNSPEC;
    const int r = getaddrinfo(name, nullptr, &hints, &ai);
    if (!r) {
        bool ok = false;
        // This is not really needed if AI_ADDRCONFIG is properly supported
        bool ipv4 = network_ready(*this, NETWORK_READY_TYPE_IPV4, nullptr);
   d5cd4:	4680      	mov	r8, r0
        bool ipv6 = network_ready(*this, NETWORK_READY_TYPE_IPV6, nullptr);
   d5cd6:	4622      	mov	r2, r4
   d5cd8:	6868      	ldr	r0, [r5, #4]
   d5cda:	f7ff fadf 	bl	d529c <network_ready>
        for (auto cur = ai; cur != nullptr && !ok; cur = cur->ai_next) {
   d5cde:	9e00      	ldr	r6, [sp, #0]
    const int r = getaddrinfo(name, nullptr, &hints, &ai);
    if (!r) {
        bool ok = false;
        // This is not really needed if AI_ADDRCONFIG is properly supported
        bool ipv4 = network_ready(*this, NETWORK_READY_TYPE_IPV4, nullptr);
        bool ipv6 = network_ready(*this, NETWORK_READY_TYPE_IPV6, nullptr);
   d5ce0:	4681      	mov	r9, r0
    struct addrinfo hints = {};
    hints.ai_flags = AI_ADDRCONFIG;
    hints.ai_family = AF_UNSPEC;
    const int r = getaddrinfo(name, nullptr, &hints, &ai);
    if (!r) {
        bool ok = false;
   d5ce2:	4621      	mov	r1, r4
        // This is not really needed if AI_ADDRCONFIG is properly supported
        bool ipv4 = network_ready(*this, NETWORK_READY_TYPE_IPV4, nullptr);
        bool ipv6 = network_ready(*this, NETWORK_READY_TYPE_IPV6, nullptr);
        for (auto cur = ai; cur != nullptr && !ok; cur = cur->ai_next) {
   d5ce4:	2e00      	cmp	r6, #0
   d5ce6:	d034      	beq.n	d5d52 <_ZN5spark12NetworkClass7resolveEPKc+0xbe>
   d5ce8:	2900      	cmp	r1, #0
   d5cea:	d132      	bne.n	d5d52 <_ZN5spark12NetworkClass7resolveEPKc+0xbe>
            // NOTE: using only the first entry that matches the current state of IPv4/IPv6 connectivity
            switch (cur->ai_family) {
   d5cec:	6873      	ldr	r3, [r6, #4]
   d5cee:	2b02      	cmp	r3, #2
   d5cf0:	d002      	beq.n	d5cf8 <_ZN5spark12NetworkClass7resolveEPKc+0x64>
   d5cf2:	2b0a      	cmp	r3, #10
   d5cf4:	d009      	beq.n	d5d0a <_ZN5spark12NetworkClass7resolveEPKc+0x76>
   d5cf6:	e02a      	b.n	d5d4e <_ZN5spark12NetworkClass7resolveEPKc+0xba>
                case AF_INET: {
                    if (!ipv4) {
   d5cf8:	f1b8 0f00 	cmp.w	r8, #0
   d5cfc:	d027      	beq.n	d5d4e <_ZN5spark12NetworkClass7resolveEPKc+0xba>
                        continue;
                    }
                    // NOTE: HAL_IPAddress is little-endian
                    auto in = (struct sockaddr_in*)cur->ai_addr;
                    addr = (const uint8_t*)(&in->sin_addr.s_addr);
   d5cfe:	6971      	ldr	r1, [r6, #20]
   d5d00:	4638      	mov	r0, r7
   d5d02:	3104      	adds	r1, #4
   d5d04:	f7ff fd39 	bl	d577a <_ZN9IPAddressaSEPKh>
   d5d08:	e020      	b.n	d5d4c <_ZN5spark12NetworkClass7resolveEPKc+0xb8>
                    ok = true;
                    break;
                }
                case AF_INET6: {
                    if (!ipv6) {
   d5d0a:	f1b9 0f00 	cmp.w	r9, #0
   d5d0e:	d01e      	beq.n	d5d4e <_ZN5spark12NetworkClass7resolveEPKc+0xba>
                        continue;
                    }
                    auto in6 = (struct sockaddr_in6*)cur->ai_addr;
   d5d10:	6974      	ldr	r4, [r6, #20]
                    HAL_IPAddress a = {};
   d5d12:	2211      	movs	r2, #17
   d5d14:	a801      	add	r0, sp, #4
   d5d16:	f000 fa64 	bl	d61e2 <memset>
                    a.v = 6;
   d5d1a:	2306      	movs	r3, #6
   d5d1c:	f88d 3014 	strb.w	r3, [sp, #20]
                    memcpy(a.ipv6, in6->sin6_addr.s6_addr, sizeof(a.ipv6));
   d5d20:	ad01      	add	r5, sp, #4
   d5d22:	f104 0308 	add.w	r3, r4, #8
   d5d26:	3418      	adds	r4, #24
   d5d28:	6818      	ldr	r0, [r3, #0]
   d5d2a:	6859      	ldr	r1, [r3, #4]
   d5d2c:	462a      	mov	r2, r5
   d5d2e:	c203      	stmia	r2!, {r0, r1}
   d5d30:	3308      	adds	r3, #8
   d5d32:	42a3      	cmp	r3, r4
   d5d34:	4615      	mov	r5, r2
   d5d36:	d1f7      	bne.n	d5d28 <_ZN5spark12NetworkClass7resolveEPKc+0x94>
                    addr = IPAddress(a);
   d5d38:	a901      	add	r1, sp, #4
   d5d3a:	a806      	add	r0, sp, #24

/**
 * The IP address stored in host order.
 *
 */
class IPAddress : public Printable {
   d5d3c:	ad07      	add	r5, sp, #28
   d5d3e:	f7ff fcfd 	bl	d573c <_ZN9IPAddressC1ERK16_HAL_IPAddress_t>
   d5d42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   d5d44:	1d3c      	adds	r4, r7, #4
   d5d46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   d5d48:	682b      	ldr	r3, [r5, #0]
   d5d4a:	7023      	strb	r3, [r4, #0]
                    ok = true;
   d5d4c:	2101      	movs	r1, #1
    if (!r) {
        bool ok = false;
        // This is not really needed if AI_ADDRCONFIG is properly supported
        bool ipv4 = network_ready(*this, NETWORK_READY_TYPE_IPV4, nullptr);
        bool ipv6 = network_ready(*this, NETWORK_READY_TYPE_IPV6, nullptr);
        for (auto cur = ai; cur != nullptr && !ok; cur = cur->ai_next) {
   d5d4e:	69f6      	ldr	r6, [r6, #28]
   d5d50:	e7c8      	b.n	d5ce4 <_ZN5spark12NetworkClass7resolveEPKc+0x50>
                    break;
                }
            }
        }
    }
    freeaddrinfo(ai);
   d5d52:	9800      	ldr	r0, [sp, #0]
   d5d54:	f7ff f8f6 	bl	d4f44 <netdb_freeaddrinfo>
    return Cellular.resolve(name);
#endif // Wiring_Cellular

#endif // HAL_USE_INET_HAL_POSIX
    return addr;
}
   d5d58:	4638      	mov	r0, r7
   d5d5a:	b015      	add	sp, #84	; 0x54
   d5d5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

000d5d60 <_GLOBAL__sub_I__ZN5spark7NetworkE>:
   d5d60:	4b02      	ldr	r3, [pc, #8]	; (d5d6c <_GLOBAL__sub_I__ZN5spark7NetworkE+0xc>)
   d5d62:	4a03      	ldr	r2, [pc, #12]	; (d5d70 <_GLOBAL__sub_I__ZN5spark7NetworkE+0x10>)
   d5d64:	601a      	str	r2, [r3, #0]
   d5d66:	2200      	movs	r2, #0
   d5d68:	605a      	str	r2, [r3, #4]
   d5d6a:	4770      	bx	lr
   d5d6c:	2003e728 	.word	0x2003e728
   d5d70:	000d64e8 	.word	0x000d64e8

000d5d74 <pinAvailable>:

/*
 * @brief Perform safety check on desired pin to see if it's already
 * being used.  Return 0 if used, otherwise return 1 if available.
 */
bool pinAvailable(uint16_t pin) {
   d5d74:	b570      	push	{r4, r5, r6, lr}

template <HAL_SPI_Interface Interface>
class SpiProxy {
public:
    static SPIClass& instance() {
        static SPIClass instance(Interface);
   d5d76:	4e18      	ldr	r6, [pc, #96]	; (d5dd8 <pinAvailable+0x64>)
   d5d78:	6831      	ldr	r1, [r6, #0]
   d5d7a:	f011 0501 	ands.w	r5, r1, #1
   d5d7e:	4604      	mov	r4, r0
   d5d80:	d10a      	bne.n	d5d98 <pinAvailable+0x24>
   d5d82:	4630      	mov	r0, r6
   d5d84:	f7fe f98b 	bl	d409e <__cxa_guard_acquire>
   d5d88:	b130      	cbz	r0, d5d98 <pinAvailable+0x24>
   d5d8a:	4629      	mov	r1, r5
   d5d8c:	4813      	ldr	r0, [pc, #76]	; (d5ddc <pinAvailable+0x68>)
   d5d8e:	f7ff fb19 	bl	d53c4 <_ZN8SPIClassC1E17HAL_SPI_Interface>
   d5d92:	4630      	mov	r0, r6
   d5d94:	f7fe f988 	bl	d40a8 <__cxa_guard_release>
    }
    void detachInterrupt() {
        instance().detachInterrupt();
    }
    bool isEnabled(void) {
        return instance().isEnabled();
   d5d98:	4810      	ldr	r0, [pc, #64]	; (d5ddc <pinAvailable+0x68>)
   d5d9a:	f7ff fb34 	bl	d5406 <_ZN8SPIClass9isEnabledEv>

  // SPI safety check
#ifndef SPARK_WIRING_NO_SPI
  if(SPI.isEnabled() == true && (pin == SCK || pin == MOSI || pin == MISO))
   d5d9e:	b128      	cbz	r0, d5dac <pinAvailable+0x38>
   d5da0:	f1a4 030b 	sub.w	r3, r4, #11
   d5da4:	2b02      	cmp	r3, #2
   d5da6:	d801      	bhi.n	d5dac <pinAvailable+0x38>
  {
    return 0; // 'pin' is used
   d5da8:	2000      	movs	r0, #0
   d5daa:	bd70      	pop	{r4, r5, r6, pc}
  }
#endif
  // I2C safety check
#ifndef SPARK_WIRING_NO_I2C
  if(Wire.isEnabled() == true && (pin == SCL || pin == SDA))
   d5dac:	f000 f870 	bl	d5e90 <_Z19__fetch_global_Wirev>
   d5db0:	f7ff fe3c 	bl	d5a2c <_ZN7TwoWire9isEnabledEv>
   d5db4:	b108      	cbz	r0, d5dba <pinAvailable+0x46>
   d5db6:	2c01      	cmp	r4, #1
   d5db8:	d9f6      	bls.n	d5da8 <pinAvailable+0x34>
    return 0; // 'pin' is used
  }
#endif
#ifndef SPARK_WIRING_NO_USART_SERIAL
  // Serial1 safety check
  if(Serial1.isEnabled() == true && (pin == RX || pin == TX))
   d5dba:	f7ff fdd3 	bl	d5964 <_Z22__fetch_global_Serial1v>
   d5dbe:	f7ff fdcd 	bl	d595c <_ZN11USARTSerial9isEnabledEv>
   d5dc2:	b118      	cbz	r0, d5dcc <pinAvailable+0x58>
   d5dc4:	f1a4 0309 	sub.w	r3, r4, #9
   d5dc8:	2b01      	cmp	r3, #1
   d5dca:	d9ed      	bls.n	d5da8 <pinAvailable+0x34>
  {
    return 0; // 'pin' is used
  }
#endif

  if (pin >= TOTAL_PINS)
   d5dcc:	2c23      	cmp	r4, #35	; 0x23
   d5dce:	bf8c      	ite	hi
   d5dd0:	2000      	movhi	r0, #0
   d5dd2:	2001      	movls	r0, #1
    return 0;
  else
    return 1; // 'pin' is available
}
   d5dd4:	bd70      	pop	{r4, r5, r6, pc}
   d5dd6:	bf00      	nop
   d5dd8:	2003e390 	.word	0x2003e390
   d5ddc:	2003e394 	.word	0x2003e394

000d5de0 <pinMode>:
 * or INPUT_PULLDOWN
 */
void pinMode(uint16_t pin, PinMode setMode)
{

  if(pin >= TOTAL_PINS || setMode == PIN_MODE_NONE )
   d5de0:	2823      	cmp	r0, #35	; 0x23
/*
 * @brief Set the mode of the pin to OUTPUT, INPUT, INPUT_PULLUP,
 * or INPUT_PULLDOWN
 */
void pinMode(uint16_t pin, PinMode setMode)
{
   d5de2:	b538      	push	{r3, r4, r5, lr}
   d5de4:	4604      	mov	r4, r0
   d5de6:	460d      	mov	r5, r1

  if(pin >= TOTAL_PINS || setMode == PIN_MODE_NONE )
   d5de8:	d80a      	bhi.n	d5e00 <pinMode+0x20>
   d5dea:	29ff      	cmp	r1, #255	; 0xff
   d5dec:	d008      	beq.n	d5e00 <pinMode+0x20>
  {
    return;
  }

  // Safety check
  if( !pinAvailable(pin) ) {
   d5dee:	f7ff ffc1 	bl	d5d74 <pinAvailable>
   d5df2:	b128      	cbz	r0, d5e00 <pinMode+0x20>
    return;
  }

  HAL_Pin_Mode(pin, setMode);
   d5df4:	4629      	mov	r1, r5
   d5df6:	4620      	mov	r0, r4
}
   d5df8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  // Safety check
  if( !pinAvailable(pin) ) {
    return;
  }

  HAL_Pin_Mode(pin, setMode);
   d5dfc:	f7ff b8ba 	b.w	d4f74 <HAL_Pin_Mode>
   d5e00:	bd38      	pop	{r3, r4, r5, pc}

000d5e02 <digitalWrite>:

/*
 * @brief Sets a GPIO pin to HIGH or LOW.
 */
void digitalWrite(pin_t pin, uint8_t value)
{
   d5e02:	b538      	push	{r3, r4, r5, lr}
   d5e04:	4604      	mov	r4, r0
   d5e06:	460d      	mov	r5, r1
    PinMode mode = HAL_Get_Pin_Mode(pin);
   d5e08:	f7ff f8bc 	bl	d4f84 <HAL_Get_Pin_Mode>
    if (mode==PIN_MODE_NONE || is_input_mode(mode))
   d5e0c:	28ff      	cmp	r0, #255	; 0xff
   d5e0e:	d010      	beq.n	d5e32 <digitalWrite+0x30>
}

inline bool is_input_mode(PinMode mode) {
    return  mode == INPUT ||
            mode == INPUT_PULLUP ||
            mode == INPUT_PULLDOWN ||
   d5e10:	2806      	cmp	r0, #6
   d5e12:	d804      	bhi.n	d5e1e <digitalWrite+0x1c>
   d5e14:	234d      	movs	r3, #77	; 0x4d
   d5e16:	fa23 f000 	lsr.w	r0, r3, r0
   d5e1a:	07c3      	lsls	r3, r0, #31
   d5e1c:	d409      	bmi.n	d5e32 <digitalWrite+0x30>
{
    PinMode mode = HAL_Get_Pin_Mode(pin);
    if (mode==PIN_MODE_NONE || is_input_mode(mode))
        return;
  // Safety check
  if( !pinAvailable(pin) ) {
   d5e1e:	4620      	mov	r0, r4
   d5e20:	f7ff ffa8 	bl	d5d74 <pinAvailable>
   d5e24:	b128      	cbz	r0, d5e32 <digitalWrite+0x30>
    return;
  }

  HAL_GPIO_Write(pin, value);
   d5e26:	4629      	mov	r1, r5
   d5e28:	4620      	mov	r0, r4
}
   d5e2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  // Safety check
  if( !pinAvailable(pin) ) {
    return;
  }

  HAL_GPIO_Write(pin, value);
   d5e2e:	f7ff b8b1 	b.w	d4f94 <HAL_GPIO_Write>
   d5e32:	bd38      	pop	{r3, r4, r5, pc}

000d5e34 <digitalRead>:

/*
 * @brief Reads the value of a GPIO pin. Should return either 1 (HIGH) or 0 (LOW).
 */
int32_t digitalRead(pin_t pin)
{
   d5e34:	b510      	push	{r4, lr}
   d5e36:	4604      	mov	r4, r0
    PinMode mode = HAL_Get_Pin_Mode(pin);
   d5e38:	f7ff f8a4 	bl	d4f84 <HAL_Get_Pin_Mode>
    if (is_af_output_mode(mode))
   d5e3c:	3804      	subs	r0, #4
   d5e3e:	b2c0      	uxtb	r0, r0
   d5e40:	2801      	cmp	r0, #1
   d5e42:	d908      	bls.n	d5e56 <digitalRead+0x22>
        return LOW;

    // Safety check
    if( !pinAvailable(pin) ) {
   d5e44:	4620      	mov	r0, r4
   d5e46:	f7ff ff95 	bl	d5d74 <pinAvailable>
   d5e4a:	b120      	cbz	r0, d5e56 <digitalRead+0x22>
      return LOW;
    }

    return HAL_GPIO_Read(pin);
   d5e4c:	4620      	mov	r0, r4
}
   d5e4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    // Safety check
    if( !pinAvailable(pin) ) {
      return LOW;
    }

    return HAL_GPIO_Read(pin);
   d5e52:	f7ff b8a7 	b.w	d4fa4 <HAL_GPIO_Read>
}
   d5e56:	2000      	movs	r0, #0
   d5e58:	bd10      	pop	{r4, pc}
	...

000d5e5c <_Z17acquireWireBufferv>:
   d5e5c:	b570      	push	{r4, r5, r6, lr}
   d5e5e:	4604      	mov	r4, r0
   d5e60:	2514      	movs	r5, #20
   d5e62:	462a      	mov	r2, r5
   d5e64:	4e09      	ldr	r6, [pc, #36]	; (d5e8c <_Z17acquireWireBufferv+0x30>)
   d5e66:	2100      	movs	r1, #0
   d5e68:	f000 f9bb 	bl	d61e2 <memset>
   d5e6c:	8025      	strh	r5, [r4, #0]
   d5e6e:	2520      	movs	r5, #32
   d5e70:	4631      	mov	r1, r6
   d5e72:	60a5      	str	r5, [r4, #8]
   d5e74:	6125      	str	r5, [r4, #16]
   d5e76:	4628      	mov	r0, r5
   d5e78:	f000 f840 	bl	d5efc <_ZnajRKSt9nothrow_t>
   d5e7c:	4631      	mov	r1, r6
   d5e7e:	6060      	str	r0, [r4, #4]
   d5e80:	4628      	mov	r0, r5
   d5e82:	f000 f83b 	bl	d5efc <_ZnajRKSt9nothrow_t>
   d5e86:	60e0      	str	r0, [r4, #12]
   d5e88:	4620      	mov	r0, r4
   d5e8a:	bd70      	pop	{r4, r5, r6, pc}
   d5e8c:	000d6514 	.word	0x000d6514

000d5e90 <_Z19__fetch_global_Wirev>:
	return defaultWireConfig();
}
#endif

TwoWire& __fetch_global_Wire()
{
   d5e90:	b530      	push	{r4, r5, lr}
	static TwoWire wire(HAL_I2C_INTERFACE1, acquireWireBuffer());
   d5e92:	4d0e      	ldr	r5, [pc, #56]	; (d5ecc <_Z19__fetch_global_Wirev+0x3c>)
   d5e94:	6829      	ldr	r1, [r5, #0]
   d5e96:	f011 0401 	ands.w	r4, r1, #1
	return defaultWireConfig();
}
#endif

TwoWire& __fetch_global_Wire()
{
   d5e9a:	b087      	sub	sp, #28
	static TwoWire wire(HAL_I2C_INTERFACE1, acquireWireBuffer());
   d5e9c:	d113      	bne.n	d5ec6 <_Z19__fetch_global_Wirev+0x36>
   d5e9e:	4628      	mov	r0, r5
   d5ea0:	f7fe f8fd 	bl	d409e <__cxa_guard_acquire>
   d5ea4:	b178      	cbz	r0, d5ec6 <_Z19__fetch_global_Wirev+0x36>
   d5ea6:	a801      	add	r0, sp, #4
   d5ea8:	f7ff ffd8 	bl	d5e5c <_Z17acquireWireBufferv>
   d5eac:	aa01      	add	r2, sp, #4
   d5eae:	4621      	mov	r1, r4
   d5eb0:	4807      	ldr	r0, [pc, #28]	; (d5ed0 <_Z19__fetch_global_Wirev+0x40>)
   d5eb2:	f7ff fda9 	bl	d5a08 <_ZN7TwoWireC1E17HAL_I2C_InterfaceRK14HAL_I2C_Config>
   d5eb6:	4628      	mov	r0, r5
   d5eb8:	f7fe f8f6 	bl	d40a8 <__cxa_guard_release>
   d5ebc:	4a05      	ldr	r2, [pc, #20]	; (d5ed4 <_Z19__fetch_global_Wirev+0x44>)
   d5ebe:	4906      	ldr	r1, [pc, #24]	; (d5ed8 <_Z19__fetch_global_Wirev+0x48>)
   d5ec0:	4803      	ldr	r0, [pc, #12]	; (d5ed0 <_Z19__fetch_global_Wirev+0x40>)
   d5ec2:	f000 f80b 	bl	d5edc <__aeabi_atexit>
	return wire;
}
   d5ec6:	4802      	ldr	r0, [pc, #8]	; (d5ed0 <_Z19__fetch_global_Wirev+0x40>)
   d5ec8:	b007      	add	sp, #28
   d5eca:	bd30      	pop	{r4, r5, pc}
   d5ecc:	2003e734 	.word	0x2003e734
   d5ed0:	2003e738 	.word	0x2003e738
   d5ed4:	2003e38c 	.word	0x2003e38c
   d5ed8:	000d59b1 	.word	0x000d59b1

000d5edc <__aeabi_atexit>:
   d5edc:	460b      	mov	r3, r1
   d5ede:	4601      	mov	r1, r0
   d5ee0:	4618      	mov	r0, r3
   d5ee2:	f000 b965 	b.w	d61b0 <__cxa_atexit>
	...

000d5ee8 <_ZSt15get_new_handlerv>:
   d5ee8:	4b02      	ldr	r3, [pc, #8]	; (d5ef4 <_ZSt15get_new_handlerv+0xc>)
   d5eea:	6818      	ldr	r0, [r3, #0]
   d5eec:	f3bf 8f5f 	dmb	sy
   d5ef0:	4770      	bx	lr
   d5ef2:	bf00      	nop
   d5ef4:	2003e74c 	.word	0x2003e74c

000d5ef8 <_ZdlPvj>:
   d5ef8:	f7fe b8cd 	b.w	d4096 <_ZdlPv>

000d5efc <_ZnajRKSt9nothrow_t>:
   d5efc:	f000 b800 	b.w	d5f00 <_ZnwjRKSt9nothrow_t>

000d5f00 <_ZnwjRKSt9nothrow_t>:
   d5f00:	b510      	push	{r4, lr}
   d5f02:	2800      	cmp	r0, #0
   d5f04:	bf14      	ite	ne
   d5f06:	4604      	movne	r4, r0
   d5f08:	2401      	moveq	r4, #1
   d5f0a:	4620      	mov	r0, r4
   d5f0c:	f7ff fa06 	bl	d531c <malloc>
   d5f10:	b920      	cbnz	r0, d5f1c <_ZnwjRKSt9nothrow_t+0x1c>
   d5f12:	f7ff ffe9 	bl	d5ee8 <_ZSt15get_new_handlerv>
   d5f16:	b108      	cbz	r0, d5f1c <_ZnwjRKSt9nothrow_t+0x1c>
   d5f18:	4780      	blx	r0
   d5f1a:	e7f6      	b.n	d5f0a <_ZnwjRKSt9nothrow_t+0xa>
   d5f1c:	bd10      	pop	{r4, pc}
	...

000d5f20 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
   d5f20:	4b18      	ldr	r3, [pc, #96]	; (d5f84 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
   d5f22:	681a      	ldr	r2, [r3, #0]
   d5f24:	07d1      	lsls	r1, r2, #31
   d5f26:	bf5c      	itt	pl
   d5f28:	2201      	movpl	r2, #1
   d5f2a:	601a      	strpl	r2, [r3, #0]
   d5f2c:	4b16      	ldr	r3, [pc, #88]	; (d5f88 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
   d5f2e:	681a      	ldr	r2, [r3, #0]
   d5f30:	07d2      	lsls	r2, r2, #31
   d5f32:	bf5c      	itt	pl
   d5f34:	2201      	movpl	r2, #1
   d5f36:	601a      	strpl	r2, [r3, #0]
   d5f38:	4b14      	ldr	r3, [pc, #80]	; (d5f8c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
   d5f3a:	681a      	ldr	r2, [r3, #0]
   d5f3c:	07d0      	lsls	r0, r2, #31
   d5f3e:	bf5c      	itt	pl
   d5f40:	2201      	movpl	r2, #1
   d5f42:	601a      	strpl	r2, [r3, #0]
   d5f44:	4b12      	ldr	r3, [pc, #72]	; (d5f90 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
   d5f46:	681a      	ldr	r2, [r3, #0]
   d5f48:	07d1      	lsls	r1, r2, #31
   d5f4a:	bf5c      	itt	pl
   d5f4c:	2201      	movpl	r2, #1
   d5f4e:	601a      	strpl	r2, [r3, #0]
   d5f50:	4b10      	ldr	r3, [pc, #64]	; (d5f94 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
   d5f52:	681a      	ldr	r2, [r3, #0]
   d5f54:	07d2      	lsls	r2, r2, #31
   d5f56:	bf5c      	itt	pl
   d5f58:	2201      	movpl	r2, #1
   d5f5a:	601a      	strpl	r2, [r3, #0]
   d5f5c:	4b0e      	ldr	r3, [pc, #56]	; (d5f98 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
   d5f5e:	681a      	ldr	r2, [r3, #0]
   d5f60:	07d0      	lsls	r0, r2, #31
   d5f62:	bf5c      	itt	pl
   d5f64:	2201      	movpl	r2, #1
   d5f66:	601a      	strpl	r2, [r3, #0]
   d5f68:	4b0c      	ldr	r3, [pc, #48]	; (d5f9c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
   d5f6a:	681a      	ldr	r2, [r3, #0]
   d5f6c:	07d1      	lsls	r1, r2, #31
   d5f6e:	bf5c      	itt	pl
   d5f70:	2201      	movpl	r2, #1
   d5f72:	601a      	strpl	r2, [r3, #0]
   d5f74:	4b0a      	ldr	r3, [pc, #40]	; (d5fa0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
   d5f76:	681a      	ldr	r2, [r3, #0]
   d5f78:	07d2      	lsls	r2, r2, #31
   d5f7a:	bf5c      	itt	pl
   d5f7c:	2201      	movpl	r2, #1
   d5f7e:	601a      	strpl	r2, [r3, #0]
   d5f80:	4770      	bx	lr
   d5f82:	bf00      	nop
   d5f84:	2003e76c 	.word	0x2003e76c
   d5f88:	2003e768 	.word	0x2003e768
   d5f8c:	2003e764 	.word	0x2003e764
   d5f90:	2003e760 	.word	0x2003e760
   d5f94:	2003e75c 	.word	0x2003e75c
   d5f98:	2003e758 	.word	0x2003e758
   d5f9c:	2003e754 	.word	0x2003e754
   d5fa0:	2003e750 	.word	0x2003e750

000d5fa4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj>:
   d5fa4:	4b24      	ldr	r3, [pc, #144]	; (d6038 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x94>)
   d5fa6:	681a      	ldr	r2, [r3, #0]
   d5fa8:	07d0      	lsls	r0, r2, #31
   d5faa:	bf5c      	itt	pl
   d5fac:	2201      	movpl	r2, #1
   d5fae:	601a      	strpl	r2, [r3, #0]
   d5fb0:	4b22      	ldr	r3, [pc, #136]	; (d603c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x98>)
   d5fb2:	681a      	ldr	r2, [r3, #0]
   d5fb4:	07d1      	lsls	r1, r2, #31
   d5fb6:	bf5c      	itt	pl
   d5fb8:	2201      	movpl	r2, #1
   d5fba:	601a      	strpl	r2, [r3, #0]
   d5fbc:	4b20      	ldr	r3, [pc, #128]	; (d6040 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x9c>)
   d5fbe:	681a      	ldr	r2, [r3, #0]
   d5fc0:	07d2      	lsls	r2, r2, #31
   d5fc2:	bf5c      	itt	pl
   d5fc4:	2201      	movpl	r2, #1
   d5fc6:	601a      	strpl	r2, [r3, #0]
   d5fc8:	4b1e      	ldr	r3, [pc, #120]	; (d6044 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa0>)
   d5fca:	681a      	ldr	r2, [r3, #0]
   d5fcc:	07d0      	lsls	r0, r2, #31
   d5fce:	bf5c      	itt	pl
   d5fd0:	2201      	movpl	r2, #1
   d5fd2:	601a      	strpl	r2, [r3, #0]
   d5fd4:	4b1c      	ldr	r3, [pc, #112]	; (d6048 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa4>)
   d5fd6:	681a      	ldr	r2, [r3, #0]
   d5fd8:	07d1      	lsls	r1, r2, #31
   d5fda:	bf5c      	itt	pl
   d5fdc:	2201      	movpl	r2, #1
   d5fde:	601a      	strpl	r2, [r3, #0]
   d5fe0:	4b1a      	ldr	r3, [pc, #104]	; (d604c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa8>)
   d5fe2:	681a      	ldr	r2, [r3, #0]
   d5fe4:	07d2      	lsls	r2, r2, #31
   d5fe6:	bf5c      	itt	pl
   d5fe8:	2201      	movpl	r2, #1
   d5fea:	601a      	strpl	r2, [r3, #0]
   d5fec:	4b18      	ldr	r3, [pc, #96]	; (d6050 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xac>)
   d5fee:	681a      	ldr	r2, [r3, #0]
   d5ff0:	07d0      	lsls	r0, r2, #31
   d5ff2:	bf5c      	itt	pl
   d5ff4:	2201      	movpl	r2, #1
   d5ff6:	601a      	strpl	r2, [r3, #0]
   d5ff8:	4b16      	ldr	r3, [pc, #88]	; (d6054 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb0>)
   d5ffa:	681a      	ldr	r2, [r3, #0]
   d5ffc:	07d1      	lsls	r1, r2, #31
   d5ffe:	bf5c      	itt	pl
   d6000:	2201      	movpl	r2, #1
   d6002:	601a      	strpl	r2, [r3, #0]
   d6004:	4b14      	ldr	r3, [pc, #80]	; (d6058 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb4>)
   d6006:	681a      	ldr	r2, [r3, #0]
   d6008:	07d2      	lsls	r2, r2, #31
   d600a:	bf5c      	itt	pl
   d600c:	2201      	movpl	r2, #1
   d600e:	601a      	strpl	r2, [r3, #0]
   d6010:	4b12      	ldr	r3, [pc, #72]	; (d605c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb8>)
   d6012:	681a      	ldr	r2, [r3, #0]
   d6014:	07d0      	lsls	r0, r2, #31
   d6016:	bf5c      	itt	pl
   d6018:	2201      	movpl	r2, #1
   d601a:	601a      	strpl	r2, [r3, #0]
   d601c:	4b10      	ldr	r3, [pc, #64]	; (d6060 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xbc>)
   d601e:	681a      	ldr	r2, [r3, #0]
   d6020:	07d1      	lsls	r1, r2, #31
   d6022:	bf5c      	itt	pl
   d6024:	2201      	movpl	r2, #1
   d6026:	601a      	strpl	r2, [r3, #0]
   d6028:	4b0e      	ldr	r3, [pc, #56]	; (d6064 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xc0>)
   d602a:	681a      	ldr	r2, [r3, #0]
   d602c:	07d2      	lsls	r2, r2, #31
   d602e:	bf5c      	itt	pl
   d6030:	2201      	movpl	r2, #1
   d6032:	601a      	strpl	r2, [r3, #0]
   d6034:	4770      	bx	lr
   d6036:	bf00      	nop
   d6038:	2003e79c 	.word	0x2003e79c
   d603c:	2003e798 	.word	0x2003e798
   d6040:	2003e794 	.word	0x2003e794
   d6044:	2003e790 	.word	0x2003e790
   d6048:	2003e78c 	.word	0x2003e78c
   d604c:	2003e788 	.word	0x2003e788
   d6050:	2003e784 	.word	0x2003e784
   d6054:	2003e780 	.word	0x2003e780
   d6058:	2003e77c 	.word	0x2003e77c
   d605c:	2003e778 	.word	0x2003e778
   d6060:	2003e774 	.word	0x2003e774
   d6064:	2003e770 	.word	0x2003e770

000d6068 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj>:
   d6068:	4b24      	ldr	r3, [pc, #144]	; (d60fc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x94>)
   d606a:	681a      	ldr	r2, [r3, #0]
   d606c:	07d0      	lsls	r0, r2, #31
   d606e:	bf5c      	itt	pl
   d6070:	2201      	movpl	r2, #1
   d6072:	601a      	strpl	r2, [r3, #0]
   d6074:	4b22      	ldr	r3, [pc, #136]	; (d6100 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x98>)
   d6076:	681a      	ldr	r2, [r3, #0]
   d6078:	07d1      	lsls	r1, r2, #31
   d607a:	bf5c      	itt	pl
   d607c:	2201      	movpl	r2, #1
   d607e:	601a      	strpl	r2, [r3, #0]
   d6080:	4b20      	ldr	r3, [pc, #128]	; (d6104 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x9c>)
   d6082:	681a      	ldr	r2, [r3, #0]
   d6084:	07d2      	lsls	r2, r2, #31
   d6086:	bf5c      	itt	pl
   d6088:	2201      	movpl	r2, #1
   d608a:	601a      	strpl	r2, [r3, #0]
   d608c:	4b1e      	ldr	r3, [pc, #120]	; (d6108 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa0>)
   d608e:	681a      	ldr	r2, [r3, #0]
   d6090:	07d0      	lsls	r0, r2, #31
   d6092:	bf5c      	itt	pl
   d6094:	2201      	movpl	r2, #1
   d6096:	601a      	strpl	r2, [r3, #0]
   d6098:	4b1c      	ldr	r3, [pc, #112]	; (d610c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa4>)
   d609a:	681a      	ldr	r2, [r3, #0]
   d609c:	07d1      	lsls	r1, r2, #31
   d609e:	bf5c      	itt	pl
   d60a0:	2201      	movpl	r2, #1
   d60a2:	601a      	strpl	r2, [r3, #0]
   d60a4:	4b1a      	ldr	r3, [pc, #104]	; (d6110 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa8>)
   d60a6:	681a      	ldr	r2, [r3, #0]
   d60a8:	07d2      	lsls	r2, r2, #31
   d60aa:	bf5c      	itt	pl
   d60ac:	2201      	movpl	r2, #1
   d60ae:	601a      	strpl	r2, [r3, #0]
   d60b0:	4b18      	ldr	r3, [pc, #96]	; (d6114 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xac>)
   d60b2:	681a      	ldr	r2, [r3, #0]
   d60b4:	07d0      	lsls	r0, r2, #31
   d60b6:	bf5c      	itt	pl
   d60b8:	2201      	movpl	r2, #1
   d60ba:	601a      	strpl	r2, [r3, #0]
   d60bc:	4b16      	ldr	r3, [pc, #88]	; (d6118 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb0>)
   d60be:	681a      	ldr	r2, [r3, #0]
   d60c0:	07d1      	lsls	r1, r2, #31
   d60c2:	bf5c      	itt	pl
   d60c4:	2201      	movpl	r2, #1
   d60c6:	601a      	strpl	r2, [r3, #0]
   d60c8:	4b14      	ldr	r3, [pc, #80]	; (d611c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb4>)
   d60ca:	681a      	ldr	r2, [r3, #0]
   d60cc:	07d2      	lsls	r2, r2, #31
   d60ce:	bf5c      	itt	pl
   d60d0:	2201      	movpl	r2, #1
   d60d2:	601a      	strpl	r2, [r3, #0]
   d60d4:	4b12      	ldr	r3, [pc, #72]	; (d6120 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb8>)
   d60d6:	681a      	ldr	r2, [r3, #0]
   d60d8:	07d0      	lsls	r0, r2, #31
   d60da:	bf5c      	itt	pl
   d60dc:	2201      	movpl	r2, #1
   d60de:	601a      	strpl	r2, [r3, #0]
   d60e0:	4b10      	ldr	r3, [pc, #64]	; (d6124 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xbc>)
   d60e2:	681a      	ldr	r2, [r3, #0]
   d60e4:	07d1      	lsls	r1, r2, #31
   d60e6:	bf5c      	itt	pl
   d60e8:	2201      	movpl	r2, #1
   d60ea:	601a      	strpl	r2, [r3, #0]
   d60ec:	4b0e      	ldr	r3, [pc, #56]	; (d6128 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xc0>)
   d60ee:	681a      	ldr	r2, [r3, #0]
   d60f0:	07d2      	lsls	r2, r2, #31
   d60f2:	bf5c      	itt	pl
   d60f4:	2201      	movpl	r2, #1
   d60f6:	601a      	strpl	r2, [r3, #0]
   d60f8:	4770      	bx	lr
   d60fa:	bf00      	nop
   d60fc:	2003e7cc 	.word	0x2003e7cc
   d6100:	2003e7c8 	.word	0x2003e7c8
   d6104:	2003e7c4 	.word	0x2003e7c4
   d6108:	2003e7c0 	.word	0x2003e7c0
   d610c:	2003e7bc 	.word	0x2003e7bc
   d6110:	2003e7b8 	.word	0x2003e7b8
   d6114:	2003e7b4 	.word	0x2003e7b4
   d6118:	2003e7b0 	.word	0x2003e7b0
   d611c:	2003e7ac 	.word	0x2003e7ac
   d6120:	2003e7a8 	.word	0x2003e7a8
   d6124:	2003e7a4 	.word	0x2003e7a4
   d6128:	2003e7a0 	.word	0x2003e7a0

000d612c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
   d612c:	4b18      	ldr	r3, [pc, #96]	; (d6190 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
   d612e:	681a      	ldr	r2, [r3, #0]
   d6130:	07d1      	lsls	r1, r2, #31
   d6132:	bf5c      	itt	pl
   d6134:	2201      	movpl	r2, #1
   d6136:	601a      	strpl	r2, [r3, #0]
   d6138:	4b16      	ldr	r3, [pc, #88]	; (d6194 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
   d613a:	681a      	ldr	r2, [r3, #0]
   d613c:	07d2      	lsls	r2, r2, #31
   d613e:	bf5c      	itt	pl
   d6140:	2201      	movpl	r2, #1
   d6142:	601a      	strpl	r2, [r3, #0]
   d6144:	4b14      	ldr	r3, [pc, #80]	; (d6198 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
   d6146:	681a      	ldr	r2, [r3, #0]
   d6148:	07d0      	lsls	r0, r2, #31
   d614a:	bf5c      	itt	pl
   d614c:	2201      	movpl	r2, #1
   d614e:	601a      	strpl	r2, [r3, #0]
   d6150:	4b12      	ldr	r3, [pc, #72]	; (d619c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
   d6152:	681a      	ldr	r2, [r3, #0]
   d6154:	07d1      	lsls	r1, r2, #31
   d6156:	bf5c      	itt	pl
   d6158:	2201      	movpl	r2, #1
   d615a:	601a      	strpl	r2, [r3, #0]
   d615c:	4b10      	ldr	r3, [pc, #64]	; (d61a0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
   d615e:	681a      	ldr	r2, [r3, #0]
   d6160:	07d2      	lsls	r2, r2, #31
   d6162:	bf5c      	itt	pl
   d6164:	2201      	movpl	r2, #1
   d6166:	601a      	strpl	r2, [r3, #0]
   d6168:	4b0e      	ldr	r3, [pc, #56]	; (d61a4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
   d616a:	681a      	ldr	r2, [r3, #0]
   d616c:	07d0      	lsls	r0, r2, #31
   d616e:	bf5c      	itt	pl
   d6170:	2201      	movpl	r2, #1
   d6172:	601a      	strpl	r2, [r3, #0]
   d6174:	4b0c      	ldr	r3, [pc, #48]	; (d61a8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
   d6176:	681a      	ldr	r2, [r3, #0]
   d6178:	07d1      	lsls	r1, r2, #31
   d617a:	bf5c      	itt	pl
   d617c:	2201      	movpl	r2, #1
   d617e:	601a      	strpl	r2, [r3, #0]
   d6180:	4b0a      	ldr	r3, [pc, #40]	; (d61ac <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
   d6182:	681a      	ldr	r2, [r3, #0]
   d6184:	07d2      	lsls	r2, r2, #31
   d6186:	bf5c      	itt	pl
   d6188:	2201      	movpl	r2, #1
   d618a:	601a      	strpl	r2, [r3, #0]
   d618c:	4770      	bx	lr
   d618e:	bf00      	nop
   d6190:	2003e7ec 	.word	0x2003e7ec
   d6194:	2003e7e8 	.word	0x2003e7e8
   d6198:	2003e7e4 	.word	0x2003e7e4
   d619c:	2003e7e0 	.word	0x2003e7e0
   d61a0:	2003e7dc 	.word	0x2003e7dc
   d61a4:	2003e7d8 	.word	0x2003e7d8
   d61a8:	2003e7d4 	.word	0x2003e7d4
   d61ac:	2003e7d0 	.word	0x2003e7d0

000d61b0 <__cxa_atexit>:
   d61b0:	b510      	push	{r4, lr}
   d61b2:	4c05      	ldr	r4, [pc, #20]	; (d61c8 <__cxa_atexit+0x18>)
   d61b4:	4613      	mov	r3, r2
   d61b6:	b12c      	cbz	r4, d61c4 <__cxa_atexit+0x14>
   d61b8:	460a      	mov	r2, r1
   d61ba:	4601      	mov	r1, r0
   d61bc:	2002      	movs	r0, #2
   d61be:	f3af 8000 	nop.w
   d61c2:	bd10      	pop	{r4, pc}
   d61c4:	4620      	mov	r0, r4
   d61c6:	bd10      	pop	{r4, pc}
   d61c8:	00000000 	.word	0x00000000

000d61cc <memcpy>:
   d61cc:	b510      	push	{r4, lr}
   d61ce:	1e43      	subs	r3, r0, #1
   d61d0:	440a      	add	r2, r1
   d61d2:	4291      	cmp	r1, r2
   d61d4:	d004      	beq.n	d61e0 <memcpy+0x14>
   d61d6:	f811 4b01 	ldrb.w	r4, [r1], #1
   d61da:	f803 4f01 	strb.w	r4, [r3, #1]!
   d61de:	e7f8      	b.n	d61d2 <memcpy+0x6>
   d61e0:	bd10      	pop	{r4, pc}

000d61e2 <memset>:
   d61e2:	4402      	add	r2, r0
   d61e4:	4603      	mov	r3, r0
   d61e6:	4293      	cmp	r3, r2
   d61e8:	d002      	beq.n	d61f0 <memset+0xe>
   d61ea:	f803 1b01 	strb.w	r1, [r3], #1
   d61ee:	e7fa      	b.n	d61e6 <memset+0x4>
   d61f0:	4770      	bx	lr
	...

000d61f4 <srand>:
   d61f4:	b538      	push	{r3, r4, r5, lr}
   d61f6:	4b12      	ldr	r3, [pc, #72]	; (d6240 <srand+0x4c>)
   d61f8:	681c      	ldr	r4, [r3, #0]
   d61fa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   d61fc:	4605      	mov	r5, r0
   d61fe:	b9d3      	cbnz	r3, d6236 <srand+0x42>
   d6200:	2018      	movs	r0, #24
   d6202:	f7ff f88b 	bl	d531c <malloc>
   d6206:	f243 330e 	movw	r3, #13070	; 0x330e
   d620a:	63a0      	str	r0, [r4, #56]	; 0x38
   d620c:	8003      	strh	r3, [r0, #0]
   d620e:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   d6212:	8043      	strh	r3, [r0, #2]
   d6214:	f241 2334 	movw	r3, #4660	; 0x1234
   d6218:	8083      	strh	r3, [r0, #4]
   d621a:	f24e 636d 	movw	r3, #58989	; 0xe66d
   d621e:	80c3      	strh	r3, [r0, #6]
   d6220:	f64d 63ec 	movw	r3, #57068	; 0xdeec
   d6224:	8103      	strh	r3, [r0, #8]
   d6226:	2305      	movs	r3, #5
   d6228:	8143      	strh	r3, [r0, #10]
   d622a:	230b      	movs	r3, #11
   d622c:	8183      	strh	r3, [r0, #12]
   d622e:	2201      	movs	r2, #1
   d6230:	2300      	movs	r3, #0
   d6232:	e9c0 2304 	strd	r2, r3, [r0, #16]
   d6236:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   d6238:	2200      	movs	r2, #0
   d623a:	611d      	str	r5, [r3, #16]
   d623c:	615a      	str	r2, [r3, #20]
   d623e:	bd38      	pop	{r3, r4, r5, pc}
   d6240:	2003e388 	.word	0x2003e388

000d6244 <strlen>:
   d6244:	4603      	mov	r3, r0
   d6246:	f813 2b01 	ldrb.w	r2, [r3], #1
   d624a:	2a00      	cmp	r2, #0
   d624c:	d1fb      	bne.n	d6246 <strlen+0x2>
   d624e:	1a18      	subs	r0, r3, r0
   d6250:	3801      	subs	r0, #1
   d6252:	4770      	bx	lr

000d6254 <dynalib_user>:
   d6254:	401d 000d 4059 000d 4085 000d 4089 000d     .@..Y@...@...@..
   d6264:	0000 0000 6154 2067 6f66 6e75 0064 6154     ....Tag found.Ta
   d6274:	2067 6f67 656e 0000 c000 4001 1000 4002     g gone.....@...@
   d6284:	2000 4002                                   . .@

000d6288 <CSWTCH.65>:
   d6288:	012c 0000 0018 0000 01f4 0000 012c 0000     ,...........,...
   d6298:	0050 0000                                   P...

000d629c <_ZTVN5spark13EthernetClassE>:
	...
   d62a4:	539b 000d 5391 000d 5387 000d 537d 000d     .S...S...S..}S..
   d62b4:	5371 000d 5365 000d 5359 000d 5351 000d     qS..eS..YS..QS..
   d62c4:	5347 000d 533d 000d 5c95 000d 6162 6475     GS..=S...\..baud
   d62d4:	5300 7265 6169 006c 6553 6972 6c61 0031     .Serial.Serial1.
   d62e4:	7974 6570 7000 7261 6d61 6300 646d 6900     type.param.cmd.i
   d62f4:	0064 6e68 0064 7473 6d72 6600 6c69 0074     d.hnd.strm.filt.
   d6304:	766c 006c 6461 4864 6e61 6c64 7265 7200     lvl.addHandler.r
   d6314:	6d65 766f 4865 6e61 6c64 7265 6500 756e     emoveHandler.enu
   d6324:	486d 6e61 6c64 7265 0073 534a 4e4f 7453     mHandlers.JSONSt
   d6334:	6572 6d61 6f4c 4867 6e61 6c64 7265 6100     reamLogHandler.a
   d6344:	7070 2500 3130 7530 0020 205d 2500 0064     pp.%010u .] .%d.
   d6354:	202c 2800 3a29 0020 5b20 6300 646f 2065     , .(): . [.code 
   d6364:	203d 2500 0069 6564 6174 6c69 2073 203d     = .%i.details = 
   d6374:	0d00 000a 0066 6e6c 6600 006e 6f63 6564     ....f.ln.fn.code
   d6384:	6400 7465 6961 006c 6f6e 656e 7400 6172     .detail.none.tra
   d6394:	6563 6900 666e 006f 6177 6e72 6500 7272     ce.info.warn.err
   d63a4:	726f 7000 6e61 6369 6100 6c6c 5a00 2500     or.panic.all.Z.%
   d63b4:	302b 6433 253a 3230 0075 5925 252d 2d6d     +03d:%02u.%Y-%m-
   d63c4:	6425 2554 3a48 4d25 253a 2553 007a 7361     %dT%H:%M:%S%z.as
   d63d4:	7463 6d69 0065 0000                         ctime...

000d63dc <_ZTV9IPAddress>:
	...
   d63e4:	56bd 000d 56ad 000d 56af 000d               .V...V...V..

000d63f0 <_ZTV9USBSerial>:
	...
   d63f8:	5795 000d 57e5 000d 57f3 000d 5479 000d     .W...W...W..yT..
   d6408:	57d1 000d 5797 000d 57ad 000d 57df 000d     .W...W...W...W..
   d6418:	57c3 000d 5791 000d                         .W...W..

000d6420 <_ZTV11USARTSerial>:
	...
   d6428:	58ad 000d 58fd 000d 590b 000d 5479 000d     .X...X...Y..yT..
   d6438:	58c1 000d 58e3 000d 58cf 000d 58f7 000d     .X...X...X...X..
   d6448:	58af 000d 58b3 000d                         .X...X..

000d6450 <_ZTV7TwoWire>:
	...
   d6458:	59b1 000d 59fb 000d 59d3 000d 59b3 000d     .Y...Y...Y...Y..
   d6468:	59db 000d 59e3 000d 59eb 000d 59f3 000d     .Y...Y...Y...Y..

000d6478 <_ZTVN5spark9MeshClassE>:
	...
   d6480:	5a93 000d 5a89 000d 5a7f 000d 5a75 000d     .Z...Z...Z..uZ..
   d6490:	5a69 000d 5a5d 000d 5a51 000d 5a49 000d     iZ..]Z..QZ..IZ..
   d64a0:	5a3f 000d 5a35 000d 5c95 000d               ?Z..5Z...\..

000d64ac <_ZTVN5spark9WiFiClassE>:
	...
   d64b4:	5c0f 000d 5c05 000d 5bfb 000d 5bb1 000d     .\...\...[...[..
   d64c4:	5bef 000d 5be3 000d 5bd7 000d 5bcf 000d     .[...[...[...[..
   d64d4:	5bc5 000d 5bbb 000d 5c95 000d               .[...[...\..

000d64e0 <_ZTVN5spark12NetworkClassE>:
	...
   d64e8:	5c2d 000d 5c37 000d 5c41 000d 5c4b 000d     -\..7\..A\..K\..
   d64f8:	5c55 000d 5c61 000d 5c6d 000d 5c79 000d     U\..a\..m\..y\..
   d6508:	5c81 000d 5c8b 000d 5c95 000d               .\...\...\..

000d6514 <_ZSt7nothrow>:
   d6514:	0000 0000                                   ....

000d6518 <__sf_fake_stdin>:
	...

000d6538 <__sf_fake_stdout>:
	...

000d6558 <__sf_fake_stderr>:
	...
   d6578:	0043                                        C.

000d657a <link_const_variable_data_end>:
	...

000d657c <link_constructors_location>:
   d657c:	000d4281 	.word	0x000d4281
   d6580:	000d4a7d 	.word	0x000d4a7d
   d6584:	000d4f31 	.word	0x000d4f31
   d6588:	000d53a5 	.word	0x000d53a5
   d658c:	000d540d 	.word	0x000d540d
   d6590:	000d5451 	.word	0x000d5451
   d6594:	000d5539 	.word	0x000d5539
   d6598:	000d5549 	.word	0x000d5549
   d659c:	000d5581 	.word	0x000d5581
   d65a0:	000d5b61 	.word	0x000d5b61
   d65a4:	000d5c19 	.word	0x000d5c19
   d65a8:	000d5d61 	.word	0x000d5d61
   d65ac:	000d5f21 	.word	0x000d5f21
   d65b0:	000d5fa5 	.word	0x000d5fa5
   d65b4:	000d6069 	.word	0x000d6069
   d65b8:	000d612d 	.word	0x000d612d

000d65bc <link_constructors_end>:
   d65bc:	00000000 	.word	0x00000000
