ARM GAS  /tmp/ccBXhlBZ.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.main,"ax",%progbits
  19              		.align	1
  20              		.global	main
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	main:
  26              	.LFB40:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "gpio.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
ARM GAS  /tmp/ccBXhlBZ.s 			page 2


  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** UART_HandleTypeDef huart2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /**
  62:Core/Src/main.c ****  * @brief  The application entry point.
  63:Core/Src/main.c ****  * @retval int
  64:Core/Src/main.c ****  */
  65:Core/Src/main.c **** int main(void) {
  27              		.loc 1 65 16 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  66:Core/Src/main.c ****   my_gpio_init(GPIOA_BASE, 5, 0x01);
  37              		.loc 1 66 3 view .LVU1
  38 0002 9020     		movs	r0, #144
  39 0004 0122     		movs	r2, #1
  40 0006 0521     		movs	r1, #5
  41 0008 C005     		lsls	r0, r0, #23
  42 000a FFF7FEFF 		bl	my_gpio_init
  43              	.LVL0:
  44              	.L2:
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****   while (1) {
  45              		.loc 1 68 3 view .LVU2
  69:Core/Src/main.c ****     my_gpio_toggle(GPIOA_BASE, 5);
  46              		.loc 1 69 5 view .LVU3
ARM GAS  /tmp/ccBXhlBZ.s 			page 3


  47 000e 9020     		movs	r0, #144
  48 0010 0521     		movs	r1, #5
  49 0012 C005     		lsls	r0, r0, #23
  50 0014 FFF7FEFF 		bl	my_gpio_toggle
  51              	.LVL1:
  70:Core/Src/main.c ****     my_hal_delay(100);
  52              		.loc 1 70 5 discriminator 1 view .LVU4
  53 0018 6420     		movs	r0, #100
  54 001a FFF7FEFF 		bl	my_hal_delay
  55              	.LVL2:
  68:Core/Src/main.c ****     my_gpio_toggle(GPIOA_BASE, 5);
  56              		.loc 1 68 9 view .LVU5
  57 001e F6E7     		b	.L2
  58              		.cfi_endproc
  59              	.LFE40:
  61              		.section	.text.Error_Handler,"ax",%progbits
  62              		.align	1
  63              		.global	Error_Handler
  64              		.syntax unified
  65              		.code	16
  66              		.thumb_func
  68              	Error_Handler:
  69              	.LFB42:
  71:Core/Src/main.c ****   }
  72:Core/Src/main.c **** }
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /**
  75:Core/Src/main.c ****  * @brief System Clock Configuration
  76:Core/Src/main.c ****  * @retval None
  77:Core/Src/main.c ****  */
  78:Core/Src/main.c **** void SystemClock_Config(void) {
  79:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  80:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  83:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
  84:Core/Src/main.c ****    */
  85:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  86:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  87:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  88:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  89:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  90:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
  91:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  92:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
  93:Core/Src/main.c ****     Error_Handler();
  94:Core/Src/main.c ****   }
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
  97:Core/Src/main.c ****    */
  98:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType =
  99:Core/Src/main.c ****       RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 100:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 101:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 102:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
ARM GAS  /tmp/ccBXhlBZ.s 			page 4


 105:Core/Src/main.c ****     Error_Handler();
 106:Core/Src/main.c ****   }
 107:Core/Src/main.c **** }
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** /**
 110:Core/Src/main.c ****  * @brief USART2 Initialization Function
 111:Core/Src/main.c ****  * @param None
 112:Core/Src/main.c ****  * @retval None
 113:Core/Src/main.c ****  */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c **** /**
 116:Core/Src/main.c ****  * @brief GPIO Initialization Function
 117:Core/Src/main.c ****  * @param None
 118:Core/Src/main.c ****  * @retval None
 119:Core/Src/main.c ****  */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** /* USER CODE END 4 */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** /**
 126:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 127:Core/Src/main.c ****  * @retval None
 128:Core/Src/main.c ****  */
 129:Core/Src/main.c **** void Error_Handler(void) {
  70              		.loc 1 129 26 view -0
  71              		.cfi_startproc
  72              		@ Volatile: function does not return.
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75              		@ link register save eliminated.
 130:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 131:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 132:Core/Src/main.c ****   __disable_irq();
  76              		.loc 1 132 3 view .LVU7
  77              	.LBB4:
  78              	.LBI4:
  79              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  /tmp/ccBXhlBZ.s 			page 5


  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
ARM GAS  /tmp/ccBXhlBZ.s 			page 6


  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccBXhlBZ.s 			page 7


 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  80              		.loc 2 140 27 view .LVU8
  81              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  82              		.loc 2 142 3 view .LVU9
  83              		.syntax divided
  84              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  85 0000 72B6     		cpsid i
  86              	@ 0 "" 2
  87              		.thumb
  88              		.syntax unified
  89              	.L4:
  90              	.LBE5:
  91              	.LBE4:
 133:Core/Src/main.c ****   while (1) {
  92              		.loc 1 133 3 view .LVU10
 134:Core/Src/main.c ****   }
  93              		.loc 1 134 3 view .LVU11
 133:Core/Src/main.c ****   while (1) {
  94              		.loc 1 133 9 view .LVU12
  95 0002 FEE7     		b	.L4
  96              		.cfi_endproc
  97              	.LFE42:
  99              		.section	.text.SystemClock_Config,"ax",%progbits
 100              		.align	1
 101              		.global	SystemClock_Config
 102              		.syntax unified
 103              		.code	16
 104              		.thumb_func
 106              	SystemClock_Config:
 107              	.LFB41:
  78:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 108              		.loc 1 78 31 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 64
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 112 0000 00B5     		push	{lr}
 113              	.LCFI1:
 114              		.cfi_def_cfa_offset 4
 115              		.cfi_offset 14, -4
 116 0002 91B0     		sub	sp, sp, #68
 117              	.LCFI2:
 118              		.cfi_def_cfa_offset 72
  79:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 119              		.loc 1 79 3 view .LVU14
  79:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 120              		.loc 1 79 22 is_stmt 0 view .LVU15
 121 0004 3022     		movs	r2, #48
 122 0006 0021     		movs	r1, #0
 123 0008 04A8     		add	r0, sp, #16
ARM GAS  /tmp/ccBXhlBZ.s 			page 8


 124 000a FFF7FEFF 		bl	memset
 125              	.LVL3:
  80:Core/Src/main.c **** 
 126              		.loc 1 80 3 is_stmt 1 view .LVU16
  80:Core/Src/main.c **** 
 127              		.loc 1 80 22 is_stmt 0 view .LVU17
 128 000e 1022     		movs	r2, #16
 129 0010 0021     		movs	r1, #0
 130 0012 6846     		mov	r0, sp
 131 0014 FFF7FEFF 		bl	memset
 132              	.LVL4:
  85:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 133              		.loc 1 85 3 is_stmt 1 view .LVU18
  85:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 134              		.loc 1 85 36 is_stmt 0 view .LVU19
 135 0018 0223     		movs	r3, #2
 136 001a 0493     		str	r3, [sp, #16]
  86:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 137              		.loc 1 86 3 is_stmt 1 view .LVU20
  86:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 138              		.loc 1 86 30 is_stmt 0 view .LVU21
 139 001c 0122     		movs	r2, #1
 140 001e 0792     		str	r2, [sp, #28]
  87:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 141              		.loc 1 87 3 is_stmt 1 view .LVU22
  87:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 142              		.loc 1 87 41 is_stmt 0 view .LVU23
 143 0020 0F32     		adds	r2, r2, #15
 144 0022 0892     		str	r2, [sp, #32]
  88:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 145              		.loc 1 88 3 is_stmt 1 view .LVU24
  88:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 146              		.loc 1 88 34 is_stmt 0 view .LVU25
 147 0024 0C93     		str	r3, [sp, #48]
  89:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 148              		.loc 1 89 3 is_stmt 1 view .LVU26
  90:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 149              		.loc 1 90 3 view .LVU27
  90:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 150              		.loc 1 90 32 is_stmt 0 view .LVU28
 151 0026 A023     		movs	r3, #160
 152 0028 9B03     		lsls	r3, r3, #14
 153 002a 0E93     		str	r3, [sp, #56]
  91:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 154              		.loc 1 91 3 is_stmt 1 view .LVU29
  92:Core/Src/main.c ****     Error_Handler();
 155              		.loc 1 92 3 view .LVU30
  92:Core/Src/main.c ****     Error_Handler();
 156              		.loc 1 92 7 is_stmt 0 view .LVU31
 157 002c 04A8     		add	r0, sp, #16
 158 002e FFF7FEFF 		bl	HAL_RCC_OscConfig
 159              	.LVL5:
  92:Core/Src/main.c ****     Error_Handler();
 160              		.loc 1 92 6 discriminator 1 view .LVU32
 161 0032 0028     		cmp	r0, #0
 162 0034 0ED1     		bne	.L8
  98:Core/Src/main.c ****       RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
ARM GAS  /tmp/ccBXhlBZ.s 			page 9


 163              		.loc 1 98 3 is_stmt 1 view .LVU33
  98:Core/Src/main.c ****       RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 164              		.loc 1 98 31 is_stmt 0 view .LVU34
 165 0036 0723     		movs	r3, #7
 166 0038 0093     		str	r3, [sp]
 100:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 167              		.loc 1 100 3 is_stmt 1 view .LVU35
 100:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 168              		.loc 1 100 34 is_stmt 0 view .LVU36
 169 003a 053B     		subs	r3, r3, #5
 170 003c 0193     		str	r3, [sp, #4]
 101:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 171              		.loc 1 101 3 is_stmt 1 view .LVU37
 101:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 172              		.loc 1 101 35 is_stmt 0 view .LVU38
 173 003e 0023     		movs	r3, #0
 174 0040 0293     		str	r3, [sp, #8]
 102:Core/Src/main.c **** 
 175              		.loc 1 102 3 is_stmt 1 view .LVU39
 102:Core/Src/main.c **** 
 176              		.loc 1 102 36 is_stmt 0 view .LVU40
 177 0042 0393     		str	r3, [sp, #12]
 104:Core/Src/main.c ****     Error_Handler();
 178              		.loc 1 104 3 is_stmt 1 view .LVU41
 104:Core/Src/main.c ****     Error_Handler();
 179              		.loc 1 104 7 is_stmt 0 view .LVU42
 180 0044 0121     		movs	r1, #1
 181 0046 6846     		mov	r0, sp
 182 0048 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 183              	.LVL6:
 104:Core/Src/main.c ****     Error_Handler();
 184              		.loc 1 104 6 discriminator 1 view .LVU43
 185 004c 0028     		cmp	r0, #0
 186 004e 03D1     		bne	.L9
 107:Core/Src/main.c **** 
 187              		.loc 1 107 1 view .LVU44
 188 0050 11B0     		add	sp, sp, #68
 189              		@ sp needed
 190 0052 00BD     		pop	{pc}
 191              	.L8:
  93:Core/Src/main.c ****   }
 192              		.loc 1 93 5 is_stmt 1 view .LVU45
 193 0054 FFF7FEFF 		bl	Error_Handler
 194              	.LVL7:
 195              	.L9:
 105:Core/Src/main.c ****   }
 196              		.loc 1 105 5 view .LVU46
 197 0058 FFF7FEFF 		bl	Error_Handler
 198              	.LVL8:
 199              		.cfi_endproc
 200              	.LFE41:
 202              		.global	huart2
 203              		.section	.bss.huart2,"aw",%nobits
 204              		.align	2
 207              	huart2:
 208 0000 00000000 		.space	136
 208      00000000 
ARM GAS  /tmp/ccBXhlBZ.s 			page 10


 208      00000000 
 208      00000000 
 208      00000000 
 209              		.text
 210              	.Letext0:
 211              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 212              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h"
 213              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 214              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 215              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 216              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 217              		.file 9 "Core/Inc/gpio.h"
 218              		.file 10 "<built-in>"
ARM GAS  /tmp/ccBXhlBZ.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccBXhlBZ.s:19     .text.main:00000000 $t
     /tmp/ccBXhlBZ.s:25     .text.main:00000000 main
     /tmp/ccBXhlBZ.s:62     .text.Error_Handler:00000000 $t
     /tmp/ccBXhlBZ.s:68     .text.Error_Handler:00000000 Error_Handler
     /tmp/ccBXhlBZ.s:100    .text.SystemClock_Config:00000000 $t
     /tmp/ccBXhlBZ.s:106    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccBXhlBZ.s:207    .bss.huart2:00000000 huart2
     /tmp/ccBXhlBZ.s:204    .bss.huart2:00000000 $d

UNDEFINED SYMBOLS
my_gpio_init
my_gpio_toggle
my_hal_delay
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
