
#define SOFT_RESET1_reg      0xb8000000
#define CLOCK_ENABLE1_reg    0xb800000c
#define TP_DEMOD_CTRL_reg    0xb80000e8
#define ST_CFG_0_reg         0xb8060200
#define ST_Pin_Mux_Ctrl0_reg 0xb80602a0
#define GPIO_CFG_0_reg       0xb8000800
#define GPIO_CFG_1_reg       0xb8000804
#define GPIO_CFG_25_reg      0xb8000864
#define GPIO_CFG_26_reg      0xb8000868
#define PIN_MUX_CRTL0_reg    0xb80008fc

#define I2C0_SDA_OUTPUT_DELAY_CTRL_reg 0xb8062500
#define I2C1_SDA_OUTPUT_DELAY_CTRL_reg 0xb801b090
#define I2C2_SDA_OUTPUT_DELAY_CTRL_reg 0xb801b094

#define IC0_CON_reg                    0xb8062600
#define IC0_TAR_reg                    0xb8062604
#define IC0_SAR_reg                    0xb8062608
#define IC0_HS_MADDR_reg               0xb806260C
#define IC0_DATA_CMD_reg               0xb8062610
#define IC0_SS_SCL_HCNT_reg            0xb8062614
#define IC0_SS_SCL_LCNT_reg            0xb8062618
#define IC0_FS_SCL_HCNT_reg            0xb806261C
#define IC0_FS_SCL_LCNT_reg            0xb8062620
#define IC0_HS_SCL_HCNT_reg            0xb8062624
#define IC0_HS_SCL_LCNT_reg            0xb8062628
#define IC0_INTR_STAT_reg              0xb806262C
#define IC0_INTR_MASK_reg              0xb8062630
#define IC0_RAW_INTR_STAT_reg          0xb8062634
#define IC0_RX_TL_reg                  0xb8062638
#define IC0_TX_TL_reg                  0xb806263C
#define IC0_CLR_INTR_reg               0xb8062640
#define IC0_CLR_RX_UNDER_reg           0xb8062644
#define IC0_CLR_RX_OVER_reg            0xb8062648
#define IC0_CLR_TX_OVER_reg            0xb806264C
#define IC0_CLR_RD_REQ_reg             0xb8062650
#define IC0_CLR_TX_ABRT_reg            0xb8062654
#define IC0_CLR_RX_DONE_reg            0xb8062658
#define IC0_CLR_ACTIVITY_reg           0xb806265C
#define IC0_CLR_STOP_DET_reg           0xb8062660
#define IC0_CLR_START_DET_reg          0xb8062664
#define IC0_CLR_GEN_CALL_reg           0xb8062668
#define IC0_ENABLE_reg                 0xb806266C
#define IC0_STATUS_reg                 0xb8062670
#define IC0_TXFLR_reg                  0xb8062674
#define IC0_RXFLR_reg                  0xb8062678
#define IC0_TX_ABRT_SOURCE_reg         0xb8062680
#define IC0_SLV_DATA_NACK_ONLY_reg     0xb8062684
#define IC0_DMA_CR_reg                 0xb8062688
#define IC0_DMA_TDLR_reg               0xb806268C
#define IC0_DMA_RDLR_reg               0xb8062690
#define IC0_SDA_SETUP_reg              0xb8062694
#define IC0_COMP_PARAM_1_reg           0xb80626f4
#define IC0_COMP_VERSION_reg           0xb80626f8
#define IC0_COMP_TYPE_reg              0xb80626fC

#define IC1_CON_reg                    0xb801b900
#define IC1_TAR_reg                    0xb801b904
#define IC1_SAR_reg                    0xb801b908
#define IC1_HS_MADDR_reg               0xb801b90C
#define IC1_DATA_CMD_reg               0xb801b910
#define IC1_SS_SCL_HCNT_reg            0xb801b914
#define IC1_SS_SCL_LCNT_reg            0xb801b918
#define IC1_FS_SCL_HCNT_reg            0xb801b91C
#define IC1_FS_SCL_LCNT_reg            0xb801b920
#define IC1_HS_SCL_HCNT_reg            0xb801b924
#define IC1_HS_SCL_LCNT_reg            0xb801b928
#define IC1_INTR_STAT_reg              0xb801b92C
#define IC1_INTR_MASK_reg              0xb801b930
#define IC1_RAW_INTR_STAT_reg          0xb801b934
#define IC1_RX_TL_reg                  0xb801b938
#define IC1_TX_TL_reg                  0xb801b93C
#define IC1_CLR_INTR_reg               0xb801b940
#define IC1_CLR_RX_UNDER_reg           0xb801b944
#define IC1_CLR_RX_OVER_reg            0xb801b948
#define IC1_CLR_TX_OVER_reg            0xb801b94C
#define IC1_CLR_RD_REQ_reg             0xb801b950
#define IC1_CLR_TX_ABRT_reg            0xb801b954
#define IC1_CLR_RX_DONE_reg            0xb801b958
#define IC1_CLR_ACTIVITY_reg           0xb801b95C
#define IC1_CLR_STOP_DET_reg           0xb801b960
#define IC1_CLR_START_DET_reg          0xb801b964
#define IC1_CLR_GEN_CALL_reg           0xb801b968
#define IC1_ENABLE_reg                 0xb801b96C
#define IC1_STATUS_reg                 0xb801b970
#define IC1_TXFLR_reg                  0xb801b974
#define IC1_RXFLR_reg                  0xb801b978
#define IC1_TX_ABRT_SOURCE_reg         0xb801b980
#define IC1_SLV_DATA_NACK_ONLY_reg     0xb801b984
#define IC1_DMA_CR_reg                 0xb801b988
#define IC1_DMA_TDLR_reg               0xb801b98C
#define IC1_DMA_RDLR_reg               0xb801b990
#define IC1_SDA_SETUP_reg              0xb801b994
#define IC1_COMP_PARAM_1_reg           0xb801b9f4
#define IC1_COMP_VERSION_reg           0xb801b9f8
#define IC1_COMP_TYPE_reg              0xb801b9fC

#define IC2_CON_reg                    0xb801bb00
#define IC2_TAR_reg                    0xb801bb04
#define IC2_SAR_reg                    0xb801bb08
#define IC2_HS_MADDR_reg               0xb801bb0C
#define IC2_DATA_CMD_reg               0xb801bb10
#define IC2_SS_SCL_HCNT_reg            0xb801bb14
#define IC2_SS_SCL_LCNT_reg            0xb801bb18
#define IC2_FS_SCL_HCNT_reg            0xb801bb1C
#define IC2_FS_SCL_LCNT_reg            0xb801bb20
#define IC2_HS_SCL_HCNT_reg            0xb801bb24
#define IC2_HS_SCL_LCNT_reg            0xb801bb28
#define IC2_INTR_STAT_reg              0xb801bb2C
#define IC2_INTR_MASK_reg              0xb801bb30
#define IC2_RAW_INTR_STAT_reg          0xb801bb34
#define IC2_RX_TL_reg                  0xb801bb38
#define IC2_TX_TL_reg                  0xb801bb3C
#define IC2_CLR_INTR_reg               0xb801bb40
#define IC2_CLR_RX_UNDER_reg           0xb801bb44
#define IC2_CLR_RX_OVER_reg            0xb801bb48
#define IC2_CLR_TX_OVER_reg            0xb801bb4C
#define IC2_CLR_RD_REQ_reg             0xb801bb50
#define IC2_CLR_TX_ABRT_reg            0xb801bb54
#define IC2_CLR_RX_DONE_reg            0xb801bb58
#define IC2_CLR_ACTIVITY_reg           0xb801bb5C
#define IC2_CLR_STOP_DET_reg           0xb801bb60
#define IC2_CLR_START_DET_reg          0xb801bb64
#define IC2_CLR_GEN_CALL_reg           0xb801bb68
#define IC2_ENABLE_reg                 0xb801bb6C
#define IC2_STATUS_reg                 0xb801bb70
#define IC2_TXFLR_reg                  0xb801bb74
#define IC2_RXFLR_reg                  0xb801bb78
#define IC2_TX_ABRT_SOURCE_reg         0xb801bb80
#define IC2_SLV_DATA_NACK_ONLY_reg     0xb801bb84
#define IC2_DMA_CR_reg                 0xb801bb88
#define IC2_DMA_TDLR_reg               0xb801bb8C
#define IC2_DMA_RDLR_reg               0xb801bb90
#define IC2_SDA_SETUP_reg              0xb801bb94
#define IC2_COMP_PARAM_1_reg           0xb801bbf4
#define IC2_COMP_VERSION_reg           0xb801bbf8
#define IC2_COMP_TYPE_reg              0xb801bbfC

