## FEB 01

-- Ran and compiled my prob first and last Verilog code 
![Screenshot-Verilog](images/Screenshot-Verilog.png)
