# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# do {InstFetch.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 02:36:44 on Nov 09,2017
# vcom -reportprogress 300 -explicit -93 IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity InstFetch
# -- Compiling architecture Behavioral of InstFetch
# ** Warning: IF.vhd(48): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# 
# End time: 02:36:44 on Nov 09,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui -do "do {InstFetch.fdo}" 
# Start time: 02:36:44 on Nov 09,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.instfetch(behavioral)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
force -freeze sim:/instfetch/CLK 1 0, 0 {50 ps} -r 100
run
run
run
run
run
# ** Fatal: (vsim-3340) Attempt to call ENDFILE on an unopened file.
#    Time: 1000500 ps  Iteration: 0  Process: /instfetch/line__47 File: IF.vhd
# Fatal error in Process line__47 at IF.vhd line 54
# 
# HDL call sequence:
# Stopped at IF.vhd 54 Process line__47
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at IF.vhd 54 Process line__47
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at IF.vhd 54 Process line__47
# 
