#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55fac372be20 .scope module, "top" "top" 2 12;
 .timescale -9 -9;
v0x55fac37612e0_0 .var "clk", 0 0;
v0x55fac37613a0_0 .var "ex_wdata_o", 31 0;
v0x55fac3761460_0 .var "hold_flag_i", 2 0;
v0x55fac3761550_0 .net "id_op1_o", 31 0, v0x55fac375a7c0_0;  1 drivers
v0x55fac37615f0_0 .net "id_op2_o", 31 0, v0x55fac375a8f0_0;  1 drivers
v0x55fac37616e0_0 .net "id_reg1_raddr_o", 4 0, v0x55fac375ab90_0;  1 drivers
v0x55fac37617d0_0 .net "id_reg2_raddr_o", 4 0, v0x55fac375ad50_0;  1 drivers
v0x55fac37618e0_0 .net "id_reg_waddr_o", 4 0, v0x55fac375aef0_0;  1 drivers
v0x55fac37619f0_0 .net "id_we_o", 0 0, v0x55fac375afb0_0;  1 drivers
v0x55fac3761b20_0 .net "ifid_inst_addr_o", 31 0, L_0x55fac37726c0;  1 drivers
v0x55fac3761c30_0 .net "ifid_inst_o", 31 0, L_0x55fac372c4d0;  1 drivers
v0x55fac3761d40_0 .var "jump_addr_i", 31 0;
v0x55fac3761e00_0 .var "jump_flag_i", 0 0;
v0x55fac3761ea0_0 .net "pc_o", 31 0, v0x55fac375db70_0;  1 drivers
v0x55fac3761fd0_0 .net "regs_reg1_rdata_o", 31 0, v0x55fac375e7f0_0;  1 drivers
v0x55fac3762070_0 .net "regs_reg2_rdata_o", 31 0, v0x55fac375e890_0;  1 drivers
v0x55fac3762130_0 .net "rom_inst_o", 31 0, v0x55fac3761080_0;  1 drivers
v0x55fac37622e0_0 .var "rst", 0 0;
v0x55fac3762380_0 .var "start_i", 31 0;
S_0x55fac36ecf90 .scope module, "id_inst" "id" 2 110, 3 3 0, S_0x55fac372be20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "inst_addr_i";
    .port_info 2 /INPUT 32 "inst_i";
    .port_info 3 /INPUT 32 "reg1_rdata_i";
    .port_info 4 /INPUT 32 "reg2_rdata_i";
    .port_info 5 /OUTPUT 5 "reg1_raddr_o";
    .port_info 6 /OUTPUT 5 "reg2_raddr_o";
    .port_info 7 /OUTPUT 32 "op1_o";
    .port_info 8 /OUTPUT 32 "op2_o";
    .port_info 9 /OUTPUT 1 "reg_we_o";
    .port_info 10 /OUTPUT 5 "reg_waddr_o";
v0x55fac373b0e0_0 .net "funct3", 2 0, L_0x55fac3772800;  1 drivers
v0x55fac36f7c30_0 .net "funct7", 6 0, L_0x55fac37728d0;  1 drivers
v0x55fac372df50_0 .net "inst_addr_i", 31 0, L_0x55fac37726c0;  alias, 1 drivers
v0x55fac375a6e0_0 .net "inst_i", 31 0, L_0x55fac372c4d0;  alias, 1 drivers
v0x55fac375a7c0_0 .var "op1_o", 31 0;
v0x55fac375a8f0_0 .var "op2_o", 31 0;
v0x55fac375a9d0_0 .net "opcode", 6 0, L_0x55fac3772730;  1 drivers
v0x55fac375aab0_0 .net "rd", 4 0, L_0x55fac37729a0;  1 drivers
v0x55fac375ab90_0 .var "reg1_raddr_o", 4 0;
v0x55fac375ac70_0 .net "reg1_rdata_i", 31 0, v0x55fac375e7f0_0;  alias, 1 drivers
v0x55fac375ad50_0 .var "reg2_raddr_o", 4 0;
v0x55fac375ae30_0 .net "reg2_rdata_i", 31 0, v0x55fac375e7f0_0;  alias, 1 drivers
v0x55fac375aef0_0 .var "reg_waddr_o", 4 0;
v0x55fac375afb0_0 .var "reg_we_o", 0 0;
v0x55fac375b070_0 .net "rs1", 4 0, L_0x55fac3772aa0;  1 drivers
v0x55fac375b150_0 .net "rs2", 4 0, L_0x55fac3772c80;  1 drivers
v0x55fac375b230_0 .net "rst", 0 0, v0x55fac37622e0_0;  1 drivers
E_0x55fac37073c0/0 .event edge, v0x55fac375b070_0, v0x55fac375b150_0, v0x55fac375a9d0_0, v0x55fac373b0e0_0;
E_0x55fac37073c0/1 .event edge, v0x55fac375aab0_0, v0x55fac375ac70_0, v0x55fac375a6e0_0, v0x55fac375ac70_0;
E_0x55fac37073c0 .event/or E_0x55fac37073c0/0, E_0x55fac37073c0/1;
L_0x55fac3772730 .part L_0x55fac372c4d0, 0, 7;
L_0x55fac3772800 .part L_0x55fac372c4d0, 12, 3;
L_0x55fac37728d0 .part L_0x55fac372c4d0, 25, 7;
L_0x55fac37729a0 .part L_0x55fac372c4d0, 7, 5;
L_0x55fac3772aa0 .part L_0x55fac372c4d0, 15, 5;
L_0x55fac3772c80 .part L_0x55fac372c4d0, 20, 5;
S_0x55fac36edfd0 .scope module, "if_id_inst" "if_id" 2 100, 4 4 0, S_0x55fac372be20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "inst_i";
    .port_info 3 /INPUT 32 "inst_addr_i";
    .port_info 4 /INPUT 3 "hold_flag_i";
    .port_info 5 /OUTPUT 32 "inst_o";
    .port_info 6 /OUTPUT 32 "inst_addr_o";
L_0x55fac372c4d0 .functor BUFZ 32, v0x55fac375c6e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fac37726c0 .functor BUFZ 32, v0x55fac375bd50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb8ee4f2018 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55fac375c970_0 .net/2u *"_ivl_0", 2 0, L_0x7fb8ee4f2018;  1 drivers
v0x55fac375ca70_0 .net "clk", 0 0, v0x55fac37612e0_0;  1 drivers
v0x55fac375cb80_0 .net "hold_en", 0 0, L_0x55fac3762440;  1 drivers
v0x55fac375cc70_0 .net "hold_flag_i", 2 0, v0x55fac3761460_0;  1 drivers
v0x55fac375cd10_0 .net "inst", 31 0, v0x55fac375c6e0_0;  1 drivers
v0x55fac375ce20_0 .net "inst_addr", 31 0, v0x55fac375bd50_0;  1 drivers
v0x55fac375cec0_0 .net "inst_addr_i", 31 0, v0x55fac375db70_0;  alias, 1 drivers
v0x55fac375cf60_0 .net "inst_addr_o", 31 0, L_0x55fac37726c0;  alias, 1 drivers
v0x55fac375d000_0 .net "inst_i", 31 0, v0x55fac3761080_0;  alias, 1 drivers
v0x55fac375d0d0_0 .net "inst_o", 31 0, L_0x55fac372c4d0;  alias, 1 drivers
v0x55fac375d1a0_0 .net "rst", 0 0, v0x55fac37622e0_0;  alias, 1 drivers
L_0x55fac3762440 .cmp/ge 3, v0x55fac3761460_0, L_0x7fb8ee4f2018;
S_0x55fac375b580 .scope module, "inst_addr_ff" "gen_pipe_dff" 4 27, 5 3 0, S_0x55fac36edfd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "hold_en";
    .port_info 3 /INPUT 32 "def_val";
    .port_info 4 /INPUT 32 "din";
    .port_info 5 /OUTPUT 32 "qout";
P_0x55fac375b760 .param/l "DW" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55fac375b8e0_0 .net "clk", 0 0, v0x55fac37612e0_0;  alias, 1 drivers
L_0x7fb8ee4f20a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fac375b9c0_0 .net "def_val", 31 0, L_0x7fb8ee4f20a8;  1 drivers
v0x55fac375baa0_0 .net "din", 31 0, v0x55fac375db70_0;  alias, 1 drivers
v0x55fac375bb60_0 .net "hold_en", 0 0, L_0x55fac3762440;  alias, 1 drivers
v0x55fac375bc20_0 .net "qout", 31 0, v0x55fac375bd50_0;  alias, 1 drivers
v0x55fac375bd50_0 .var "qout_r", 31 0;
v0x55fac375be30_0 .net "rst", 0 0, v0x55fac37622e0_0;  alias, 1 drivers
E_0x55fac3707400 .event posedge, v0x55fac375b8e0_0;
S_0x55fac375bf70 .scope module, "inst_ff" "gen_pipe_dff" 4 23, 5 3 0, S_0x55fac36edfd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "hold_en";
    .port_info 3 /INPUT 32 "def_val";
    .port_info 4 /INPUT 32 "din";
    .port_info 5 /OUTPUT 32 "qout";
P_0x55fac375c170 .param/l "DW" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55fac375c2b0_0 .net "clk", 0 0, v0x55fac37612e0_0;  alias, 1 drivers
L_0x7fb8ee4f2060 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x55fac375c350_0 .net "def_val", 31 0, L_0x7fb8ee4f2060;  1 drivers
v0x55fac375c410_0 .net "din", 31 0, v0x55fac3761080_0;  alias, 1 drivers
v0x55fac375c500_0 .net "hold_en", 0 0, L_0x55fac3762440;  alias, 1 drivers
v0x55fac375c5d0_0 .net "qout", 31 0, v0x55fac375c6e0_0;  alias, 1 drivers
v0x55fac375c6e0_0 .var "qout_r", 31 0;
v0x55fac375c7c0_0 .net "rst", 0 0, v0x55fac37622e0_0;  alias, 1 drivers
S_0x55fac375d300 .scope begin, "mem_init" "mem_init" 2 48, 2 48 0, S_0x55fac372be20;
 .timescale -9 -9;
v0x55fac375d4c0_0 .var/i "i", 31 0;
S_0x55fac375d5a0 .scope module, "pc_reg_inst" "pc_reg" 2 83, 6 3 0, S_0x55fac372be20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "start_i";
    .port_info 3 /INPUT 1 "jump_flag_i";
    .port_info 4 /INPUT 32 "jump_addr_i";
    .port_info 5 /INPUT 3 "hold_flag_i";
    .port_info 6 /OUTPUT 32 "pc_o";
v0x55fac375d830_0 .net "clk", 0 0, v0x55fac37612e0_0;  alias, 1 drivers
v0x55fac375d8f0_0 .net "hold_flag_i", 2 0, v0x55fac3761460_0;  alias, 1 drivers
v0x55fac375d9e0_0 .net "jump_addr_i", 31 0, v0x55fac3761d40_0;  1 drivers
v0x55fac375dab0_0 .net "jump_flag_i", 0 0, v0x55fac3761e00_0;  1 drivers
v0x55fac375db70_0 .var "pc_o", 31 0;
v0x55fac375dcd0_0 .net "rst", 0 0, v0x55fac37622e0_0;  alias, 1 drivers
v0x55fac375dd70_0 .net "start_i", 31 0, v0x55fac3762380_0;  1 drivers
S_0x55fac375df70 .scope module, "regs_inst" "regs" 2 124, 7 4 0, S_0x55fac372be20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we_i";
    .port_info 3 /INPUT 5 "waddr_i";
    .port_info 4 /INPUT 32 "wdata_i";
    .port_info 5 /INPUT 5 "raddr1_i";
    .port_info 6 /OUTPUT 32 "rdata1_o";
    .port_info 7 /INPUT 5 "raddr2_i";
    .port_info 8 /OUTPUT 32 "rdata2_o";
v0x55fac375e540_0 .net "clk", 0 0, v0x55fac37612e0_0;  alias, 1 drivers
v0x55fac375e690_0 .net "raddr1_i", 4 0, v0x55fac375ab90_0;  alias, 1 drivers
v0x55fac375e750_0 .net "raddr2_i", 4 0, v0x55fac375ad50_0;  alias, 1 drivers
v0x55fac375e7f0_0 .var "rdata1_o", 31 0;
v0x55fac375e890_0 .var "rdata2_o", 31 0;
v0x55fac375e9a0 .array "regs", 31 0, 31 0;
v0x55fac375ef70_0 .net "rst", 0 0, v0x55fac37622e0_0;  alias, 1 drivers
v0x55fac375f010_0 .net "waddr_i", 4 0, v0x55fac375aef0_0;  alias, 1 drivers
v0x55fac375f0d0_0 .net "wdata_i", 31 0, v0x55fac37613a0_0;  1 drivers
v0x55fac375f220_0 .net "we_i", 0 0, v0x55fac375afb0_0;  alias, 1 drivers
E_0x55fac37077e0/0 .event edge, v0x55fac375ad50_0, v0x55fac375aef0_0, v0x55fac375afb0_0, v0x55fac375f0d0_0;
v0x55fac375e9a0_0 .array/port v0x55fac375e9a0, 0;
v0x55fac375e9a0_1 .array/port v0x55fac375e9a0, 1;
v0x55fac375e9a0_2 .array/port v0x55fac375e9a0, 2;
v0x55fac375e9a0_3 .array/port v0x55fac375e9a0, 3;
E_0x55fac37077e0/1 .event edge, v0x55fac375e9a0_0, v0x55fac375e9a0_1, v0x55fac375e9a0_2, v0x55fac375e9a0_3;
v0x55fac375e9a0_4 .array/port v0x55fac375e9a0, 4;
v0x55fac375e9a0_5 .array/port v0x55fac375e9a0, 5;
v0x55fac375e9a0_6 .array/port v0x55fac375e9a0, 6;
v0x55fac375e9a0_7 .array/port v0x55fac375e9a0, 7;
E_0x55fac37077e0/2 .event edge, v0x55fac375e9a0_4, v0x55fac375e9a0_5, v0x55fac375e9a0_6, v0x55fac375e9a0_7;
v0x55fac375e9a0_8 .array/port v0x55fac375e9a0, 8;
v0x55fac375e9a0_9 .array/port v0x55fac375e9a0, 9;
v0x55fac375e9a0_10 .array/port v0x55fac375e9a0, 10;
v0x55fac375e9a0_11 .array/port v0x55fac375e9a0, 11;
E_0x55fac37077e0/3 .event edge, v0x55fac375e9a0_8, v0x55fac375e9a0_9, v0x55fac375e9a0_10, v0x55fac375e9a0_11;
v0x55fac375e9a0_12 .array/port v0x55fac375e9a0, 12;
v0x55fac375e9a0_13 .array/port v0x55fac375e9a0, 13;
v0x55fac375e9a0_14 .array/port v0x55fac375e9a0, 14;
v0x55fac375e9a0_15 .array/port v0x55fac375e9a0, 15;
E_0x55fac37077e0/4 .event edge, v0x55fac375e9a0_12, v0x55fac375e9a0_13, v0x55fac375e9a0_14, v0x55fac375e9a0_15;
v0x55fac375e9a0_16 .array/port v0x55fac375e9a0, 16;
v0x55fac375e9a0_17 .array/port v0x55fac375e9a0, 17;
v0x55fac375e9a0_18 .array/port v0x55fac375e9a0, 18;
v0x55fac375e9a0_19 .array/port v0x55fac375e9a0, 19;
E_0x55fac37077e0/5 .event edge, v0x55fac375e9a0_16, v0x55fac375e9a0_17, v0x55fac375e9a0_18, v0x55fac375e9a0_19;
v0x55fac375e9a0_20 .array/port v0x55fac375e9a0, 20;
v0x55fac375e9a0_21 .array/port v0x55fac375e9a0, 21;
v0x55fac375e9a0_22 .array/port v0x55fac375e9a0, 22;
v0x55fac375e9a0_23 .array/port v0x55fac375e9a0, 23;
E_0x55fac37077e0/6 .event edge, v0x55fac375e9a0_20, v0x55fac375e9a0_21, v0x55fac375e9a0_22, v0x55fac375e9a0_23;
v0x55fac375e9a0_24 .array/port v0x55fac375e9a0, 24;
v0x55fac375e9a0_25 .array/port v0x55fac375e9a0, 25;
v0x55fac375e9a0_26 .array/port v0x55fac375e9a0, 26;
v0x55fac375e9a0_27 .array/port v0x55fac375e9a0, 27;
E_0x55fac37077e0/7 .event edge, v0x55fac375e9a0_24, v0x55fac375e9a0_25, v0x55fac375e9a0_26, v0x55fac375e9a0_27;
v0x55fac375e9a0_28 .array/port v0x55fac375e9a0, 28;
v0x55fac375e9a0_29 .array/port v0x55fac375e9a0, 29;
v0x55fac375e9a0_30 .array/port v0x55fac375e9a0, 30;
v0x55fac375e9a0_31 .array/port v0x55fac375e9a0, 31;
E_0x55fac37077e0/8 .event edge, v0x55fac375e9a0_28, v0x55fac375e9a0_29, v0x55fac375e9a0_30, v0x55fac375e9a0_31;
E_0x55fac37077e0 .event/or E_0x55fac37077e0/0, E_0x55fac37077e0/1, E_0x55fac37077e0/2, E_0x55fac37077e0/3, E_0x55fac37077e0/4, E_0x55fac37077e0/5, E_0x55fac37077e0/6, E_0x55fac37077e0/7, E_0x55fac37077e0/8;
E_0x55fac375e3d0/0 .event edge, v0x55fac375ab90_0, v0x55fac375aef0_0, v0x55fac375afb0_0, v0x55fac375f0d0_0;
E_0x55fac375e3d0/1 .event edge, v0x55fac375e9a0_0, v0x55fac375e9a0_1, v0x55fac375e9a0_2, v0x55fac375e9a0_3;
E_0x55fac375e3d0/2 .event edge, v0x55fac375e9a0_4, v0x55fac375e9a0_5, v0x55fac375e9a0_6, v0x55fac375e9a0_7;
E_0x55fac375e3d0/3 .event edge, v0x55fac375e9a0_8, v0x55fac375e9a0_9, v0x55fac375e9a0_10, v0x55fac375e9a0_11;
E_0x55fac375e3d0/4 .event edge, v0x55fac375e9a0_12, v0x55fac375e9a0_13, v0x55fac375e9a0_14, v0x55fac375e9a0_15;
E_0x55fac375e3d0/5 .event edge, v0x55fac375e9a0_16, v0x55fac375e9a0_17, v0x55fac375e9a0_18, v0x55fac375e9a0_19;
E_0x55fac375e3d0/6 .event edge, v0x55fac375e9a0_20, v0x55fac375e9a0_21, v0x55fac375e9a0_22, v0x55fac375e9a0_23;
E_0x55fac375e3d0/7 .event edge, v0x55fac375e9a0_24, v0x55fac375e9a0_25, v0x55fac375e9a0_26, v0x55fac375e9a0_27;
E_0x55fac375e3d0/8 .event edge, v0x55fac375e9a0_28, v0x55fac375e9a0_29, v0x55fac375e9a0_30, v0x55fac375e9a0_31;
E_0x55fac375e3d0 .event/or E_0x55fac375e3d0/0, E_0x55fac375e3d0/1, E_0x55fac375e3d0/2, E_0x55fac375e3d0/3, E_0x55fac375e3d0/4, E_0x55fac375e3d0/5, E_0x55fac375e3d0/6, E_0x55fac375e3d0/7, E_0x55fac375e3d0/8;
S_0x55fac375f3c0 .scope module, "rom_inst" "rom" 2 93, 8 3 0, S_0x55fac372be20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /OUTPUT 32 "inst_o";
v0x55fac375fa00 .array "_rom", 0 127, 7 0;
v0x55fac3760ef0_0 .net "addr_i", 31 0, v0x55fac375db70_0;  alias, 1 drivers
v0x55fac3760fb0_0 .net "clk", 0 0, v0x55fac37612e0_0;  alias, 1 drivers
v0x55fac3761080_0 .var "inst_o", 31 0;
v0x55fac3761170_0 .net "rst", 0 0, v0x55fac37622e0_0;  alias, 1 drivers
v0x55fac375fa00_0 .array/port v0x55fac375fa00, 0;
v0x55fac375fa00_1 .array/port v0x55fac375fa00, 1;
E_0x55fac375f580/0 .event edge, v0x55fac375b230_0, v0x55fac375baa0_0, v0x55fac375fa00_0, v0x55fac375fa00_1;
v0x55fac375fa00_2 .array/port v0x55fac375fa00, 2;
v0x55fac375fa00_3 .array/port v0x55fac375fa00, 3;
v0x55fac375fa00_4 .array/port v0x55fac375fa00, 4;
v0x55fac375fa00_5 .array/port v0x55fac375fa00, 5;
E_0x55fac375f580/1 .event edge, v0x55fac375fa00_2, v0x55fac375fa00_3, v0x55fac375fa00_4, v0x55fac375fa00_5;
v0x55fac375fa00_6 .array/port v0x55fac375fa00, 6;
v0x55fac375fa00_7 .array/port v0x55fac375fa00, 7;
v0x55fac375fa00_8 .array/port v0x55fac375fa00, 8;
v0x55fac375fa00_9 .array/port v0x55fac375fa00, 9;
E_0x55fac375f580/2 .event edge, v0x55fac375fa00_6, v0x55fac375fa00_7, v0x55fac375fa00_8, v0x55fac375fa00_9;
v0x55fac375fa00_10 .array/port v0x55fac375fa00, 10;
v0x55fac375fa00_11 .array/port v0x55fac375fa00, 11;
v0x55fac375fa00_12 .array/port v0x55fac375fa00, 12;
v0x55fac375fa00_13 .array/port v0x55fac375fa00, 13;
E_0x55fac375f580/3 .event edge, v0x55fac375fa00_10, v0x55fac375fa00_11, v0x55fac375fa00_12, v0x55fac375fa00_13;
v0x55fac375fa00_14 .array/port v0x55fac375fa00, 14;
v0x55fac375fa00_15 .array/port v0x55fac375fa00, 15;
v0x55fac375fa00_16 .array/port v0x55fac375fa00, 16;
v0x55fac375fa00_17 .array/port v0x55fac375fa00, 17;
E_0x55fac375f580/4 .event edge, v0x55fac375fa00_14, v0x55fac375fa00_15, v0x55fac375fa00_16, v0x55fac375fa00_17;
v0x55fac375fa00_18 .array/port v0x55fac375fa00, 18;
v0x55fac375fa00_19 .array/port v0x55fac375fa00, 19;
v0x55fac375fa00_20 .array/port v0x55fac375fa00, 20;
v0x55fac375fa00_21 .array/port v0x55fac375fa00, 21;
E_0x55fac375f580/5 .event edge, v0x55fac375fa00_18, v0x55fac375fa00_19, v0x55fac375fa00_20, v0x55fac375fa00_21;
v0x55fac375fa00_22 .array/port v0x55fac375fa00, 22;
v0x55fac375fa00_23 .array/port v0x55fac375fa00, 23;
v0x55fac375fa00_24 .array/port v0x55fac375fa00, 24;
v0x55fac375fa00_25 .array/port v0x55fac375fa00, 25;
E_0x55fac375f580/6 .event edge, v0x55fac375fa00_22, v0x55fac375fa00_23, v0x55fac375fa00_24, v0x55fac375fa00_25;
v0x55fac375fa00_26 .array/port v0x55fac375fa00, 26;
v0x55fac375fa00_27 .array/port v0x55fac375fa00, 27;
v0x55fac375fa00_28 .array/port v0x55fac375fa00, 28;
v0x55fac375fa00_29 .array/port v0x55fac375fa00, 29;
E_0x55fac375f580/7 .event edge, v0x55fac375fa00_26, v0x55fac375fa00_27, v0x55fac375fa00_28, v0x55fac375fa00_29;
v0x55fac375fa00_30 .array/port v0x55fac375fa00, 30;
v0x55fac375fa00_31 .array/port v0x55fac375fa00, 31;
v0x55fac375fa00_32 .array/port v0x55fac375fa00, 32;
v0x55fac375fa00_33 .array/port v0x55fac375fa00, 33;
E_0x55fac375f580/8 .event edge, v0x55fac375fa00_30, v0x55fac375fa00_31, v0x55fac375fa00_32, v0x55fac375fa00_33;
v0x55fac375fa00_34 .array/port v0x55fac375fa00, 34;
v0x55fac375fa00_35 .array/port v0x55fac375fa00, 35;
v0x55fac375fa00_36 .array/port v0x55fac375fa00, 36;
v0x55fac375fa00_37 .array/port v0x55fac375fa00, 37;
E_0x55fac375f580/9 .event edge, v0x55fac375fa00_34, v0x55fac375fa00_35, v0x55fac375fa00_36, v0x55fac375fa00_37;
v0x55fac375fa00_38 .array/port v0x55fac375fa00, 38;
v0x55fac375fa00_39 .array/port v0x55fac375fa00, 39;
v0x55fac375fa00_40 .array/port v0x55fac375fa00, 40;
v0x55fac375fa00_41 .array/port v0x55fac375fa00, 41;
E_0x55fac375f580/10 .event edge, v0x55fac375fa00_38, v0x55fac375fa00_39, v0x55fac375fa00_40, v0x55fac375fa00_41;
v0x55fac375fa00_42 .array/port v0x55fac375fa00, 42;
v0x55fac375fa00_43 .array/port v0x55fac375fa00, 43;
v0x55fac375fa00_44 .array/port v0x55fac375fa00, 44;
v0x55fac375fa00_45 .array/port v0x55fac375fa00, 45;
E_0x55fac375f580/11 .event edge, v0x55fac375fa00_42, v0x55fac375fa00_43, v0x55fac375fa00_44, v0x55fac375fa00_45;
v0x55fac375fa00_46 .array/port v0x55fac375fa00, 46;
v0x55fac375fa00_47 .array/port v0x55fac375fa00, 47;
v0x55fac375fa00_48 .array/port v0x55fac375fa00, 48;
v0x55fac375fa00_49 .array/port v0x55fac375fa00, 49;
E_0x55fac375f580/12 .event edge, v0x55fac375fa00_46, v0x55fac375fa00_47, v0x55fac375fa00_48, v0x55fac375fa00_49;
v0x55fac375fa00_50 .array/port v0x55fac375fa00, 50;
v0x55fac375fa00_51 .array/port v0x55fac375fa00, 51;
v0x55fac375fa00_52 .array/port v0x55fac375fa00, 52;
v0x55fac375fa00_53 .array/port v0x55fac375fa00, 53;
E_0x55fac375f580/13 .event edge, v0x55fac375fa00_50, v0x55fac375fa00_51, v0x55fac375fa00_52, v0x55fac375fa00_53;
v0x55fac375fa00_54 .array/port v0x55fac375fa00, 54;
v0x55fac375fa00_55 .array/port v0x55fac375fa00, 55;
v0x55fac375fa00_56 .array/port v0x55fac375fa00, 56;
v0x55fac375fa00_57 .array/port v0x55fac375fa00, 57;
E_0x55fac375f580/14 .event edge, v0x55fac375fa00_54, v0x55fac375fa00_55, v0x55fac375fa00_56, v0x55fac375fa00_57;
v0x55fac375fa00_58 .array/port v0x55fac375fa00, 58;
v0x55fac375fa00_59 .array/port v0x55fac375fa00, 59;
v0x55fac375fa00_60 .array/port v0x55fac375fa00, 60;
v0x55fac375fa00_61 .array/port v0x55fac375fa00, 61;
E_0x55fac375f580/15 .event edge, v0x55fac375fa00_58, v0x55fac375fa00_59, v0x55fac375fa00_60, v0x55fac375fa00_61;
v0x55fac375fa00_62 .array/port v0x55fac375fa00, 62;
v0x55fac375fa00_63 .array/port v0x55fac375fa00, 63;
v0x55fac375fa00_64 .array/port v0x55fac375fa00, 64;
v0x55fac375fa00_65 .array/port v0x55fac375fa00, 65;
E_0x55fac375f580/16 .event edge, v0x55fac375fa00_62, v0x55fac375fa00_63, v0x55fac375fa00_64, v0x55fac375fa00_65;
v0x55fac375fa00_66 .array/port v0x55fac375fa00, 66;
v0x55fac375fa00_67 .array/port v0x55fac375fa00, 67;
v0x55fac375fa00_68 .array/port v0x55fac375fa00, 68;
v0x55fac375fa00_69 .array/port v0x55fac375fa00, 69;
E_0x55fac375f580/17 .event edge, v0x55fac375fa00_66, v0x55fac375fa00_67, v0x55fac375fa00_68, v0x55fac375fa00_69;
v0x55fac375fa00_70 .array/port v0x55fac375fa00, 70;
v0x55fac375fa00_71 .array/port v0x55fac375fa00, 71;
v0x55fac375fa00_72 .array/port v0x55fac375fa00, 72;
v0x55fac375fa00_73 .array/port v0x55fac375fa00, 73;
E_0x55fac375f580/18 .event edge, v0x55fac375fa00_70, v0x55fac375fa00_71, v0x55fac375fa00_72, v0x55fac375fa00_73;
v0x55fac375fa00_74 .array/port v0x55fac375fa00, 74;
v0x55fac375fa00_75 .array/port v0x55fac375fa00, 75;
v0x55fac375fa00_76 .array/port v0x55fac375fa00, 76;
v0x55fac375fa00_77 .array/port v0x55fac375fa00, 77;
E_0x55fac375f580/19 .event edge, v0x55fac375fa00_74, v0x55fac375fa00_75, v0x55fac375fa00_76, v0x55fac375fa00_77;
v0x55fac375fa00_78 .array/port v0x55fac375fa00, 78;
v0x55fac375fa00_79 .array/port v0x55fac375fa00, 79;
v0x55fac375fa00_80 .array/port v0x55fac375fa00, 80;
v0x55fac375fa00_81 .array/port v0x55fac375fa00, 81;
E_0x55fac375f580/20 .event edge, v0x55fac375fa00_78, v0x55fac375fa00_79, v0x55fac375fa00_80, v0x55fac375fa00_81;
v0x55fac375fa00_82 .array/port v0x55fac375fa00, 82;
v0x55fac375fa00_83 .array/port v0x55fac375fa00, 83;
v0x55fac375fa00_84 .array/port v0x55fac375fa00, 84;
v0x55fac375fa00_85 .array/port v0x55fac375fa00, 85;
E_0x55fac375f580/21 .event edge, v0x55fac375fa00_82, v0x55fac375fa00_83, v0x55fac375fa00_84, v0x55fac375fa00_85;
v0x55fac375fa00_86 .array/port v0x55fac375fa00, 86;
v0x55fac375fa00_87 .array/port v0x55fac375fa00, 87;
v0x55fac375fa00_88 .array/port v0x55fac375fa00, 88;
v0x55fac375fa00_89 .array/port v0x55fac375fa00, 89;
E_0x55fac375f580/22 .event edge, v0x55fac375fa00_86, v0x55fac375fa00_87, v0x55fac375fa00_88, v0x55fac375fa00_89;
v0x55fac375fa00_90 .array/port v0x55fac375fa00, 90;
v0x55fac375fa00_91 .array/port v0x55fac375fa00, 91;
v0x55fac375fa00_92 .array/port v0x55fac375fa00, 92;
v0x55fac375fa00_93 .array/port v0x55fac375fa00, 93;
E_0x55fac375f580/23 .event edge, v0x55fac375fa00_90, v0x55fac375fa00_91, v0x55fac375fa00_92, v0x55fac375fa00_93;
v0x55fac375fa00_94 .array/port v0x55fac375fa00, 94;
v0x55fac375fa00_95 .array/port v0x55fac375fa00, 95;
v0x55fac375fa00_96 .array/port v0x55fac375fa00, 96;
v0x55fac375fa00_97 .array/port v0x55fac375fa00, 97;
E_0x55fac375f580/24 .event edge, v0x55fac375fa00_94, v0x55fac375fa00_95, v0x55fac375fa00_96, v0x55fac375fa00_97;
v0x55fac375fa00_98 .array/port v0x55fac375fa00, 98;
v0x55fac375fa00_99 .array/port v0x55fac375fa00, 99;
v0x55fac375fa00_100 .array/port v0x55fac375fa00, 100;
v0x55fac375fa00_101 .array/port v0x55fac375fa00, 101;
E_0x55fac375f580/25 .event edge, v0x55fac375fa00_98, v0x55fac375fa00_99, v0x55fac375fa00_100, v0x55fac375fa00_101;
v0x55fac375fa00_102 .array/port v0x55fac375fa00, 102;
v0x55fac375fa00_103 .array/port v0x55fac375fa00, 103;
v0x55fac375fa00_104 .array/port v0x55fac375fa00, 104;
v0x55fac375fa00_105 .array/port v0x55fac375fa00, 105;
E_0x55fac375f580/26 .event edge, v0x55fac375fa00_102, v0x55fac375fa00_103, v0x55fac375fa00_104, v0x55fac375fa00_105;
v0x55fac375fa00_106 .array/port v0x55fac375fa00, 106;
v0x55fac375fa00_107 .array/port v0x55fac375fa00, 107;
v0x55fac375fa00_108 .array/port v0x55fac375fa00, 108;
v0x55fac375fa00_109 .array/port v0x55fac375fa00, 109;
E_0x55fac375f580/27 .event edge, v0x55fac375fa00_106, v0x55fac375fa00_107, v0x55fac375fa00_108, v0x55fac375fa00_109;
v0x55fac375fa00_110 .array/port v0x55fac375fa00, 110;
v0x55fac375fa00_111 .array/port v0x55fac375fa00, 111;
v0x55fac375fa00_112 .array/port v0x55fac375fa00, 112;
v0x55fac375fa00_113 .array/port v0x55fac375fa00, 113;
E_0x55fac375f580/28 .event edge, v0x55fac375fa00_110, v0x55fac375fa00_111, v0x55fac375fa00_112, v0x55fac375fa00_113;
v0x55fac375fa00_114 .array/port v0x55fac375fa00, 114;
v0x55fac375fa00_115 .array/port v0x55fac375fa00, 115;
v0x55fac375fa00_116 .array/port v0x55fac375fa00, 116;
v0x55fac375fa00_117 .array/port v0x55fac375fa00, 117;
E_0x55fac375f580/29 .event edge, v0x55fac375fa00_114, v0x55fac375fa00_115, v0x55fac375fa00_116, v0x55fac375fa00_117;
v0x55fac375fa00_118 .array/port v0x55fac375fa00, 118;
v0x55fac375fa00_119 .array/port v0x55fac375fa00, 119;
v0x55fac375fa00_120 .array/port v0x55fac375fa00, 120;
v0x55fac375fa00_121 .array/port v0x55fac375fa00, 121;
E_0x55fac375f580/30 .event edge, v0x55fac375fa00_118, v0x55fac375fa00_119, v0x55fac375fa00_120, v0x55fac375fa00_121;
v0x55fac375fa00_122 .array/port v0x55fac375fa00, 122;
v0x55fac375fa00_123 .array/port v0x55fac375fa00, 123;
v0x55fac375fa00_124 .array/port v0x55fac375fa00, 124;
v0x55fac375fa00_125 .array/port v0x55fac375fa00, 125;
E_0x55fac375f580/31 .event edge, v0x55fac375fa00_122, v0x55fac375fa00_123, v0x55fac375fa00_124, v0x55fac375fa00_125;
v0x55fac375fa00_126 .array/port v0x55fac375fa00, 126;
v0x55fac375fa00_127 .array/port v0x55fac375fa00, 127;
E_0x55fac375f580/32 .event edge, v0x55fac375fa00_126, v0x55fac375fa00_127;
E_0x55fac375f580 .event/or E_0x55fac375f580/0, E_0x55fac375f580/1, E_0x55fac375f580/2, E_0x55fac375f580/3, E_0x55fac375f580/4, E_0x55fac375f580/5, E_0x55fac375f580/6, E_0x55fac375f580/7, E_0x55fac375f580/8, E_0x55fac375f580/9, E_0x55fac375f580/10, E_0x55fac375f580/11, E_0x55fac375f580/12, E_0x55fac375f580/13, E_0x55fac375f580/14, E_0x55fac375f580/15, E_0x55fac375f580/16, E_0x55fac375f580/17, E_0x55fac375f580/18, E_0x55fac375f580/19, E_0x55fac375f580/20, E_0x55fac375f580/21, E_0x55fac375f580/22, E_0x55fac375f580/23, E_0x55fac375f580/24, E_0x55fac375f580/25, E_0x55fac375f580/26, E_0x55fac375f580/27, E_0x55fac375f580/28, E_0x55fac375f580/29, E_0x55fac375f580/30, E_0x55fac375f580/31, E_0x55fac375f580/32;
    .scope S_0x55fac375d5a0;
T_0 ;
    %wait E_0x55fac3707400;
    %load/vec4 v0x55fac375dcd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fac375db70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55fac375dab0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x55fac375d9e0_0;
    %assign/vec4 v0x55fac375db70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55fac375d8f0_0;
    %cmpi/u 1, 0, 3;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x55fac375db70_0;
    %assign/vec4 v0x55fac375db70_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55fac375db70_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fac375db70_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55fac375f3c0;
T_1 ;
    %vpi_call 8 12 "$readmemh", "/home/joknem/workspace/joknem_rv32/user/data/test.mem", v0x55fac375fa00, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001111111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55fac375f3c0;
T_2 ;
    %wait E_0x55fac375f580;
    %load/vec4 v0x55fac3761170_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v0x55fac3761080_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55fac3760ef0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x55fac375fa00, 4;
    %load/vec4 v0x55fac3760ef0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 1, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x55fac375fa00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fac3760ef0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 2, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x55fac375fa00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fac3760ef0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 3, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x55fac375fa00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fac3761080_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55fac375bf70;
T_3 ;
    %wait E_0x55fac3707400;
    %load/vec4 v0x55fac375c7c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fac375c500_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55fac375c350_0;
    %assign/vec4 v0x55fac375c6e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55fac375c410_0;
    %assign/vec4 v0x55fac375c6e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fac375b580;
T_4 ;
    %wait E_0x55fac3707400;
    %load/vec4 v0x55fac375be30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fac375bb60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55fac375b9c0_0;
    %assign/vec4 v0x55fac375bd50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55fac375baa0_0;
    %assign/vec4 v0x55fac375bd50_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55fac36ecf90;
T_5 ;
    %wait E_0x55fac37073c0;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %load/vec4 v0x55fac375b150_0;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %load/vec4 v0x55fac375a9d0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x55fac373b0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %jmp T_5.13;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.13;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55fac375a6e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x55fac373b0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %jmp T_5.23;
T_5.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %load/vec4 v0x55fac375b150_0;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375ae30_0;
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.23;
T_5.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %load/vec4 v0x55fac375b150_0;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375ae30_0;
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.23;
T_5.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %load/vec4 v0x55fac375b150_0;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375ae30_0;
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.23;
T_5.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %load/vec4 v0x55fac375b150_0;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375ae30_0;
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.23;
T_5.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %load/vec4 v0x55fac375b150_0;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375ae30_0;
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.23;
T_5.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %load/vec4 v0x55fac375b150_0;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375ae30_0;
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.23;
T_5.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %load/vec4 v0x55fac375b150_0;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375ae30_0;
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.23;
T_5.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac375afb0_0, 0, 1;
    %load/vec4 v0x55fac375aab0_0;
    %store/vec4 v0x55fac375aef0_0, 0, 5;
    %load/vec4 v0x55fac375b070_0;
    %store/vec4 v0x55fac375ab90_0, 0, 5;
    %load/vec4 v0x55fac375b150_0;
    %store/vec4 v0x55fac375ad50_0, 0, 5;
    %load/vec4 v0x55fac375ac70_0;
    %store/vec4 v0x55fac375a7c0_0, 0, 32;
    %load/vec4 v0x55fac375ae30_0;
    %store/vec4 v0x55fac375a8f0_0, 0, 32;
    %jmp T_5.23;
T_5.23 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55fac375df70;
T_6 ;
    %wait E_0x55fac3707400;
    %load/vec4 v0x55fac375ef70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x55fac375f220_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fac375f010_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55fac375f0d0_0;
    %load/vec4 v0x55fac375f010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fac375e9a0, 0, 4;
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55fac375df70;
T_7 ;
    %wait E_0x55fac375e3d0;
    %load/vec4 v0x55fac375e690_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fac375e7f0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55fac375e690_0;
    %load/vec4 v0x55fac375f010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fac375f220_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55fac375f0d0_0;
    %store/vec4 v0x55fac375e7f0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55fac375e690_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55fac375e9a0, 4;
    %store/vec4 v0x55fac375e7f0_0, 0, 32;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55fac375df70;
T_8 ;
    %wait E_0x55fac37077e0;
    %load/vec4 v0x55fac375e750_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fac375e890_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55fac375e750_0;
    %load/vec4 v0x55fac375f010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fac375f220_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55fac375f0d0_0;
    %store/vec4 v0x55fac375e890_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55fac375e750_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55fac375e9a0, 4;
    %store/vec4 v0x55fac375e890_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55fac372be20;
T_9 ;
    %delay 10, 0;
    %load/vec4 v0x55fac37612e0_0;
    %inv;
    %store/vec4 v0x55fac37612e0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55fac372be20;
T_10 ;
    %fork t_1, S_0x55fac375d300;
    %jmp t_0;
    .scope S_0x55fac375d300;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fac375d4c0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x55fac375d4c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55fac375d4c0_0;
    %store/vec4a v0x55fac375e9a0, 4, 0;
    %vpi_call 2 52 "$display", "x%-2d:0x%h", v0x55fac375d4c0_0, &A<v0x55fac375e9a0, v0x55fac375d4c0_0 > {0 0 0};
    %load/vec4 v0x55fac375d4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fac375d4c0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .scope S_0x55fac372be20;
t_0 %join;
    %end;
    .thread T_10;
    .scope S_0x55fac372be20;
T_11 ;
    %vpi_call 2 57 "$dumpfile", "./wave.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fac375d5a0 {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fac375f3c0 {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fac36edfd0 {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fac36ecf90 {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fac375df70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac37612e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac37622e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac3761e00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fac3761d40_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fac3761460_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fac3762380_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac37622e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fac37622e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55fac3761460_0, 0, 3;
    %delay 300, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fac3761e00_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55fac3761d40_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x55fac372be20;
T_12 ;
    %delay 2000, 0;
    %vpi_call 2 78 "$display", "Time Out." {0 0 0};
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "/home/joknem/workspace/joknem_rv32/user/sim/top.v";
    "./../src/core/id.v";
    "./../src/core/if_id.v";
    "./../src/utils/gen_dff.v";
    "./../src/core/pc_reg.v";
    "./../src/core/regs.v";
    "./../src/peripherals/rom.v";
