$date
	Fri Jul 31 23:49:38 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tabla02POS $end
$var wire 1 ! out01 $end
$var wire 1 " out02 $end
$var wire 1 # out03 $end
$var wire 1 $ out04 $end
$var wire 1 % out05 $end
$var wire 1 & outAN $end
$var wire 1 ' outBN $end
$var wire 1 ( outCN $end
$var wire 1 ) outres $end
$var reg 1 * inA $end
$var reg 1 + inB $end
$var reg 1 , inC $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
1(
1'
1&
1%
1$
1#
1"
0!
$end
#1
1)
1!
0(
1,
#2
0)
0"
1(
0'
0,
1+
#3
0#
1"
0(
1,
#4
1(
1%
0$
1'
1#
0&
0,
0+
1*
#5
0%
1$
0(
1,
#6
1)
1(
1%
0'
0,
1+
#7
0(
1,
