Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec  6 20:04:40 2017
| Host         : LAB-SCI-214-22 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pong_TopLevel_control_sets_placed.rpt
| Design       : Pong_TopLevel
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             132 |           37 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |             137 |           38 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            6 |
| Yes          | Yes                   | No                     |              32 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------+-----------------------+------------------+----------------+
|              Clock Signal              |        Enable Signal       |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------------------------+----------------------------+-----------------------+------------------+----------------+
|  video_on_BUFG                         |                            |                       |                1 |              1 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] |                            | reset_IBUF            |                2 |              2 |
|  clk_IBUF_BUFG                         |                            | reset_IBUF            |                1 |              2 |
|  clk_IBUF_BUFG                         |                            |                       |                2 |              3 |
|  clk_IBUF_BUFG                         |                            | p1_dir_y118_out       |                1 |              4 |
|  clk_IBUF_BUFG                         |                            | p2_dir_y113_out       |                1 |              4 |
|  clk_IBUF_BUFG                         |                            | dir_y16_out           |                1 |              5 |
|  vga_sync_unit/Q[0]                    |                            | vga_sync_unit/red_reg |                2 |              8 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] | vga_sync_unit/Q[0]         | reset_IBUF            |                3 |             10 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] | vga_sync_unit/v_count_reg0 | reset_IBUF            |                3 |             10 |
|  clk_IBUF_BUFG                         |                            | y[31]_i_1_n_0         |               10 |             28 |
|  clk_IBUF_BUFG                         |                            | p1_y[31]_i_1_n_0      |                7 |             28 |
|  clk_IBUF_BUFG                         |                            | p2_y[31]_i_1_n_0      |                8 |             28 |
|  video_on_BUFG                         |                            | clear                 |                8 |             32 |
|  clk_IBUF_BUFG                         | x[31]_i_2_n_0              | x                     |                9 |             32 |
|  update_pos_BUFG                       |                            |                       |               34 |            128 |
+----------------------------------------+----------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 8      |                     1 |
| 10     |                     2 |
| 16+    |                     6 |
+--------+-----------------------+


