// Seed: 2793470452
module module_0 ();
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    output logic id_3,
    input uwire id_4,
    output uwire id_5,
    output logic id_6,
    input uwire id_7,
    input uwire id_8,
    input supply0 id_9,
    input logic id_10,
    input tri id_11,
    output tri id_12,
    output supply1 id_13,
    input wire id_14,
    output tri id_15,
    output logic id_16
);
  reg id_18;
  reg id_19;
  always @(1 == id_4) begin
    disable id_20;
    id_5 = id_0 == 1;
    id_6 = id_19 == 1;
    id_6 <= 1;
    id_5 = id_11;
    id_16 <= 1'b0;
    id_19 <= id_18;
    id_3  <= id_20;
    assert (id_10)
    else;
  end
  module_0(); id_21(
      .id_0(1), .id_1(id_8 && id_8), .id_2(id_4), .id_3()
  );
endmodule
