[libraries]
work.files = [
  '*.vhd',
  './cpu/m68k_pkg.vhd'
]
UNISIM.files = [
    'C:\Xilinx\14.7\ISE_DS\ISE\vhdl\src\unisims\unisim_VCOMP.vhd'
]
