#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Oct  8 11:26:25 2021
# Process ID: 3492
# Current directory: F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log main_alu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_alu.tcl
# Log file: F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.runs/synth_1/main_alu.vds
# Journal file: F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main_alu.tcl -notrace
Command: synth_design -top main_alu -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 389.160 ; gain = 95.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_alu' [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/sources_1/new/main_alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.runs/synth_1/.Xil/Vivado-3492-DESKTOP-01OUUJ0/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (2#1) [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.runs/synth_1/.Xil/Vivado-3492-DESKTOP-01OUUJ0/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio'. This will prevent further optimization [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/sources_1/new/main_alu.v:32]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'a'. This will prevent further optimization [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/sources_1/new/main_alu.v:30]
INFO: [Synth 8-6155] done synthesizing module 'main_alu' (3#1) [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/sources_1/new/main_alu.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 443.637 ; gain = 149.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 443.637 ; gain = 149.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 443.637 ; gain = 149.695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [f:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Parsing XDC File [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'out[15]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'out[14]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'out[13]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'out[12]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'out[11]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'out[10]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'out[9]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'out[8]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'out[7]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'out[6]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'out[5]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'out[4]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'out[3]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'out[2]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'out[1]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'out[0]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'out[7]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'out[6]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'out[5]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'out[4]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'out[3]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'out[2]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'out[1]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'out[0]'. [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc:26]
Finished Parsing XDC File [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/main_alu_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_alu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_alu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 781.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 781.820 ; gain = 487.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 781.820 ; gain = 487.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 781.820 ; gain = 487.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 781.820 ; gain = 487.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 781.820 ; gain = 487.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 796.230 ; gain = 502.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 796.379 ; gain = 502.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 798.281 ; gain = 504.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:03 . Memory (MB): peak = 799.406 ; gain = 505.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:03 . Memory (MB): peak = 799.406 ; gain = 505.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:03 . Memory (MB): peak = 799.406 ; gain = 505.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:03 . Memory (MB): peak = 799.406 ; gain = 505.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:03 . Memory (MB): peak = 799.406 ; gain = 505.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:03 . Memory (MB): peak = 799.406 ; gain = 505.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |vio_0  |     1|
|2     |CARRY4 |    16|
|3     |LUT2   |    43|
|4     |LUT3   |     8|
|5     |LUT4   |    25|
|6     |LUT5   |    20|
|7     |LUT6   |    57|
|8     |MUXF7  |     7|
|9     |IBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   196|
|2     |  a      |alu    |   176|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:03 . Memory (MB): peak = 799.406 ; gain = 505.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 799.406 ; gain = 167.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:03 . Memory (MB): peak = 799.406 ; gain = 505.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:07 . Memory (MB): peak = 816.695 ; gain = 531.426
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/CompArch/FPGA_Lab/Lab11and12/project_2/project_2.runs/synth_1/main_alu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_alu_utilization_synth.rpt -pb main_alu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 816.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct  8 11:27:51 2021...
