INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_projects/viv.2018.2/viv.2018.2.srcs/sources_1/new/B100_build_from_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module build_from_gates
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_projects/viv.2018.2/viv.2018.2.srcs/sim_1/new/B110_build_from_gates_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B110_build_from_gates_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx_projects/viv.2018.2/viv.2018.2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
