

================================================================
== Vitis HLS Report for 'beamformer_top_Pipeline_weight_load'
================================================================
* Date:           Sat Feb 28 17:35:08 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        beamforming
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.674 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4098|     4098|  13.646 us|  13.646 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- weight_load  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.67>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1" [beamformer.cpp:121]   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 0, i1 %weight_stream_V_last_V, i1 0, i1 0, void @empty_6"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %weight_stream_V_last_V, i4 %weight_stream_V_strb_V, i4 %weight_stream_V_keep_V, i32 %weight_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln121 = store i13 0, i13 %idx" [beamformer.cpp:121]   --->   Operation 8 'store' 'store_ln121' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.inc" [beamformer.cpp:121]   --->   Operation 9 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx_1 = load i13 %idx" [beamformer.cpp:121]   --->   Operation 10 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.82ns)   --->   "%icmp_ln121 = icmp_eq  i13 %idx_1, i13 4096" [beamformer.cpp:121]   --->   Operation 11 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.82ns)   --->   "%idx_2 = add i13 %idx_1, i13 1" [beamformer.cpp:121]   --->   Operation 12 'add' 'idx_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %for.inc.split, void %read_loop.preheader.exitStub" [beamformer.cpp:121]   --->   Operation 13 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k = trunc i13 %idx_1" [beamformer.cpp:121]   --->   Operation 14 'trunc' 'k' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.07ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 %weight_stream_V_last_V" [beamformer.cpp:123]   --->   Operation 15 'read' 'empty' <Predicate = (!icmp_ln121)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w_data = extractvalue i41 %empty" [beamformer.cpp:123]   --->   Operation 16 'extractvalue' 'w_data' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i32 %w_data" [beamformer.cpp:128]   --->   Operation 17 'trunc' 'trunc_ln128' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %idx_1, i32 11, i32 12" [beamformer.cpp:128]   --->   Operation 18 'partselect' 'tmp' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.54ns)   --->   "%icmp_ln128 = icmp_eq  i2 %tmp, i2 0" [beamformer.cpp:128]   --->   Operation 19 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln121)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %idx_1, i32 10" [beamformer.cpp:128]   --->   Operation 20 'bitselect' 'tmp_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %w_data, i32 16, i32 31" [beamformer.cpp:129]   --->   Operation 21 'partselect' 'tmp_s' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %V43.i.i154254.case.1, void %V43.i.i154254.case.0" [beamformer.cpp:128]   --->   Operation 22 'br' 'br_ln128' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %tmp_1, void %V43.i.i130257.case.031, void %V43.i.i130257.case.132" [beamformer.cpp:128]   --->   Operation 23 'br' 'br_ln128' <Predicate = (!icmp_ln121 & !icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln129 = br void %V43.i.i130257.exit" [beamformer.cpp:129]   --->   Operation 24 'br' 'br_ln129' <Predicate = (!icmp_ln121 & !icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %tmp_1, void %V43.i.i130257.case.027, void %V43.i.i130257.case.128" [beamformer.cpp:128]   --->   Operation 25 'br' 'br_ln128' <Predicate = (!icmp_ln121 & icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln129 = br void %V43.i.i130257.exit" [beamformer.cpp:129]   --->   Operation 26 'br' 'br_ln129' <Predicate = (!icmp_ln121 & icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln121 = store i13 %idx_2, i13 %idx" [beamformer.cpp:121]   --->   Operation 27 'store' 'store_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.inc" [beamformer.cpp:121]   --->   Operation 28 'br' 'br_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln121)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [beamformer.cpp:122]   --->   Operation 29 'specpipeline' 'specpipeline_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln123 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [beamformer.cpp:123]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [beamformer.cpp:121]   --->   Operation 31 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i10 %k" [beamformer.cpp:128]   --->   Operation 32 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%weights_re_addr = getelementptr i16 %weights_re, i64 0, i64 %zext_ln128" [beamformer.cpp:128]   --->   Operation 33 'getelementptr' 'weights_re_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%weights_re_1_addr = getelementptr i16 %weights_re_1, i64 0, i64 %zext_ln128" [beamformer.cpp:128]   --->   Operation 34 'getelementptr' 'weights_re_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%weights_re_2_addr = getelementptr i16 %weights_re_2, i64 0, i64 %zext_ln128" [beamformer.cpp:128]   --->   Operation 35 'getelementptr' 'weights_re_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%weights_re_3_addr = getelementptr i16 %weights_re_3, i64 0, i64 %zext_ln128" [beamformer.cpp:128]   --->   Operation 36 'getelementptr' 'weights_re_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%weights_im_addr = getelementptr i16 %weights_im, i64 0, i64 %zext_ln128" [beamformer.cpp:129]   --->   Operation 37 'getelementptr' 'weights_im_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%weights_im_1_addr = getelementptr i16 %weights_im_1, i64 0, i64 %zext_ln128" [beamformer.cpp:129]   --->   Operation 38 'getelementptr' 'weights_im_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%weights_im_2_addr = getelementptr i16 %weights_im_2, i64 0, i64 %zext_ln128" [beamformer.cpp:129]   --->   Operation 39 'getelementptr' 'weights_im_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%weights_im_3_addr = getelementptr i16 %weights_im_3, i64 0, i64 %zext_ln128" [beamformer.cpp:129]   --->   Operation 40 'getelementptr' 'weights_im_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln128 = store i16 %trunc_ln128, i10 %weights_re_2_addr" [beamformer.cpp:128]   --->   Operation 41 'store' 'store_ln128' <Predicate = (!icmp_ln128 & !tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln129 = store i16 %tmp_s, i10 %weights_im_2_addr" [beamformer.cpp:129]   --->   Operation 42 'store' 'store_ln129' <Predicate = (!icmp_ln128 & !tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln129 = br void %V43.i.i130257.exit30" [beamformer.cpp:129]   --->   Operation 43 'br' 'br_ln129' <Predicate = (!icmp_ln128 & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln128 = store i16 %trunc_ln128, i10 %weights_re_3_addr" [beamformer.cpp:128]   --->   Operation 44 'store' 'store_ln128' <Predicate = (!icmp_ln128 & tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 45 [1/1] (1.23ns)   --->   "%store_ln129 = store i16 %tmp_s, i10 %weights_im_3_addr" [beamformer.cpp:129]   --->   Operation 45 'store' 'store_ln129' <Predicate = (!icmp_ln128 & tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln129 = br void %V43.i.i130257.exit30" [beamformer.cpp:129]   --->   Operation 46 'br' 'br_ln129' <Predicate = (!icmp_ln128 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.23ns)   --->   "%store_ln128 = store i16 %trunc_ln128, i10 %weights_re_addr" [beamformer.cpp:128]   --->   Operation 47 'store' 'store_ln128' <Predicate = (icmp_ln128 & !tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln129 = store i16 %tmp_s, i10 %weights_im_addr" [beamformer.cpp:129]   --->   Operation 48 'store' 'store_ln129' <Predicate = (icmp_ln128 & !tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln129 = br void %V43.i.i130257.exit26" [beamformer.cpp:129]   --->   Operation 49 'br' 'br_ln129' <Predicate = (icmp_ln128 & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.23ns)   --->   "%store_ln128 = store i16 %trunc_ln128, i10 %weights_re_1_addr" [beamformer.cpp:128]   --->   Operation 50 'store' 'store_ln128' <Predicate = (icmp_ln128 & tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln129 = store i16 %tmp_s, i10 %weights_im_1_addr" [beamformer.cpp:129]   --->   Operation 51 'store' 'store_ln129' <Predicate = (icmp_ln128 & tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln129 = br void %V43.i.i130257.exit26" [beamformer.cpp:129]   --->   Operation 52 'br' 'br_ln129' <Predicate = (icmp_ln128 & tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights_im_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_im_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_im_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_re_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_re_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_re_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                     (alloca             ) [ 010]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
store_ln121             (store              ) [ 000]
br_ln121                (br                 ) [ 000]
idx_1                   (load               ) [ 000]
icmp_ln121              (icmp               ) [ 010]
idx_2                   (add                ) [ 000]
br_ln121                (br                 ) [ 000]
k                       (trunc              ) [ 011]
empty                   (read               ) [ 000]
w_data                  (extractvalue       ) [ 000]
trunc_ln128             (trunc              ) [ 011]
tmp                     (partselect         ) [ 000]
icmp_ln128              (icmp               ) [ 011]
tmp_1                   (bitselect          ) [ 011]
tmp_s                   (partselect         ) [ 011]
br_ln128                (br                 ) [ 000]
br_ln128                (br                 ) [ 000]
br_ln129                (br                 ) [ 000]
br_ln128                (br                 ) [ 000]
br_ln129                (br                 ) [ 000]
store_ln121             (store              ) [ 000]
br_ln121                (br                 ) [ 000]
specpipeline_ln122      (specpipeline       ) [ 000]
speclooptripcount_ln123 (speclooptripcount  ) [ 000]
specloopname_ln121      (specloopname       ) [ 000]
zext_ln128              (zext               ) [ 000]
weights_re_addr         (getelementptr      ) [ 000]
weights_re_1_addr       (getelementptr      ) [ 000]
weights_re_2_addr       (getelementptr      ) [ 000]
weights_re_3_addr       (getelementptr      ) [ 000]
weights_im_addr         (getelementptr      ) [ 000]
weights_im_1_addr       (getelementptr      ) [ 000]
weights_im_2_addr       (getelementptr      ) [ 000]
weights_im_3_addr       (getelementptr      ) [ 000]
store_ln128             (store              ) [ 000]
store_ln129             (store              ) [ 000]
br_ln129                (br                 ) [ 000]
store_ln128             (store              ) [ 000]
store_ln129             (store              ) [ 000]
br_ln129                (br                 ) [ 000]
store_ln128             (store              ) [ 000]
store_ln129             (store              ) [ 000]
br_ln129                (br                 ) [ 000]
store_ln128             (store              ) [ 000]
store_ln129             (store              ) [ 000]
br_ln129                (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights_im_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_im_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_im_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_im_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_im_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_im_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_im">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_im"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_re_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_re_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_re_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_re_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_re_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_re_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_re">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_re"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_stream_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_stream_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_stream_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="idx_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="41" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="0" index="3" bw="4" slack="0"/>
<pin id="91" dir="0" index="4" bw="1" slack="0"/>
<pin id="92" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="weights_re_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_re_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="weights_re_1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="0"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_re_1_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="weights_re_2_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_re_2_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="weights_re_3_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_re_3_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="weights_im_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_im_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="weights_im_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_im_1_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="weights_im_2_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_im_2_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="weights_im_3_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_im_3_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln128_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="1"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln129_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="1"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln128_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="1"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln129_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="1"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln128_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="1"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln129_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="1"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln128_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="1"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln129_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="1"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln121_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="13" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="idx_1_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="0"/>
<pin id="209" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln121_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="13" slack="0"/>
<pin id="212" dir="0" index="1" bw="13" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="idx_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="13" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="k_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="13" slack="0"/>
<pin id="224" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="w_data_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="41" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="w_data/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln128_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="13" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="0" index="3" bw="5" slack="0"/>
<pin id="239" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln128_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="13" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_s_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln121_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="13" slack="0"/>
<pin id="270" dir="0" index="1" bw="13" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln128_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="idx_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="13" slack="0"/>
<pin id="286" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="294" class="1005" name="k_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="1"/>
<pin id="296" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="299" class="1005" name="trunc_ln128_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="1"/>
<pin id="301" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln128 "/>
</bind>
</comp>

<comp id="307" class="1005" name="icmp_ln128_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln128 "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="tmp_s_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="1"/>
<pin id="317" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="50" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="80" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="80" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="80" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="80" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="80" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="80" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="80" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="80" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="112" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="140" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="119" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="147" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="98" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="126" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="105" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="133" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="207" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="207" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="86" pin="5"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="207" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="248"><net_src comp="234" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="60" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="207" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="226" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="272"><net_src comp="216" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="287"><net_src comp="82" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="297"><net_src comp="222" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="302"><net_src comp="230" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="310"><net_src comp="244" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="250" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="258" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="196" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights_im_3 | {2 }
	Port: weights_im_2 | {2 }
	Port: weights_im_1 | {2 }
	Port: weights_im | {2 }
	Port: weights_re_3 | {2 }
	Port: weights_re_2 | {2 }
	Port: weights_re_1 | {2 }
	Port: weights_re | {2 }
 - Input state : 
	Port: beamformer_top_Pipeline_weight_load : weight_stream_V_data_V | {1 }
	Port: beamformer_top_Pipeline_weight_load : weight_stream_V_keep_V | {1 }
	Port: beamformer_top_Pipeline_weight_load : weight_stream_V_strb_V | {1 }
	Port: beamformer_top_Pipeline_weight_load : weight_stream_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln121 : 1
		idx_1 : 1
		icmp_ln121 : 2
		idx_2 : 2
		br_ln121 : 3
		k : 2
		trunc_ln128 : 1
		tmp : 2
		icmp_ln128 : 3
		tmp_1 : 2
		tmp_s : 1
		br_ln128 : 4
		br_ln128 : 3
		br_ln128 : 3
		store_ln121 : 3
	State 2
		weights_re_addr : 1
		weights_re_1_addr : 1
		weights_re_2_addr : 1
		weights_re_3_addr : 1
		weights_im_addr : 1
		weights_im_1_addr : 1
		weights_im_2_addr : 1
		weights_im_3_addr : 1
		store_ln128 : 2
		store_ln129 : 2
		store_ln128 : 2
		store_ln129 : 2
		store_ln128 : 2
		store_ln129 : 2
		store_ln128 : 2
		store_ln129 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln121_fu_210 |    0    |    20   |
|          |  icmp_ln128_fu_244 |    0    |    9    |
|----------|--------------------|---------|---------|
|    add   |    idx_2_fu_216    |    0    |    20   |
|----------|--------------------|---------|---------|
|   read   |  empty_read_fu_86  |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |      k_fu_222      |    0    |    0    |
|          | trunc_ln128_fu_230 |    0    |    0    |
|----------|--------------------|---------|---------|
|extractvalue|    w_data_fu_226   |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|     tmp_fu_234     |    0    |    0    |
|          |    tmp_s_fu_258    |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|    tmp_1_fu_250    |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln128_fu_273 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    49   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| icmp_ln128_reg_307|    1   |
|    idx_reg_284    |   13   |
|     k_reg_294     |   10   |
|   tmp_1_reg_311   |    1   |
|   tmp_s_reg_315   |   16   |
|trunc_ln128_reg_299|   16   |
+-------------------+--------+
|       Total       |   57   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   49   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   57   |    -   |
+-----------+--------+--------+
|   Total   |   57   |   49   |
+-----------+--------+--------+
