CORE
../../verilog/SVA/sequence_implication2.sv
--buechi --module main
^file .* line 4: sequence required, but got property$
^EXIT=2$
^SIGNAL=0$
--
--
