5 10 101 4 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd cond2.vcd -o cond2.cdd -v cond2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" cond2.v 1 23 1
2 1 8 130013 1 1 1008 0 0 1 1 d
2 2 8 f000f 2 1 100c 0 0 1 1 c
2 3 8 b000f 2 1a 128c 1 2 1 18 0 1 1 1 0 0
2 4 8 b000b 1 1 1008 0 0 1 1 b
2 5 8 b0013 2 19 100c 3 4 1 18 0 1 1 1 0 0
2 6 8 70007 0 1 1410 0 0 1 1 a
2 7 8 70013 3 35 e 5 6
1 a 3 60005 1 0 0 0 1 17 1 1 1 0 0
1 b 4 70004 1 0 0 0 1 17 0 1 0 0 0
1 c 5 70004 1 0 0 0 1 17 0 1 1 0 0
1 d 6 70004 1 0 0 0 1 17 0 1 0 0 0
4 7 f 7 7
3 1 main.$u0 "main.$u0" cond2.v 0 21 1
