Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec 14 01:01:57 2024
| Host         : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command      : report_qor_suggestions -pb rqs_stats.pb -file postplace_physopt_utilization_rqs.rpt
| Design       : mipi_csi_top_v2
| Device       : xcku3p
| Design State : Physopt postPlace
| ML Models    : v2020.1.0
---------------------------------------------------------------------------------------------------------------------------------------------

Report QoR Suggestions

Table of Contents
-----------------
1. QoR Suggestions Report Summary
2. ML Strategies
3. QoR Suggestions - Timing
4. QoR Suggestions - Clocking
5. QoR Suggestions - XDC

1. QoR Suggestions Report Summary
---------------------------------

+-------------------+-----------------+-----------+--------------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
|        Name       |        Id       |   Status  |    Generated At    | Applicable For | Automatic |    Scope    | Incremental Friendly |                                        Description                                       |                                         Source                                         |
+-------------------+-----------------+-----------+--------------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
| RQS_TIMING-7_2-1  | RQS_TIMING-7_2  | Generated | postplace_phys_opt | synth_design   | Yes       | GLOBALSCOPE | No                   | SRLs in critical paths. Map SRLs into registers using SRL_STYLE=REGISTERS property.      | Current Run                                                                            |
| RQS_TIMING-3-1    | RQS_TIMING-3    | Generated | postplace_phys_opt | place_design   | Yes       | GLOBALSCOPE | No                   | Critical nets with loads placed far apart. Apply FORCE_MAX_FANOUT to the critical nets   | Current Run                                                                            |
|                   |                 |           |                    |                |           |             |                      | after synthesis to replicate drivers and improve timing.                                 |                                                                                        |
| RQS_TIMING-44_2-1 | RQS_TIMING-44_2 | Generated | postplace_phys_opt | synth_design   | Yes       | GLOBALSCOPE | No                   | Improve timing on critical path using RETIMING_BACKWARD property.                        | Current Run                                                                            |
| RQS_TIMING-56-1   | RQS_TIMING-56   | Generated | postplace_phys_opt | place_design   | Yes       | GLOBALSCOPE | No                   | Remappping LUTs in setup critical paths can improve timing                               | Current Run                                                                            |
| RQS_CLOCK-5_1-1   | RQS_CLOCK-5_1   | Generated | place_design       | place_design   | No        | GLOBALSCOPE | No                   | Critical paths with high clock skew due to unbalanced clock networks. Ensure source and  | Current Run                                                                            |
|                   |                 |           |                    |                |           |             |                      | destination use the same primitives and number of primitives to optimize skew.           |                                                                                        |
| RQS_CLOCK-15-1    | RQS_CLOCK-15    | Generated | postplace_phys_opt | place_design   | No        | GLOBALSCOPE | No                   | High THS due to synchronous CDCs. Try to reduce the number of timed paths, the           | Current Run                                                                            |
|                   |                 |           |                    |                |           |             |                      | uncertainty and the clock skew for CDC paths.                                            |                                                                                        |
| RQS_XDC-1-1       | RQS_XDC-1       | Generated | place_design       | synth_design   | No        | GLOBALSCOPE | No                   | Paths above Max Net/LUT budgeting. Review paths and either reduce logic delays, add      | Current Run                                                                            |
|                   |                 |           |                    |                |           |             |                      | pipelining or increase path requirements.                                                |                                                                                        |
| RQS_XDC-3-1       | RQS_XDC-3       | Generated | place_design       | synth_design   | No        | GLOBALSCOPE | No                   | Tight constraints for given unsafe paths. Fix unsafe paths by amending the design or     | Current Run                                                                            |
|                   |                 |           |                    |                |           |             |                      | adding false path, datapath only, or clock group constraints.                            |                                                                                        |
| RQS_CLOCK-1-1     | RQS_CLOCK-1     | Applied   | opt_design         | place_design   | Yes       | GLOBALSCOPE | No                   | Critical paths with high clock skew due to sub-optimal clock roots. Apply                | C:/Users/johnh/Desktop/camera_test_v2/camera_test_v2.runs/i_impl_1_1_rqs/util_loop.rqs |
|                   |                 |           |                    |                |           |             |                      | CLOCK_DELAY_GROUP property to each global clock net to match clock roots and clock       |                                                                                        |
|                   |                 |           |                    |                |           |             |                      | network delays.                                                                          |                                                                                        |
+-------------------+-----------------+-----------+--------------------+----------------+-----------+-------------+----------------------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
* By default the number of failing paths is limited to 100. Use the -max_paths options to override.
** The design checks report may change until design is completely implemented/routed


2. ML Strategies
----------------

+---+----+---------+---------+
| # | Id | Command | Options |
+---+----+---------+---------+
* ML Strategies are available only in default/explore at successfully routed design.


3. QoR Suggestions - Timing
---------------------------

+-------------------+-------------+--------------+--------+--------+-------+-------+--------+----------------+-------+--------+---------------+--------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------+
|        Name       | No of Paths | Logic Levels | Routes |  Slack |  Req. |  Skew | Fanout | Datapath Delay | Cell% | Route% |  Source Clock |  Destination Clock |                                Startpoint                                |                               Endpoint                               |
+-------------------+-------------+--------------+--------+--------+-------+-------+--------+----------------+-------+--------+---------------+--------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------+
| RQS_TIMING-7_2-1  | 1           | 4            | 5      | -3.597 | 0.034 | 5.386 | -      | 8.757          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C            | pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D   |
| RQS_TIMING-3-1    | 2           | 4            | 5      | -3.509 | 0.034 | 4.100 | 2      | 7.468          | 5.100 | 94.90  | dphy_byte_clk | clk_297m_clk_wiz_0 | mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/C | pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D                |
| RQS_TIMING-44_2-1 | 1           | 4            | 5      | -3.662 | 0.034 | 5.365 | -      | 8.886          | 4.000 | 96.00  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D  |
|                   | 1           | 3            | 4      | -3.622 | 0.034 | 5.373 | -      | 8.854          | 3.300 | 96.70  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C     | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D |
|                   | 1           | 4            | 5      | -3.757 | 0.034 | 5.370 | -      | 8.986          | 4.000 | 96.00  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D  |
|                   | 1           | 4            | 5      | -3.619 | 0.034 | 5.365 | -      | 8.843          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D  |
|                   | 1           | 4            | 5      | -3.613 | 0.034 | 5.366 | -      | 8.838          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D  |
|                   | 1           | 4            | 5      | -3.610 | 0.034 | 5.359 | -      | 8.828          | 4.000 | 96.00  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D  |
|                   | 1           | 4            | 5      | -3.607 | 0.034 | 5.366 | -      | 8.832          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D  |
|                   | 1           | 4            | 5      | -3.544 | 0.034 | 5.359 | -      | 8.762          | 4.200 | 95.80  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D  |
|                   | 1           | 4            | 5      | -3.540 | 0.034 | 5.359 | -      | 8.758          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D  |
|                   | 1           | 4            | 5      | -3.663 | 0.034 | 5.365 | -      | 8.887          | 4.000 | 96.00  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D  |
| RQS_TIMING-56-1   | 23          | 4            | 5      | -3.509 | 0.034 | 4.100 | -      | 7.468          | 5.100 | 94.90  | dphy_byte_clk | clk_297m_clk_wiz_0 | mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/C | pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D                |
|                   | 23          | 4            | 5      | -3.509 | 0.034 | 4.100 | -      | 7.468          | 5.100 | 94.90  | dphy_byte_clk | clk_297m_clk_wiz_0 | mipi_subsystem/gen_packet_decoder.packet_decoder_4l/output_valid_o_reg/C | pixel_processor/video_timing_ctrl/ext_sync_curr_reg/D                |
|                   | 23          | 3            | 4      | -3.622 | 0.034 | 5.373 | -      | 8.854          | 3.300 | 96.70  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[10]/C     | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[10]/D |
|                   | 23          | 4            | 5      | -3.757 | 0.034 | 5.370 | -      | 8.986          | 4.000 | 96.00  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D  |
|                   | 23          | 4            | 5      | -3.757 | 0.034 | 5.370 | -      | 8.986          | 4.000 | 96.00  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[1]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[1]/D  |
|                   | 23          | 4            | 5      | -3.662 | 0.034 | 5.365 | -      | 8.886          | 4.000 | 96.00  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D  |
|                   | 23          | 4            | 5      | -3.662 | 0.034 | 5.365 | -      | 8.886          | 4.000 | 96.00  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[2]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[2]/D  |
|                   | 23          | 4            | 5      | -3.610 | 0.034 | 5.359 | -      | 8.828          | 4.000 | 96.00  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D  |
|                   | 23          | 4            | 5      | -3.610 | 0.034 | 5.359 | -      | 8.828          | 4.000 | 96.00  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[3]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[3]/D  |
|                   | 23          | 4            | 5      | -3.544 | 0.034 | 5.359 | -      | 8.762          | 4.200 | 95.80  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D  |
|                   | 23          | 4            | 5      | -3.544 | 0.034 | 5.359 | -      | 8.762          | 4.200 | 95.80  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[4]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[4]/D  |
|                   | 23          | 4            | 5      | -3.613 | 0.034 | 5.366 | -      | 8.838          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D  |
|                   | 23          | 4            | 5      | -3.613 | 0.034 | 5.366 | -      | 8.838          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[5]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[5]/D  |
|                   | 23          | 4            | 5      | -3.619 | 0.034 | 5.365 | -      | 8.843          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D  |
|                   | 23          | 4            | 5      | -3.619 | 0.034 | 5.365 | -      | 8.843          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[6]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[6]/D  |
|                   | 23          | 4            | 5      | -3.663 | 0.034 | 5.365 | -      | 8.887          | 4.000 | 96.00  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D  |
|                   | 23          | 4            | 5      | -3.663 | 0.034 | 5.365 | -      | 8.887          | 4.000 | 96.00  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[7]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[7]/D  |
|                   | 23          | 4            | 5      | -3.540 | 0.034 | 5.359 | -      | 8.758          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D  |
|                   | 23          | 4            | 5      | -3.540 | 0.034 | 5.359 | -      | 8.758          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[8]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[8]/D  |
|                   | 23          | 4            | 5      | -3.607 | 0.034 | 5.366 | -      | 8.832          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D  |
|                   | 23          | 4            | 5      | -3.607 | 0.034 | 5.366 | -      | 8.832          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/input_pixel_count_clk_i_reg[9]/C      | pixel_processor/output_reformatter/input_pixel_count_meta1_reg[9]/D  |
|                   | 23          | 4            | 5      | -3.597 | 0.034 | 5.386 | -      | 8.757          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C            | pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D   |
|                   | 23          | 4            | 5      | -3.597 | 0.034 | 5.386 | -      | 8.757          | 4.100 | 95.90  | dphy_byte_clk | mutli_pixel_clk_x  | pixel_processor/output_reformatter/line_even_nodd_clk_i_reg/C            | pixel_processor/output_reformatter/line_even_nodd_meta4_reg_srl4/D   |
+-------------------+-------------+--------------+--------+--------+-------+-------+--------+----------------+-------+--------+---------------+--------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------+


4. QoR Suggestions - Clocking
-----------------------------

+-----------------+-----------+-------+--------+-------+----------------+-------+--------+--------------+-------------------+--------------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------+
|       Name      | Path Type |  Skew |  Slack |  Req. | Datapath Delay | Cell% | Route% | Source Clock | Destination Clock |      Source Clock Topology     |            Destination Clock Topology            |                                       Startpoint                                       |                    Endpoint                   |
+-----------------+-----------+-------+--------+-------+----------------+-------+--------+--------------+-------------------+--------------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------+
| RQS_CLOCK-5_1-1 | HOLD      | 2.617 | -2.437 | 0.000 | 0.461          | 19.70 | 80.30  | sys_clk_p    | clk_27m_clk_wiz_0 | DIFFINBUF IBUFCTRL BUFGCE FDRE | DIFFINBUF IBUFCTRL BUFGCE MMCME4_ADV BUFGCE FDCE | signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C | hdmi_controller/video_mux/s_vid_src_sel_reg/D |
| RQS_CLOCK-15-1  | HOLD      | 2.617 | -2.437 | 0.000 | 0.461          | 19.70 | 80.30  | sys_clk_p    | clk_27m_clk_wiz_0 | DIFFINBUF IBUFCTRL BUFGCE FDRE | DIFFINBUF IBUFCTRL BUFGCE MMCME4_ADV BUFGCE FDCE | signal_debug/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C | hdmi_controller/video_mux/s_vid_src_sel_reg/D |
+-----------------+-----------+-------+--------+-------+----------------+-------+--------+--------------+-------------------+--------------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------+


5. QoR Suggestions - XDC
------------------------

+------+-------------+--------------+--------+-------+------+------+----------------+-------+--------+--------------+-------------------+------------+----------+---------------------------+---------------------------+-----------------+-----------------+
| Name | No of Paths | Logic Levels | Routes | Slack | Req. | Skew | Datapath Delay | Cell% | Route% | Source Clock | Destination Clock | Startpoint | Endpoint | Path budget for Net check | Path budget for Lut check | Net check slack | LUT check slack |
+------+-------------+--------------+--------+-------+------+------+----------------+-------+--------+--------------+-------------------+------------+----------+---------------------------+---------------------------+-----------------+-----------------+


