INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Winter/Desktop/vivado/Exercise/project_2/code/adder1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1_tb
