// Seed: 1596857726
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    output tri0  id_2,
    input  tri0  id_3
);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    output logic id_3,
    output supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input wor id_7,
    input supply0 id_8,
    output tri0 id_9
);
  always @(posedge 1 or negedge 1'b0) id_3 <= 1;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_4,
      id_7
  );
endmodule
