# Compile of boid_accelerator.sv failed with 2 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 2 errors.
# Compile of boid_accelerator.sv failed with 2 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 2 errors.
# Compile of boid_accelerator.sv failed with 11 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 11 errors.
# Compile of boid_accelerator.sv failed with 9 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 9 errors.
# Compile of boid_accelerator.sv failed with 9 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 9 errors.
# Compile of boid_accelerator.sv failed with 8 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 8 errors.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 13:58:18 on Oct 18,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
add wave -position insertpoint  \
sim:/testbench/x \
sim:/testbench/y \
sim:/testbench/vx \
sim:/testbench/vy
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rat83  Hostname: EN-EC-LPH238-26  ProcessID: 5844
#           Attempting to use alternate WLF file "./wlfts9ayr4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts9ayr4
run
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 5100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/reset \
sim:/testbench/en
quit -sim
# End time: 13:59:42 on Oct 18,2023, Elapsed time: 0:01:24
# Errors: 0, Warnings: 2
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 13:59:48 on Oct 18,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/reset \
sim:/testbench/en
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rat83  Hostname: EN-EC-LPH238-26  ProcessID: 5844
#           Attempting to use alternate WLF file "./wlftcqtgwj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcqtgwj
add wave -position insertpoint  \
sim:/testbench/x \
sim:/testbench/y \
sim:/testbench/vx \
sim:/testbench/vy
run
run
add wave -position insertpoint  \
sim:/testbench/dut/x_comb \
sim:/testbench/dut/y_comb
restart -f
run
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
run
run
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 5100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
add wave -position insertpoint  \
sim:/testbench/dut/x_bound \
sim:/testbench/dut/y_bound
restart -f
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 5100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
add wave -position insertpoint  \
sim:/testbench/dut/x_bchk \
sim:/testbench/dut/y_bchk
restart -f
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
add wave -position insertpoint  \
sim:/testbench/dut/speed_bchk
restart -f
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
add wave -position insertpoint  \
sim:/testbench/dut/vx_bounded \
sim:/testbench/dut/vy_bounded
restart -f
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
add wave -position insertpoint  \
sim:/testbench/dut/vx_comb \
sim:/testbench/dut/vy_comb
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
restart -f
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run -all
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
# Break key hit
# Simulation stop requested.
restart -f
restart -f
restart -f
quit
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
restart -f
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
restart -f
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run -all
# Break key hit
# Break in Module boid_accelerator at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_accelerator.sv line 100
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.fix15_mul
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv failed with 3 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 3 errors.
# Compile of boid_accelerator.sv failed with 3 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 3 errors.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run -all
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
restart -f
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
run -continue
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
add wave -position insertpoint  \
sim:/testbench/dut/x_max_b_t \
sim:/testbench/dut/y_max_b_t
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run -all
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
add wave -position insertpoint  \
sim:/testbench/dut/speed
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run -all
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
run -all
restart -f
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
run
run -all
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
run -all
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv failed with 1 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 1 error.
restart -f
# Loading work.testbench
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
add wave -position insertpoint  \
sim:/testbench/dut/speed_calc/a_temp
add wave -position insertpoint  \
sim:/testbench/dut/speed_calc/b_temp
add wave -position insertpoint  \
sim:/testbench/dut/speed_calc/alpha
add wave -position insertpoint  \
sim:/testbench/dut/speed_calc/beta
add wave -position insertpoint  \
sim:/testbench/dut/speed_calc/q
add wave -position insertpoint  \
sim:/testbench/dut/speed_calc/a \
sim:/testbench/dut/speed_calc/b
add wave -position insertpoint  \
sim:/testbench/dut/speed_calc/a_out
add wave -position insertpoint  \
sim:/testbench/dut/speed_calc/b_out
restart -f
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv failed with 1 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
restart -f
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run -all
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
restart -f
# Compile of boid_accelerator.sv failed with 1 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of boid_accelerator.sv failed with 1 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of boid_accelerator.sv failed with 1 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv failed with 1 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
write list -window .main_pane.list C:/Users/rat83/Desktop/list.lst
add list sim:/testbench/y
# Compile of boid_accelerator.sv failed with 1 errors.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.fall_edge_detector
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
restart -f
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.fall_edge_detector
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
add wave -position insertpoint  \
sim:/testbench/x_sh \
sim:/testbench/y_sh
restart -f
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.fall_edge_detector
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# 3 compiles, 0 failed with no errors.
run -all
restart -f
# Loading work.testbench
# Loading work.boid_accelerator
# Loading work.fall_edge_detector
# Loading work.d_reg
# Loading work.amax_bmin
# Loading work.fix15_mul
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(89)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 89
run -all
