# MIPS Processor
###### tags: `ece550 project`

## Contributor
`cl583 Chang Che Liu`
`sb`

## Datapath Design
![](https://i.imgur.com/xipEynA.jpg)

## Logic Design
![](https://i.imgur.com/7ZR5yiO.jpg)
![](https://i.imgur.com/y7ihsNQ.jpg)


## Delay Calculate
* ALU: 26ns
* Imem: 12ns
* PC: 7ns
* Control: 8ns
* Register: 20ns
* mux 2 to 1 (32 bit): 11ns
* sign extension: 8ns
* DMem: 11ns

## Clock Design
![](https://i.imgur.com/4NAjDZE.jpg)
