{
    "status": "ok",
    "estimate": {
        "resources": {
            "LUT": 247677.0,
            "DSP": 31.0,
            "BRAM_18K": 1058.0,
            "URAM": 0.0
        },
        "performance": {
            "critical_path_cycles": 414229,
            "max_cycles": 16384,
            "max_cycles_node_name": "MVAU_rtl_0",
            "estimated_throughput_fps": 12207.03125,
            "estimated_latency_ns": 2071145
        }
    },
    "hls_estimate": {
        "resources": {
            "LUT": 140289.0,
            "FF": 144821.0,
            "DSP": 6869.0,
            "DSP48E": 0.0,
            "BRAM_18K": 2.0,
            "URAM": 0.0
        }
    },
    "fifosizing": {
        "total_fifo_size_kB": 44
    },
    "synth": {
        "resources": {
            "LUT": 262261,
            "FF": 404972,
            "SRL": 13417,
            "DSP": 54,
            "BRAM_18K": 20,
            "BRAM_36K": 297,
            "URAM": 0
        }
    },
    "measurement": {
        "performance": {
            "error": false,
            "checksum": 0,
            "min_latency_cycles": 38650,
            "latency_cycles": 43874,
            "interval_cycles": 16431,
            "frequency_mhz": 214,
            "min_latency_ms": 0.180368,
            "latency_ms": 0.204747,
            "throughput_fps": 13041,
            "min_pipeline_depth": 2.35,
            "pipeline_depth": 2.67
        }
    },
    "total_build_time": 6084
}
