vhdl blk_mem_gen_v8_3_0 "./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ip/BoardDesign_0_VGA_0_0/src/blk_mem_gen_pixel/blk_mem_gen_v8_3_0/simulation/blk_mem_gen_v8_3.vhd" 
vhdl blk_mem_gen_v8_3_0 "./../../../bd/BoardDesign_0/ip/BoardDesign_0_VGA_0_0/src/blk_mem_gen_pixel/sim/blk_mem_gen_pixel.vhd" 
vhdl xil_defaultlib "./../../../bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/src/DownSample.vhd" 
vhdl xil_defaultlib "./../../../bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/src/VGA.vhd" 
vhdl xil_defaultlib "./../../../bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/hdl/VGA_v1_0.vhd" 
vhdl xil_defaultlib "./../../../bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/src/VGA_controller.vhd" 
vhdl xil_defaultlib "./../../../bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/src/axi_fb_controller.vhd" 
vhdl xil_defaultlib "./../../../bd/BoardDesign_0/ipshared/xilinx.com/vga_v1_0/src/axi_config_controller.vhd" 
vhdl xil_defaultlib "./../../../bd/BoardDesign_0/ip/BoardDesign_0_VGA_0_0/sim/BoardDesign_0_VGA_0_0.vhd" 
vhdl lib_cdc_v1_0_2 "./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" 
vhdl proc_sys_reset_v5_0_8 "./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd" 
vhdl proc_sys_reset_v5_0_8 "./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd" 
vhdl proc_sys_reset_v5_0_8 "./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd" 
vhdl proc_sys_reset_v5_0_8 "./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd" 
vhdl xil_defaultlib "./../../../bd/BoardDesign_0/ip/BoardDesign_0_proc_sys_reset_0_0/sim/BoardDesign_0_proc_sys_reset_0_0.vhd" 
vhdl fifo_generator_v13_0_0 "./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd" 
vhdl fifo_generator_v13_0_0 "./../../../../VGA_example.srcs/sources_1/bd/BoardDesign_0/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_rfs.vhd" 
