Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Tue Jul 29 14:27:03 2025
| Host             : LAPTOP-6I567M9C running 64-bit major release  (build 9200)
| Command          : report_power -file Block_Diagram_DDR3_wrapper_power_routed.rpt -pb Block_Diagram_DDR3_wrapper_power_summary_routed.pb -rpx Block_Diagram_DDR3_wrapper_power_routed.rpx
| Design           : Block_Diagram_DDR3_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.932        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.827        |
| Device Static (W)        | 0.106        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 80.7         |
| Junction Temperature (C) | 29.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.043 |       26 |       --- |             --- |
| Slice Logic              |     0.019 |    18792 |       --- |             --- |
|   LUT as Logic           |     0.016 |     7104 |     63400 |           11.21 |
|   LUT as Distributed RAM |     0.001 |      578 |     19000 |            3.04 |
|   Register               |    <0.001 |     7053 |    126800 |            5.56 |
|   CARRY4                 |    <0.001 |      244 |     15850 |            1.54 |
|   LUT as Shift Register  |    <0.001 |      279 |     19000 |            1.47 |
|   F7/F8 Muxes            |    <0.001 |       94 |     63400 |            0.15 |
|   Others                 |    <0.001 |     1199 |       --- |             --- |
| Signals                  |     0.023 |    13849 |       --- |             --- |
| Block RAM                |    <0.001 |        8 |       135 |            5.93 |
| MMCM                     |     0.202 |        2 |         6 |           33.33 |
| PLL                      |     0.131 |        1 |         6 |           16.67 |
| DSPs                     |     0.002 |        3 |       240 |            1.25 |
| I/O                      |     0.270 |       56 |       210 |           26.67 |
| PHASER                   |     0.134 |       14 |       --- |             --- |
| XADC                     |     0.003 |        1 |       --- |             --- |
| Static Power             |     0.106 |          |           |                 |
| Total                    |     0.932 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.149 |       0.131 |      0.018 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.314 |       0.295 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.122 |       0.118 |      0.004 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                              | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Block_Diagram_DDR3_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                        | Block_Diagram_DDR3_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                                                   |            33.3 |
| Block_Diagram_DDR3_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                      | Block_Diagram_DDR3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                           |            33.3 |
| CLK_IN                                                                                                                                                    | CLK_IN                                                                                                                                                                                                                                              |            10.0 |
| clk_out1_Block_Diagram_DDR3_clk_wiz_1_0                                                                                                                   | Block_Diagram_DDR3_i/clk_wiz_1/inst/clk_out1_Block_Diagram_DDR3_clk_wiz_1_0                                                                                                                                                                         |             6.0 |
| clk_out2_Block_Diagram_DDR3_clk_wiz_1_0                                                                                                                   | Block_Diagram_DDR3_i/clk_wiz_1/inst/clk_out2_Block_Diagram_DDR3_clk_wiz_1_0                                                                                                                                                                         |             5.0 |
| clk_pll_i                                                                                                                                                 | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |            10.0 |
| clkfbout_Block_Diagram_DDR3_clk_wiz_1_0                                                                                                                   | Block_Diagram_DDR3_i/clk_wiz_1/inst/clkfbout_Block_Diagram_DDR3_clk_wiz_1_0                                                                                                                                                                         |            10.0 |
| freq_refclk                                                                                                                                               | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.2 |
| iserdes_clkdiv                                                                                                                                            | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv            |            10.0 |
| mem_refclk                                                                                                                                                | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             2.5 |
| oserdes_clk                                                                                                                                               | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             2.5 |
| oserdes_clk_1                                                                                                                                             | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             2.5 |
| oserdes_clk_2                                                                                                                                             | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             2.5 |
| oserdes_clk_3                                                                                                                                             | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             2.5 |
| oserdes_clkdiv                                                                                                                                            | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_1                                                                                                                                          | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_2                                                                                                                                          | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             5.0 |
| pll_clk3_out                                                                                                                                              | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |            10.0 |
| pll_clkfbout                                                                                                                                              | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |             5.0 |
| sync_pulse                                                                                                                                                | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            40.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | Block_Diagram_DDR3_i/mig_7series_0/u_Block_Diagram_DDR3_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0 |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| Block_Diagram_DDR3_wrapper                     |     0.827 |
|   Block_Diagram_DDR3_i                         |     0.824 |
|     axi_timer_0                                |     0.004 |
|       U0                                       |     0.004 |
|     clk_wiz_1                                  |     0.107 |
|       inst                                     |     0.107 |
|     microblaze_0                               |     0.014 |
|       U0                                       |     0.014 |
|     mig_7series_0                              |     0.690 |
|       u_Block_Diagram_DDR3_mig_7series_0_0_mig |     0.688 |
|     smartconnect_0                             |     0.006 |
|       inst                                     |     0.006 |
+------------------------------------------------+-----------+


