ITF_CREDITS_ARB_RD__READ_HUB__SHIFT 0x8
#define MC_CITF_CREDITS_ARB_RD__READ_PRI_MASK 0xff0000
#define MC_CITF_CREDITS_ARB_RD__READ_PRI__SHIFT 0x10
#define MC_CITF_CREDITS_ARB_RD__LCL_PRI_MASK 0x1000000
#define MC_CITF_CREDITS_ARB_RD__LCL_PRI__SHIFT 0x18
#define MC_CITF_CREDITS_ARB_RD__HUB_PRI_MASK 0x2000000
#define MC_CITF_CREDITS_ARB_RD__HUB_PRI__SHIFT 0x19
#define MC_CITF_CREDITS_ARB_WR__WRITE_LCL_MASK 0xff
#define MC_CITF_CREDITS_ARB_WR__WRITE_LCL__SHIFT 0x0
#define MC_CITF_CREDITS_ARB_WR__WRITE_HUB_MASK 0xff00
#define MC_CITF_CREDITS_ARB_WR__WRITE_HUB__SHIFT 0x8
#define MC_CITF_CREDITS_ARB_WR__WRITE_PRI_MASK 0xff0000
#define MC_CITF_CREDITS_ARB_WR__WRITE_PRI__SHIFT 0x10
#define MC_CITF_CREDITS_ARB_WR__HUB_PRI_MASK 0x1000000
#define MC_CITF_CREDITS_ARB_WR__HUB_PRI__SHIFT 0x18
#define MC_CITF_CREDITS_ARB_WR__LCL_PRI_MASK 0x2000000
#define MC_CITF_CREDITS_ARB_WR__LCL_PRI__SHIFT 0x19
#define MC_CITF_DAGB_CNTL__JUMP_AHEAD_MASK 0x1
#define MC_CITF_DAGB_CNTL__JUMP_AHEAD__SHIFT 0x0
#define MC_CITF_DAGB_CNTL__CENTER_RD_MAX_BURST_MASK 0x1e
#define MC_CITF_DAGB_CNTL__CENTER_RD_MAX_BURST__SHIFT 0x1
#define MC_CITF_DAGB_CNTL__DISABLE_SELF_INIT_MASK 0x20
#define MC_CITF_DAGB_CNTL__DISABLE_SELF_INIT__SHIFT 0x5
#define MC_CITF_DAGB_CNTL__CENTER_WR_MAX_BURST_MASK 0x3c0
#define MC_CITF_DAGB_CNTL__CENTER_WR_MAX_BURST__SHIFT 0x6
#define MC_CITF_INT_CREDITS__REMRDRET_MASK 0x3f
#define MC_CITF_INT_CREDITS__REMRDRET__SHIFT 0x0
#define MC_CITF_INT_CREDITS__CNTR_RD_HUB_LP_MASK 0x3f000
#define MC_CITF_INT_CREDITS__CNTR_RD_HUB_LP__SHIFT 0xc
#define MC_CITF_INT_CREDITS__CNTR_RD_HUB_HP_MASK 0xfc0000
#define MC_CITF_INT_CREDITS__CNTR_RD_HUB_HP__SHIFT 0x12
#define MC_CITF_INT_CREDITS__CNTR_RD_LCL_MASK 0x3f000000
#define MC_CITF_INT_CREDITS__CNTR_RD_LCL__SHIFT 0x18
#define MC_CITF_RET_MODE__INORDER_RD_MASK 0x1
#define MC_CITF_RET_MODE__INORDER_RD__SHIFT 0x0
#define MC_CITF_RET_MODE__INORDER_WR_MASK 0x2
#define MC_CITF_RET_MODE__INORDER_WR__SHIFT 0x1
#define MC_CITF_RET_MODE__REMPRI_RD_MASK 0x4
#define MC_CITF_RET_MODE__REMPRI_RD__SHIFT 0x2
#define MC_CITF_RET_MODE__REMPRI_WR_MASK 0x8
#define MC_CITF_RET_MODE__REMPRI_WR__SHIFT 0x3
#define MC_CITF_RET_MODE__LCLPRI_RD_MASK 0x10
#define MC_CITF_RET_MODE__LCLPRI_RD__SHIFT 0x4
#define MC_CITF_RET_MODE__LCLPRI_WR_MASK 0x20
#define MC_CITF_RET_MODE__LCLPRI_WR__SHIFT 0x5
#define MC_CITF_RET_MODE__RDRET_STALL_EN_MASK 0x40
#define MC_CITF_RET_MODE__RDRET_STALL_EN__SHIFT 0x6
#define MC_CITF_RET_MODE__RDRET_STALL_THRESHOLD_MASK 0x7f80
#define MC_CITF_RET_MODE__RDRET_STALL_THRESHOLD__SHIFT 0x7
#define MC_CITF_DAGB_DLY__DLY_MASK 0x1f
#define MC_CITF_DAGB_DLY__DLY__SHIFT 0x0
#define MC_CITF_DAGB_DLY__CLI_MASK 0x3f0000
#define MC_CITF_DAGB_DLY__CLI__SHIFT 0x10
#define MC_CITF_DAGB_DLY__POS_MASK 0x3f000000
#define MC_CITF_DAGB_DLY__POS__SHIFT 0x18
#define MC_RD_GRP_EXT__DBSTEN0_MASK 0xf
#define MC_RD_GRP_EXT__DBSTEN0__SHIFT 0x0
#define MC_RD_GRP_EXT__TC0_MASK 0xf0
#define MC_RD_GRP_EXT__TC0__SHIFT 0x4
#define MC_WR_GRP_EXT__DBSTEN0_MASK 0xf
#define MC_WR_GRP_EXT__DBSTEN0__SHIFT 0x0
#define MC_WR_GRP_EXT__TC0_MASK 0xf0
#define MC_WR_GRP_EXT__TC0__SHIFT 0x4
#define MC_CITF_REMREQ__READ_CREDITS_MASK 0x7f
#define MC_CITF_REMREQ__READ_CREDITS__SHIFT 0x0
#define MC_CITF_REMREQ__WRITE_CREDITS_MASK 0x3f80
#define MC_CITF_REMREQ__WRITE_CREDITS__SHIFT 0x7
#define MC_CITF_REMREQ__CREDITS_ENABLE_MASK 0x4000
#define MC_CITF_REMREQ__CREDITS_ENABLE__SHIFT 0xe
#define MC_WR_TC0__ENABLE_MASK 0x1
#define MC_WR_TC0__ENABLE__SHIFT 0x0
#define MC_WR_TC0__PRESCALE_MASK 0x6
#define MC_WR_TC0__PRESCALE__SHIFT 0x1
#define MC_WR_TC0__BLACKOUT_