int\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_3 ( V_2 ) ;\r\nstruct V_5 * V_6 = F_2 ( & V_4 -> V_7 . V_8 ) ;\r\nstruct V_9 * V_10 = & V_4 -> V_11 . V_10 ;\r\nstruct V_12 * V_13 , * V_14 ;\r\nstruct V_15 * V_16 ;\r\nstruct V_17 * V_18 ;\r\nstruct V_19 * V_20 ;\r\nstruct V_21 * V_22 ;\r\nint V_23 , V_24 ;\r\nV_22 = F_3 ( sizeof( * V_22 ) , V_25 ) ;\r\nif ( ! V_22 )\r\nreturn - V_26 ;\r\nF_4 ( & V_4 -> V_7 . V_8 . V_27 ) ;\r\nF_5 ( V_2 ) -> V_28 = V_22 ;\r\nF_5 ( V_2 ) -> V_29 = V_30 ;\r\nF_5 ( V_2 ) -> V_31 = V_32 ;\r\nF_5 ( V_2 ) -> V_33 = V_34 ;\r\nF_6 ( V_2 , 1 ) ;\r\nF_7 ( V_2 , 0 ) ;\r\nif ( F_8 ( V_2 ) )\r\nF_7 ( V_2 , 1 ) ;\r\nfor ( V_23 = 0 ; V_23 < V_10 -> V_35 ; V_23 ++ ) {\r\nstruct V_36 * V_37 = & V_10 -> V_38 [ V_23 ] ;\r\nV_13 = F_9 ( V_2 , V_37 -> V_13 ) ;\r\nif ( F_10 ( V_13 ) )\r\ncontinue;\r\nswitch ( V_37 -> type ) {\r\ncase V_39 :\r\nV_24 = F_11 ( V_13 , V_37 ) ;\r\nbreak;\r\ncase V_40 :\r\ncase V_41 :\r\nV_24 = F_12 ( V_13 , V_37 ) ;\r\nbreak;\r\ncase V_42 :\r\nif ( V_37 -> V_43 == V_44 )\r\nV_24 = F_13 ( V_13 , V_37 ) ;\r\nelse\r\nV_24 = F_14 ( V_13 , V_37 ) ;\r\nbreak;\r\ndefault:\r\nF_15 ( V_4 , L_1 , V_37 -> type ) ;\r\ncontinue;\r\n}\r\nif ( V_24 )\r\ncontinue;\r\n}\r\nF_16 (connector, ct,\r\n&dev->mode_config.connector_list, head) {\r\nif ( ! V_13 -> V_45 [ 0 ] ) {\r\nF_15 ( V_4 , L_2 ,\r\nV_13 -> V_46 ) ;\r\nV_13 -> V_47 -> V_48 ( V_13 ) ;\r\n}\r\n}\r\nF_17 (encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_17 * V_18 = V_17 ( V_16 ) ;\r\nstruct V_49 * V_50 =\r\nF_18 ( V_6 , V_18 -> V_10 -> V_51 ) ;\r\nV_18 -> V_6 = V_50 ? & V_50 -> V_6 : NULL ;\r\n}\r\nF_17 (crtc, &dev->mode_config.crtc_list, base.head)\r\nV_20 -> V_52 ( & V_20 -> V_53 ) ;\r\nF_17 (nv_encoder, &dev->mode_config.encoder_list, base.base.head)\r\nV_18 -> V_54 ( & V_18 -> V_53 . V_53 ) ;\r\nF_19 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nV_30 ( struct V_1 * V_2 )\r\n{\r\nstruct V_21 * V_22 = V_21 ( V_2 ) ;\r\nstruct V_3 * V_4 = V_3 ( V_2 ) ;\r\nstruct V_17 * V_16 ;\r\nstruct V_19 * V_55 ;\r\nF_17 (encoder, &dev->mode_config.encoder_list, base.base.head)\r\nV_16 -> V_56 ( & V_16 -> V_53 . V_53 ) ;\r\nF_17 (nv_crtc, &dev->mode_config.crtc_list, base.head)\r\nV_55 -> V_57 ( & V_55 -> V_53 ) ;\r\nF_6 ( V_2 , 0 ) ;\r\nF_5 ( V_2 ) -> V_28 = NULL ;\r\nF_20 ( V_22 ) ;\r\nF_21 ( & V_4 -> V_7 . V_8 . V_27 ) ;\r\n}\r\nint\r\nV_32 ( struct V_1 * V_2 )\r\n{\r\nstruct V_17 * V_16 ;\r\nstruct V_19 * V_20 ;\r\nF_17 (crtc, &dev->mode_config.crtc_list, base.head)\r\nV_20 -> V_52 ( & V_20 -> V_53 ) ;\r\nF_17 (encoder, &dev->mode_config.encoder_list, base.base.head)\r\nV_16 -> V_54 ( & V_16 -> V_53 . V_53 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nV_34 ( struct V_1 * V_2 )\r\n{\r\nF_22 ( V_2 , 0 , V_58 , 0 ) ;\r\nif ( F_8 ( V_2 ) )\r\nF_22 ( V_2 , 1 , V_58 , 0 ) ;\r\n}
