<<<<<<< HEAD
Develop a 5 stage pipelined RISC-V at RTL level and deploy it on FPGA. Analyse pipeline hazards and implement forwarding and hazard detection logic 


