{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636777751698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636777751698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 23:29:11 2021 " "Processing started: Fri Nov 12 23:29:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636777751698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777751698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4final -c lab4final " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4final -c lab4final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777751698 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777751862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636777752089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636777752089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/lab4final/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636777760420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/intelFPGA_lite/lab4final/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636777760420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760420 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "lab4final.v(44) " "Verilog HDL Event Control warning at lab4final.v(44): Event Control contains a complex event expression" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1636777760420 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab4final.v(44) " "Verilog HDL information at lab4final.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1636777760420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4final.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4final.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4final " "Found entity 1: lab4final" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636777760420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_decoder " "Found entity 1: decimal_decoder" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636777760420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760420 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4final.v(13) " "Verilog HDL Instantiation warning at lab4final.v(13): instance has no name" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1636777760428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4final " "Elaborating entity \"lab4final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636777760453 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit1 lab4final.v(29) " "Verilog HDL Always Construct warning at lab4final.v(29): inferring latch(es) for variable \"digit1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636777760453 "|lab4final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit2 lab4final.v(29) " "Verilog HDL Always Construct warning at lab4final.v(29): inferring latch(es) for variable \"digit2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636777760453 "|lab4final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4final.v(79) " "Verilog HDL assignment warning at lab4final.v(79): truncated value with size 32 to match size of target (4)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636777760453 "|lab4final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4final.v(83) " "Verilog HDL assignment warning at lab4final.v(83): truncated value with size 32 to match size of target (4)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636777760453 "|lab4final"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "digit1\[2\] lab4final.v(44) " "Can't resolve multiple constant drivers for net \"digit1\[2\]\" at lab4final.v(44)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "lab4final.v(36) " "Constant driver at lab4final.v(36)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 36 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "digit2\[2\] lab4final.v(44) " "Can't resolve multiple constant drivers for net \"digit2\[2\]\" at lab4final.v(44)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "lab4final.v(44) " "Constant driver at lab4final.v(44)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "digit2\[1\] lab4final.v(44) " "Can't resolve multiple constant drivers for net \"digit2\[1\]\" at lab4final.v(44)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "digit2\[0\] lab4final.v(44) " "Can't resolve multiple constant drivers for net \"digit2\[0\]\" at lab4final.v(44)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/lab4final/output_files/lab4final.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/lab4final/output_files/lab4final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760485 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636777760589 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 12 23:29:20 2021 " "Processing ended: Fri Nov 12 23:29:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636777760589 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636777760589 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636777760589 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760589 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777761322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636777751698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636777751698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 23:29:11 2021 " "Processing started: Fri Nov 12 23:29:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636777751698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777751698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4final -c lab4final " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4final -c lab4final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777751698 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777751862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636777752089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636777752089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/lab4final/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636777760420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/intelFPGA_lite/lab4final/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636777760420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760420 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "lab4final.v(44) " "Verilog HDL Event Control warning at lab4final.v(44): Event Control contains a complex event expression" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1636777760420 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab4final.v(44) " "Verilog HDL information at lab4final.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1636777760420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4final.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4final.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4final " "Found entity 1: lab4final" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636777760420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_decoder " "Found entity 1: decimal_decoder" {  } { { "decimal_decoder.v" "" { Text "C:/intelFPGA_lite/lab4final/decimal_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636777760420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760420 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4final.v(13) " "Verilog HDL Instantiation warning at lab4final.v(13): instance has no name" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1636777760428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4final " "Elaborating entity \"lab4final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636777760453 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit1 lab4final.v(29) " "Verilog HDL Always Construct warning at lab4final.v(29): inferring latch(es) for variable \"digit1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636777760453 "|lab4final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit2 lab4final.v(29) " "Verilog HDL Always Construct warning at lab4final.v(29): inferring latch(es) for variable \"digit2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636777760453 "|lab4final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4final.v(79) " "Verilog HDL assignment warning at lab4final.v(79): truncated value with size 32 to match size of target (4)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636777760453 "|lab4final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab4final.v(83) " "Verilog HDL assignment warning at lab4final.v(83): truncated value with size 32 to match size of target (4)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636777760453 "|lab4final"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "digit1\[2\] lab4final.v(44) " "Can't resolve multiple constant drivers for net \"digit1\[2\]\" at lab4final.v(44)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "lab4final.v(36) " "Constant driver at lab4final.v(36)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 36 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "digit2\[2\] lab4final.v(44) " "Can't resolve multiple constant drivers for net \"digit2\[2\]\" at lab4final.v(44)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "lab4final.v(44) " "Constant driver at lab4final.v(44)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "digit2\[1\] lab4final.v(44) " "Can't resolve multiple constant drivers for net \"digit2\[1\]\" at lab4final.v(44)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "digit2\[0\] lab4final.v(44) " "Can't resolve multiple constant drivers for net \"digit2\[0\]\" at lab4final.v(44)" {  } { { "lab4final.v" "" { Text "C:/intelFPGA_lite/lab4final/lab4final.v" 44 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636777760461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/lab4final/output_files/lab4final.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/lab4final/output_files/lab4final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760485 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636777760589 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 12 23:29:20 2021 " "Processing ended: Fri Nov 12 23:29:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636777760589 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636777760589 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636777760589 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636777760589 ""}
