
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1;
1
set RST_NAME "reset";
reset
set TOP_MOD_NAME "network_4_8_12_16_30_16";
network_4_8_12_16_30_16
set SRC_FILE "network_4_8_12_16_30_16.sv";
network_4_8_12_16_30_16.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./network_4_8_12_16_30_16.sv
Compiling source file ./network_4_8_12_16_30_16.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'network_4_8_12_16_30_16'.
Information: Building the design 'layer1_8_4_2_16'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:75: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:76: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:77: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 73 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:584: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:585: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:586: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:587: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:588: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:589: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:590: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:591: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:592: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:593: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:594: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:595: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:596: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 582 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           583            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1641: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1642: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1643: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1644: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1645: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1646: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1647: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1648: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1649: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1650: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1651: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1652: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1653: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1654: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1655: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1656: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1657: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1639 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1640           |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_8_4_2_16' with
	the parameters "16,4,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE4_LOGSIZE3 line 2791 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE4_LOGSIZE3/2792 |   4    |   16    |      2       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_2_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:361: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:364: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:369: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 358 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           359            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_W_rom_0 line 358 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_2_16_B_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:412: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:414: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:415: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 410 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           411            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_B_rom_0 line 410 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_2_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:387: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:392: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:393: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:395: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:396: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:398: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:400: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:401: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 384 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           385            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_W_rom_1 line 384 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_2_16_B_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:428: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 424 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           425            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_B_rom_1 line 424 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_2_16_datapath' instantiated from design 'layer1_8_4_2_16' with
	the parameters "8,4,16,2". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:110: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:134: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_8_4_2_16_datapath_M8_N4_T16_P2 line 99 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_datapath_M8_N4_T16_P2 line 109 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_datapath_M8_N4_T16_P2 line 121 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mul_out_save_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_datapath_M8_N4_T16_P2 line 126 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_2_16_ctrlpath' instantiated from design 'layer1_8_4_2_16' with
	the parameters "8,4,16,2". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:181: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:227: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:235: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:258: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:301: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:308: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:325: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2 line 169 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2 line 178 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_x_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2 line 189 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_count_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2 line 201 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_0_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2 line 212 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_1_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2 line 224 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_0_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2 line 232 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_1_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2 line 240 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2 line 246 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_en_y_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2 line 251 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2 line 255 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2 line 263 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sel_count_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_12_8_12_16' with
	the parameters "16,8,4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8_LOGSIZE4 line 2791 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE8_LOGSIZE4/2792 |   8    |   16    |      3       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1109: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1111: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1112: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1114: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1115: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1116: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1107 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1108           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_0 line 1107 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1325: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1323 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1324           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_0 line 1323 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1128: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1129: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1133: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1125 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1126           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_1 line 1125 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1336: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1334 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1335           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_1 line 1334 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1145: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1147: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1143 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1144           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_2 line 1143 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_2'. (HDL-193)

Statistics for case statements in always block at line 1345 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1346           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_2 line 1345 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1165: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1170: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1161 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1162           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_3 line 1161 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_3'. (HDL-193)

Statistics for case statements in always block at line 1356 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1357           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_3 line 1356 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1184: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1185: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1179 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1180           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_4 line 1179 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1367 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1368           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_4 line 1367 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1199: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1200: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1201: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1202: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1204: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1206: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1197 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1198           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_5 line 1197 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1380: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1378 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1379           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_5 line 1378 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1217: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1218: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1221: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1222: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1215 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1216           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_6 line 1215 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1391: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1389 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1390           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_6 line 1389 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1236: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1237: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1239: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1241: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1233 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1234           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_7 line 1233 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1402: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1400 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1401           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_7 line 1400 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_8'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1255: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1257: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1259: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1251 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1252           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_8 line 1251 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_8'. (HDL-193)

Statistics for case statements in always block at line 1411 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1412           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_8 line 1411 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_9'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1272: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1276: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1269 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1270           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_9 line 1269 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_9'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1424: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1422 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1423           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_9 line 1422 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_10'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1290: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1287 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1288           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_10 line 1287 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_10'. (HDL-193)

Statistics for case statements in always block at line 1433 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1434           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_10 line 1433 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_W_rom_11'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1307: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1310: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1313: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1314: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1305 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1306           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_W_rom_11 line 1305 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_B_rom_11'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1446: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1444 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1445           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_B_rom_11 line 1444 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_datapath' instantiated from design 'layer2_12_8_12_16' with
	the parameters "12,8,16,12". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:629: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_12_8_12_16_datapath_M12_N8_T16_P12 line 618 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_datapath_M12_N8_T16_P12 line 628 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_datapath_M12_N8_T16_P12 line 640 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mul_out_save_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_datapath_M12_N8_T16_P12 line 645 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_12_16_ctrlpath' instantiated from design 'layer2_12_8_12_16' with
	the parameters "12,8,16,12". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:740: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:896: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:904: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:912: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:920: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:928: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:936: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:944: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:952: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:960: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:968: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:976: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:984: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1007: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1050: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1057: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1074: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 728 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 737 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_x_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 748 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_count_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 760 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 771 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 782 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 793 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_3_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 804 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_4_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 815 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_5_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 826 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_6_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 837 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_7_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 848 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_8_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 859 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_9_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 870 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_10_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 881 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_11_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 893 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_0_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 901 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_1_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 909 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_2_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 917 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_3_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 925 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_4_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 933 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_5_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 941 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_6_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 949 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_7_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 957 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_8_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 965 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_9_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 973 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_10_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 981 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_11_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 989 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 995 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_en_y_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1000 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1004 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12 line 1012 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sel_count_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_16_12_16_16' with
	the parameters "16,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE12_LOGSIZE4 line 2791 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2262: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2263: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2264: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2265: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2267: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2268: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2272: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2260 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2261           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_0 line 2260 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_0'. (HDL-193)

Statistics for case statements in always block at line 2612 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2613           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_0 line 2612 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2286: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2287: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2289: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2291: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2282 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2283           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_1 line 2282 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2625: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2623 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2624           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_1 line 2623 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2307: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2309: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2310: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2314: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2316: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2304 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2305           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_2 line 2304 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_2'. (HDL-193)

Statistics for case statements in always block at line 2634 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2635           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_2 line 2634 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2329: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2330: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2337: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2339: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2326 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2327           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_3 line 2326 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_3'. (HDL-193)

Statistics for case statements in always block at line 2645 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2646           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_3 line 2645 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2350: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2352: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2354: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2355: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2357: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2358: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2348 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2349           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_4 line 2348 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_4'. (HDL-193)

Statistics for case statements in always block at line 2656 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2657           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_4 line 2656 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2372: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2373: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2375: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2376: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2378: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2379: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2370 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2371           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_5 line 2370 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_5'. (HDL-193)

Statistics for case statements in always block at line 2667 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2668           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_5 line 2667 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2394: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2396: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2399: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2400: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2401: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2403: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2405: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2392 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2393           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_6 line 2392 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_6'. (HDL-193)

Statistics for case statements in always block at line 2678 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2679           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_6 line 2678 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2416: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2418: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2420: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2422: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2423: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2424: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2425: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2427: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2414 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2415           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_7 line 2414 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2691: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2689 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2690           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_7 line 2689 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_8'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2440: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2442: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2443: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2444: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2436 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2437           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_8 line 2436 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_8'. (HDL-193)

Statistics for case statements in always block at line 2700 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2701           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_8 line 2700 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_9'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2460: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2463: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2466: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2467: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2468: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2458 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2459           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_9 line 2458 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_9'. (HDL-193)

Statistics for case statements in always block at line 2711 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2712           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_9 line 2711 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_10'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2482: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2483: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2484: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2485: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2486: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2489: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2491: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2493: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2480 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2481           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_10 line 2480 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_10'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2724: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2722 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2723           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_10 line 2722 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_11'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2504: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2505: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2506: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2507: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2511: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2514: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2502 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2503           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_11 line 2502 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_11'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2735: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2733 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2734           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_11 line 2733 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_12'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2527: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2529: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2533: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2537: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2524 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2525           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_12 line 2524 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_12'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2746: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2744 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2745           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_12 line 2744 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_13'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2549: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2550: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2551: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2552: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2556: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2546 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2547           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_13 line 2546 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_13'. (HDL-193)

Statistics for case statements in always block at line 2755 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2756           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_13 line 2755 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_14'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2570: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2572: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2573: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2575: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2577: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2579: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2580: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2581: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2568 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2569           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_14 line 2568 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_14'. (HDL-193)

Statistics for case statements in always block at line 2766 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2767           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_14 line 2766 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_15'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2593: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2596: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2597: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2599: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2601: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2602: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2603: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2590 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2591           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_15 line 2590 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_15'. (HDL-193)

Statistics for case statements in always block at line 2777 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2778           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_15 line 2777 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_datapath' instantiated from design 'layer3_16_12_16_16' with
	the parameters "16,12,16,16". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1690: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1714: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_16_12_16_16_datapath_M16_N12_T16_P16 line 1679 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_datapath_M16_N12_T16_P16 line 1689 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_datapath_M16_N12_T16_P16 line 1701 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mul_out_save_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_datapath_M16_N12_T16_P16 line 1706 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_ctrlpath' instantiated from design 'layer3_16_12_16_16' with
	the parameters "16,12,16,16". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1817: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2017: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2025: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2033: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2041: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2049: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2057: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2065: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2073: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2081: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2089: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2097: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2105: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2113: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2121: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2129: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2137: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2160: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2203: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2210: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2227: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1805 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1814 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_x_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1825 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_count_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1837 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1848 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1859 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1870 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_3_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1881 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_4_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1892 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_5_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1903 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_6_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1914 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_7_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1925 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_8_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1936 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_9_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1947 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_10_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1958 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_11_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1969 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_12_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1980 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_13_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 1991 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_14_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2002 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_b_15_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2014 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_0_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2022 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_1_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2030 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_2_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2038 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_3_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2046 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_4_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2054 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_5_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2062 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_6_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2070 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_7_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2078 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_8_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2086 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_w2_9_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2094 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_10_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2102 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_11_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2110 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_12_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2118 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_13_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2126 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_14_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2134 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_w2_15_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2142 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2148 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wr_en_y_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2153 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| clear_acc_delay_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2157 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     m_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16 line 2165 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sel_count_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 54 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16'
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16'. (DDB-72)
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_0'
  Processing 'layer3_16_12_16_16_B_rom_15'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_15'
  Processing 'layer3_16_12_16_16_B_rom_14'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_14'
  Processing 'layer3_16_12_16_16_B_rom_13'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_13'
  Processing 'layer3_16_12_16_16_B_rom_12'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_12'
  Processing 'layer3_16_12_16_16_B_rom_11'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_11'
  Processing 'layer3_16_12_16_16_B_rom_10'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_10'
  Processing 'layer3_16_12_16_16_B_rom_9'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_9'
  Processing 'layer3_16_12_16_16_B_rom_8'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_8'
  Processing 'layer3_16_12_16_16_B_rom_7'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_7'
  Processing 'layer3_16_12_16_16_B_rom_6'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_6'
  Processing 'layer3_16_12_16_16_B_rom_5'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_5'
  Processing 'layer3_16_12_16_16_B_rom_4'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_4'
  Processing 'layer3_16_12_16_16_B_rom_3'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_3'
  Processing 'layer3_16_12_16_16_B_rom_2'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_2'
  Processing 'layer3_16_12_16_16_B_rom_1'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_1'
  Processing 'layer3_16_12_16_16_B_rom_0'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer3_16_12_16_16_W_rom_0'
  Processing 'memory_WIDTH16_SIZE12_LOGSIZE4'
  Processing 'layer3_16_12_16_16'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12'
Information: Added key list 'DesignWare' to design 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12'. (DDB-72)
Information: The register 'out_count_reg[3]' will be removed. (OPT-1207)
Information: The register 'out_count_reg[2]' will be removed. (OPT-1207)
Information: The register 'out_count_reg[1]' will be removed. (OPT-1207)
Information: The register 'out_count_reg[0]' will be removed. (OPT-1207)
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_0'
Information: Added key list 'DesignWare' to design 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_0'. (DDB-72)
  Processing 'layer2_12_8_12_16_B_rom_11'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_11'
  Processing 'layer2_12_8_12_16_B_rom_10'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_10'
  Processing 'layer2_12_8_12_16_B_rom_9'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_9'
  Processing 'layer2_12_8_12_16_B_rom_8'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_8'
  Processing 'layer2_12_8_12_16_B_rom_7'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_7'
  Processing 'layer2_12_8_12_16_B_rom_6'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_6'
  Processing 'layer2_12_8_12_16_B_rom_5'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_5'
  Processing 'layer2_12_8_12_16_B_rom_4'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_4'
  Processing 'layer2_12_8_12_16_B_rom_3'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_3'
  Processing 'layer2_12_8_12_16_B_rom_2'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_2'
  Processing 'layer2_12_8_12_16_B_rom_1'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_1'
  Processing 'layer2_12_8_12_16_B_rom_0'
Information: The register 'z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'z_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'layer2_12_8_12_16_W_rom_0'
  Processing 'memory_WIDTH16_SIZE8_LOGSIZE4'
  Processing 'layer2_12_8_12_16'
  Processing 'layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2'
Information: Added key list 'DesignWare' to design 'layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2'. (DDB-72)
Information: The register 'out_count_reg[0]' will be removed. (OPT-1207)
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_2_16_datapath_M8_N4_T16_P2_0'
  Processing 'layer1_8_4_2_16_B_rom_1'
Information: The register 'z_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'layer1_8_4_2_16_W_rom_1'
  Processing 'layer1_8_4_2_16_B_rom_0'
  Processing 'layer1_8_4_2_16_W_rom_0'
  Processing 'memory_WIDTH16_SIZE4_LOGSIZE3'
  Processing 'layer1_8_4_2_16'
  Processing 'network_4_8_12_16_30_16'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_0'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_1'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_2'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_3'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_4'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_5'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_6'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_7'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_8'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_9'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_10'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_11'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_12'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_13'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_14'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_15'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_inc_16'
  Processing 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW01_add_0'
  Mapping 'layer3_16_12_16_16_ctrlpath_M16_N12_T16_P16_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_1_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_1_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_1_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_2_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_2_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_2_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_3_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_3_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_3_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_4_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_4_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_4_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_5_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_5_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_5_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_6_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_6_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_6_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_7_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_7_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_7_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_8_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_8_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_8_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_9_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_9_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_9_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_10_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_10_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_10_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_12_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_12_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_12_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_13_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_13_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_13_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_14_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_14_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_14_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_15_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_15_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_15_DW_cmp_1'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_0_DW_cmp_0'
  Processing 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_0_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_0_DW_cmp_1'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_0'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_1'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_2'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_3'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_4'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_5'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_6'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_7'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_8'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_9'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_10'
  Processing 'layer2_12_8_12_16_ctrlpath_M12_N8_T16_P12_DW01_inc_11'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_1_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_1_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_2_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_2_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_3_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_3_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_4_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_4_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_5_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_5_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_6_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_6_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_7_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_7_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_8_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_8_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_9_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_9_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_10_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_10_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_11_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_11_DW01_add_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_0_DW_cmp_0'
  Processing 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_0_DW01_add_0'
  Processing 'layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2_DW01_inc_0'
  Processing 'layer1_8_4_2_16_ctrlpath_M8_N4_T16_P2_DW01_inc_1'
  Mapping 'layer1_8_4_2_16_datapath_M8_N4_T16_P2_1_DW_cmp_0'
  Processing 'layer1_8_4_2_16_datapath_M8_N4_T16_P2_1_DW01_add_0'
  Mapping 'layer1_8_4_2_16_datapath_M8_N4_T16_P2_0_DW_cmp_0'
  Processing 'layer1_8_4_2_16_datapath_M8_N4_T16_P2_0_DW01_add_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_15_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_14_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_13_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_12_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_10_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_9_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_8_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_7_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_6_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_5_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_4_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_3_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_2_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_1_DW_mult_tc_0'
  Mapping 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_0_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_11_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_10_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_9_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_8_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_7_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_6_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_5_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_4_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_3_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_2_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_1_DW_mult_tc_0'
  Mapping 'layer2_12_8_12_16_datapath_M12_N8_T16_P12_0_DW_mult_tc_0'
  Mapping 'layer1_8_4_2_16_datapath_M8_N4_T16_P2_1_DW_mult_tc_0'
  Mapping 'layer1_8_4_2_16_datapath_M8_N4_T16_P2_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_5'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_6'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_7'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_8'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_9'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_10'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_11'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_12'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_13'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_14'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_15'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_datapath_M16_N12_T16_P16_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer1_8_4_2_16_datapath_M8_N4_T16_P2_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'layer1_8_4_2_16_datapath_M8_N4_T16_P2_0'. (DDB-72)
Information: The register 'layer1/c/addr_w2_0_reg[5]' will be removed. (OPT-1207)
Information: The register 'layer1/c/addr_w2_1_reg[5]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_0_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_1_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_2_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_3_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_4_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_5_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_6_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_7_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_8_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_9_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_10_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer2/c/addr_w2_11_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/out_count_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_0_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_1_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_2_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_3_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_4_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_5_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_6_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_7_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_8_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_9_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_10_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_11_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_12_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_13_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_14_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/addr_w2_15_reg[4]' will be removed. (OPT-1207)
Information: The register 'layer3/c/out_count_reg[3]' will be removed. (OPT-1207)
Information: The register 'layer3/c/out_count_reg[2]' will be removed. (OPT-1207)
Information: The register 'layer3/c/out_count_reg[1]' will be removed. (OPT-1207)
Information: The register 'layer3/c/out_count_reg[0]' will be removed. (OPT-1207)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26   56080.8      5.62    4291.8   15577.6                          
    0:00:26   56080.8      5.62    4291.8   15577.6                          
    0:00:26   56200.2      5.62    3173.5   11454.7                          
    0:00:26   56241.2      5.62    3173.5    8927.0                          
    0:00:27   56343.3      1.54    1286.6    3452.1                          
    0:00:37   50401.1      0.73     534.8       3.6                          
    0:00:37   50315.0      0.73     534.9       3.6                          
    0:00:37   50315.0      0.73     534.9       3.6                          
    0:00:37   50312.3      0.73     534.8       3.6                          
    0:00:37   50312.3      0.73     534.8       3.6                          
    0:00:37   50312.3      0.73     534.8       3.6                          
    0:00:43   40698.3      0.72     440.3       0.0                          
    0:00:44   40657.3      0.70     429.1       0.0                          
    0:00:45   40661.0      0.70     428.2       0.0                          
    0:00:45   40666.9      0.69     427.3       0.0                          
    0:00:45   40670.6      0.69     425.6       0.0                          
    0:00:46   40680.7      0.68     425.0       0.0                          
    0:00:46   40686.8      0.67     423.8       0.0                          
    0:00:46   40689.5      0.67     423.2       0.0                          
    0:00:46   40695.9      0.67     422.8       0.0                          
    0:00:47   40700.9      0.66     419.3       0.0                          
    0:00:47   40712.9      0.66     417.9       0.0                          
    0:00:47   40722.2      0.66     417.0       0.0                          
    0:00:47   40728.1      0.66     401.2       0.0                          
    0:00:48   40733.9      0.65     400.2       0.0                          
    0:00:48   40744.8      0.65     398.8       0.0                          
    0:00:48   40755.5      0.65     397.8       0.0                          
    0:00:48   40769.0      0.65     397.2       0.0                          
    0:00:48   40775.4      0.64     396.1       0.0                          
    0:00:49   40786.8      0.64     395.3       0.0                          
    0:00:49   40786.8      0.64     395.3       0.0                          
    0:00:49   40786.8      0.64     395.3       0.0                          
    0:00:49   40786.8      0.64     395.3       0.0                          
    0:00:49   40786.8      0.64     395.3       0.0                          
    0:00:49   40786.8      0.64     395.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:49   40786.8      0.64     395.3       0.0                          
    0:00:49   40818.5      0.63     391.5       0.0 layer2/d_1/f_reg[15]/D   
    0:00:49   40839.2      0.62     379.7       0.0 layer3/d_8/f_reg[15]/D   
    0:00:50   40856.8      0.62     378.3       0.0 layer3/d_3/f_reg[14]/D   
    0:00:50   40869.3      0.62     377.0       0.0 layer2/d_7/f_reg[14]/D   
    0:00:50   40885.0      0.61     375.7       0.0 layer3/d_11/f_reg[15]/D  
    0:00:50   40895.4      0.61     374.9       0.0 layer2/d_4/f_reg[14]/D   
    0:00:50   40908.4      0.61     373.7       0.0 layer3/d_8/f_reg[15]/D   
    0:00:50   40925.7      0.61     369.1       0.0 layer2/d_2/f_reg[14]/D   
    0:00:51   40933.9      0.60     367.8       0.0 layer3/d_9/f_reg[15]/D   
    0:00:51   40951.5      0.60     367.0       0.0 layer2/d_5/f_reg[14]/D   
    0:00:51   40959.2      0.60     366.4       0.0 layer3/d_10/f_reg[14]/D  
    0:00:51   40968.5      0.60     365.5       0.0 layer3/d_1/f_reg[14]/D   
    0:00:51   40973.0      0.60     364.7       0.0 layer1/mem_x/mem_reg[1][8]/D
    0:00:51   40979.4      0.60     364.2       0.0 layer3/d_3/f_reg[15]/D   
    0:00:51   40988.2      0.59     363.6       0.0 layer3/d_4/f_reg[14]/D   
    0:00:51   40997.8      0.59     362.7       0.0 layer3/d_9/f_reg[15]/D   
    0:00:52   41004.2      0.59     362.4       0.0 layer3/d_3/f_reg[15]/D   
    0:00:52   41010.3      0.59     361.5       0.0 layer2/d_9/f_reg[14]/D   
    0:00:52   41022.0      0.59     360.3       0.0 layer2/d_0/f_reg[14]/D   
    0:00:52   41025.2      0.59     359.8       0.0 layer3/d_1/f_reg[14]/D   
    0:00:52   41038.2      0.58     358.7       0.0 layer2/d_8/f_reg[14]/D   
    0:00:52   41045.4      0.58     358.2       0.0 layer3/d_5/f_reg[14]/D   
    0:00:52   41051.2      0.58     357.2       0.0 layer3/d_10/f_reg[15]/D  
    0:00:52   41055.8      0.58     347.1       0.0 layer1/mem_x/mem_reg[0][2]/D
    0:00:53   41062.2      0.58     346.5       0.0 layer3/d_8/f_reg[15]/D   
    0:00:53   41074.7      0.58     345.7       0.0 layer3/d_0/f_reg[14]/D   
    0:00:53   41080.8      0.58     345.3       0.0 layer3/d_6/f_reg[15]/D   
    0:00:53   41087.4      0.57     344.2       0.0 layer2/d_4/f_reg[15]/D   
    0:00:53   41093.0      0.57     343.9       0.0 layer3/d_10/f_reg[14]/D  
    0:00:53   41104.2      0.57     343.2       0.0 layer2/d_4/f_reg[15]/D   
    0:00:53   41111.1      0.57     342.8       0.0 layer3/d_7/f_reg[15]/D   
    0:00:54   41115.6      0.57     342.3       0.0 layer3/d_2/f_reg[14]/D   
    0:00:54   41117.7      0.57     341.9       0.0 layer3/d_11/f_reg[15]/D  
    0:00:54   41124.1      0.57     341.9       0.0 layer3/d_4/f_reg[15]/D   
    0:00:54   41124.9      0.57     341.7       0.0 layer2/d_2/f_reg[14]/D   
    0:00:54   41140.6      0.57     336.4       0.0 layer2/d_8/f_reg[14]/D   
    0:00:54   41144.6      0.57     336.2       0.0 layer3/d_1/f_reg[15]/D   
    0:00:54   41145.4      0.57     335.8       0.0 layer2/d_8/f_reg[15]/D   
    0:00:54   41154.5      0.56     335.1       0.0 layer3/d_13/f_reg[15]/D  
    0:00:54   41157.4      0.56     334.8       0.0 layer2/d_7/f_reg[14]/D   
    0:00:55   41157.1      0.56     334.6       0.0 layer3/d_6/f_reg[15]/D   
    0:00:55   41159.8      0.56     334.3       0.0 layer2/d_2/f_reg[14]/D   
    0:00:55   41161.1      0.56     334.0       0.0 layer3/d_6/f_reg[15]/D   
    0:00:55   41163.8      0.56     333.3       0.0 layer3/d_13/f_reg[15]/D  
    0:00:55   41164.8      0.56     333.1       0.0 layer2/d_3/f_reg[14]/D   
    0:00:55   41167.2      0.56     332.7       0.0 layer3/d_10/f_reg[15]/D  
    0:00:55   41164.8      0.56     332.2       0.0 layer3/d_15/f_reg[15]/D  
    0:00:55   41166.2      0.56     331.7       0.0 layer2/d_1/f_reg[15]/D   
    0:00:55   41170.7      0.56     331.4       0.0 layer3/d_2/f_reg[14]/D   
    0:00:56   41177.3      0.56     330.9       0.0 layer3/d_4/f_reg[15]/D   
    0:00:56   41181.1      0.55     330.6       0.0 layer2/d_10/f_reg[12]/D  
    0:00:56   41184.2      0.55     330.6       0.0 layer3/d_5/f_reg[14]/D   
    0:00:56   41188.2      0.55     330.1       0.0 layer3/d_11/f_reg[14]/D  
    0:00:56   41192.8      0.55     329.9       0.0 layer2/d_9/f_reg[14]/D   
    0:00:56   41197.5      0.55     329.4       0.0 layer3/d_5/f_reg[15]/D   
    0:00:56   41206.9      0.55     328.9       0.0 layer3/d_6/f_reg[15]/D   
    0:00:56   41210.8      0.55     328.4       0.0 layer3/d_3/f_reg[15]/D   
    0:00:56   41214.8      0.55     327.9       0.0 layer3/d_11/f_reg[15]/D  
    0:00:56   41223.6      0.55     327.7       0.0 layer2/d_5/f_reg[14]/D   
    0:00:57   41224.4      0.55     327.5       0.0 layer3/d_5/f_reg[15]/D   
    0:00:57   41225.2      0.55     327.5       0.0 layer3/d_11/f_reg[14]/D  
    0:00:57   41234.0      0.55     327.2       0.0 layer1/d_1/f_reg[14]/D   
    0:00:57   41238.0      0.55     326.8       0.0 layer2/d_3/f_reg[14]/D   
    0:00:57   41242.0      0.54     326.7       0.0 layer3/d_3/f_reg[15]/D   
    0:00:57   41245.2      0.54     326.4       0.0 layer3/d_13/f_reg[15]/D  
    0:00:57   41250.5      0.54     326.1       0.0 layer1/mem_x/mem_reg[0][2]/D
    0:00:57   41253.7      0.54     326.0       0.0 layer3/d_14/f_reg[15]/D  
    0:00:57   41254.7      0.54     325.5       0.0 layer3/d_13/f_reg[15]/D  
    0:00:57   41259.5      0.54     325.3       0.0 layer3/d_12/f_reg[15]/D  
    0:00:58   41263.0      0.54     325.2       0.0 layer2/d_11/f_reg[15]/D  
    0:00:58   41267.8      0.54     325.1       0.0 layer2/d_7/f_reg[15]/D   
    0:00:58   41270.2      0.54     325.0       0.0 layer3/d_3/f_reg[15]/D   
    0:00:58   41272.6      0.54     324.6       0.0 layer3/d_5/f_reg[15]/D   
    0:00:58   41278.1      0.54     324.4       0.0 layer3/d_9/f_reg[15]/D   
    0:00:58   41282.1      0.54     324.4       0.0 layer3/d_7/f_reg[15]/D   
    0:00:58   41288.5      0.54     325.5       0.0 layer3/d_10/f_reg[14]/D  
    0:00:58   41293.0      0.54     325.1       0.0 layer3/d_0/f_reg[14]/D   
    0:00:58   41294.1      0.54     324.9       0.0 layer1/d_0/f_reg[14]/D   
    0:00:58   41292.5      0.53     324.7       0.0 layer2/d_5/f_reg[14]/D   
    0:00:59   41294.6      0.53     324.3       0.0 layer3/d_14/f_reg[15]/D  
    0:00:59   41300.2      0.53     324.3       0.0 layer3/d_7/f_reg[14]/D   
    0:00:59   41306.9      0.53     324.0       0.0 layer2/d_0/f_reg[14]/D   
    0:00:59   41307.9      0.53     323.9       0.0 layer2/d_6/f_reg[15]/D   
    0:00:59   41310.3      0.53     323.7       0.0 layer3/d_5/f_reg[15]/D   
    0:00:59   41319.1      0.53     323.4       0.0 layer2/d_3/f_reg[12]/D   
    0:00:59   41322.3      0.53     323.1       0.0 layer2/d_11/f_reg[15]/D  
    0:00:59   41321.2      0.53     322.7       0.0 layer2/d_0/f_reg[15]/D   
    0:00:59   41321.8      0.53     273.8       0.0 layer1/mem_x/mem_reg[0][2]/D
    0:01:00   41323.4      0.53     273.3       0.0 layer2/d_8/f_reg[14]/D   
    0:01:00   41324.2      0.53     273.1       0.0 layer2/d_9/f_reg[15]/D   
    0:01:00   41326.8      0.53     272.7       0.0 layer2/d_2/f_reg[14]/D   
    0:01:00   41330.0      0.53     272.4       0.0 layer3/d_13/f_reg[15]/D  
    0:01:00   41330.3      0.53     272.2       0.0 layer2/d_10/f_reg[14]/D  
    0:01:00   41331.1      0.53     271.8       0.0 layer3/d_8/f_reg[15]/D   
    0:01:00   41336.4      0.52     271.6       0.0 layer2/d_7/f_reg[15]/D   
    0:01:00   41339.1      0.52     271.5       0.0 layer3/d_6/f_reg[15]/D   
    0:01:00   41342.8      0.52     271.4       0.0 layer2/d_6/f_reg[15]/D   
    0:01:00   41351.0      0.52     271.0       0.0 layer3/d_11/f_reg[15]/D  
    0:01:01   41355.3      0.52     270.9       0.0 layer3/d_8/f_reg[15]/D   
    0:01:01   41361.1      0.52     270.7       0.0 layer2/d_4/f_reg[14]/D   
    0:01:01   41366.5      0.52     270.6       0.0 layer2/d_4/f_reg[14]/D   
    0:01:01   41372.8      0.52     270.3       0.0 layer3/d_11/f_reg[15]/D  
    0:01:01   41376.0      0.52     270.0       0.0 layer3/d_0/f_reg[14]/D   
    0:01:01   41381.6      0.52     269.9       0.0 layer3/d_14/f_reg[15]/D  
    0:01:01   41385.6      0.52     269.8       0.0 layer3/d_7/f_reg[15]/D   
    0:01:01   41386.1      0.52     269.6       0.0 layer3/d_9/f_reg[14]/D   
    0:01:01   41388.3      0.52     269.6       0.0 layer3/d_7/f_reg[14]/D   
    0:01:02   41392.3      0.52     269.6       0.0 layer3/d_14/f_reg[15]/D  
    0:01:02   41395.7      0.52     269.6       0.0 layer2/d_6/f_reg[12]/D   
    0:01:02   41398.4      0.52     269.5       0.0 layer2/d_5/f_reg[14]/D   
    0:01:02   41401.8      0.52     269.0       0.0 layer3/d_3/f_reg[12]/D   
    0:01:02   41405.8      0.52     268.6       0.0 layer2/d_1/f_reg[15]/D   
    0:01:02   41408.2      0.52     268.6       0.0 layer3/d_1/f_reg[14]/D   
    0:01:02   41411.4      0.52     268.5       0.0 layer3/d_7/f_reg[14]/D   
    0:01:02   41413.8      0.52     268.3       0.0 layer1/d_0/f_reg[14]/D   
    0:01:02   41423.4      0.51     268.0       0.0 layer3/d_11/f_reg[15]/D  
    0:01:02   41431.1      0.51     267.8       0.0 layer3/d_9/f_reg[14]/D   
    0:01:02   41434.3      0.51     267.5       0.0 layer2/d_10/f_reg[12]/D  
    0:01:03   41441.2      0.51     267.3       0.0 layer3/d_13/f_reg[15]/D  
    0:01:03   41443.6      0.51     267.2       0.0 layer3/d_6/f_reg[15]/D   
    0:01:03   41440.7      0.51     266.9       0.0 layer2/d_3/f_reg[15]/D   
    0:01:03   41445.5      0.51     266.7       0.0 layer3/d_7/f_reg[14]/D   
    0:01:03   41444.4      0.51     266.3       0.0 layer2/d_4/f_reg[15]/D   
    0:01:03   41451.6      0.51     266.2       0.0 layer3/d_7/f_reg[15]/D   
    0:01:03   41461.2      0.51     266.1       0.0 layer3/d_10/f_reg[15]/D  
    0:01:03   41468.9      0.51     265.9       0.0 layer2/d_0/f_reg[14]/D   
    0:01:03   41471.5      0.51     265.9       0.0 layer2/d_2/f_reg[15]/D   
    0:01:03   41473.7      0.51     265.6       0.0 layer3/d_6/f_reg[15]/D   
    0:01:04   41482.2      0.51     265.5       0.0 layer3/d_5/f_reg[15]/D   
    0:01:04   41484.0      0.51     265.2       0.0 layer3/d_9/f_reg[14]/D   
    0:01:04   41487.8      0.51     265.2       0.0 layer3/d_3/f_reg[12]/D   
    0:01:04   41487.5      0.51     265.1       0.0 layer3/d_13/f_reg[15]/D  
    0:01:04   41489.1      0.51     265.0       0.0 layer3/d_9/f_reg[15]/D   
    0:01:04   41494.4      0.51     264.7       0.0 layer1/d_0/f_reg[12]/D   
    0:01:04   41497.1      0.51     264.6       0.0 layer2/d_5/f_reg[15]/D   
    0:01:04   41501.6      0.51     264.5       0.0 layer3/d_1/f_reg[15]/D   
    0:01:04   41505.8      0.51     264.3       0.0 layer3/d_7/f_reg[15]/D   
    0:01:04   41510.6      0.51     264.2       0.0 layer2/d_1/f_reg[15]/D   
    0:01:04   41513.6      0.51     264.2       0.0 layer2/d_7/f_reg[15]/D   
    0:01:04   41515.2      0.51     264.1       0.0 layer3/d_3/f_reg[15]/D   
    0:01:05   41516.5      0.50     264.1       0.0 layer3/d_12/f_reg[12]/D  
    0:01:05   41520.5      0.50     263.8       0.0 layer3/d_14/f_reg[15]/D  
    0:01:05   41520.7      0.50     263.7       0.0 layer2/d_8/f_reg[14]/D   
    0:01:05   41519.4      0.50     263.6       0.0 layer3/d_1/f_reg[15]/D   
    0:01:05   41525.3      0.50     263.5       0.0 layer2/d_9/f_reg[15]/D   
    0:01:05   41525.5      0.50     263.4       0.0 layer2/d_9/f_reg[15]/D   
    0:01:05   41528.7      0.50     263.2       0.0 layer3/d_15/f_reg[12]/D  
    0:01:05   41530.3      0.50     263.2       0.0 layer2/d_3/f_reg[14]/D   
    0:01:05   41531.1      0.50     263.1       0.0 layer3/d_7/f_reg[14]/D   
    0:01:05   41534.3      0.50     262.6       0.0 layer2/d_3/f_reg[15]/D   
    0:01:05   41537.5      0.50     262.4       0.0 layer2/d_5/f_reg[15]/D   
    0:01:06   41544.4      0.50     262.2       0.0 layer3/d_13/f_reg[15]/D  
    0:01:06   41550.8      0.50     262.2       0.0 layer3/d_4/f_reg[15]/D   
    0:01:06   41552.9      0.50     262.1       0.0 layer3/d_15/f_reg[14]/D  
    0:01:06   41557.4      0.50     262.1       0.0 layer2/d_5/f_reg[15]/D   
    0:01:06   41559.8      0.50     262.1       0.0 layer3/d_14/f_reg[15]/D  
    0:01:06   41564.9      0.50     261.9       0.0 layer3/d_3/f_reg[12]/D   
    0:01:06   41571.0      0.50     261.9       0.0 layer2/d_6/f_reg[14]/D   
    0:01:06   41570.7      0.50     261.8       0.0 layer2/d_2/f_reg[15]/D   
    0:01:06   41574.2      0.50     261.8       0.0 layer2/d_5/f_reg[15]/D   
    0:01:07   41572.6      0.50     261.8       0.0 layer3/d_14/f_reg[14]/D  
    0:01:07   41576.6      0.50     261.4       0.0 layer3/d_7/f_reg[15]/D   
    0:01:07   41581.4      0.50     261.2       0.0 layer2/d_1/f_reg[15]/D   
    0:01:07   41584.3      0.50     260.9       0.0 layer2/d_11/f_reg[15]/D  
    0:01:07   41592.0      0.50     260.8       0.0 layer3/d_11/f_reg[15]/D  
    0:01:07   41599.2      0.49     260.7       0.0 layer3/d_0/f_reg[15]/D   
    0:01:07   41598.9      0.49     260.5       0.0 layer3/d_12/f_reg[12]/D  
    0:01:07   41604.3      0.49     260.1       0.0 layer2/d_4/f_reg[12]/D   
    0:01:07   41609.6      0.49     260.0       0.0 layer1/d_0/f_reg[15]/D   
    0:01:07   41612.5      0.49     259.9       0.0 layer2/d_9/f_reg[15]/D   
    0:01:07   41616.8      0.49     259.7       0.0 layer2/d_11/f_reg[14]/D  
    0:01:07   41620.8      0.49     259.4       0.0 layer3/d_6/f_reg[15]/D   
    0:01:08   41626.3      0.49     259.1       0.0 layer3/d_5/f_reg[14]/D   
    0:01:08   41634.1      0.49     258.9       0.0 layer3/d_13/f_reg[15]/D  
    0:01:08   41641.8      0.49     258.7       0.0 layer2/d_4/f_reg[12]/D   
    0:01:08   41644.7      0.49     258.6       0.0 layer2/d_4/f_reg[12]/D   
    0:01:08   41649.7      0.49     258.5       0.0 layer1/d_0/f_reg[15]/D   
    0:01:08   41655.6      0.49     258.2       0.0 layer2/d_0/f_reg[14]/D   
    0:01:08   41658.0      0.49     258.0       0.0 layer3/d_2/f_reg[14]/D   
    0:01:08   41662.8      0.49     257.8       0.0 layer1/d_0/f_reg[15]/D   
    0:01:08   41667.3      0.49     257.7       0.0 layer2/d_1/f_reg[15]/D   
    0:01:08   41670.8      0.49     257.5       0.0 layer3/d_3/f_reg[14]/D   
    0:01:08   41674.5      0.49     257.3       0.0 layer2/d_5/f_reg[14]/D   
    0:01:08   41676.3      0.49     257.2       0.0 layer3/d_12/f_reg[13]/D  
    0:01:08   41685.9      0.48     256.9       0.0 layer2/d_0/f_reg[13]/D   
    0:01:08   41692.3      0.48     256.7       0.0 layer3/d_9/f_reg[15]/D   
    0:01:09   41695.8      0.48     256.6       0.0 layer3/d_14/f_reg[15]/D  
    0:01:09   41698.7      0.48     256.4       0.0 layer2/d_1/f_reg[15]/D   
    0:01:09   41704.3      0.48     256.3       0.0 layer2/d_11/f_reg[15]/D  
    0:01:09   41710.7      0.48     256.2       0.0 layer3/d_12/f_reg[14]/D  
    0:01:09   41715.7      0.48     255.7       0.0 layer2/d_11/f_reg[15]/D  
    0:01:09   41720.8      0.48     255.4       0.0 layer3/d_6/f_reg[15]/D   
    0:01:09   41724.0      0.48     255.2       0.0 layer2/d_6/f_reg[14]/D   
    0:01:09   41729.0      0.48     255.2       0.0 layer2/d_7/f_reg[15]/D   
    0:01:09   41734.6      0.48     255.0       0.0 layer3/d_5/f_reg[14]/D   
    0:01:09   41738.3      0.48     255.0       0.0 layer3/d_10/f_reg[14]/D  
    0:01:09   41741.8      0.48     254.5       0.0 layer2/d_9/f_reg[14]/D   
    0:01:09   41748.7      0.48     254.3       0.0 layer3/d_15/f_reg[15]/D  
    0:01:09   41754.0      0.48     254.1       0.0 layer3/d_7/f_reg[15]/D   
    0:01:09   41759.6      0.48     253.9       0.0 layer2/d_3/f_reg[14]/D   
    0:01:10   41764.4      0.48     253.8       0.0 layer3/d_7/f_reg[13]/D   
    0:01:10   41770.5      0.48     253.7       0.0 layer3/d_6/f_reg[14]/D   
    0:01:10   41776.9      0.48     253.6       0.0 layer3/d_7/f_reg[13]/D   
    0:01:10   41783.0      0.48     253.4       0.0 layer3/d_0/f_reg[15]/D   
    0:01:10   41795.0      0.48     253.2       0.0 layer3/d_8/f_reg[14]/D   
    0:01:10   41801.4      0.48     253.1       0.0 layer3/d_14/f_reg[15]/D  
    0:01:10   41806.7      0.47     253.0       0.0 layer3/d_1/f_reg[15]/D   
    0:01:10   41811.7      0.47     252.9       0.0 layer2/d_6/f_reg[14]/D   
    0:01:10   41816.3      0.47     252.8       0.0 layer3/d_14/f_reg[14]/D  
    0:01:10   41816.8      0.47     252.6       0.0 layer2/d_10/f_reg[15]/D  
    0:01:10   41823.7      0.47     252.5       0.0 layer2/d_6/f_reg[14]/D   
    0:01:10   41833.3      0.47     252.2       0.0 layer3/d_1/f_reg[12]/D   
    0:01:10   41842.1      0.47     252.0       0.0 layer3/d_4/f_reg[15]/D   
    0:01:10   41847.4      0.47     251.9       0.0 layer3/d_4/f_reg[15]/D   
    0:01:11   41852.7      0.47     251.9       0.0 layer2/d_8/f_reg[12]/D   
    0:01:11   41859.9      0.47     251.7       0.0 layer3/d_10/f_reg[12]/D  
    0:01:11   41861.5      0.47     251.6       0.0 layer2/d_1/f_reg[15]/D   
    0:01:11   41865.7      0.47     251.5       0.0 layer3/d_5/f_reg[14]/D   
    0:01:11   41868.7      0.47     251.5       0.0 layer2/d_9/f_reg[15]/D   
    0:01:11   41872.7      0.47     251.2       0.0 layer2/d_10/f_reg[14]/D  
    0:01:11   41875.8      0.47     251.1       0.0 layer3/d_0/f_reg[15]/D   
    0:01:11   41878.8      0.47     251.1       0.0 layer1/d_1/f_reg[15]/D   
    0:01:11   41885.7      0.47     250.9       0.0 layer3/d_3/f_reg[12]/D   
    0:01:11   41892.3      0.47     250.7       0.0 layer3/d_13/f_reg[15]/D  
    0:01:11   41895.5      0.47     250.5       0.0 layer3/d_14/f_reg[15]/D  
    0:01:11   41898.7      0.47     250.4       0.0 layer2/d_6/f_reg[15]/D   
    0:01:11   41902.4      0.47     250.2       0.0 layer3/d_1/f_reg[13]/D   
    0:01:11   41908.0      0.47     250.1       0.0 layer2/d_7/f_reg[15]/D   
    0:01:11   41913.9      0.47     250.0       0.0 layer3/d_4/f_reg[12]/D   
    0:01:12   41916.5      0.47     249.7       0.0 layer2/d_9/f_reg[15]/D   
    0:01:12   41917.9      0.47     249.5       0.0 layer3/d_2/f_reg[12]/D   
    0:01:12   41919.7      0.47     249.1       0.0 layer3/d_8/f_reg[14]/D   
    0:01:12   41921.6      0.47     249.1       0.0 layer3/d_3/f_reg[15]/D   
    0:01:12   41923.5      0.47     249.0       0.0 layer3/d_0/f_reg[15]/D   
    0:01:12   41924.0      0.46     248.8       0.0 layer3/d_2/f_reg[15]/D   
    0:01:12   41927.5      0.46     248.7       0.0 layer2/d_1/f_reg[15]/D   
    0:01:12   41931.2      0.46     248.6       0.0 layer2/d_7/f_reg[15]/D   
    0:01:12   41934.9      0.46     248.5       0.0 layer3/d_12/f_reg[12]/D  
    0:01:12   41943.7      0.46     248.3       0.0 layer2/d_10/f_reg[15]/D  
    0:01:12   41944.7      0.46     248.1       0.0 layer2/d_2/f_reg[15]/D   
    0:01:12   41945.5      0.46     247.8       0.0 layer2/d_10/f_reg[15]/D  
    0:01:12   41949.0      0.46     247.6       0.0 layer3/d_13/f_reg[15]/D  
    0:01:13   41953.0      0.46     247.4       0.0 layer2/d_1/f_reg[15]/D   
    0:01:13   41957.8      0.46     247.3       0.0 layer3/d_15/f_reg[15]/D  
    0:01:13   41966.0      0.46     247.0       0.0 layer2/d_8/f_reg[12]/D   
    0:01:13   41968.1      0.46     247.0       0.0 layer3/d_11/f_reg[15]/D  
    0:01:13   41972.9      0.46     246.8       0.0 layer2/d_9/f_reg[14]/D   
    0:01:13   41974.5      0.46     246.7       0.0 layer3/d_11/f_reg[15]/D  
    0:01:13   41977.5      0.46     246.6       0.0 layer2/d_4/f_reg[12]/D   
    0:01:13   41976.7      0.46     246.5       0.0 layer2/d_1/f_reg[15]/D   
    0:01:13   41978.3      0.46     246.4       0.0 layer2/d_5/f_reg[15]/D   
    0:01:13   41980.4      0.46     246.4       0.0 layer3/d_3/f_reg[12]/D   
    0:01:13   41983.8      0.46     246.0       0.0 layer2/d_7/f_reg[13]/D   
    0:01:13   41987.0      0.46     246.0       0.0 layer3/d_11/f_reg[15]/D  
    0:01:14   41990.0      0.46     246.0       0.0 layer2/d_5/f_reg[14]/D   
    0:01:14   41994.0      0.46     246.0       0.0 layer2/d_7/f_reg[13]/D   
    0:01:14   41994.5      0.46     245.9       0.0 layer3/d_12/f_reg[12]/D  
    0:01:14   41996.6      0.46     245.9       0.0 layer1/d_1/f_reg[14]/D   
    0:01:14   42001.1      0.46     222.4       0.0 layer3/d_6/f_reg[15]/D   
    0:01:14   42002.5      0.46     222.4       0.0 layer3/d_0/f_reg[15]/D   
    0:01:14   42005.4      0.46     222.3       0.0 layer2/d_1/f_reg[15]/D   
    0:01:14   42009.6      0.46     222.2       0.0 layer2/d_0/f_reg[15]/D   
    0:01:14   42013.1      0.46     222.2       0.0 layer3/d_1/f_reg[15]/D   
    0:01:14   42016.8      0.46     222.2       0.0 layer2/d_6/f_reg[15]/D   
    0:01:14   42020.3      0.46     222.1       0.0 layer3/d_7/f_reg[15]/D   
    0:01:14   42023.7      0.46     222.1       0.0 layer2/d_8/f_reg[12]/D   
    0:01:14   42027.2      0.46     221.9       0.0 layer2/d_7/f_reg[15]/D   
    0:01:15   42029.9      0.46     221.7       0.0 layer3/d_6/f_reg[15]/D   
    0:01:15   42034.4      0.46     221.6       0.0 layer3/d_2/f_reg[15]/D   
    0:01:15   42036.8      0.46     221.5       0.0 layer3/d_1/f_reg[15]/D   
    0:01:15   42037.8      0.46     221.4       0.0 layer2/d_5/f_reg[14]/D   
    0:01:15   42040.2      0.45     221.2       0.0 layer2/d_3/f_reg[14]/D   
    0:01:15   42045.6      0.45     221.3       0.0 layer2/d_5/f_reg[13]/D   
    0:01:15   42051.1      0.45     221.3       0.0 layer3/d_15/f_reg[15]/D  
    0:01:15   42053.5      0.45     221.1       0.0 layer2/d_2/f_reg[15]/D   
    0:01:15   42053.5      0.45     221.1       0.0 layer2/d_1/f_reg[15]/D   
    0:01:15   42057.0      0.45     221.0       0.0 layer2/d_10/f_reg[15]/D  
    0:01:15   42063.6      0.45     220.5       0.0 layer2/d_4/f_reg[12]/D   
    0:01:15   42065.0      0.45     220.4       0.0 layer2/d_11/f_reg[15]/D  
    0:01:15   42066.8      0.45     220.4       0.0 layer3/d_2/f_reg[15]/D   
    0:01:15   42071.6      0.45     220.3       0.0 layer3/d_11/f_reg[15]/D  
    0:01:15   42074.5      0.45     220.3       0.0 layer3/d_12/f_reg[12]/D  
    0:01:16   42076.7      0.45     220.2       0.0 layer3/d_14/f_reg[15]/D  
    0:01:16   42078.8      0.45     220.2       0.0 layer2/d_1/f_reg[15]/D   
    0:01:16   42081.5      0.45     220.0       0.0 layer2/d_0/f_reg[13]/D   
    0:01:16   42081.5      0.45     219.9       0.0 layer2/d_3/f_reg[14]/D   
    0:01:16   42085.5      0.45     219.9       0.0 layer3/d_11/f_reg[15]/D  
    0:01:16   42087.8      0.45     219.9       0.0 layer3/d_12/f_reg[12]/D  
    0:01:16   42088.4      0.45     219.8       0.0 layer2/d_6/f_reg[14]/D   
    0:01:16   42095.0      0.45     219.7       0.0 layer2/d_0/f_reg[14]/D   
    0:01:16   42097.7      0.45     219.5       0.0 layer3/d_14/f_reg[15]/D  
    0:01:16   42099.3      0.45     219.5       0.0 layer3/d_6/f_reg[15]/D   
    0:01:17   42102.5      0.45     219.3       0.0 layer1/d_0/f_reg[13]/D   
    0:01:17   42109.1      0.45     219.2       0.0 layer2/d_7/f_reg[15]/D   
    0:01:17   42113.4      0.45     219.0       0.0 layer3/d_1/f_reg[15]/D   
    0:01:17   42113.7      0.45     219.0       0.0 layer2/d_11/f_reg[14]/D  
    0:01:17   42116.6      0.45     218.8       0.0 layer2/d_0/f_reg[15]/D   
    0:01:17   42117.4      0.45     218.8       0.0 layer3/d_14/f_reg[15]/D  
    0:01:17   42118.2      0.45     218.8       0.0 layer2/d_3/f_reg[15]/D   
    0:01:17   42125.9      0.45     218.7       0.0 layer2/d_4/f_reg[15]/D   
    0:01:17   42128.3      0.45     218.7       0.0 layer3/d_5/f_reg[14]/D   
    0:01:17   42131.5      0.45     218.5       0.0 layer2/d_1/f_reg[15]/D   
    0:01:17   42132.0      0.45     218.4       0.0 layer2/d_8/f_reg[12]/D   
    0:01:17   42134.1      0.45     218.3       0.0 layer3/d_15/f_reg[14]/D  
    0:01:17   42135.7      0.45     218.3       0.0 layer3/d_2/f_reg[13]/D   
    0:01:18   42138.4      0.45     218.2       0.0 layer2/d_10/f_reg[15]/D  
    0:01:18   42138.9      0.45     218.1       0.0 layer3/d_3/f_reg[15]/D   
    0:01:18   42141.6      0.45     218.0       0.0 layer2/d_8/f_reg[13]/D   
    0:01:18   42144.8      0.45     218.0       0.0                          
    0:01:19   41793.7      0.45     218.0       0.0                          
    0:01:20   41641.8      0.45     217.1       0.0                          
    0:01:20   41641.2      0.45     217.0       0.0 layer2/d_2/f_reg[15]/D   
    0:01:20   41641.0      0.45     217.0       0.0 layer3/d_6/f_reg[15]/D   
    0:01:20   41640.4      0.45     217.0       0.0 layer2/d_6/f_reg[15]/D   
    0:01:21   41640.7      0.45     217.0       0.0 layer2/d_7/f_reg[15]/D   
    0:01:21   41638.8      0.45     216.9       0.0 layer3/d_3/f_reg[15]/D   
    0:01:21   41639.1      0.45     216.8       0.0 layer2/d_3/f_reg[15]/D   
    0:01:21   41640.4      0.45     216.8       0.0 layer3/d_13/f_reg[13]/D  
    0:01:21   41641.2      0.45     216.8       0.0 layer2/d_8/f_reg[12]/D   
    0:01:21   41641.8      0.45     216.7       0.0 layer3/d_12/f_reg[12]/D  
    0:01:21   41644.4      0.45     216.7       0.0 layer3/d_3/f_reg[14]/D   
    0:01:21   41644.4      0.45     216.8       0.0 layer3/d_10/f_reg[12]/D  
    0:01:21   41645.0      0.45     216.6       0.0 layer2/d_10/f_reg[14]/D  
    0:01:21   41645.5      0.45     216.5       0.0 layer2/d_0/f_reg[14]/D   
    0:01:21   41654.5      0.45     216.3       0.0 layer3/d_13/f_reg[15]/D  
    0:01:21   41656.4      0.45     216.2       0.0 layer2/d_8/f_reg[15]/D   
    0:01:22   41662.0      0.45     216.2       0.0 layer2/d_1/f_reg[15]/D   
    0:01:22   41663.8      0.45     216.2       0.0 layer3/d_8/f_reg[14]/D   
    0:01:22   41670.0      0.45     216.2       0.0 layer3/d_5/f_reg[14]/D   
    0:01:22   41674.2      0.44     216.0       0.0 layer2/d_3/f_reg[14]/D   
    0:01:22   41675.3      0.44     216.0       0.0 layer2/d_9/f_reg[14]/D   
    0:01:22   41676.3      0.44     215.9       0.0 layer2/d_1/f_reg[15]/D   
    0:01:22   41676.9      0.44     215.8       0.0 layer3/d_5/f_reg[13]/D   
    0:01:22   41676.9      0.44     215.6       0.0 layer2/d_1/f_reg[15]/D   
    0:01:22   41678.2      0.44     215.6       0.0 layer2/d_10/f_reg[14]/D  
    0:01:22   41680.3      0.44     215.6       0.0 layer3/d_9/f_reg[15]/D   
    0:01:22   41685.4      0.44     215.5       0.0 layer1/d_1/f_reg[15]/D   
    0:01:22   41684.9      0.44     215.4       0.0 layer2/d_1/f_reg[15]/D   
    0:01:23   41685.7      0.44     215.4       0.0 layer3/d_12/f_reg[13]/D  
    0:01:23   41685.9      0.44     215.3       0.0 layer3/d_11/f_reg[15]/D  
    0:01:23   41689.4      0.44     215.2       0.0 layer2/d_1/f_reg[15]/D   
    0:01:23   41696.6      0.44     215.1       0.0 layer3/d_1/f_reg[15]/D   
    0:01:23   41699.2      0.44     215.0       0.0 layer3/d_0/f_reg[14]/D   
    0:01:23   41700.0      0.44     214.9       0.0 layer2/d_7/f_reg[15]/D   
    0:01:23   41700.6      0.44     214.9       0.0 layer3/d_6/f_reg[14]/D   
    0:01:23   41703.7      0.44     214.9       0.0 layer3/d_0/f_reg[15]/D   
    0:01:23   41705.1      0.44     214.8       0.0 layer2/d_8/f_reg[12]/D   
    0:01:23   41706.4      0.44     214.8       0.0 layer2/d_9/f_reg[15]/D   
    0:01:23   41711.2      0.44     214.7       0.0 layer2/d_0/f_reg[15]/D   
    0:01:23   41714.7      0.44     214.7       0.0 layer3/d_7/f_reg[14]/D   
    0:01:23   41714.7      0.44     214.6       0.0 layer3/d_14/f_reg[14]/D  
    0:01:24   41716.2      0.44     214.5       0.0 layer2/d_5/f_reg[14]/D   
    0:01:24   41722.1      0.44     214.5       0.0 layer2/d_4/f_reg[12]/D   
    0:01:24   41723.2      0.44     214.4       0.0 layer2/d_5/f_reg[13]/D   
    0:01:24   41724.2      0.44     214.3       0.0 layer2/d_4/f_reg[15]/D   
    0:01:24   41728.2      0.44     214.3       0.0 layer2/d_1/f_reg[15]/D   
    0:01:24   41732.5      0.44     214.2       0.0 layer2/d_4/f_reg[12]/D   
    0:01:24   41738.3      0.44     214.1       0.0 layer2/d_2/f_reg[12]/D   
    0:01:24   41739.1      0.44     214.1       0.0 layer2/d_8/f_reg[11]/D   
    0:01:24   41740.7      0.44     214.0       0.0 layer3/d_8/f_reg[15]/D   
    0:01:24   41743.9      0.44     213.9       0.0 layer2/d_7/f_reg[15]/D   
    0:01:24   41746.3      0.44     213.9       0.0 layer3/d_10/f_reg[14]/D  
    0:01:24   41746.6      0.44     213.9       0.0 layer2/d_10/f_reg[14]/D  
    0:01:25   41751.4      0.44     213.9       0.0 layer3/d_13/f_reg[12]/D  
    0:01:25   41750.6      0.44     213.8       0.0 layer3/d_1/f_reg[13]/D   
    0:01:25   41751.9      0.44     213.8       0.0 layer2/d_7/f_reg[15]/D   
    0:01:25   41753.8      0.44     213.7       0.0 layer3/d_5/f_reg[15]/D   
    0:01:25   41753.5      0.44     213.8       0.0 layer3/d_6/f_reg[14]/D   
    0:01:25   41761.7      0.44     213.7       0.0 layer2/d_7/f_reg[15]/D   
    0:01:25   41763.1      0.44     213.6       0.0 layer2/d_8/f_reg[15]/D   
    0:01:25   41771.3      0.44     213.7       0.0 layer2/d_9/f_reg[15]/D   
    0:01:25   41772.9      0.44     213.6       0.0 layer3/d_4/f_reg[15]/D   
    0:01:25   41775.0      0.44     213.7       0.0 layer3/d_5/f_reg[13]/D   
    0:01:25   41776.6      0.44     213.6       0.0 layer3/d_1/f_reg[13]/D   
    0:01:26   41781.2      0.44     213.5       0.0 layer3/d_4/f_reg[12]/D   
    0:01:26   41784.1      0.44     213.5       0.0 layer2/d_8/f_reg[12]/D   
    0:01:26   41789.4      0.44     213.5       0.0 layer2/d_0/f_reg[14]/D   
    0:01:26   41798.7      0.44     213.4       0.0 layer3/d_2/f_reg[13]/D   
    0:01:26   41801.6      0.44     213.4       0.0 layer2/d_11/f_reg[12]/D  
    0:01:26   41808.3      0.44     213.3       0.0 layer2/d_9/f_reg[14]/D   
    0:01:26   41809.6      0.44     213.4       0.0 layer3/d_12/f_reg[12]/D  
    0:01:26   41810.4      0.44     213.3       0.0 layer2/d_10/f_reg[14]/D  
    0:01:26   41818.9      0.44     213.3       0.0 layer3/d_15/f_reg[15]/D  
    0:01:26   41819.7      0.43     213.2       0.0 layer3/d_4/f_reg[15]/D   
    0:01:26   41822.1      0.43     212.9       0.0 layer2/d_0/f_reg[14]/D   
    0:01:26   41823.7      0.43     212.8       0.0 layer3/d_11/f_reg[15]/D  
    0:01:27   41825.6      0.43     212.8       0.0 layer2/d_0/f_reg[15]/D   
    0:01:27   41829.3      0.43     212.7       0.0 layer2/d_5/f_reg[14]/D   
    0:01:27   41834.4      0.43     212.8       0.0 layer3/d_5/f_reg[15]/D   
    0:01:27   41838.9      0.43     212.7       0.0 layer2/d_3/f_reg[15]/D   
    0:01:27   41838.9      0.43     212.7       0.0 layer2/d_3/f_reg[14]/D   
    0:01:27   41839.4      0.43     212.7       0.0 layer3/d_15/f_reg[14]/D  
    0:01:27   41840.5      0.43     212.6       0.0 layer3/d_1/f_reg[12]/D   
    0:01:27   41842.1      0.43     212.6       0.0 layer2/d_7/f_reg[15]/D   
    0:01:27   41843.4      0.43     212.6       0.0 layer3/d_0/f_reg[14]/D   
    0:01:28   41844.7      0.43     212.7       0.0 layer2/d_1/f_reg[14]/D   
    0:01:28   41845.0      0.43     212.7       0.0 layer2/d_7/f_reg[15]/D   
    0:01:28   41844.5      0.43     212.6       0.0 layer3/d_12/f_reg[13]/D  
    0:01:28   41851.6      0.43     212.5       0.0 layer2/d_11/f_reg[13]/D  
    0:01:28   41855.4      0.43     212.5       0.0 layer3/d_0/f_reg[14]/D   
    0:01:28   41861.7      0.43     212.4       0.0 layer2/d_0/f_reg[15]/D   
    0:01:28   41862.5      0.43     212.3       0.0 layer3/d_9/f_reg[12]/D   
    0:01:28   41862.3      0.43     212.3       0.0 layer2/d_9/f_reg[15]/D   
    0:01:28   41865.2      0.43     212.2       0.0 layer3/d_12/f_reg[13]/D  
    0:01:28   41863.1      0.43     212.2       0.0 layer2/d_4/f_reg[15]/D   
    0:01:29   41865.7      0.43     212.2       0.0 layer1/d_0/f_reg[13]/D   
    0:01:29   41869.5      0.43     212.2       0.0 layer2/d_5/f_reg[15]/D   
    0:01:29   41871.1      0.43     212.1       0.0 layer3/d_7/f_reg[15]/D   
    0:01:29   41875.6      0.43     212.0       0.0 layer3/d_12/f_reg[13]/D  
    0:01:29   41881.7      0.43     212.0       0.0 layer1/d_0/f_reg[13]/D   
    0:01:29   41894.7      0.43     212.0       0.0 layer3/d_8/f_reg[15]/D   
    0:01:29   41894.2      0.43     211.9       0.0 layer2/d_5/f_reg[14]/D   
    0:01:29   41896.6      0.43     211.8       0.0 layer2/d_5/f_reg[15]/D   
    0:01:29   41897.1      0.43     211.7       0.0 layer3/d_1/f_reg[15]/D   
    0:01:29   41903.0      0.43     211.7       0.0 layer1/d_0/f_reg[13]/D   
    0:01:29   41908.3      0.43     211.5       0.0 layer3/d_2/f_reg[13]/D   
    0:01:30   41908.3      0.43     211.5       0.0 layer3/d_8/f_reg[15]/D   
    0:01:30   41911.2      0.43     211.5       0.0 layer2/d_4/f_reg[12]/D   
    0:01:30   41911.2      0.43     211.4       0.0 layer3/d_10/f_reg[14]/D  
    0:01:30   41918.4      0.43     211.4       0.0 layer3/d_10/f_reg[14]/D  
    0:01:30   41917.1      0.43     211.4       0.0 layer3/d_7/f_reg[13]/D   
    0:01:30   41917.3      0.43     211.3       0.0 layer3/d_12/f_reg[15]/D  
    0:01:30   41918.7      0.43     211.3       0.0 layer3/d_0/f_reg[14]/D   
    0:01:30   41922.1      0.43     211.4       0.0 layer3/d_14/f_reg[14]/D  
    0:01:30   41922.1      0.43     211.4       0.0 layer2/d_3/f_reg[14]/D   
    0:01:31   41924.3      0.43     211.2       0.0 layer3/d_13/f_reg[12]/D  
    0:01:31   41925.3      0.43     211.2       0.0 layer2/d_9/f_reg[14]/D   
    0:01:31   41929.8      0.43     211.1       0.0 layer2/d_4/f_reg[12]/D   
    0:01:31   41934.1      0.43     211.1       0.0 layer3/d_5/f_reg[15]/D   
    0:01:31   41935.4      0.43     211.1       0.0 layer3/d_1/f_reg[13]/D   
    0:01:31   41938.9      0.43     211.1       0.0 layer2/d_7/f_reg[15]/D   
    0:01:31   41943.9      0.43     211.0       0.0 layer3/d_0/f_reg[15]/D   
    0:01:31   41946.9      0.43     211.0       0.0 layer2/d_2/f_reg[15]/D   
    0:01:31   41949.0      0.43     211.0       0.0 layer2/d_7/f_reg[15]/D   
    0:01:31   41954.1      0.43     210.9       0.0 layer3/d_0/f_reg[15]/D   
    0:01:32   41959.1      0.43     210.9       0.0 layer2/d_2/f_reg[15]/D   
    0:01:32   41959.1      0.43     210.7       0.0 layer3/d_5/f_reg[15]/D   
    0:01:32   41963.6      0.43     210.6       0.0 layer2/d_8/f_reg[15]/D   
    0:01:32   41967.6      0.43     210.6       0.0 layer2/d_7/f_reg[15]/D   
    0:01:32   41976.1      0.42     210.5       0.0 layer1/d_0/f_reg[13]/D   
    0:01:32   41977.2      0.42     210.4       0.0 layer2/d_9/f_reg[14]/D   
    0:01:32   41982.0      0.42     210.4       0.0 layer3/d_5/f_reg[15]/D   
    0:01:32   41983.8      0.42     210.3       0.0 layer1/d_0/f_reg[13]/D   
    0:01:32   41987.3      0.42     210.3       0.0 layer3/d_5/f_reg[15]/D   
    0:01:32   41991.0      0.42     210.3       0.0 layer2/d_2/f_reg[15]/D   
    0:01:33   41991.6      0.42     210.3       0.0 layer1/d_0/f_reg[13]/D   
    0:01:33   41995.0      0.42     210.2       0.0 layer3/d_15/f_reg[15]/D  
    0:01:33   41995.3      0.42     210.1       0.0 layer2/d_9/f_reg[14]/D   
    0:01:33   41996.3      0.42     210.1       0.0 layer2/d_9/f_reg[15]/D   
    0:01:33   41997.4      0.42     210.0       0.0 layer2/d_5/f_reg[12]/D   
    0:01:33   41997.1      0.42     209.9       0.0 layer2/d_6/f_reg[15]/D   
    0:01:33   42000.9      0.42     209.8       0.0 layer3/d_13/f_reg[15]/D  
    0:01:33   42002.2      0.42     209.8       0.0 layer2/d_4/f_reg[12]/D   
    0:01:33   42002.5      0.42     209.7       0.0 layer2/d_7/f_reg[15]/D   
    0:01:33   42005.9      0.42     209.7       0.0 layer3/d_11/f_reg[13]/D  
    0:01:33   42009.4      0.42     209.7       0.0 layer3/d_9/f_reg[15]/D   
    0:01:33   42008.6      0.42     209.6       0.0 layer2/d_1/f_reg[15]/D   
    0:01:34   42012.0      0.42     209.6       0.0 layer3/d_14/f_reg[14]/D  
    0:01:34   42012.6      0.42     209.5       0.0 layer3/d_0/f_reg[14]/D   
    0:01:34   42016.8      0.42     209.5       0.0 layer3/d_2/f_reg[14]/D   
    0:01:34   42022.1      0.42     209.4       0.0 layer3/d_1/f_reg[13]/D   
    0:01:34   42024.3      0.42     209.3       0.0 layer2/d_3/f_reg[15]/D   
    0:01:34   42026.9      0.42     209.2       0.0 layer2/d_0/f_reg[14]/D   
    0:01:34   42028.8      0.42     209.2       0.0 layer3/d_12/f_reg[13]/D  
    0:01:34   42033.3      0.42     209.2       0.0 layer3/d_9/f_reg[12]/D   
    0:01:34   42035.4      0.42     209.2       0.0 layer3/d_1/f_reg[13]/D   
    0:01:34   42037.6      0.42     209.1       0.0 layer3/d_11/f_reg[12]/D  
    0:01:35   42042.9      0.42     208.9       0.0 layer2/d_1/f_reg[14]/D   
    0:01:35   42045.6      0.42     208.9       0.0 layer2/d_1/f_reg[14]/D   
    0:01:35   42045.6      0.42     208.9       0.0 layer3/d_14/f_reg[14]/D  
    0:01:35   42045.8      0.42     208.8       0.0 layer3/d_1/f_reg[13]/D   
    0:01:35   42046.4      0.42     208.8       0.0 layer1/d_0/f_reg[15]/D   
    0:01:35   42048.2      0.42     208.7       0.0 layer2/d_4/f_reg[12]/D   
    0:01:35   42049.5      0.42     208.7       0.0 layer3/d_14/f_reg[14]/D  
    0:01:35   42051.9      0.42     208.7       0.0 layer2/d_10/f_reg[12]/D  
    0:01:35   42053.3      0.42     208.7       0.0 layer2/d_0/f_reg[15]/D   
    0:01:35   42057.8      0.42     208.7       0.0 layer2/d_9/f_reg[14]/D   
    0:01:35   42058.6      0.42     208.7       0.0 layer2/d_0/f_reg[14]/D   
    0:01:36   42061.0      0.42     208.7       0.0 layer3/d_2/f_reg[15]/D   
    0:01:36   42063.6      0.42     208.7       0.0 layer3/d_3/f_reg[15]/D   
    0:01:36   42068.4      0.42     208.6       0.0 layer2/d_4/f_reg[12]/D   
    0:01:36   42069.0      0.42     208.6       0.0 layer2/d_10/f_reg[12]/D  
    0:01:36   42070.8      0.42     208.5       0.0 layer3/d_14/f_reg[14]/D  
    0:01:36   42074.5      0.42     208.6       0.0 layer2/d_9/f_reg[14]/D   
    0:01:36   42076.7      0.42     208.6       0.0 layer2/d_3/f_reg[15]/D   
    0:01:36   42079.6      0.42     208.5       0.0 layer2/d_9/f_reg[15]/D   
    0:01:36   42080.4      0.42     208.5       0.0 layer3/d_12/f_reg[13]/D  
    0:01:37   42082.5      0.42     208.5       0.0 layer3/d_5/f_reg[12]/D   
    0:01:37   42087.6      0.42     208.5       0.0 layer2/d_3/f_reg[14]/D   
    0:01:37   42091.0      0.42     208.5       0.0 layer2/d_4/f_reg[12]/D   
    0:01:37   42095.3      0.42     208.5       0.0                          
    0:01:37   42095.6      0.42     208.5       0.0                          
    0:01:37   42095.3      0.42     208.5       0.0                          
    0:01:37   42095.0      0.42     208.4       0.0                          
    0:01:38   42095.0      0.42     208.3       0.0                          
    0:01:38   42098.8      0.42     208.3       0.0                          
    0:01:38   42098.0      0.42     208.3       0.0                          
    0:01:38   42098.0      0.42     208.3       0.0                          
    0:01:38   42098.0      0.42     208.3       0.0                          
    0:01:38   42099.8      0.42     208.3       0.0                          
    0:01:38   42100.6      0.42     208.3       0.0                          
    0:01:39   42103.3      0.42     208.2       0.0                          
    0:01:39   42104.9      0.42     208.1       0.0                          
    0:01:39   42104.6      0.42     208.0       0.0                          
    0:01:39   42103.5      0.42     208.0       0.0                          
    0:01:39   42105.4      0.42     207.9       0.0                          
    0:01:39   42104.9      0.42     207.8       0.0                          
    0:01:39   42103.8      0.42     207.7       0.0                          
    0:01:39   42106.2      0.42     207.7       0.0                          
    0:01:39   42109.1      0.42     207.6       0.0                          
    0:01:40   42107.0      0.42     207.6       0.0                          
    0:01:40   42109.7      0.42     207.5       0.0                          
    0:01:40   42111.3      0.42     207.4       0.0                          
    0:01:40   42107.8      0.42     207.3       0.0                          
    0:01:40   42111.0      0.42     205.9       0.0                          
    0:01:40   42112.3      0.42     205.9       0.0                          
    0:01:40   42112.3      0.42     205.9       0.0                          
    0:01:40   42113.9      0.42     205.9       0.0                          
    0:01:40   42114.2      0.42     205.9       0.0                          
    0:01:40   42113.4      0.42     205.8       0.0                          
    0:01:40   42113.4      0.42     205.8       0.0                          
    0:01:40   42115.5      0.42     205.7       0.0                          
    0:01:41   42115.5      0.42     205.7       0.0                          
    0:01:41   42115.5      0.42     205.7       0.0                          
    0:01:41   42115.8      0.42     205.5       0.0                          
    0:01:41   42118.4      0.42     205.5       0.0                          
    0:01:41   42118.2      0.42     205.4       0.0                          
    0:01:41   42117.4      0.42     205.4       0.0                          
    0:01:41   42118.7      0.42     205.4       0.0                          
    0:01:41   42118.4      0.42     205.4       0.0                          
    0:01:41   42118.4      0.42     205.3       0.0                          
    0:01:41   42120.3      0.42     205.3       0.0                          
    0:01:41   42119.8      0.42     205.3       0.0                          
    0:01:41   42119.2      0.42     205.2       0.0                          
    0:01:41   42119.2      0.42     205.1       0.0                          
    0:01:41   42118.2      0.42     205.1       0.0                          
    0:01:41   42117.4      0.42     205.0       0.0                          
    0:01:42   42116.8      0.42     205.0       0.0                          
    0:01:42   42117.6      0.42     204.9       0.0                          
    0:01:42   42116.3      0.42     204.9       0.0                          
    0:01:42   42119.0      0.42     202.0       0.0                          
    0:01:42   42119.0      0.42     202.0       0.0                          
    0:01:42   42119.5      0.42     201.9       0.0                          
    0:01:42   42120.6      0.42     201.9       0.0                          
    0:01:42   42120.6      0.42     201.9       0.0                          
    0:01:42   42124.6      0.42     201.8       0.0                          
    0:01:42   42125.1      0.42     201.8       0.0                          
    0:01:42   42125.6      0.42     201.7       0.0                          
    0:01:43   42128.3      0.42     201.7       0.0                          
    0:01:43   42129.1      0.42     201.8       0.0                          
    0:01:43   42131.7      0.42     201.7       0.0                          
    0:01:43   42131.5      0.42     201.6       0.0                          
    0:01:43   42129.6      0.42     201.5       0.0                          
    0:01:43   42128.3      0.42     201.4       0.0                          
    0:01:43   42130.4      0.42     201.4       0.0                          
    0:01:43   42130.4      0.42     201.2       0.0                          
    0:01:43   42129.6      0.42     201.2       0.0                          
    0:01:43   42132.0      0.42     201.2       0.0                          
    0:01:43   42132.5      0.42     201.2       0.0                          
    0:01:43   42134.1      0.42     201.2       0.0                          
    0:01:44   42134.4      0.42     201.1       0.0                          
    0:01:44   42136.0      0.42     201.0       0.0                          
    0:01:44   42134.4      0.42     201.0       0.0                          
    0:01:44   42133.9      0.42     200.9       0.0                          
    0:01:44   42134.7      0.42     200.9       0.0                          
    0:01:44   42133.1      0.42     200.7       0.0                          
    0:01:44   42132.8      0.42     200.7       0.0                          
    0:01:44   42134.1      0.42     200.6       0.0                          
    0:01:44   42135.2      0.42     200.6       0.0                          
    0:01:44   42135.7      0.42     200.6       0.0                          
    0:01:44   42138.4      0.42     200.5       0.0                          
    0:01:44   42139.7      0.42     199.1       0.0                          
    0:01:44   42139.7      0.42     199.1       0.0                          
    0:01:44   42140.8      0.42     199.0       0.0                          
    0:01:44   42141.0      0.42     199.0       0.0                          
    0:01:45   42142.4      0.42     199.0       0.0                          
    0:01:45   42144.5      0.42     198.9       0.0                          
    0:01:45   42145.3      0.42     199.0       0.0                          
    0:01:45   42146.1      0.42     199.0       0.0                          
    0:01:45   42146.4      0.42     198.9       0.0                          
    0:01:45   42150.6      0.42     198.8       0.0                          
    0:01:45   42150.6      0.42     198.8       0.0                          
    0:01:45   42155.7      0.42     188.0       0.0                          
    0:01:45   42156.2      0.42     188.0       0.0                          
    0:01:45   42153.8      0.42     187.9       0.0                          
    0:01:45   42152.8      0.42     187.9       0.0                          
    0:01:45   42151.7      0.42     187.8       0.0                          
    0:01:45   42151.4      0.42     187.8       0.0                          
    0:01:46   42150.6      0.42     187.7       0.0                          
    0:01:46   42149.6      0.42     187.7       0.0                          
    0:01:46   42149.6      0.42     187.7       0.0                          
    0:01:46   42149.6      0.42     187.7       0.0                          
    0:01:46   42148.8      0.42     187.6       0.0                          
    0:01:46   42149.3      0.42     187.6       0.0                          
    0:01:46   42150.4      0.42     187.6       0.0                          
    0:01:46   42148.8      0.42     187.5       0.0                          
    0:01:46   42151.2      0.42     187.5       0.0                          
    0:01:46   42153.0      0.42     187.5       0.0                          
    0:01:46   42151.2      0.42     187.4       0.0                          
    0:01:46   42153.6      0.42     187.4       0.0                          
    0:01:46   42151.7      0.42     187.3       0.0                          
    0:01:46   42155.1      0.42     187.2       0.0                          
    0:01:46   42155.4      0.42     187.2       0.0                          
    0:01:46   42156.2      0.42     187.2       0.0                          
    0:01:46   42155.7      0.42     187.2       0.0                          
    0:01:46   42157.0      0.42     187.2       0.0                          
    0:01:47   42157.5      0.42     187.2       0.0                          
    0:01:47   42157.0      0.42     187.1       0.0                          
    0:01:47   42157.8      0.42     187.0       0.0                          
    0:01:47   42160.7      0.42     187.1       0.0                          
    0:01:47   42162.3      0.42     187.1       0.0                          
    0:01:47   42162.1      0.42     187.0       0.0                          
    0:01:47   42162.9      0.42     185.7       0.0                          
    0:01:47   42162.6      0.42     185.7       0.0                          
    0:01:47   42163.9      0.42     185.7       0.0                          
    0:01:47   42165.0      0.42     185.7       0.0                          
    0:01:47   42166.1      0.42     185.6       0.0                          
    0:01:47   42166.3      0.42     185.6       0.0                          
    0:01:47   42166.9      0.42     185.6       0.0                          
    0:01:47   42168.4      0.42     183.7       0.0                          
    0:01:47   42169.5      0.42     183.6       0.0                          
    0:01:48   42171.1      0.42     183.6       0.0                          
    0:01:48   42169.5      0.42     183.6       0.0                          
    0:01:48   42171.6      0.42     183.6       0.0                          
    0:01:48   42173.2      0.42     176.7       0.0                          
    0:01:48   42173.8      0.42     176.7       0.0                          
    0:01:48   42172.2      0.42     176.6       0.0                          
    0:01:48   42173.5      0.42     176.6       0.0                          
    0:01:48   42174.0      0.42     176.5       0.0                          
    0:01:48   42175.1      0.42     176.5       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:48   42175.1      0.42     176.5       0.0                          
    0:01:48   42175.1      0.42     176.5       0.0                          
    0:01:49   41962.0      0.43     177.3       0.0                          
    0:01:50   41939.7      0.43     179.2       0.0                          
    0:01:50   41934.6      0.43     179.4       0.0                          
    0:01:50   41933.0      0.43     179.4       0.0                          
    0:01:50   41931.4      0.43     179.4       0.0                          
    0:01:50   41931.4      0.43     179.4       0.0                          
    0:01:50   41931.4      0.43     179.4       0.0                          
    0:01:50   41846.6      0.45     179.1       0.0                          
    0:01:50   41841.8      0.45     179.2       0.0                          
    0:01:50   41841.8      0.45     179.2       0.0                          
    0:01:50   41841.8      0.45     179.2       0.0                          
    0:01:50   41841.8      0.45     179.2       0.0                          
    0:01:50   41841.8      0.45     179.2       0.0                          
    0:01:51   41841.8      0.45     179.2       0.0                          
    0:01:51   41843.4      0.42     178.9       0.0 layer2/d_4/f_reg[13]/D   
    0:01:51   41844.7      0.42     178.7       0.0 layer2/d_4/f_reg[12]/D   
    0:01:51   41845.0      0.42     178.5       0.0 layer2/d_4/f_reg[12]/D   
    0:01:51   41845.0      0.42     178.8       0.0 layer2/d_7/f_reg[15]/D   
    0:01:51   41848.7      0.42     178.6       0.0 layer2/d_7/f_reg[15]/D   
    0:01:51   41851.1      0.42     178.6       0.0 layer2/d_4/f_reg[12]/D   
    0:01:51   41855.1      0.42     178.6       0.0 layer2/d_4/f_reg[13]/D   
    0:01:52   41859.6      0.42     178.5       0.0 layer2/d_0/f_reg[12]/D   
    0:01:52   41860.4      0.42     178.5       0.0 layer3/d_12/f_reg[14]/D  
    0:01:52   41862.0      0.41     178.5       0.0 layer3/d_3/f_reg[15]/D   
    0:01:52   41865.2      0.41     178.4       0.0 layer2/d_8/f_reg[15]/D   
    0:01:52   41872.4      0.41     178.3       0.0 layer3/d_11/f_reg[13]/D  
    0:01:52   41875.3      0.41     178.3       0.0 layer3/d_12/f_reg[13]/D  
    0:01:52   41878.2      0.41     178.4       0.0 layer3/d_14/f_reg[15]/D  
    0:01:52   41881.7      0.41     178.3       0.0 layer2/d_9/f_reg[12]/D   
    0:01:52   41885.7      0.41     178.3       0.0 layer2/d_5/f_reg[12]/D   
    0:01:52   41888.6      0.41     178.0       0.0 layer2/d_4/f_reg[13]/D   
    0:01:52   41890.7      0.41     178.0       0.0 layer3/d_4/f_reg[12]/D   
    0:01:52   41894.5      0.41     178.0       0.0 layer3/d_7/f_reg[12]/D   
    0:01:53   41896.9      0.41     178.1       0.0 layer2/d_0/f_reg[13]/D   
    0:01:53   41902.2      0.41     177.9       0.0 layer2/d_7/f_reg[12]/D   
    0:01:53   41903.8      0.41     178.0       0.0 layer2/d_11/f_reg[12]/D  
    0:01:53   41903.8      0.41     177.9       0.0 layer3/d_14/f_reg[15]/D  
    0:01:53   41904.8      0.41     177.9       0.0 layer3/d_14/f_reg[15]/D  
    0:01:53   41910.7      0.41     177.9       0.0 layer3/d_7/f_reg[12]/D   
    0:01:53   41912.3      0.41     177.7       0.0 layer3/d_7/f_reg[12]/D   
    0:01:53   41914.9      0.41     177.7       0.0 layer3/d_6/f_reg[15]/D   
    0:01:53   41925.1      0.41     177.7       0.0 layer3/d_4/f_reg[12]/D   
    0:01:53   41933.3      0.41     177.5       0.0 layer3/d_0/f_reg[12]/D   
    0:01:53   41933.3      0.41     177.5       0.0 layer3/d_5/f_reg[15]/D   
    0:01:53   41938.1      0.41     177.5       0.0 layer3/d_13/f_reg[12]/D  
    0:01:53   41938.1      0.41     177.5       0.0 layer2/d_4/f_reg[13]/D   
    0:01:53   41939.2      0.41     177.5       0.0 layer3/d_11/f_reg[13]/D  
    0:01:54   41947.4      0.41     177.4       0.0 layer3/d_12/f_reg[14]/D  
    0:01:54   41951.1      0.41     177.4       0.0 layer2/d_11/f_reg[15]/D  
    0:01:54   41954.1      0.41     177.4       0.0 layer3/d_5/f_reg[15]/D   
    0:01:54   41958.3      0.41     177.5       0.0 layer3/d_11/f_reg[13]/D  
    0:01:54   41959.9      0.41     177.5       0.0 layer2/d_4/f_reg[13]/D   
    0:01:54   41965.2      0.41     177.5       0.0 layer2/d_6/f_reg[13]/D   
    0:01:54   41969.2      0.41     177.5       0.0 layer3/d_14/f_reg[15]/D  
    0:01:54   41975.9      0.40     177.4       0.0 layer3/d_11/f_reg[13]/D  
    0:01:54   41980.4      0.40     177.2       0.0 layer2/d_6/f_reg[13]/D   
    0:01:55   41980.4      0.40     177.1       0.0 layer3/d_5/f_reg[15]/D   
    0:01:55   41979.6      0.40     177.1       0.0 layer2/d_4/f_reg[13]/D   
    0:01:55   41983.8      0.40     177.1       0.0 layer2/d_11/f_reg[13]/D  
    0:01:55   41985.4      0.40     177.1       0.0 layer3/d_11/f_reg[13]/D  
    0:01:55   41991.0      0.40     177.1       0.0 layer3/d_12/f_reg[13]/D  
    0:01:55   41995.0      0.40     177.0       0.0 layer3/d_6/f_reg[14]/D   
    0:01:55   41996.9      0.40     177.0       0.0 layer3/d_11/f_reg[13]/D  
    0:01:55   41988.9      0.40     176.7       0.0                          
    0:01:55   41983.6      0.40     176.6       0.0                          
    0:01:55   41978.5      0.40     176.5       0.0                          
    0:01:56   41976.9      0.40     176.3       0.0                          
    0:01:56   41971.3      0.40     176.2       0.0                          
    0:01:56   41968.9      0.40     176.1       0.0                          
    0:01:56   41963.9      0.40     176.1       0.0                          
    0:01:56   41958.0      0.40     175.9       0.0                          
    0:01:56   41948.7      0.40     175.8       0.0                          
    0:01:56   41946.1      0.40     175.7       0.0                          
    0:01:56   41935.7      0.40     175.5       0.0                          
    0:01:56   41921.9      0.40     171.7       0.0                          
    0:01:56   41918.1      0.40     171.7       0.0                          
    0:01:57   41916.3      0.40     171.7       0.0                          
    0:01:57   41909.9      0.40     171.7       0.0                          
    0:01:57   41892.1      0.40     171.5       0.0                          
    0:01:57   41869.5      0.40     170.9       0.0                          
    0:01:57   41853.5      0.40     170.7       0.0                          
    0:01:57   41832.5      0.40     170.4       0.0                          
    0:01:57   41825.3      0.40     170.2       0.0                          
    0:01:57   41814.9      0.40     170.0       0.0                          
    0:01:58   41805.9      0.40     169.9       0.0                          
    0:01:58   41804.6      0.40     169.8       0.0                          
    0:01:58   41803.0      0.40     169.8       0.0                          
    0:01:58   41798.7      0.40     169.8       0.0                          
    0:01:58   41793.7      0.40     169.7       0.0                          
    0:01:58   41787.3      0.40     169.7       0.0                          
    0:01:59   41779.0      0.40     169.6       0.0                          
    0:01:59   41775.0      0.40     169.6       0.0                          
    0:01:59   41774.5      0.40     169.6       0.0                          
    0:01:59   41739.9      0.41     169.7       0.0                          
    0:01:59   41739.9      0.41     169.7       0.0                          
    0:01:59   41739.9      0.41     169.7       0.0                          
    0:01:59   41739.9      0.41     169.7       0.0                          
    0:01:59   41739.9      0.41     169.7       0.0                          
    0:01:59   41739.9      0.41     169.7       0.0                          
    0:01:59   41745.5      0.40     169.6       0.0 layer3/d_11/f_reg[13]/D  
    0:02:00   41746.6      0.40     169.7       0.0 layer3/d_11/f_reg[13]/D  
    0:02:00   41750.8      0.40     169.7       0.0 layer3/d_11/f_reg[13]/D  
    0:02:00   41756.4      0.40     169.5       0.0 layer2/d_10/f_reg[13]/D  
    0:02:00   41756.4      0.40     169.5       0.0 layer2/d_10/f_reg[14]/D  
    0:02:00   41757.5      0.40     169.6       0.0 layer3/d_6/f_reg[14]/D   
    0:02:00   41760.1      0.40     169.6       0.0 layer2/d_10/f_reg[13]/D  
    0:02:00   41769.2      0.40     169.5       0.0 layer3/d_1/f_reg[15]/D   
    0:02:00   41772.1      0.40     169.4       0.0 layer3/d_3/f_reg[14]/D   
    0:02:00   41777.7      0.40     169.5       0.0 layer3/d_1/f_reg[15]/D   
    0:02:00   41781.4      0.40     169.5       0.0 layer2/d_6/f_reg[14]/D   
    0:02:00   41780.6      0.40     169.4       0.0 layer2/d_11/f_reg[15]/D  
    0:02:01   41781.9      0.40     169.4       0.0                          
    0:02:01   41779.6      0.40     169.4       0.0                          
    0:02:01   41777.4      0.40     169.4       0.0                          
    0:02:01   41775.0      0.40     169.3       0.0                          
    0:02:01   41773.4      0.40     169.2       0.0                          
    0:02:01   41767.1      0.40     169.2       0.0                          
    0:02:01   41765.5      0.40     169.2       0.0                          
    0:02:01   41763.6      0.40     169.2       0.0                          
    0:02:01   41761.2      0.40     169.1       0.0                          
    0:02:01   41760.9      0.40     169.1       0.0                          
    0:02:02   41760.9      0.40     169.1       0.0                          
    0:02:02   41760.9      0.40     169.1       0.0                          
    0:02:02   41763.9      0.40     169.1       0.0                          
    0:02:02   41764.1      0.40     169.0       0.0                          
    0:02:02   41764.1      0.40     169.0       0.0                          
    0:02:02   41764.1      0.40     168.9       0.0                          
    0:02:02   41763.3      0.40     168.9       0.0                          
    0:02:03   41763.9      0.40     168.9       0.0                          
    0:02:03   41764.4      0.40     168.9       0.0                          
    0:02:03   41765.2      0.40     168.9       0.0                          
    0:02:03   41766.5      0.40     168.8       0.0                          
    0:02:03   41766.8      0.40     168.7       0.0                          
    0:02:03   41767.1      0.40     168.6       0.0                          
    0:02:03   41767.1      0.40     168.6       0.0                          
    0:02:03   41767.1      0.40     168.6       0.0                          
    0:02:03   41768.4      0.40     168.5       0.0                          
    0:02:03   41767.6      0.40     168.5       0.0                          
    0:02:03   41767.3      0.40     168.4       0.0                          
    0:02:04   41766.5      0.40     168.4       0.0                          
    0:02:04   41767.1      0.40     168.3       0.0                          
    0:02:04   41766.5      0.40     168.2       0.0                          
    0:02:04   41766.5      0.40     168.2       0.0                          
    0:02:04   41770.8      0.40     168.1       0.0                          
    0:02:04   41771.6      0.40     168.1       0.0                          
    0:02:04   41772.4      0.40     168.1       0.0                          
    0:02:04   41771.6      0.40     168.1       0.0                          
    0:02:04   41772.1      0.40     168.1       0.0                          
    0:02:04   41773.2      0.40     168.0       0.0                          
    0:02:04   41773.7      0.40     168.0       0.0                          
    0:02:04   41774.0      0.40     168.0       0.0                          
    0:02:05   41773.7      0.40     168.0       0.0                          
    0:02:05   41774.5      0.40     168.0       0.0                          
    0:02:05   41777.2      0.40     167.9       0.0                          
    0:02:05   41777.4      0.40     167.8       0.0                          
    0:02:05   41778.2      0.40     167.8       0.0                          
    0:02:05   41779.3      0.40     167.8       0.0                          
    0:02:05   41780.4      0.40     167.7       0.0                          
    0:02:05   41780.4      0.40     167.7       0.0                          
    0:02:05   41781.2      0.40     167.7       0.0                          
    0:02:05   41780.9      0.40     167.7       0.0                          
    0:02:05   41783.3      0.40     167.6       0.0                          
    0:02:06   41783.3      0.40     167.6       0.0                          
    0:02:06   41784.3      0.40     167.6       0.0                          
    0:02:06   41785.1      0.40     167.6       0.0                          
    0:02:06   41787.5      0.40     167.5       0.0                          
    0:02:06   41789.4      0.40     167.5       0.0                          
    0:02:06   41789.7      0.40     167.5       0.0                          
    0:02:06   41791.0      0.40     167.4       0.0                          
    0:02:06   41791.5      0.40     167.4       0.0                          
    0:02:06   41792.3      0.40     167.4       0.0                          
    0:02:06   41792.9      0.40     167.3       0.0                          
    0:02:07   41793.1      0.40     167.3       0.0                          
    0:02:07   41793.1      0.40     167.3       0.0                          
    0:02:07   41793.1      0.40     167.3       0.0                          
    0:02:07   41797.9      0.40     167.2       0.0                          
    0:02:07   41800.6      0.40     167.2       0.0                          
    0:02:07   41800.0      0.40     167.2       0.0                          
    0:02:07   41799.5      0.40     167.2       0.0                          
    0:02:07   41799.0      0.40     167.2       0.0                          
    0:02:07   41799.5      0.40     167.1       0.0                          
    0:02:07   41800.3      0.40     167.1       0.0                          
    0:02:07   41801.6      0.40     167.1       0.0                          
    0:02:07   41800.8      0.40     167.1       0.0                          
    0:02:07   41801.4      0.40     167.0       0.0                          
    0:02:07   41802.2      0.40     167.0       0.0                          
    0:02:07   41803.2      0.40     167.0       0.0                          
    0:02:07   41803.2      0.40     167.0       0.0                          
    0:02:08   41805.1      0.40     167.0       0.0                          
    0:02:08   41806.2      0.40     167.0       0.0                          
    0:02:08   41807.0      0.40     167.0       0.0                          
    0:02:08   41807.0      0.40     166.9       0.0                          
    0:02:08   41806.7      0.40     166.9       0.0                          
    0:02:08   41809.1      0.40     166.9       0.0                          
    0:02:08   41810.1      0.40     166.8       0.0                          
    0:02:08   41812.8      0.40     166.7       0.0                          
    0:02:08   41814.7      0.40     166.7       0.0                          
    0:02:08   41817.9      0.40     166.7       0.0                          
    0:02:08   41819.5      0.40     166.7       0.0                          
    0:02:08   41822.6      0.40     166.7       0.0                          
    0:02:08   41822.6      0.40     166.7       0.0                          
    0:02:08   41824.5      0.40     166.6       0.0                          
    0:02:08   41825.3      0.40     166.6       0.0                          
    0:02:08   41825.3      0.40     166.6       0.0                          
    0:02:09   41826.1      0.40     166.6       0.0                          
    0:02:09   41826.4      0.40     166.6       0.0                          
    0:02:09   41828.0      0.40     166.5       0.0                          
    0:02:09   41829.0      0.40     166.5       0.0                          
    0:02:09   41830.1      0.40     166.5       0.0                          
    0:02:09   41832.8      0.40     166.4       0.0                          
    0:02:09   41833.0      0.40     166.4       0.0                          
    0:02:09   41833.0      0.40     166.4       0.0                          
    0:02:09   41832.5      0.40     166.4       0.0                          
    0:02:09   41834.1      0.40     166.4       0.0                          
    0:02:09   41833.6      0.40     166.4       0.0                          
    0:02:09   41835.1      0.40     166.3       0.0                          
    0:02:09   41838.9      0.40     166.3       0.0                          
    0:02:09   41838.3      0.40     166.3       0.0                          
    0:02:09   41840.2      0.40     166.2       0.0                          
    0:02:09   41843.4      0.40     166.2       0.0                          
    0:02:10   41844.2      0.40     166.2       0.0                          
    0:02:10   41846.3      0.40     166.2       0.0                          
    0:02:10   41848.4      0.40     166.2       0.0                          
    0:02:10   41850.8      0.40     166.1       0.0                          
    0:02:10   41851.9      0.40     166.1       0.0                          
    0:02:10   41853.0      0.40     166.1       0.0                          
    0:02:10   41854.8      0.40     166.1       0.0                          
    0:02:10   41857.5      0.40     166.0       0.0                          
    0:02:10   41858.8      0.40     166.0       0.0                          
    0:02:10   41867.3      0.40     165.0       0.0                          
    0:02:10   41870.3      0.40     165.0       0.0                          
    0:02:10   41871.3      0.40     165.0       0.0                          
    0:02:10   41872.9      0.40     164.9       0.0 layer3/d_11/f_reg[13]/D  
    0:02:11   41876.9      0.40     164.9       0.0 layer3/d_11/f_reg[13]/D  
    0:02:11   41881.7      0.40     164.8       0.0 layer3/d_12/f_reg[15]/D  
    0:02:11   41884.6      0.40     164.8       0.0 layer3/d_4/f_reg[13]/D   
    0:02:11   41886.8      0.40     164.7       0.0 layer2/d_4/f_reg[15]/D   
    0:02:11   41888.3      0.39     164.7       0.0 layer3/d_5/f_reg[13]/D   
    0:02:11   41889.9      0.39     164.8       0.0 layer3/d_7/f_reg[13]/D   
    0:02:11   41895.8      0.39     164.8       0.0 layer3/d_7/f_reg[13]/D   
    0:02:11   41901.6      0.39     164.9       0.0 layer3/d_7/f_reg[13]/D   
    0:02:11   41903.5      0.39     164.9       0.0 layer2/d_6/f_reg[15]/D   
    0:02:11   41906.4      0.39     164.9       0.0 layer2/d_10/f_reg[13]/D  
    0:02:11   41909.9      0.39     164.9       0.0 layer3/d_5/f_reg[13]/D   
    0:02:12   41911.5      0.39     165.0       0.0 layer2/d_2/f_reg[15]/D   
    0:02:12   41917.1      0.39     165.0       0.0 layer3/d_12/f_reg[15]/D  
    0:02:12   41922.4      0.39     164.8       0.0 layer3/d_7/f_reg[13]/D   
    0:02:12   41924.5      0.39     164.7       0.0 layer3/d_6/f_reg[13]/D   
    0:02:12   41927.7      0.39     164.8       0.0 layer2/d_3/f_reg[15]/D   
    0:02:12   41925.9      0.39     164.7       0.0 layer3/d_6/f_reg[15]/D   
    0:02:12   41933.0      0.39     164.7       0.0 layer2/d_3/f_reg[15]/D   
    0:02:12   41934.6      0.39     164.7       0.0 layer2/d_3/f_reg[15]/D   
    0:02:12   41938.9      0.39     164.6       0.0 layer3/d_14/f_reg[14]/D  
    0:02:12   41941.3      0.39     164.7       0.0 layer2/d_4/f_reg[13]/D   
    0:02:12   41944.7      0.39     164.6       0.0 layer3/d_4/f_reg[13]/D   
    0:02:13   41949.8      0.39     164.6       0.0 layer3/d_7/f_reg[13]/D   
    0:02:13   41950.3      0.39     164.6       0.0 layer3/d_10/f_reg[15]/D  
    0:02:13   41954.3      0.39     164.5       0.0 layer3/d_5/f_reg[15]/D   
    0:02:13   41957.2      0.39     164.5       0.0 layer3/d_6/f_reg[15]/D   
    0:02:13   41959.9      0.39     164.6       0.0 layer2/d_4/f_reg[15]/D   
    0:02:13   41962.0      0.39     164.6       0.0 layer3/d_8/f_reg[13]/D   
    0:02:13   41964.4      0.39     164.5       0.0 layer3/d_12/f_reg[15]/D  
    0:02:13   41966.3      0.39     164.5       0.0 layer2/d_4/f_reg[13]/D   
    0:02:13   41966.3      0.39     164.5       0.0 layer2/d_1/f_reg[13]/D   
    0:02:13   41968.7      0.39     164.5       0.0 layer2/d_7/f_reg[13]/D   
    0:02:13   41972.9      0.39     164.4       0.0 layer3/d_12/f_reg[15]/D  
    0:02:13   41976.9      0.39     164.4       0.0 layer3/d_13/f_reg[13]/D  
    0:02:13   41980.1      0.39     164.4       0.0 layer2/d_3/f_reg[15]/D   
    0:02:14   41982.8      0.39     164.5       0.0 layer2/d_10/f_reg[15]/D  
    0:02:14   41984.6      0.39     164.5       0.0 layer2/d_4/f_reg[13]/D   
    0:02:14   41987.8      0.39     164.4       0.0 layer3/d_7/f_reg[13]/D   
    0:02:14   41989.7      0.39     164.4       0.0 layer3/d_9/f_reg[15]/D   
    0:02:14   41994.5      0.39     164.4       0.0 layer3/d_5/f_reg[12]/D   
    0:02:14   41997.4      0.38     164.4       0.0 layer3/d_10/f_reg[15]/D  
    0:02:14   41999.8      0.38     164.3       0.0 layer3/d_11/f_reg[13]/D  
    0:02:14   42001.9      0.38     164.3       0.0 layer3/d_1/f_reg[14]/D   
    0:02:14   42003.3      0.38     164.3       0.0 layer3/d_6/f_reg[13]/D   
    0:02:14   42004.9      0.38     164.3       0.0 layer3/d_5/f_reg[12]/D   
    0:02:14   42007.5      0.38     164.3       0.0 layer2/d_4/f_reg[15]/D   
    0:02:15   42010.4      0.38     164.2       0.0 layer3/d_0/f_reg[14]/D   
    0:02:15   42010.7      0.38     164.2       0.0 layer2/d_2/f_reg[15]/D   
    0:02:15   42014.2      0.38     164.3       0.0 layer2/d_6/f_reg[15]/D   
    0:02:15   42014.2      0.38     164.3       0.0 layer2/d_0/f_reg[15]/D   
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'network_4_8_12_16_30_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'layer3/d_1/clk': 2645 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : network_4_8_12_16_30_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  9 03:59:34 2016
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'network_4_8_12_16_30_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                            74
Number of cells:                            3
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       3

Combinational area:              30033.793997
Buf/Inv area:                     2622.760005
Noncombinational area:           11980.373569
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 42014.167566
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : network_4_8_12_16_30_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  9 03:59:37 2016
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
network_4_8_12_16_30_16
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  18.2789 mW   (91%)
  Net Switching Power  =   1.7927 mW    (9%)
                         ---------
Total Dynamic Power    =  20.0716 mW  (100%)

Cell Leakage Power     = 911.0621 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.7001e+04          330.4602        2.0559e+05        1.7537e+04  (  83.58%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.2780e+03        1.4622e+03        7.0547e+05        3.4457e+03  (  16.42%)
--------------------------------------------------------------------------------------------------
Total          1.8279e+04 uW     1.7927e+03 uW     9.1106e+05 nW     2.0983e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : network_4_8_12_16_30_16
Version: J-2014.09-SP5-2
Date   : Fri Dec  9 03:59:37 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: layer3/mem_x/data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: layer3/d_5/f_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  network_4_8_12_16_30_16
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  layer3/mem_x/data_out_reg[3]/CK (DFF_X1)                0.00 #     0.00 r
  layer3/mem_x/data_out_reg[3]/Q (DFF_X1)                 0.10       0.10 r
  layer3/mem_x/data_out[3] (memory_WIDTH16_SIZE12_LOGSIZE4)
                                                          0.00       0.10 r
  layer3/U24/Z (CLKBUF_X3)                                0.06       0.15 r
  layer3/d_5/data_out_x[3] (layer3_16_12_16_16_datapath_M16_N12_T16_P16_11)
                                                          0.00       0.15 r
  layer3/d_5/mult_1697/a[3] (layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW_mult_tc_1)
                                                          0.00       0.15 r
  layer3/d_5/mult_1697/U636/ZN (INV_X1)                   0.04       0.19 f
  layer3/d_5/mult_1697/U528/ZN (INV_X2)                   0.07       0.26 r
  layer3/d_5/mult_1697/U661/ZN (XNOR2_X1)                 0.08       0.34 r
  layer3/d_5/mult_1697/U803/ZN (OAI22_X1)                 0.04       0.38 f
  layer3/d_5/mult_1697/U175/S (FA_X1)                     0.15       0.53 r
  layer3/d_5/mult_1697/U173/S (FA_X1)                     0.11       0.64 f
  layer3/d_5/mult_1697/U172/S (FA_X1)                     0.14       0.79 r
  layer3/d_5/mult_1697/U507/ZN (NOR2_X1)                  0.03       0.82 f
  layer3/d_5/mult_1697/U691/ZN (NOR2_X1)                  0.05       0.86 r
  layer3/d_5/mult_1697/U516/ZN (AOI21_X1)                 0.04       0.90 f
  layer3/d_5/mult_1697/U418/Z (BUF_X1)                    0.04       0.94 f
  layer3/d_5/mult_1697/U773/ZN (OAI21_X1)                 0.04       0.98 r
  layer3/d_5/mult_1697/U724/ZN (XNOR2_X1)                 0.06       1.04 r
  layer3/d_5/mult_1697/product[14] (layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW_mult_tc_1)
                                                          0.00       1.04 r
  layer3/d_5/U32/Z (MUX2_X2)                              0.06       1.10 r
  layer3/d_5/add_1698/A[14] (layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW01_add_2)
                                                          0.00       1.10 r
  layer3/d_5/add_1698/U148/ZN (NOR2_X1)                   0.03       1.12 f
  layer3/d_5/add_1698/U162/ZN (OR2_X1)                    0.05       1.18 f
  layer3/d_5/add_1698/U234/ZN (OAI21_X1)                  0.05       1.23 r
  layer3/d_5/add_1698/U231/ZN (XNOR2_X1)                  0.06       1.28 r
  layer3/d_5/add_1698/SUM[15] (layer3_16_12_16_16_datapath_M16_N12_T16_P16_11_DW01_add_2)
                                                          0.00       1.28 r
  layer3/d_5/U10/ZN (NAND2_X1)                            0.03       1.31 f
  layer3/d_5/U8/ZN (NAND3_X1)                             0.03       1.34 r
  layer3/d_5/f_reg[15]/D (DFF_X1)                         0.01       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  layer3/d_5/f_reg[15]/CK (DFF_X1)                        0.00       1.00 r
  library setup time                                     -0.03       0.97
  data required time                                                 0.97
  --------------------------------------------------------------------------
  data required time                                                 0.97
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/zli/ese507work/proj3/gen2/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 16 nets to module layer1_8_4_2_16_datapath_M8_N4_T16_P2_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer1_8_4_2_16_datapath_M8_N4_T16_P2_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 1 nets to module layer1_8_4_2_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_11 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_10 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_9 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_8 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_7 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer2_12_8_12_16_datapath_M12_N8_T16_P12_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_15 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_14 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_13 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_12 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_11 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_10 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_9 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_8 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_7 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module layer3_16_12_16_16_datapath_M16_N12_T16_P16_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
