# Verilog Code section of the Senior Project

### Purpose of Verilog:

The entire section of Verilog is meant to test the timed impulse for our start and stop signal for confirming functionality of the TDC and communication with the microcontroller.