module top_module(
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);
    wire [31:0] b_xor;   
    wire        c16;     
    assign b_xor = b ^ {32{sub}};
    add16 u0 (
        .a   (a[15:0]),
        .b   (b_xor[15:0]),
        .cin (sub),          
        .sum (sum[15:0]),
        .cout(c16)
    );
    add16 u1 (
        .a   (a[31:16]),
        .b   (b_xor[31:16]),
        .cin (c16),
        .sum (sum[31:16]),
        .cout()              
    );
endmodule
