

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
574549d0b2d6c8e3f7a870d3a23040c9  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/BFS
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/BFS > _cuobjdump_complete_output_GDt8jQ"
Parsing file _cuobjdump_complete_output_GDt8jQ
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403820, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
RUNNING cuobjdump_to_ptxplus ...
Parsing .elf file _cuobjdump_3.elf
()

Finished parsing .elf file _cuobjdump_3.elf
Parsing .ptx file _cuobjdump_3.ptx
Finished parsing .ptx file _cuobjdump_3.ptx
Parsing .sass file _cuobjdump_3.sass
Finished parsing .sass file _cuobjdump_3.sass
DONE. 
GPGPU-Sim PTX: calling cuobjdump_to_ptxplus
commandline: $GPGPUSIM_ROOT/build/$GPGPUSIM_CONFIG/cuobjdump_to_ptxplus/cuobjdump_to_ptxplus _cuobjdump_3.ptx _cuobjdump_3.sass _cuobjdump_3.elf _ptxplus_UQYWIS
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z6KernelP4NodePiPbS2_S1_S2_i" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0e0 (_1.ptx:60) @$p0.ne bra l0x00000168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168 (_1.ptx:77) l0x00000168: nop;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x188 (_1.ptx:81) @$p0.ne bra l0x000000b8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:82) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_41Ds8U"
Running: cat _ptx_41Ds8U | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_j10YxX
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_j10YxX --output-file  /dev/null 2> _ptx_41Ds8Uinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_41Ds8U _ptx2_j10YxX _ptx_41Ds8Uinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (683,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(684,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (685,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(686,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (689,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(690,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (707,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (707,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(708,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(708,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (715,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(716,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (716,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(717,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (720,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(721,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (724,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(725,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (725,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(726,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (735,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(736,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (737,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(738,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (739,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(740,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (742,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(743,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (744,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(745,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (751,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(752,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (758,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(759,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (760,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(761,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (764,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (764,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(765,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(766,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (767,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(768,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (769,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(770,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (771,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(772,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (779,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(780,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (782,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(783,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (784,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(785,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (789,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(790,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (790,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (790,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(791,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(791,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (792,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(793,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (797,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(798,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (799,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(800,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (802,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(803,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(803,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(803,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (803,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(804,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (804,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(805,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (805,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (805,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(806,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(807,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(808,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (808,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(809,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (811,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(812,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (812,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(813,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (813,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(814,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (814,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(815,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (817,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(818,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (818,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(819,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (820,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (820,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (820,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (820,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(821,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(821,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(821,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (821,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(822,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(822,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (826,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(827,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(829,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (831,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(832,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (833,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(834,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (835,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (835,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(836,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(837,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (839,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(840,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (840,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(841,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (841,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(842,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (850,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(851,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (853,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(854,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (854,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (854,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(855,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(856,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (862,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (862,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(863,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(864,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (869,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(870,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (870,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(871,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (882,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (882,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(883,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(883,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (886,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(887,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (887,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (887,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(888,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(889,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (889,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(890,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (895,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(896,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (896,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(897,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (897,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(898,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (902,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (902,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (902,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (902,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(903,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(903,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(904,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(905,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (923,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(924,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1028,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1029,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1047,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1048,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1053,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1054,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1057,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1058,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1059,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1060,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1068,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1069,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1078,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1079,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1080,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1081,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1089,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1090,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1091,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1092,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1093,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1094,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1098,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1099,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1108,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1109,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1113,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1114,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1114,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1115,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1118,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1119,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1125,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1126,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1128,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1129,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1139,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1140,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1143,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1144,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1155,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1156,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1156,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1157,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1158,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1159,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1160,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1161,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1161,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1162,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1162,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1163,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1174,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1175,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1175,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1175,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1175,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1176,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1176,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1176,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1176,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1177,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1178,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1179,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1180,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1181,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1182,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1183,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1185,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1186,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1186,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1187,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1187,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1187,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1187,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1187,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1187,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1188,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1188,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1188,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1188,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1197,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1198,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1201,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1202,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1208,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1208,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1209,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1209,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1211,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1211,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1212,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1212,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1212,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1213,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1213,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1214,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1217,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1217,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1218,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1218,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1226,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1226,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1227,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1227,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1228,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1229,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1231,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1232,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1233,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1234,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1234,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1235,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1235,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1236,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1236,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1237,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1240,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1241,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1245,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1246,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1258,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1259,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1262,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1263,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1264,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1265,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1265,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1266,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1278,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1278,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1278,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1279,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1279,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1279,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1280,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1280,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1281,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1282,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1296,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1297,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1297,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1298,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1299,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1302,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1303,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1306,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1307,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1308,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1311,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1316,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1317,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1320,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1321,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1325,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1326,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1335,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1336,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1359,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1381,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1382,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1383,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1384,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1400,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1401,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1405,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1405,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1406,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1406,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1416,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1428,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1432,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1435,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1437,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1447,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1447,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1451,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1458,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1459,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1461,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1473,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1476,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1476,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1489,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1492,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1496,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1506,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1510,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1516,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1520,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1521,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1526,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1529,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1530,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1531,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1533,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1535,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1541,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1543,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1544,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1548,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1553,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1553,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1554,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1557,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1559,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1561,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1562,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1563,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1565,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1565,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1567,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1571,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1573,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1581,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1586,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1587,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1589,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1591,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1593,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1600,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1604,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1604,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1606,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1608,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1610,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1612,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1620,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1625,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1628,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1628,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1637,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1643,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1647,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1655,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1656,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1656,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1660,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1666,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1666,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1675,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1677,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1683,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1685,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1688,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1690,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1701,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1714,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1714,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1735,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1735,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1742,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5416,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5417
gpu_sim_insn = 458974
gpu_ipc =      84.7284
gpu_tot_sim_cycle = 5417
gpu_tot_sim_insn = 458974
gpu_tot_ipc =      84.7284
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 111
gpu_stall_icnt2sh    = 854
gpu_total_sim_rate=458974

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8764
	L1I_total_cache_misses = 451
	L1I_total_cache_miss_rate = 0.0515
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3822
L1D_cache:
	L1D_cache_core[0]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 114, Reservation_fails = 0
	L1D_cache_core[1]: Access = 204, Miss = 70, Miss_rate = 0.343, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[2]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 114, Reservation_fails = 0
	L1D_cache_core[3]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 114, Reservation_fails = 0
	L1D_cache_core[4]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[13]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1537
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 451
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3822
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 32, 32, 32, 32, 32, 32, 32, 32, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 531744
gpgpu_n_tot_w_icount = 16617
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 8
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:712	W0_Idle:13343	W0_Scoreboard:23824	W1:233	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16384
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 136 {8:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 2312 {136:17,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f108ff9f3b0 :  mf: uid= 14712, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5414), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7065 n_nop=6876 n_act=7 n_pre=1 n_req=91 n_rd=180 n_write=1 bw_util=0.05124
n_activity=875 dram_eff=0.4137
bk0: 6a 7015i bk1: 0a 7062i bk2: 2a 7041i bk3: 0a 7062i bk4: 0a 7064i bk5: 0a 7066i bk6: 0a 7066i bk7: 0a 7066i bk8: 0a 7067i bk9: 0a 7067i bk10: 40a 6944i bk11: 44a 6826i bk12: 44a 6958i bk13: 44a 6921i bk14: 0a 7063i bk15: 0a 7063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.138712
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7065 n_nop=6873 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.05265
n_activity=878 dram_eff=0.4237
bk0: 4a 7041i bk1: 0a 7061i bk2: 0a 7062i bk3: 0a 7063i bk4: 0a 7064i bk5: 0a 7064i bk6: 0a 7064i bk7: 0a 7066i bk8: 0a 7067i bk9: 0a 7069i bk10: 40a 6939i bk11: 44a 6823i bk12: 48a 6929i bk13: 44a 6904i bk14: 0a 7064i bk15: 6a 7039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0839349
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7065 n_nop=6879 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.05067
n_activity=871 dram_eff=0.411
bk0: 0a 7064i bk1: 0a 7065i bk2: 0a 7065i bk3: 2a 7042i bk4: 0a 7064i bk5: 2a 7047i bk6: 0a 7065i bk7: 0a 7066i bk8: 0a 7068i bk9: 2a 7046i bk10: 40a 6944i bk11: 44a 6863i bk12: 44a 6943i bk13: 42a 6948i bk14: 0a 7062i bk15: 0a 7063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.149045
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7065 n_nop=6885 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04926
n_activity=820 dram_eff=0.4244
bk0: 0a 7064i bk1: 0a 7065i bk2: 0a 7066i bk3: 2a 7043i bk4: 0a 7065i bk5: 2a 7042i bk6: 0a 7063i bk7: 0a 7064i bk8: 0a 7067i bk9: 0a 7068i bk10: 40a 6945i bk11: 44a 6849i bk12: 44a 6950i bk13: 40a 6940i bk14: 0a 7062i bk15: 0a 7063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.130078
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7065 n_nop=6862 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.05379
n_activity=1016 dram_eff=0.374
bk0: 0a 7064i bk1: 2a 7043i bk2: 0a 7064i bk3: 0a 7064i bk4: 0a 7064i bk5: 2a 7043i bk6: 0a 7065i bk7: 0a 7066i bk8: 0a 7069i bk9: 0a 7070i bk10: 48a 6868i bk11: 46a 6823i bk12: 44a 6922i bk13: 40a 6885i bk14: 4a 7041i bk15: 0a 7062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.172399
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7065 n_nop=6886 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04926
n_activity=773 dram_eff=0.4502
bk0: 0a 7061i bk1: 0a 7063i bk2: 0a 7063i bk3: 0a 7063i bk4: 0a 7063i bk5: 0a 7066i bk6: 0a 7066i bk7: 0a 7067i bk8: 0a 7067i bk9: 0a 7069i bk10: 44a 6936i bk11: 44a 6859i bk12: 44a 6954i bk13: 40a 6926i bk14: 2a 7046i bk15: 0a 7061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0833687

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 47, Miss = 46, Miss_rate = 0.979, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 566
L2_total_cache_misses = 537
L2_total_cache_miss_rate = 0.9488
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 116
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=2726
icnt_total_pkts_simt_to_mem=592
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.833
	minimum = 6
	maximum = 88
Network latency average = 10.7641
	minimum = 6
	maximum = 69
Slowest packet = 263
Flit latency average = 9.82068
	minimum = 6
	maximum = 65
Slowest flit = 584
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00803738
	minimum = 0.00683035 (at node 5)
	maximum = 0.0138453 (at node 1)
Accepted packet rate average = 0.00803738
	minimum = 0.00683035 (at node 5)
	maximum = 0.0138453 (at node 1)
Injected flit rate average = 0.0235583
	minimum = 0.00683035 (at node 5)
	maximum = 0.054089 (at node 14)
Accepted flit rate average= 0.0235583
	minimum = 0.00775337 (at node 18)
	maximum = 0.0500277 (at node 1)
Injected packet length average = 2.9311
Accepted packet length average = 2.9311
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.833 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Network latency average = 10.7641 (1 samples)
	minimum = 6 (1 samples)
	maximum = 69 (1 samples)
Flit latency average = 9.82068 (1 samples)
	minimum = 6 (1 samples)
	maximum = 65 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00803738 (1 samples)
	minimum = 0.00683035 (1 samples)
	maximum = 0.0138453 (1 samples)
Accepted packet rate average = 0.00803738 (1 samples)
	minimum = 0.00683035 (1 samples)
	maximum = 0.0138453 (1 samples)
Injected flit rate average = 0.0235583 (1 samples)
	minimum = 0.00683035 (1 samples)
	maximum = 0.054089 (1 samples)
Accepted flit rate average = 0.0235583 (1 samples)
	minimum = 0.00775337 (1 samples)
	maximum = 0.0500277 (1 samples)
Injected packet size average = 2.9311 (1 samples)
Accepted packet size average = 2.9311 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 458974 (inst/sec)
gpgpu_simulation_rate = 5417 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5417)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5417)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5417)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5417)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5417)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5417)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (285,5417), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(286,5417)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (287,5417), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(288,5417)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (288,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (288,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (288,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (288,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (288,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (288,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (288,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (288,5417), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(289,5417)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(289,5417)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(289,5417)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(289,5417)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(289,5417)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(289,5417)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(289,5417)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(289,5417)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (299,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (299,5417), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(300,5417)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(300,5417)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (300,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (300,5417), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(301,5417)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(301,5417)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (303,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (303,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (303,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (303,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (303,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (303,5417), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(304,5417)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(304,5417)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(304,5417)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(304,5417)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(304,5417)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(304,5417)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (306,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (306,5417), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(307,5417)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(307,5417)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (309,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (309,5417), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(310,5417)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(310,5417)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (315,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (315,5417), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(316,5417)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(316,5417)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (323,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (323,5417), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(324,5417)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(324,5417)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (324,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (324,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (324,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (324,5417), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(325,5417)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(325,5417)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(325,5417)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(325,5417)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (334,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (334,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (334,5417), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(335,5417)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(335,5417)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(335,5417)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (335,5417), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(336,5417)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (336,5417), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(337,5417)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (340,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (340,5417), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(341,5417)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(341,5417)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (342,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (342,5417), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(343,5417)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(343,5417)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (344,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (344,5417), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(345,5417)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(345,5417)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (345,5417), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(346,5417)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (346,5417), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(347,5417)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (351,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (351,5417), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(352,5417)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(352,5417)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (362,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (362,5417), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(363,5417)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (363,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (363,5417), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(364,5417)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(364,5417)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(364,5417)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (366,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (366,5417), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(367,5417)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(367,5417)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (372,5417), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(373,5417)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (379,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (379,5417), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(380,5417)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(380,5417)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (380,5417), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(381,5417)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (382,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (382,5417), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(383,5417)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(383,5417)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (383,5417), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(384,5417)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (388,5417), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(389,5417)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (392,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (392,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (392,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (392,5417), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(393,5417)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(393,5417)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(394,5417)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(394,5417)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (395,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (395,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (395,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (395,5417), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(396,5417)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(396,5417)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(396,5417)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(397,5417)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (401,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (401,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (401,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (401,5417), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(402,5417)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(402,5417)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(403,5417)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(403,5417)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (406,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (406,5417), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(407,5417)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(407,5417)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (418,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (418,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (418,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (418,5417), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(419,5417)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(419,5417)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(419,5417)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(419,5417)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (435,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (435,5417), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(436,5417)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(436,5417)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (470,5417), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(471,5417)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (471,5417), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(472,5417)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (484,5417), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(485,5417)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (491,5417), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(492,5417)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (506,5417), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(507,5417)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (512,5417), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(513,5417)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (513,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (513,5417), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(514,5417)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(514,5417)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (519,5417), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(520,5417)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (522,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (522,5417), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(523,5417)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(523,5417)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (524,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (524,5417), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(525,5417)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(525,5417)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (528,5417), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(529,5417)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (543,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (543,5417), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(544,5417)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(544,5417)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (545,5417), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(546,5417)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (548,5417), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(549,5417)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (549,5417), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(550,5417)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (552,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (552,5417), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(553,5417)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(553,5417)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (553,5417), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(554,5417)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (554,5417), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(555,5417)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (566,5417), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(567,5417)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (574,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (574,5417), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(575,5417)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(575,5417)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (576,5417), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(577,5417)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (585,5417), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(586,5417)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (587,5417), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(588,5417)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (589,5417), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(590,5417)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (591,5417), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(592,5417)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (592,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (592,5417), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(593,5417)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(593,5417)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (593,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (593,5417), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(594,5417)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(594,5417)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (594,5417), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(595,5417)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (598,5417), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(599,5417)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (602,5417), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(603,5417)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (603,5417), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(604,5417)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (604,5417), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(605,5417)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (606,5417), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(607,5417)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (608,5417), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(609,5417)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (611,5417), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(612,5417)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (621,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (621,5417), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(622,5417)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(622,5417)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (622,5417), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(623,5417)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (623,5417), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(624,5417)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (626,5417), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(627,5417)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (627,5417), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(628,5417)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (628,5417), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(629,5417)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (629,5417), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(630,5417)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (634,5417), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(635,5417)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (636,5417), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(637,5417)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (643,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (643,5417), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(644,5417)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(644,5417)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (647,5417), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(648,5417)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (648,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (648,5417), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(649,5417)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(649,5417)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (652,5417), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(653,5417)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (660,5417), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(661,5417)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (664,5417), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(665,5417)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (672,5417), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(673,5417)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (674,5417), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(675,5417)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (676,5417), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(677,5417)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (678,5417), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(679,5417)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (682,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (682,5417), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(683,5417)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(683,5417)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (684,5417), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(685,5417)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (685,5417), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(686,5417)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (687,5417), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(688,5417)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (690,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (690,5417), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(691,5417)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(691,5417)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (692,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (692,5417), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(693,5417)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(693,5417)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (693,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (693,5417), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(694,5417)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(694,5417)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (697,5417), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(698,5417)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (698,5417), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(699,5417)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (700,5417), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(701,5417)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (701,5417), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(702,5417)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (713,5417), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(714,5417)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (719,5417), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(720,5417)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (732,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (732,5417), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(733,5417)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(733,5417)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (733,5417), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(734,5417)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (738,5417), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(739,5417)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (742,5417), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(743,5417)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (745,5417), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(746,5417)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (749,5417), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(750,5417)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (750,5417), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(751,5417)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (755,5417), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(756,5417)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (762,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (766,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (767,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (770,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (771,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (773,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (776,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (779,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (780,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (781,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (782,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (783,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (785,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (785,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (789,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (799,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (806,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (809,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (809,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (813,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (817,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (818,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (818,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (820,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (823,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (827,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (828,5417), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (831,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (843,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (844,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (844,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (845,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (849,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (852,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (854,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (856,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (857,5417), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (861,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (864,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (868,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (870,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (871,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (872,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (874,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (875,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (881,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (881,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (881,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (887,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (896,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (899,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (900,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (901,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (907,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (912,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (913,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (915,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (917,5417), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (918,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (923,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (924,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (929,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (929,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (936,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (937,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (942,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (956,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (957,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (959,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (961,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (963,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (965,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (966,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (969,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (972,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (978,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2849,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3236,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4107,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4227,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4307,5417), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4499,5417), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5230,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5331,5417), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5332
gpu_sim_insn = 460200
gpu_ipc =      86.3091
gpu_tot_sim_cycle = 10749
gpu_tot_sim_insn = 919174
gpu_tot_ipc =      85.5125
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 111
gpu_stall_icnt2sh    = 1400
gpu_total_sim_rate=306391

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17770
	L1I_total_cache_misses = 467
	L1I_total_cache_miss_rate = 0.0263
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3822
L1D_cache:
	L1D_cache_core[0]: Access = 326, Miss = 88, Miss_rate = 0.270, Pending_hits = 217, Reservation_fails = 0
	L1D_cache_core[1]: Access = 402, Miss = 133, Miss_rate = 0.331, Pending_hits = 212, Reservation_fails = 0
	L1D_cache_core[2]: Access = 474, Miss = 166, Miss_rate = 0.350, Pending_hits = 207, Reservation_fails = 0
	L1D_cache_core[3]: Access = 296, Miss = 74, Miss_rate = 0.250, Pending_hits = 222, Reservation_fails = 0
	L1D_cache_core[4]: Access = 380, Miss = 117, Miss_rate = 0.308, Pending_hits = 212, Reservation_fails = 0
	L1D_cache_core[5]: Access = 296, Miss = 68, Miss_rate = 0.230, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 296, Miss = 68, Miss_rate = 0.230, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[7]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[8]: Access = 358, Miss = 104, Miss_rate = 0.291, Pending_hits = 211, Reservation_fails = 0
	L1D_cache_core[9]: Access = 296, Miss = 74, Miss_rate = 0.250, Pending_hits = 222, Reservation_fails = 0
	L1D_cache_core[10]: Access = 296, Miss = 74, Miss_rate = 0.250, Pending_hits = 222, Reservation_fails = 0
	L1D_cache_core[11]: Access = 296, Miss = 74, Miss_rate = 0.250, Pending_hits = 222, Reservation_fails = 0
	L1D_cache_core[12]: Access = 296, Miss = 70, Miss_rate = 0.236, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 296, Miss = 74, Miss_rate = 0.250, Pending_hits = 222, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1256
	L1D_total_cache_miss_rate = 0.2733
	L1D_total_cache_pending_hits = 3003
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17303
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 467
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3822
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 40, 40, 149, 40, 40, 40, 40, 40, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 48, 56, 56, 56, 56, 56, 56, 56, 56, 48, 48, 48, 48, 48, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 1104672
gpgpu_n_tot_w_icount = 34521
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1088
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 56
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1312	W0_Idle:27411	W0_Scoreboard:51982	W1:1753	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32768
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8704 {8:1088,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 232 {8:29,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 147968 {136:1088,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 3944 {136:29,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14019 n_nop=13776 n_act=17 n_pre=4 n_req=116 n_rd=212 n_write=10 bw_util=0.03167
n_activity=1411 dram_eff=0.3147
bk0: 6a 13968i bk1: 2a 13993i bk2: 4a 13978i bk3: 2a 13991i bk4: 0a 14019i bk5: 0a 14022i bk6: 0a 14025i bk7: 2a 14002i bk8: 4a 13972i bk9: 4a 13982i bk10: 42a 13861i bk11: 46a 13741i bk12: 46a 13905i bk13: 44a 13874i bk14: 6a 13993i bk15: 4a 13996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0759683
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14019 n_nop=13788 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.03053
n_activity=1294 dram_eff=0.3308
bk0: 4a 13994i bk1: 0a 14017i bk2: 0a 14018i bk3: 0a 14020i bk4: 2a 13998i bk5: 2a 13997i bk6: 0a 14019i bk7: 6a 13941i bk8: 2a 14000i bk9: 0a 14019i bk10: 42a 13856i bk11: 44a 13775i bk12: 50a 13878i bk13: 46a 13854i bk14: 2a 14001i bk15: 10a 13984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0459377
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14019 n_nop=13777 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.0311
n_activity=1464 dram_eff=0.2978
bk0: 0a 14018i bk1: 2a 13997i bk2: 2a 13995i bk3: 4a 13981i bk4: 0a 14019i bk5: 4a 13967i bk6: 0a 14019i bk7: 2a 13998i bk8: 0a 14022i bk9: 12a 13892i bk10: 40a 13894i bk11: 44a 13816i bk12: 46a 13869i bk13: 46a 13846i bk14: 2a 14000i bk15: 2a 14000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0793209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14019 n_nop=13770 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.03253
n_activity=1477 dram_eff=0.3087
bk0: 2a 14001i bk1: 2a 13995i bk2: 4a 13980i bk3: 4a 13978i bk4: 0a 14016i bk5: 2a 13996i bk6: 2a 13995i bk7: 4a 13983i bk8: 2a 14000i bk9: 2a 14007i bk10: 42a 13870i bk11: 44a 13802i bk12: 46a 13902i bk13: 44a 13837i bk14: 8a 13979i bk15: 10a 13984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0679078
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8025ac00, atomic=0 1 entries : 0x7f108fbc2a60 :  mf: uid= 26244, sid08:w40, part=4, addr=0x8025ac60, load , size=32, unknown  status = IN_PARTITION_DRAM (10746), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14019 n_nop=13758 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.0341
n_activity=1515 dram_eff=0.3155
bk0: 2a 13982i bk1: 2a 13995i bk2: 0a 14018i bk3: 0a 14018i bk4: 0a 14020i bk5: 4a 13984i bk6: 4a 13983i bk7: 0a 14020i bk8: 4a 13973i bk9: 2a 14000i bk10: 50a 13792i bk11: 48a 13759i bk12: 44a 13874i bk13: 46a 13825i bk14: 16a 13960i bk15: 6a 13992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0904487
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14019 n_nop=13770 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.03238
n_activity=1458 dram_eff=0.3114
bk0: 2a 14000i bk1: 6a 13955i bk2: 2a 13995i bk3: 2a 13999i bk4: 4a 13978i bk5: 2a 14004i bk6: 2a 13997i bk7: 2a 14005i bk8: 2a 13997i bk9: 2a 14000i bk10: 46a 13859i bk11: 44a 13810i bk12: 44a 13908i bk13: 42a 13877i bk14: 8a 13941i bk15: 8a 13987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.047721

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 54, Miss_rate = 0.450, Pending_hits = 3, Reservation_fails = 116
L2_cache_bank[1]: Access = 104, Miss = 52, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 104, Miss = 51, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 105, Miss = 54, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 86, Miss = 45, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 60, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 102, Miss = 55, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 54, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1303
L2_total_cache_misses = 646
L2_total_cache_miss_rate = 0.4958
L2_total_cache_pending_hits = 3
L2_total_cache_reservation_fails = 116
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=5771
icnt_total_pkts_simt_to_mem=1489
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.37924
	minimum = 6
	maximum = 32
Network latency average = 8.72252
	minimum = 6
	maximum = 21
Slowest packet = 1332
Flit latency average = 7.58574
	minimum = 6
	maximum = 17
Slowest flit = 3811
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0106325
	minimum = 0.0060015 (at node 5)
	maximum = 0.0256939 (at node 2)
Accepted packet rate average = 0.0106325
	minimum = 0.0060015 (at node 5)
	maximum = 0.0256939 (at node 2)
Injected flit rate average = 0.028435
	minimum = 0.0060015 (at node 5)
	maximum = 0.0555139 (at node 22)
Accepted flit rate average= 0.028435
	minimum = 0.0088147 (at node 18)
	maximum = 0.0744561 (at node 2)
Injected packet length average = 2.67436
Accepted packet length average = 2.67436
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6061 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Network latency average = 9.74333 (2 samples)
	minimum = 6 (2 samples)
	maximum = 45 (2 samples)
Flit latency average = 8.70321 (2 samples)
	minimum = 6 (2 samples)
	maximum = 41 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00933492 (2 samples)
	minimum = 0.00641592 (2 samples)
	maximum = 0.0197696 (2 samples)
Accepted packet rate average = 0.00933492 (2 samples)
	minimum = 0.00641592 (2 samples)
	maximum = 0.0197696 (2 samples)
Injected flit rate average = 0.0259967 (2 samples)
	minimum = 0.00641592 (2 samples)
	maximum = 0.0548014 (2 samples)
Accepted flit rate average = 0.0259967 (2 samples)
	minimum = 0.00828404 (2 samples)
	maximum = 0.0622419 (2 samples)
Injected packet size average = 2.78488 (2 samples)
Accepted packet size average = 2.78488 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 306391 (inst/sec)
gpgpu_simulation_rate = 3583 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,10749)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,10749)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,10749)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,10749)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,10749)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,10749)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (287,10749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(288,10749)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (288,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (288,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (288,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (288,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (288,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (288,10749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(289,10749)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(289,10749)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(289,10749)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(289,10749)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(289,10749)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(289,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (290,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(291,10749)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (297,10749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(298,10749)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (299,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (299,10749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(300,10749)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(300,10749)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (300,10749), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(301,10749)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (301,10749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(302,10749)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (303,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (303,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (303,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (303,10749), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(304,10749)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(304,10749)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(304,10749)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(304,10749)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (306,10749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(307,10749)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (312,10749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(313,10749)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (317,10749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(318,10749)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (318,10749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(319,10749)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (323,10749), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(324,10749)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (324,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (324,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (324,10749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(325,10749)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(325,10749)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(325,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (326,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(327,10749)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (327,10749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(328,10749)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (333,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (333,10749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(334,10749)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(334,10749)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (334,10749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(335,10749)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (336,10749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(337,10749)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (339,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (339,10749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(340,10749)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(340,10749)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (340,10749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(341,10749)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (343,10749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(344,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (344,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(345,10749)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (346,10749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(347,10749)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (348,10749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(349,10749)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (363,10749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(364,10749)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (365,10749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(366,10749)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (366,10749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(367,10749)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (368,10749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(369,10749)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (370,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (370,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (370,10749), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(371,10749)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(371,10749)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(372,10749)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (373,10749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(374,10749)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (374,10749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(375,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (375,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(376,10749)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (378,10749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(379,10749)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (379,10749), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(380,10749)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (380,10749), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(381,10749)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (383,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (383,10749), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(384,10749)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(385,10749)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (387,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (387,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,10749), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,10749)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(388,10749)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (388,10749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(389,10749)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(389,10749)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (389,10749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(390,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (392,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(393,10749)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (394,10749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(395,10749)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (398,10749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(399,10749)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (400,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (400,10749), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(401,10749)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(402,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (405,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(406,10749)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (407,10749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(408,10749)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (413,10749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(414,10749)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (415,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (415,10749), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(416,10749)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(417,10749)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (418,10749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(419,10749)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (419,10749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(420,10749)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (422,10749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(423,10749)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (423,10749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(424,10749)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (434,10749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(435,10749)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (467,10749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(468,10749)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (497,10749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(498,10749)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (506,10749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(507,10749)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (509,10749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(510,10749)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (514,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (514,10749), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(515,10749)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(515,10749)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (519,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (519,10749), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(520,10749)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(520,10749)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (523,10749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(524,10749)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (524,10749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(525,10749)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (532,10749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(533,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (534,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(535,10749)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (557,10749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(558,10749)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (560,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (560,10749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(561,10749)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(561,10749)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (566,10749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(567,10749)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (567,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (567,10749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(568,10749)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(568,10749)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (571,10749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(572,10749)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (575,10749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(576,10749)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (578,10749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(579,10749)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (580,10749), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(581,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (588,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(589,10749)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (589,10749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(590,10749)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (596,10749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(597,10749)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (598,10749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(599,10749)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (599,10749), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(600,10749)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (600,10749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(601,10749)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (604,10749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(605,10749)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (605,10749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(606,10749)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (610,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (610,10749), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(611,10749)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(611,10749)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (617,10749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(618,10749)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (618,10749), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(619,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (623,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(624,10749)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (624,10749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(625,10749)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (625,10749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(626,10749)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (626,10749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(627,10749)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (631,10749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(632,10749)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (632,10749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(633,10749)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (633,10749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(634,10749)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (636,10749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(637,10749)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (641,10749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(642,10749)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (645,10749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(646,10749)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (649,10749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(650,10749)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (650,10749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(651,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (655,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(656,10749)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (656,10749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(657,10749)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (657,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (657,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (657,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (657,10749), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(658,10749)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(658,10749)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(658,10749)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(659,10749)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (660,10749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(661,10749)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (661,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (661,10749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(662,10749)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(662,10749)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (665,10749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(666,10749)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (667,10749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(668,10749)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (669,10749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(670,10749)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (673,10749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(674,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (674,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(675,10749)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (682,10749), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(683,10749)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (686,10749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(687,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (691,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(692,10749)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (727,10749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(728,10749)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (731,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (731,10749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(732,10749)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(732,10749)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (732,10749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(733,10749)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (733,10749), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(734,10749)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (736,10749), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(737,10749)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (745,10749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(746,10749)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (752,10749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(753,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (763,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(764,10749)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (776,10749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(777,10749)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (787,10749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(788,10749)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (790,10749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(791,10749)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (791,10749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(792,10749)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (793,10749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(794,10749)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (797,10749), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(798,10749)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (800,10749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(801,10749)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (801,10749), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(802,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (804,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(805,10749)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (812,10749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(813,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (814,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(815,10749)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (817,10749), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(818,10749)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (820,10749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(821,10749)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (826,10749), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(827,10749)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (827,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (827,10749), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(828,10749)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(828,10749)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (838,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (838,10749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(839,10749)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(839,10749)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (839,10749), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(840,10749)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (854,10749), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(855,10749)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (861,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (861,10749), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(862,10749)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(862,10749)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (865,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (865,10749), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(866,10749)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(866,10749)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (866,10749), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(867,10749)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (868,10749), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(869,10749)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (873,10749), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(874,10749)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (879,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (880,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (884,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (887,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (887,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (897,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (897,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (897,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (898,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (903,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (903,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (903,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (905,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (909,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (915,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (917,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (932,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (936,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (943,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (952,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (953,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (956,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (963,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (985,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1001,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1010,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1012,10749), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1015,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1016,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1034,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1035,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1035,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1039,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1040,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1057,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1058,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1074,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1075,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1091,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1091,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1099,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2401,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2638,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2730,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2748,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2750,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2901,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2967,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3137,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3265,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3329,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3358,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3525,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3585,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3614,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3625,10749), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3648,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3745,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3837,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3861,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3989,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4187,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4296,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4300,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4305,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4310,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4340,10749), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4387,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4491,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4512,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4705,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4840,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4975,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5224,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5361,10749), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5402,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5414,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5493,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5511,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5595,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5628,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5809,10749), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6399,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6419,10749), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6420
gpu_sim_insn = 467700
gpu_ipc =      72.8505
gpu_tot_sim_cycle = 17169
gpu_tot_sim_insn = 1386874
gpu_tot_ipc =      80.7778
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 111
gpu_stall_icnt2sh    = 2061
gpu_total_sim_rate=346718

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30837
	L1I_total_cache_misses = 519
	L1I_total_cache_miss_rate = 0.0168
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3822
L1D_cache:
	L1D_cache_core[0]: Access = 640, Miss = 209, Miss_rate = 0.327, Pending_hits = 322, Reservation_fails = 0
	L1D_cache_core[1]: Access = 754, Miss = 276, Miss_rate = 0.366, Pending_hits = 309, Reservation_fails = 0
	L1D_cache_core[2]: Access = 820, Miss = 302, Miss_rate = 0.368, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[3]: Access = 790, Miss = 298, Miss_rate = 0.377, Pending_hits = 328, Reservation_fails = 0
	L1D_cache_core[4]: Access = 704, Miss = 243, Miss_rate = 0.345, Pending_hits = 311, Reservation_fails = 0
	L1D_cache_core[5]: Access = 594, Miss = 188, Miss_rate = 0.316, Pending_hits = 297, Reservation_fails = 0
	L1D_cache_core[6]: Access = 710, Miss = 244, Miss_rate = 0.344, Pending_hits = 317, Reservation_fails = 0
	L1D_cache_core[7]: Access = 540, Miss = 160, Miss_rate = 0.296, Pending_hits = 332, Reservation_fails = 0
	L1D_cache_core[8]: Access = 702, Miss = 237, Miss_rate = 0.338, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[9]: Access = 640, Miss = 213, Miss_rate = 0.333, Pending_hits = 310, Reservation_fails = 0
	L1D_cache_core[10]: Access = 724, Miss = 270, Miss_rate = 0.373, Pending_hits = 313, Reservation_fails = 0
	L1D_cache_core[11]: Access = 644, Miss = 201, Miss_rate = 0.312, Pending_hits = 344, Reservation_fails = 0
	L1D_cache_core[12]: Access = 456, Miss = 110, Miss_rate = 0.241, Pending_hits = 330, Reservation_fails = 0
	L1D_cache_core[13]: Access = 578, Miss = 176, Miss_rate = 0.304, Pending_hits = 345, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3127
	L1D_total_cache_miss_rate = 0.3364
	L1D_total_cache_pending_hits = 4494
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2050
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30318
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 519
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3822
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
96, 96, 96, 96, 96, 96, 96, 96, 56, 56, 165, 219, 56, 56, 56, 56, 80, 80, 80, 80, 80, 80, 80, 80, 72, 72, 235, 72, 72, 72, 72, 72, 64, 64, 64, 64, 64, 64, 64, 335, 72, 72, 72, 72, 72, 72, 72, 72, 
gpgpu_n_tot_thrd_icount = 1922976
gpgpu_n_tot_w_icount = 60093
gpgpu_n_stall_shd_mem = 34
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2050
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 354
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1988	W0_Idle:55202	W0_Scoreboard:136173	W1:10739	W2:202	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:49152
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16400 {8:2050,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 424 {8:53,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 278800 {136:2050,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 7208 {136:53,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22392 n_nop=21870 n_act=39 n_pre=23 n_req=259 n_rd=402 n_write=58 bw_util=0.04109
n_activity=3542 dram_eff=0.2597
bk0: 16a 22232i bk1: 14a 22235i bk2: 16a 22189i bk3: 10a 22248i bk4: 12a 22244i bk5: 10a 22267i bk6: 10a 22272i bk7: 10a 22288i bk8: 14a 22251i bk9: 12a 22212i bk10: 46a 22200i bk11: 56a 21978i bk12: 54a 22259i bk13: 48a 22240i bk14: 34a 22269i bk15: 40a 22231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.066229
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22392 n_nop=21870 n_act=41 n_pre=25 n_req=255 n_rd=402 n_write=54 bw_util=0.04073
n_activity=3643 dram_eff=0.2503
bk0: 10a 22274i bk1: 6a 22338i bk2: 10a 22282i bk3: 2a 22361i bk4: 14a 22255i bk5: 10a 22316i bk6: 10a 22281i bk7: 32a 22015i bk8: 20a 22184i bk9: 14a 22254i bk10: 50a 22113i bk11: 50a 22040i bk12: 64a 22160i bk13: 56a 22151i bk14: 26a 22306i bk15: 28a 22263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.049214
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7f108eed4e80 :  mf: uid= 44281, sid11:w09, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (17166), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22392 n_nop=21884 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.0393
n_activity=3586 dram_eff=0.2454
bk0: 8a 22309i bk1: 8a 22313i bk2: 14a 22227i bk3: 16a 22208i bk4: 4a 22341i bk5: 14a 22241i bk6: 6a 22326i bk7: 16a 22196i bk8: 12a 22291i bk9: 32a 22034i bk10: 44a 22210i bk11: 46a 22157i bk12: 56a 22168i bk13: 50a 22209i bk14: 28a 22313i bk15: 32a 22292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.060334
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22392 n_nop=21886 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03841
n_activity=3692 dram_eff=0.2329
bk0: 16a 22186i bk1: 8a 22323i bk2: 10a 22267i bk3: 10a 22275i bk4: 6a 22319i bk5: 6a 22305i bk6: 8a 22312i bk7: 12a 22262i bk8: 20a 22185i bk9: 20a 22217i bk10: 50a 22164i bk11: 50a 22088i bk12: 54a 22243i bk13: 60a 22094i bk14: 30a 22292i bk15: 24a 22334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0525188
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22392 n_nop=21828 n_act=50 n_pre=34 n_req=268 n_rd=424 n_write=56 bw_util=0.04287
n_activity=3924 dram_eff=0.2446
bk0: 14a 22267i bk1: 12a 22233i bk2: 4a 22354i bk3: 16a 22218i bk4: 18a 22193i bk5: 20a 22145i bk6: 10a 22308i bk7: 14a 22218i bk8: 12a 22254i bk9: 10a 22288i bk10: 52a 22136i bk11: 52a 22073i bk12: 58a 22095i bk13: 54a 22130i bk14: 40a 22235i bk15: 38a 22245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.06806
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22392 n_nop=21852 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.04198
n_activity=3776 dram_eff=0.2489
bk0: 12a 22294i bk1: 20a 22183i bk2: 20a 22139i bk3: 14a 22232i bk4: 16a 22202i bk5: 10a 22279i bk6: 10a 22298i bk7: 18a 22190i bk8: 14a 22268i bk9: 10a 22268i bk10: 50a 22174i bk11: 44a 22181i bk12: 52a 22240i bk13: 50a 22184i bk14: 34a 22260i bk15: 38a 22245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0426045

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265, Miss = 101, Miss_rate = 0.381, Pending_hits = 4, Reservation_fails = 116
L2_cache_bank[1]: Access = 250, Miss = 100, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 264, Miss = 102, Miss_rate = 0.386, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 243, Miss = 99, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 204, Miss = 86, Miss_rate = 0.422, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 257, Miss = 107, Miss_rate = 0.416, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 231, Miss = 97, Miss_rate = 0.420, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 224, Miss = 95, Miss_rate = 0.424, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 607, Miss = 104, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 246, Miss = 108, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 242, Miss = 104, Miss_rate = 0.430, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 237, Miss = 102, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3270
L2_total_cache_misses = 1205
L2_total_cache_miss_rate = 0.3685
L2_total_cache_pending_hits = 16
L2_total_cache_reservation_fails = 116
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=11682
icnt_total_pkts_simt_to_mem=4437
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.39426
	minimum = 6
	maximum = 50
Network latency average = 8.05236
	minimum = 6
	maximum = 33
Slowest packet = 2787
Flit latency average = 7.20962
	minimum = 6
	maximum = 29
Slowest flit = 7813
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235682
	minimum = 0.00623053 (at node 12)
	maximum = 0.0696262 (at node 22)
Accepted packet rate average = 0.0235682
	minimum = 0.00623053 (at node 12)
	maximum = 0.0696262 (at node 22)
Injected flit rate average = 0.0530733
	minimum = 0.00623053 (at node 12)
	maximum = 0.129439 (at node 22)
Accepted flit rate average= 0.0530733
	minimum = 0.026324 (at node 18)
	maximum = 0.124299 (at node 22)
Injected packet length average = 2.25191
Accepted packet length average = 2.25191
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.86884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 56.6667 (3 samples)
Network latency average = 9.17967 (3 samples)
	minimum = 6 (3 samples)
	maximum = 41 (3 samples)
Flit latency average = 8.20535 (3 samples)
	minimum = 6 (3 samples)
	maximum = 37 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0140793 (3 samples)
	minimum = 0.00635413 (3 samples)
	maximum = 0.0363885 (3 samples)
Accepted packet rate average = 0.0140793 (3 samples)
	minimum = 0.00635413 (3 samples)
	maximum = 0.0363885 (3 samples)
Injected flit rate average = 0.0350222 (3 samples)
	minimum = 0.00635413 (3 samples)
	maximum = 0.0796807 (3 samples)
Accepted flit rate average = 0.0350222 (3 samples)
	minimum = 0.0142974 (3 samples)
	maximum = 0.0829276 (3 samples)
Injected packet size average = 2.48749 (3 samples)
Accepted packet size average = 2.48749 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 346718 (inst/sec)
gpgpu_simulation_rate = 4292 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,17169)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,17169)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,17169)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,17169)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,17169)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,17169)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (288,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (288,17169), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(289,17169)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(289,17169)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (293,17169), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(294,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (299,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(300,17169)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (300,17169), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(301,17169)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (313,17169), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(314,17169)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (315,17169), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(316,17169)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (319,17169), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(320,17169)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (330,17169), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(331,17169)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (331,17169), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(332,17169)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (332,17169), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(333,17169)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (333,17169), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(334,17169)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (335,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (335,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (335,17169), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(336,17169)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(336,17169)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(336,17169)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (355,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (355,17169), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(356,17169)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(356,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (360,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (360,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(361,17169)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(361,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (364,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(365,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (365,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(366,17169)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (366,17169), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(367,17169)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (367,17169), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(368,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (378,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(379,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (380,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (380,17169), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(381,17169)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(381,17169)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (381,17169), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(382,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (382,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(383,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (400,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(401,17169)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (405,17169), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(406,17169)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (413,17169), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(414,17169)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (514,17169), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(515,17169)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (550,17169), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(551,17169)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (570,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (570,17169), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(571,17169)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(571,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (583,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(584,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (597,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(598,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (630,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(631,17169)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (633,17169), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(634,17169)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (651,17169), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(652,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (663,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(664,17169)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (736,17169), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(737,17169)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (791,17169), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(792,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (817,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(818,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (857,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(858,17169)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1004,17169), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1005,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1031,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1032,17169)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2078,17169), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2079,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2281,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2282,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2464,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2465,17169)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2511,17169), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2512,17169)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2531,17169), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2532,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2566,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2567,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2696,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2697,17169)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2737,17169), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(2738,17169)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2821,17169), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2822,17169)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2862,17169), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(2863,17169)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2865,17169), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2866,17169)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2874,17169), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2875,17169)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2937,17169), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2938,17169)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2955,17169), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2956,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2961,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2962,17169)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3022,17169), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3023,17169)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3030,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3030,17169), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3031,17169)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3031,17169)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3155,17169), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3156,17169)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3195,17169), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3196,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3205,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3206,17169)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3231,17169), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3232,17169)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3234,17169), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3235,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3277,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3278,17169)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3290,17169), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3291,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3293,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3294,17169)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3375,17169), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(3376,17169)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3378,17169), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3379,17169)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3423,17169), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3424,17169)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3473,17169), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(3474,17169)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3571,17169), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3572,17169)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3605,17169), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(3606,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3749,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3750,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3839,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3840,17169)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3963,17169), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(3964,17169)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (3994,17169), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(3995,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4041,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4042,17169)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4058,17169), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4059,17169)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4077,17169), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4078,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4119,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4120,17169)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4188,17169), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4189,17169)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4218,17169), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4219,17169)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4256,17169), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4257,17169)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4396,17169), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4397,17169)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4470,17169), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4471,17169)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4476,17169), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4477,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4522,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4523,17169)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4558,17169), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4559,17169)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4571,17169), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4572,17169)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4594,17169), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4595,17169)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4596,17169), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4597,17169)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4609,17169), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4610,17169)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4637,17169), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4638,17169)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4667,17169), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4668,17169)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4690,17169), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4691,17169)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4714,17169), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4715,17169)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4798,17169), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4799,17169)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4813,17169), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4814,17169)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4893,17169), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4894,17169)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4944,17169), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4945,17169)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5012,17169), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5013,17169)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5050,17169), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5051,17169)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5133,17169), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5134,17169)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5172,17169), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5173,17169)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5190,17169), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5191,17169)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5199,17169), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5200,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5259,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5260,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5368,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5369,17169)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5611,17169), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5612,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5645,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5646,17169)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5649,17169), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5650,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5673,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5674,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5683,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5684,17169)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5822,17169), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5823,17169)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5910,17169), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5911,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5924,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5925,17169)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6032,17169), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6033,17169)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6059,17169), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6060,17169)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6097,17169), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6098,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6594,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6595,17169)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6629,17169), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6630,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6932,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(6933,17169)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6943,17169), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6944,17169)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7040,17169), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7041,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7172,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7173,17169)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (7413,17169), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(7414,17169)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7467,17169), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7468,17169)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7900,17169), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7901,17169)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8051,17169), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(8052,17169)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8184,17169), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8185,17169)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8245,17169), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8246,17169)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8602,17169), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(8603,17169)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8620,17169), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(8621,17169)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8636,17169), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(8637,17169)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9305,17169), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9306,17169)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9785,17169), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(9786,17169)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10018,17169), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10019,17169)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10094,17169), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10095,17169)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (10401,17169), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(10402,17169)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11117,17169), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(11118,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11399,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11400,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11754,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11755,17169)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11839,17169), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11840,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12037,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12038,17169)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12363,17169), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12364,17169)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12405,17169), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(12406,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (12466,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(12467,17169)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12619,17169), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12620,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12870,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12871,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12891,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12892,17169)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13040,17169), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13041,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13394,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13395,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (13565,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(13566,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13584,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13585,17169)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13965,17169), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13966,17169)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14296,17169), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(14297,17169)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14469,17169), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14470,17169)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14533,17169), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(14534,17169)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14584,17169), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(14585,17169)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14651,17169), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14652,17169)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14847,17169), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14848,17169)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15083,17169), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15084,17169)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15420,17169), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15421,17169)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15931,17169), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(15932,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16273,17169), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(16274,17169)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16357,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (16409,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16526,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (16548,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16848,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17234,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17685,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17805,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18195,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18354,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18372,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18448,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18488,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (18489,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18583,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18667,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (19027,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19123,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19338,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19428,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (19542,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19653,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19744,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19833,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19844,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (20378,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20383,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (20495,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20529,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20906,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (21135,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21139,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21309,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21351,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21499,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21571,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21720,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22215,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22357,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22385,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (22393,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22405,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22448,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22571,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22907,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23004,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23097,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23125,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23227,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23274,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23353,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23499,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23674,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24150,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24263,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24298,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24354,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24659,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24838,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (24989,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25236,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25296,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (25476,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25487,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25820,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25967,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (26041,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26372,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26453,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26457,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (26538,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (27124,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (27152,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27254,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (27475,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (27863,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27887,17169), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28090,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28861,17169), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29013,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29310,17169), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (29990,17169), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (30148,17169), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (30193,17169), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 30194
gpu_sim_insn = 627721
gpu_ipc =      20.7896
gpu_tot_sim_cycle = 47363
gpu_tot_sim_insn = 2014595
gpu_tot_ipc =      42.5352
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9151
gpu_stall_icnt2sh    = 37348
gpu_total_sim_rate=183145

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 109380
	L1I_total_cache_misses = 537
	L1I_total_cache_miss_rate = 0.0049
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3822
L1D_cache:
	L1D_cache_core[0]: Access = 3442, Miss = 1828, Miss_rate = 0.531, Pending_hits = 531, Reservation_fails = 10872
	L1D_cache_core[1]: Access = 4492, Miss = 2528, Miss_rate = 0.563, Pending_hits = 577, Reservation_fails = 12640
	L1D_cache_core[2]: Access = 3801, Miss = 2046, Miss_rate = 0.538, Pending_hits = 532, Reservation_fails = 10949
	L1D_cache_core[3]: Access = 3773, Miss = 2032, Miss_rate = 0.539, Pending_hits = 517, Reservation_fails = 9783
	L1D_cache_core[4]: Access = 4089, Miss = 2200, Miss_rate = 0.538, Pending_hits = 548, Reservation_fails = 12399
	L1D_cache_core[5]: Access = 3940, Miss = 2202, Miss_rate = 0.559, Pending_hits = 540, Reservation_fails = 13356
	L1D_cache_core[6]: Access = 5643, Miss = 3373, Miss_rate = 0.598, Pending_hits = 693, Reservation_fails = 13373
	L1D_cache_core[7]: Access = 3894, Miss = 2069, Miss_rate = 0.531, Pending_hits = 534, Reservation_fails = 13907
	L1D_cache_core[8]: Access = 4798, Miss = 2656, Miss_rate = 0.554, Pending_hits = 652, Reservation_fails = 13592
	L1D_cache_core[9]: Access = 3589, Miss = 1976, Miss_rate = 0.551, Pending_hits = 523, Reservation_fails = 10683
	L1D_cache_core[10]: Access = 3659, Miss = 2006, Miss_rate = 0.548, Pending_hits = 551, Reservation_fails = 12706
	L1D_cache_core[11]: Access = 3772, Miss = 1853, Miss_rate = 0.491, Pending_hits = 525, Reservation_fails = 6991
	L1D_cache_core[12]: Access = 4341, Miss = 2368, Miss_rate = 0.545, Pending_hits = 586, Reservation_fails = 11938
	L1D_cache_core[13]: Access = 3551, Miss = 1838, Miss_rate = 0.518, Pending_hits = 527, Reservation_fails = 11332
	L1D_total_cache_accesses = 56784
	L1D_total_cache_misses = 30975
	L1D_total_cache_miss_rate = 0.5455
	L1D_total_cache_pending_hits = 7836
	L1D_total_cache_reservation_fails = 164521
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 105362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 59159
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 108843
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 537
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3822
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
248, 697, 410, 329, 329, 275, 221, 112, 251, 278, 279, 251, 565, 88, 495, 278, 456, 104, 278, 213, 364, 364, 104, 310, 410, 232, 585, 383, 96, 519, 96, 232, 216, 243, 243, 80, 80, 80, 324, 351, 88, 88, 278, 88, 386, 224, 305, 88, 
gpgpu_n_tot_thrd_icount = 6743968
gpgpu_n_tot_w_icount = 210749
gpgpu_n_stall_shd_mem = 171531
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13524
gpgpu_n_mem_write_global = 17977
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 295886
gpgpu_n_store_insn = 19796
gpgpu_n_shmem_insn = 5948
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 171531
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:256144	W0_Idle:80416	W0_Scoreboard:428049	W1:111129	W2:26290	W3:6422	W4:1372	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:65536
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 108192 {8:13524,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 719176 {40:17976,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1839264 {136:13524,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143816 {8:17977,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61775 n_nop=59390 n_act=235 n_pre=219 n_req=1125 n_rd=1612 n_write=319 bw_util=0.06252
n_activity=15688 dram_eff=0.2462
bk0: 84a 60883i bk1: 86a 60780i bk2: 100a 60710i bk3: 114a 60565i bk4: 114a 60634i bk5: 114a 60615i bk6: 118a 60499i bk7: 126a 60194i bk8: 114a 60726i bk9: 104a 60566i bk10: 78a 61198i bk11: 102a 60847i bk12: 92a 61337i bk13: 90a 61230i bk14: 82a 61303i bk15: 94a 61281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0840308
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61775 n_nop=59374 n_act=255 n_pre=239 n_req=1116 n_rd=1580 n_write=327 bw_util=0.06174
n_activity=16215 dram_eff=0.2352
bk0: 84a 60671i bk1: 84a 60700i bk2: 90a 60728i bk3: 98a 60512i bk4: 124a 60547i bk5: 102a 60661i bk6: 106a 60444i bk7: 128a 60156i bk8: 120a 60504i bk9: 116a 60710i bk10: 98a 61036i bk11: 98a 60772i bk12: 78a 61367i bk13: 74a 61362i bk14: 88a 61299i bk15: 92a 61222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0787374
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61775 n_nop=59332 n_act=260 n_pre=244 n_req=1135 n_rd=1608 n_write=331 bw_util=0.06278
n_activity=16105 dram_eff=0.2408
bk0: 92a 60756i bk1: 80a 60878i bk2: 106a 60518i bk3: 106a 60572i bk4: 94a 60688i bk5: 118a 60426i bk6: 102a 60447i bk7: 114a 60448i bk8: 116a 60542i bk9: 124a 60462i bk10: 90a 61012i bk11: 100a 61012i bk12: 92a 61215i bk13: 98a 61239i bk14: 90a 61380i bk15: 86a 61416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0843869
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61775 n_nop=59280 n_act=269 n_pre=253 n_req=1153 n_rd=1640 n_write=333 bw_util=0.06388
n_activity=16886 dram_eff=0.2337
bk0: 92a 60680i bk1: 90a 60596i bk2: 110a 60527i bk3: 116a 60574i bk4: 82a 60680i bk5: 112a 60527i bk6: 106a 60744i bk7: 114a 60411i bk8: 128a 60421i bk9: 150a 60166i bk10: 100a 60907i bk11: 96a 60884i bk12: 76a 61364i bk13: 94a 61124i bk14: 92a 61302i bk15: 82a 61396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.089745
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61775 n_nop=59360 n_act=245 n_pre=229 n_req=1134 n_rd=1614 n_write=327 bw_util=0.06284
n_activity=16374 dram_eff=0.2371
bk0: 90a 60745i bk1: 114a 60376i bk2: 90a 60758i bk3: 106a 60530i bk4: 112a 60700i bk5: 90a 60747i bk6: 114a 60628i bk7: 98a 60742i bk8: 130a 60411i bk9: 132a 60442i bk10: 114a 60892i bk11: 88a 61056i bk12: 92a 61201i bk13: 90a 61237i bk14: 82a 61402i bk15: 72a 61407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0834642
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=61775 n_nop=59305 n_act=271 n_pre=255 n_req=1133 n_rd=1620 n_write=324 bw_util=0.06294
n_activity=16401 dram_eff=0.2371
bk0: 94a 60711i bk1: 94a 60715i bk2: 102a 60494i bk3: 100a 60577i bk4: 96a 60569i bk5: 110a 60487i bk6: 132a 60413i bk7: 118a 60472i bk8: 126a 60633i bk9: 120a 60429i bk10: 104a 60923i bk11: 88a 61024i bk12: 78a 61372i bk13: 84a 61230i bk14: 86a 61353i bk15: 88a 61139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0839174

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2237, Miss = 391, Miss_rate = 0.175, Pending_hits = 7, Reservation_fails = 116
L2_cache_bank[1]: Access = 2237, Miss = 415, Miss_rate = 0.186, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 2275, Miss = 394, Miss_rate = 0.173, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 2168, Miss = 396, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 2202, Miss = 391, Miss_rate = 0.178, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 2286, Miss = 413, Miss_rate = 0.181, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 2171, Miss = 393, Miss_rate = 0.181, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 2212, Miss = 427, Miss_rate = 0.193, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 6990, Miss = 412, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 2260, Miss = 395, Miss_rate = 0.175, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 2280, Miss = 409, Miss_rate = 0.179, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 2239, Miss = 401, Miss_rate = 0.179, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 31557
L2_total_cache_misses = 4837
L2_total_cache_miss_rate = 0.1533
L2_total_cache_pending_hits = 57
L2_total_cache_reservation_fails = 116
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2907
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16020
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1926
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 116
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=85877
icnt_total_pkts_simt_to_mem=49537
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.7006
	minimum = 6
	maximum = 470
Network latency average = 36.0245
	minimum = 6
	maximum = 365
Slowest packet = 8725
Flit latency average = 29.112
	minimum = 6
	maximum = 364
Slowest flit = 80102
Fragmentation average = 0.0517022
	minimum = 0
	maximum = 245
Injected packet rate average = 0.0720648
	minimum = 0.054481 (at node 0)
	maximum = 0.2114 (at node 22)
Accepted packet rate average = 0.0720648
	minimum = 0.054481 (at node 0)
	maximum = 0.2114 (at node 22)
Injected flit rate average = 0.15196
	minimum = 0.0869709 (at node 0)
	maximum = 0.336193 (at node 22)
Accepted flit rate average= 0.15196
	minimum = 0.0969398 (at node 17)
	maximum = 0.391601 (at node 22)
Injected packet length average = 2.10865
Accepted packet length average = 2.10865
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0768 (4 samples)
	minimum = 6 (4 samples)
	maximum = 160 (4 samples)
Network latency average = 15.8909 (4 samples)
	minimum = 6 (4 samples)
	maximum = 122 (4 samples)
Flit latency average = 13.432 (4 samples)
	minimum = 6 (4 samples)
	maximum = 118.75 (4 samples)
Fragmentation average = 0.0129255 (4 samples)
	minimum = 0 (4 samples)
	maximum = 61.25 (4 samples)
Injected packet rate average = 0.0285757 (4 samples)
	minimum = 0.0183859 (4 samples)
	maximum = 0.0801413 (4 samples)
Accepted packet rate average = 0.0285757 (4 samples)
	minimum = 0.0183859 (4 samples)
	maximum = 0.0801413 (4 samples)
Injected flit rate average = 0.0642566 (4 samples)
	minimum = 0.0265083 (4 samples)
	maximum = 0.143809 (4 samples)
Accepted flit rate average = 0.0642566 (4 samples)
	minimum = 0.034958 (4 samples)
	maximum = 0.160096 (4 samples)
Injected packet size average = 2.24864 (4 samples)
Accepted packet size average = 2.24864 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 183145 (inst/sec)
gpgpu_simulation_rate = 4305 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,47363)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,47363)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,47363)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,47363)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,47363)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,47363)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,47363)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,47363)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,47363)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,47363)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,47363)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,47363)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,47363)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,47363)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,47363)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,47363)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,47363)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,47363)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,47363)
