<html>
<head>
<title>Welcome to Georgia Tech MARS Lab aka Microprocessor Architecture Research Soldiers</title>
<link rel="stylesheet" href="/style.css" type="text/css">
</head>
<body bgcolor=#1f4f22>
<table align=center valign=middle cellpadding=0 cellspacing=0>
	<tr height=50px>
		<td colspan=5>
		</td>
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/img/2_03.gif'></td>
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td background='/img/2_05.gif' width=30px></td>
		<td bgcolor=#ffffff>
			<table width=780px align=center valign=middle cellpadding=0 cellspacing=0>
				<tr>
					<td>
						<table width=100% cellpadding=0 cellspacing=0>
							<tr>
								<td align=left>
									<img src='/img/2_06.gif'>
								</td>
								<td align=right valign=bottom height=100%>
									<img src='/img/gt_logo.gif'>
								</td>
								<td width=10px>
								</td>
							</tr>
						</table>
					</td>
				</tr>
				<tr>
					<td align=center>
						<img src='/img/w_bg.gif' width=1px height=3px><br>
						<img src='/img/2_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=760px>
							<tr>
								<td align=left width=50%><span class=mars2_><a href='http://www.gatech.edu'>Georgia Tech</a> > <a href='http://www.coe.gatech.edu'>CoE</a> > <a href='http://www.ece.gatech.edu'>ECE</a> > <a href='/MARS/index.html'>MARS</a></span></td>
								<td align=right width=50%><span class=mars2_>[ <a href='/MARS/mars.html'>MARS</a> | <a href='/MARS/people.html'>People</a> | <a href='/MARS/research.html'>Research</a> | <a href='/MARS/publications.html'>Publications</a> | <a href='/MARS/software.html'>Software</a> | <a href='/MARS/internal/internal.html'>Internal</a> ]</span></td>
							</tr>
						</table>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=700px>
							<tr>
								<td width=100%>
									<img src='/img/w_bg.gif' width=1px height=50px><br>
									<table width=100%>
										<tr>
											<td valign=top>
												<table width=100%>
													<tr valign=top height=50px>
														<td><span class=mars2t><b>Lifeng Nai</b></span></td>
													</tr>
													<tr valign=bottom>
														<td>
<table width=100%>
<tr>
	<td width=25% valign=top>
		<span class=mars2_>Email</span>
	</td>
	<td><img src='/img/Lifeng-email.gif'></td>
</tr>
<tr>
	<td width=25% valign=top>
		<span class=mars2_>Personal webpage</span>
	</td>
	<td>
		<span class=mars2_></span>
	</td>
</tr>
<tr>
	<td width=25% valign=top>
		<span class=mars2_>Research interest</span>
	</td>
	<td>
		<span class=mars2_>Multicore Computer Architecture<br>Parallel Programming Model<br>Transactional Memory</span>
	</td>
</tr>
</table>

														</td>
													</tr>	
												</table>
											</td>
											<td align=right>
												<img src='/img/Lifeng.jpg'>
											</td>
										</tr>
									</table>
								</td>
							</tr>
							<tr>
								<td>
									<table>
<!-- start of generated html code-->
<tr><td align=center><span class=mars2t><b><br><br><br>All Refereed Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.ipdps.org/ipdps2014/' target=_blank>IPDPS</a></span></td><td align='justify'><span class=mars2_>Jen-Cheng Huang, <b>Lifeng Nai</b>, Hyesoon Kim, and Hsien-Hsin S. Lee. "TBPoint: Reducing Simulation Time for Large-Scale GPGPU Kernels." In <i>the 28th International Symposium on Parallel & Distributed Processing Symposium</i>, Phoenix, AZ, 2014.<br>[<a href='/pub/ipdps14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.computingfrontiers.org/2014/' target=_blank>CF-14</a></span></td><td align='justify'><span class=mars2_><b>Lifeng Nai</b>, Yinglong Xia, Ching-Yung Lin, Bo Hong, and Hsien-Hsin S. Lee. "Cache-Conscious Graph Collaborative Filtering on Multi-socket Multicore Systems." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, Cagliari, Italy, May, 2014.<br>[<a href='/pub/cf14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.ipdps.org/ipdps2013/2013_phd_forum.html' target=_blank>IPDPSW</a></span></td><td align='justify'><span class=mars2_><b>Lifeng Nai</b> and Hsien-Hsin S. Lee. "Reducing False Transactional Conflicts With Speculative Sub-blocking State - An Empirical Study for ASF Transactional Memory System." In <i>the 27th International Symposium on Parallel & Distributed Processing Workshops and PhD Forum</i>, Boston, MA, May, 2013.<br>[<a href='/pub/ipdpsw13.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars2t><b><br><br><br>All Refereed Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.ipdps.org/ipdps2014/' target=_blank>IPDPS</a></span></td><td align='justify'><span class=mars2_>Jen-Cheng Huang, <b>Lifeng Nai</b>, Hyesoon Kim, and Hsien-Hsin S. Lee. "TBPoint: Reducing Simulation Time for Large-Scale GPGPU Kernels." In <i>the 28th International Symposium on Parallel & Distributed Processing Symposium</i>, Phoenix, AZ, 2014.<br>[<a href='/pub/ipdps14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.computingfrontiers.org/2014/' target=_blank>CF-14</a></span></td><td align='justify'><span class=mars2_><b>Lifeng Nai</b>, Yinglong Xia, Ching-Yung Lin, Bo Hong, and Hsien-Hsin S. Lee. "Cache-Conscious Graph Collaborative Filtering on Multi-socket Multicore Systems." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, Cagliari, Italy, May, 2014.<br>[<a href='/pub/cf14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.ipdps.org/ipdps2013/2013_phd_forum.html' target=_blank>IPDPSW</a></span></td><td align='justify'><span class=mars2_><b>Lifeng Nai</b> and Hsien-Hsin S. Lee. "Reducing False Transactional Conflicts With Speculative Sub-blocking State - An Empirical Study for ASF Transactional Memory System." In <i>the 27th International Symposium on Parallel & Distributed Processing Workshops and PhD Forum</i>, Boston, MA, May, 2013.<br>[<a href='/pub/ipdpsw13.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
									</table>									
								</td>
							</tr>
							<tr>
								<td>
									<img src='/img/w_bg.gif' width=1px height=50px>
								</td>
							</tr>
						</table>
					</td>
				</tr>
				<tr>
					<td align=center>
						<img src='/img/2_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>						
						<table width=100%>
							<tr>
								<td width=10px></td>
								<td align=left valign=top>
									<span class=mars2_>
									266 Ferst Drive, KACB 2313<br>						
									Atlanta, GA 30332-0765
									</span>
								</td>
								<td align=center valign=top>
									<span class=mars2_>
									You are visitor #<img src="http://users.ece.gatech.edu/cgi-bin/Count.cgi?df=mars.dat&dd=E&frgb=ffffff&ft=0&negate=F&pad=0&srgb=ffffff&prgb=ffffff" border=0>.<br>
									</span>
								</td>
								<td align=right valign=top>
									<span class=mars2_>
									http://arch.ece.gatech.edu<br>
									404-385-6273
									</span>
								</td>
								<td width=10px></td>
							</tr>
						</table>
					</td>
				</tr>
			</table>	
		</td>
		<td background='/img/2_08.gif' width=30px></td>
		<td></td>
	</tr>
	<tr>
		<td></td>		
		<td colspan=3><img src='/img/2_10.gif'></td>		
		<td></td>				
	</tr>
	<tr height=50px>
		<td colspan=5>
		</td>	
	</tr>
</table>
</body>
</html>
