# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L xpm -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 13:29:10 on Oct 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb(fast)
# Loading work.sg_ram_test(fast)
# Loading work.clk_global(fast)
# Loading work.clk_global_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.sg_ram(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_output_reg_stage(fast)
# Loading work.ram_next(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(fast__1)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(fast__1)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_output_reg_stage(fast__1)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb.u1_sg_ram_test.u1_sg_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.u1_sg_ram_test.u1_ram_next.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add wave -position insertpoint sim:/tb/u1_sg_ram_test/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb(fast)
# Loading work.sg_ram_test(fast)
# Loading work.clk_global(fast)
# Loading work.clk_global_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.sg_ram(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_output_reg_stage(fast)
# Loading work.ram_next(fast)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(fast__1)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(fast__1)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_output_reg_stage(fast__1)
# Loading work.glbl(fast)
run -all
# Block Memory Generator module tb.u1_sg_ram_test.u1_sg_ram.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Block Memory Generator module tb.u1_sg_ram_test.u1_ram_next.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# End time: 13:32:45 on Oct 28,2025, Elapsed time: 0:03:35
# Errors: 0, Warnings: 0
