// Seed: 4259149220
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_5 = 0;
  output wire id_1;
  always @(posedge id_3 or posedge id_3) begin : LABEL_0
    cover (id_3);
  end
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wor id_3,
    output tri1 id_4,
    input tri1 id_5
    , id_7
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[-1==-1] = id_2;
  assign id_1 = id_2;
  wire id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
