$date
	Wed Mar 09 09:23:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var reg 4 ! icode [3:0] $end
$upscope $end
$scope module tb $end
$var wire 1 " Cnd $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
bx !
$end
#10
