use std::arch::x86_64::*;
use std::mem::{transmute, transmute_copy};

use crate::architectures::interface::*;
use crate::architectures::macros::*;

#[derive(Copy, Clone)]
#[repr(transparent)]
pub struct Avx2Reg(pub __m256i);
impl SimdArch for Avx2Reg {}
impl MaskArch for Avx2Reg {}

impl SimdAddImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn f64_add(self, rhs: Self) -> Self {
        self_from_op!(_mm256_add_pd, self, rhs)
    }
    #[inline(always)]
    unsafe fn f32_add(self, rhs: Self) -> Self {
        self_from_op!(_mm256_add_ps, self, rhs)
    }
    #[inline(always)]
    unsafe fn i64_add(self, rhs: Self) -> Self {
        self_from_op!(_mm256_add_epi64, self, rhs)
    }
    #[inline(always)]
    unsafe fn i32_add(self, rhs: Self) -> Self {
        self_from_op!(_mm256_add_epi32, self, rhs)
    }
    #[inline(always)]
    unsafe fn i16_add(self, rhs: Self) -> Self {
        self_from_op!(_mm256_add_epi16, self, rhs)
    }
    #[inline(always)]
    unsafe fn i8_add(self, rhs: Self) -> Self {
        self_from_op!(_mm256_add_epi8, self, rhs)
    }
}

impl SimdSubImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn f64_sub(self, rhs: Self) -> Self {
        self_from_op!(_mm256_sub_pd, self, rhs)
    }
    #[inline(always)]
    unsafe fn f32_sub(self, rhs: Self) -> Self {
        self_from_op!(_mm256_sub_ps, self, rhs)
    }
    #[inline(always)]
    unsafe fn i64_sub(self, rhs: Self) -> Self {
        self_from_op!(_mm256_sub_epi64, self, rhs)
    }
    #[inline(always)]
    unsafe fn i32_sub(self, rhs: Self) -> Self {
        self_from_op!(_mm256_sub_epi32, self, rhs)
    }
    #[inline(always)]
    unsafe fn i16_sub(self, rhs: Self) -> Self {
        self_from_op!(_mm256_sub_epi16, self, rhs)
    }
    #[inline(always)]
    unsafe fn i8_sub(self, rhs: Self) -> Self {
        self_from_op!(_mm256_sub_epi8, self, rhs)
    }
}

impl SimdMulImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn f64_mul(self, rhs: Self) -> Self {
        self_from_op!(_mm256_mul_pd, self, rhs)
    }
    #[inline(always)]
    unsafe fn f32_mul(self, rhs: Self) -> Self {
        self_from_op!(_mm256_mul_ps, self, rhs)
    }
    #[inline(always)]
    unsafe fn i32_mul(self, rhs: Self) -> Self {
        self_from_op!(_mm256_mullo_epi32, self, rhs)
    }
    #[inline(always)]
    unsafe fn i16_mul(self, rhs: Self) -> Self {
        self_from_op!(_mm256_mullo_epi16, self, rhs)
    }
}

impl SimdDivImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn f64_div(self, rhs: Self) -> Self {
        self_from_op!(_mm256_div_pd, self, rhs)
    }
    #[inline(always)]
    unsafe fn f32_div(self, rhs: Self) -> Self {
        self_from_op!(_mm256_div_ps, self, rhs)
    }
}

impl SimdBitwiseImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn and(self, rhs: Self) -> Self {
        self_from_op!(_mm256_and_si256, self, rhs)
    }
    #[inline(always)]
    unsafe fn or(self, rhs: Self) -> Self {
        self_from_op!(_mm256_or_si256, self, rhs)
    }
    #[inline(always)]
    unsafe fn xor(self, rhs: Self) -> Self {
        self_from_op!(_mm256_xor_si256, self, rhs)
    }
    #[inline(always)]
    unsafe fn not(self) -> Self {
        unsafe { Self(self.xor(Self::splat_32(!0)).0) }
    }
    #[inline(always)]
    unsafe fn and_not(self, rhs: Self) -> Self {
        self_from_op!(_mm256_andnot_si256, rhs, self)
    }
}

impl SimdShiftImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn sllv_64(self, rhs: Self) -> Self {
        self_from_op!(_mm256_sllv_epi64, self, rhs)
    }
    #[inline(always)]
    unsafe fn srlv_64(self, rhs: Self) -> Self {
        self_from_op!(_mm256_srlv_epi64, self, rhs)
    }
    #[inline(always)]
    unsafe fn srav_64(self, rhs: Self) -> Self {
        self_from_op!(_mm256_srav_epi64, self, rhs)
    }
    #[inline(always)]
    unsafe fn sllv_32(self, rhs: Self) -> Self {
        self_from_op!(_mm256_sllv_epi32, self, rhs)
    }
    #[inline(always)]
    unsafe fn srlv_32(self, rhs: Self) -> Self {
        self_from_op!(_mm256_srlv_epi32, self, rhs)
    }
    #[inline(always)]
    unsafe fn srav_32(self, rhs: Self) -> Self {
        self_from_op!(_mm256_srav_epi32, self, rhs)
    }
    #[inline(always)]
    unsafe fn sllv_16(self, rhs: Self) -> Self {
        self_from_op!(_mm256_sllv_epi16, self, rhs)
    }
    #[inline(always)]
    unsafe fn srlv_16(self, rhs: Self) -> Self {
        self_from_op!(_mm256_srlv_epi16, self, rhs)
    }
    #[inline(always)]
    unsafe fn srav_16(self, rhs: Self) -> Self {
        self_from_op!(_mm256_srav_epi16, self, rhs)
    }
}

impl SimdLoadImpl for Avx2Reg {
    type MaskType = Self;
    #[inline(always)]
    unsafe fn load_aligned<T>(ptr: *const T) -> Self {
        self_from_op!(_mm256_load_si256, ptr)
    }
    #[inline(always)]
    unsafe fn load_unaligned<T>(ptr: *const T) -> Self {
        self_from_op!(_mm256_loadu_si256, ptr)
    }
    #[inline(always)]
    unsafe fn masked_load_64<T>(ptr: *const T, mask: Self::MaskType) -> Self {
        self_from_op!(_mm256_maskload_epi64, ptr, mask)
    }
    #[inline(always)]
    unsafe fn masked_load_32<T>(ptr: *const T, mask: Self::MaskType) -> Self {
        self_from_op!(_mm256_maskload_epi32, ptr, mask)
    }
}

impl SimdStoreImpl for Avx2Reg {
    type MaskType = Self;
    #[inline(always)]
    unsafe fn store_aligned<T>(self, ptr: *mut T) {
        execute_intrinsic!(_mm256_store_si256, ptr, self);
    }
    #[inline(always)]
    unsafe fn store_unaligned<T>(self, ptr: *mut T) {
        execute_intrinsic!(_mm256_storeu_si256, ptr, self);
    }
    #[inline(always)]
    unsafe fn masked_store_64<T>(self, ptr: *mut T, mask: Self::MaskType) {
        execute_intrinsic!(_mm256_maskstore_epi64, ptr, mask, self);
    }
    #[inline(always)]
    unsafe fn masked_store_32<T>(self, ptr: *mut T, mask: Self::MaskType) {
        execute_intrinsic!(_mm256_maskstore_epi32, ptr, mask, self);
    }
}

impl SimdZeroImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn zero() -> Self {
        self_from_op!(_mm256_setzero_si256,)
    }
}

impl SimdFloatCastsImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn float_to_int_trunc(self) -> Self {
        self_from_op!(_mm256_cvttps_epi32, self)
    }
    #[inline(always)]
    unsafe fn float_to_int_round(self) -> Self {
        self_from_op!(_mm256_cvtps_epi32, self)
    }
}

impl SimdIntCastsImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn int_to_float(self) -> Self {
        self_from_op!(_mm256_cvtepi32_ps, self)
    }
}

impl SimdPermuteImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn permute_32(self, rhs: Self) -> Self {
        self_from_op!(_mm256_permutevar8x32_epi32, self, rhs)
    }
    #[inline(always)]
    unsafe fn permute_8(self, rhs: Self) -> Self {
        self_from_op!(_mm256_shuffle_epi8, self, rhs)
    }
}

impl SimdVariableBlendImpl for Avx2Reg {
    type VecType = Self;
    #[inline(always)]
    unsafe fn vblend_64(
        self,
        true_values: Self::VecType,
        false_values: Self::VecType,
    ) -> Self::VecType {
        self_from_op!(_mm256_blendv_pd, false_values, true_values, self)
    }
    #[inline(always)]
    unsafe fn vblend_32(
        self,
        true_values: Self::VecType,
        false_values: Self::VecType,
    ) -> Self::VecType {
        self_from_op!(_mm256_blendv_ps, false_values, true_values, self)
    }
    #[inline(always)]
    unsafe fn vblend_8(
        self,
        true_values: Self::VecType,
        false_values: Self::VecType,
    ) -> Self::VecType {
        self_from_op!(_mm256_blendv_epi8, false_values, true_values, self)
    }
}

impl SimdImmediateBlendImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn blend_64<const N: i32>(self, false_values: Self) -> Self {
        self_from_const_op!(_mm256_blend_pd, N, false_values, self)
    }
    #[inline(always)]
    unsafe fn blend_32<const N: i32>(self, false_values: Self) -> Self {
        self_from_const_op!(_mm256_blend_ps, N, false_values, self)
    }
}

impl SimdMulAddImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn mul_add_f64(self, mult: Self, add: Self) -> Self {
        self_from_op!(_mm256_fmadd_pd, self, mult, add)
    }
    #[inline(always)]
    unsafe fn mul_sub_f64(self, mult: Self, sub: Self) -> Self {
        self_from_op!(_mm256_fmsub_pd, self, mult, sub)
    }
    #[inline(always)]
    unsafe fn negated_mul_add_f64(self, mult: Self, add: Self) -> Self {
        self_from_op!(_mm256_fnmadd_pd, self, mult, add)
    }
    #[inline(always)]
    unsafe fn negated_mul_sub_f64(self, mult: Self, sub: Self) -> Self {
        self_from_op!(_mm256_fnmsub_pd, self, mult, sub)
    }
    #[inline(always)]
    unsafe fn mul_add_f32(self, mult: Self, add: Self) -> Self {
        self_from_op!(_mm256_fmadd_ps, self, mult, add)
    }
    #[inline(always)]
    unsafe fn mul_sub_f32(self, mult: Self, sub: Self) -> Self {
        self_from_op!(_mm256_fmsub_ps, self, mult, sub)
    }
    #[inline(always)]
    unsafe fn negated_mul_add_f32(self, mult: Self, add: Self) -> Self {
        self_from_op!(_mm256_fnmadd_ps, self, mult, add)
    }
    #[inline(always)]
    unsafe fn negated_mul_sub_f32(self, mult: Self, sub: Self) -> Self {
        self_from_op!(_mm256_fnmsub_ps, self, mult, sub)
    }
}

impl SimdRoundImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn round_f64(self) -> Self {
        self_from_const_op!(
            _mm256_round_pd,
            _MM_FROUND_TO_NEAREST_INT | _MM_FROUND_NO_EXC,
            self
        )
    }
    #[inline(always)]
    unsafe fn round_f32(self) -> Self {
        self_from_const_op!(
            _mm256_round_ps,
            _MM_FROUND_TO_NEAREST_INT | _MM_FROUND_NO_EXC,
            self
        )
    }
    #[inline(always)]
    unsafe fn floor_f64(self) -> Self {
        self_from_const_op!(
            _mm256_round_pd,
            _MM_FROUND_TO_NEG_INF | _MM_FROUND_NO_EXC,
            self
        )
    }
    #[inline(always)]
    unsafe fn floor_f32(self) -> Self {
        self_from_const_op!(
            _mm256_round_ps,
            _MM_FROUND_TO_NEG_INF | _MM_FROUND_NO_EXC,
            self
        )
    }
    #[inline(always)]
    unsafe fn ceil_f64(self) -> Self {
        self_from_const_op!(
            _mm256_round_pd,
            _MM_FROUND_TO_POS_INF | _MM_FROUND_NO_EXC,
            self
        )
    }
    #[inline(always)]
    unsafe fn ceil_f32(self) -> Self {
        self_from_const_op!(
            _mm256_round_ps,
            _MM_FROUND_TO_POS_INF | _MM_FROUND_NO_EXC,
            self
        )
    }
}

impl SimdPartialOrdImpl for Avx2Reg {
    type MaskType = Self;
    #[inline(always)]
    unsafe fn cmp_f64_eq(self, rhs: Self) -> Self {
        self_from_const_op!(_mm256_cmp_pd, _CMP_EQ_OQ, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_f64_lt(self, rhs: Self) -> Self {
        self_from_const_op!(_mm256_cmp_pd, _CMP_LT_OQ, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_f64_le(self, rhs: Self) -> Self {
        self_from_const_op!(_mm256_cmp_pd, _CMP_LE_OQ, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_f64_gt(self, rhs: Self) -> Self {
        self_from_const_op!(_mm256_cmp_pd, _CMP_GT_OQ, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_f64_ge(self, rhs: Self) -> Self {
        self_from_const_op!(_mm256_cmp_pd, _CMP_GE_OQ, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_f64_neq(self, rhs: Self) -> Self {
        self_from_const_op!(_mm256_cmp_pd, _CMP_NEQ_OQ, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_f32_eq(self, rhs: Self) -> Self {
        self_from_const_op!(_mm256_cmp_ps, _CMP_EQ_OQ, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_f32_lt(self, rhs: Self) -> Self {
        self_from_const_op!(_mm256_cmp_ps, _CMP_LT_OQ, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_f32_le(self, rhs: Self) -> Self {
        self_from_const_op!(_mm256_cmp_ps, _CMP_LE_OQ, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_f32_gt(self, rhs: Self) -> Self {
        self_from_const_op!(_mm256_cmp_ps, _CMP_GT_OQ, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_f32_ge(self, rhs: Self) -> Self {
        self_from_const_op!(_mm256_cmp_ps, _CMP_GE_OQ, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_f32_neq(self, rhs: Self) -> Self {
        self_from_const_op!(_mm256_cmp_ps, _CMP_NEQ_OQ, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_i64_eq(self, rhs: Self) -> Self {
        self_from_op!(_mm256_cmpeq_epi64, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_i64_gt(self, rhs: Self) -> Self {
        self_from_op!(_mm256_cmpgt_epi64, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_i32_eq(self, rhs: Self) -> Self {
        self_from_op!(_mm256_cmpeq_epi32, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_i32_gt(self, rhs: Self) -> Self {
        self_from_op!(_mm256_cmpgt_epi32, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_i16_eq(self, rhs: Self) -> Self {
        self_from_op!(_mm256_cmpeq_epi16, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_i16_gt(self, rhs: Self) -> Self {
        self_from_op!(_mm256_cmpgt_epi16, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_i8_eq(self, rhs: Self) -> Self {
        self_from_op!(_mm256_cmpeq_epi8, self, rhs)
    }
    #[inline(always)]
    unsafe fn cmp_i8_gt(self, rhs: Self) -> Self {
        self_from_op!(_mm256_cmpgt_epi8, self, rhs)
    }

    #[inline(always)]
    unsafe fn max_f64(self, rhs: Self) -> Self {
        self_from_op!(_mm256_max_pd, self, rhs)
    }
    #[inline(always)]
    unsafe fn min_f64(self, rhs: Self) -> Self {
        self_from_op!(_mm256_min_pd, self, rhs)
    }
    #[inline(always)]
    unsafe fn max_f32(self, rhs: Self) -> Self {
        self_from_op!(_mm256_max_ps, self, rhs)
    }
    #[inline(always)]
    unsafe fn min_f32(self, rhs: Self) -> Self {
        self_from_op!(_mm256_min_ps, self, rhs)
    }
    #[inline(always)]
    unsafe fn max_i32(self, rhs: Self) -> Self {
        self_from_op!(_mm256_max_epi32, self, rhs)
    }
    #[inline(always)]
    unsafe fn min_i32(self, rhs: Self) -> Self {
        self_from_op!(_mm256_min_epi32, self, rhs)
    }
    #[inline(always)]
    unsafe fn max_i16(self, rhs: Self) -> Self {
        self_from_op!(_mm256_max_epi16, self, rhs)
    }
    #[inline(always)]
    unsafe fn min_i16(self, rhs: Self) -> Self {
        self_from_op!(_mm256_min_epi16, self, rhs)
    }
    #[inline(always)]
    unsafe fn max_i8(self, rhs: Self) -> Self {
        self_from_op!(_mm256_max_epi8, self, rhs)
    }
    #[inline(always)]
    unsafe fn min_i8(self, rhs: Self) -> Self {
        self_from_op!(_mm256_min_epi8, self, rhs)
    }
    #[inline(always)]
    unsafe fn max_u32(self, rhs: Self) -> Self {
        self_from_op!(_mm256_max_epu32, self, rhs)
    }
    #[inline(always)]
    unsafe fn min_u32(self, rhs: Self) -> Self {
        self_from_op!(_mm256_min_epu32, self, rhs)
    }
    #[inline(always)]
    unsafe fn max_u16(self, rhs: Self) -> Self {
        self_from_op!(_mm256_max_epu16, self, rhs)
    }
    #[inline(always)]
    unsafe fn min_u16(self, rhs: Self) -> Self {
        self_from_op!(_mm256_min_epu16, self, rhs)
    }
    #[inline(always)]
    unsafe fn max_u8(self, rhs: Self) -> Self {
        self_from_op!(_mm256_max_epu8, self, rhs)
    }
    #[inline(always)]
    unsafe fn min_u8(self, rhs: Self) -> Self {
        self_from_op!(_mm256_min_epu8, self, rhs)
    }
}

// TODO: Make a custom trait for handling this transmutation into i*.
impl SimdSplatImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn splat_64<T>(val: T) -> Self {
        self_from_op!(_mm256_set1_epi64x, val)
    }
    #[inline(always)]
    unsafe fn splat_32<T>(val: T) -> Self {
        self_from_op!(_mm256_set1_epi32, val)
    }
    #[inline(always)]
    unsafe fn splat_16<T>(val: T) -> Self {
        self_from_op!(_mm256_set1_epi16, val)
    }
    #[inline(always)]
    unsafe fn splat_8<T>(val: T) -> Self {
        self_from_op!(_mm256_set1_epi8, val)
    }
}

impl SimdGatherImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn gather_32_from_32<T, const B: i32>(self, ptr: *const T) -> Self {
        self_from_const_op!(_mm256_i32gather_epi32, B, ptr, self)
    }
    // #[inline(always)] unsafe fn gather_64_from_32<T, const B: i32>(self, ptr: *const T) -> Self { self_from_const_op!(_mm256_i32gather_epi64, B, ptr, self) }
    // #[inline(always)] unsafe fn gather_32_from_64<T, const B: i32>(self, ptr: *const T) -> Self { self_from_const_op!(_mm256_i64gather_epi32, B, ptr, self) }
    #[inline(always)]
    unsafe fn gather_64_from_64<T, const B: i32>(self, ptr: *const T) -> Self {
        self_from_const_op!(_mm256_i64gather_epi64, B, ptr, self)
    }
}

impl SimdSqrtImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn sqrt_f64(self) -> Self {
        self_from_op!(_mm256_sqrt_pd, self)
    }
    #[inline(always)]
    unsafe fn sqrt_f32(self) -> Self {
        self_from_op!(_mm256_sqrt_ps, self)
    }
    #[inline(always)]
    unsafe fn rsqrt_f32(self) -> Self {
        self_from_op!(_mm256_rsqrt_ps, self)
    }
}

impl SimdAllBitsImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn all_zero(self) -> bool {
        execute_intrinsic!(_mm256_testz_si256, self, self) != 0
    }
}

impl SimdNegateImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn negate_f64(self) -> Self {
        unsafe { Self::splat_64(-0.0f64).xor(self) }
    }
    #[inline(always)]
    unsafe fn negate_f32(self) -> Self {
        unsafe { Self::splat_32(-0.0f64).xor(self) }
    }
}

impl SimdBlockShiftImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn block_left_byte_shift<const N: i32>(self) -> Self {
        self_from_const_op!(_mm256_bslli_epi128, N, self)
    }
    #[inline(always)]
    unsafe fn block_right_byte_shift<const N: i32>(self) -> Self {
        self_from_const_op!(_mm256_bsrli_epi128, N, self)
    }
}

impl SimdMaskBitConversion for Avx2Reg {
    #[inline(always)]
    unsafe fn to_bits_64(self) -> u64 {
        execute_intrinsic!(_mm256_movemask_pd, self) as u64
    }
    #[inline(always)]
    unsafe fn to_bits_32(self) -> u64 {
        execute_intrinsic!(_mm256_movemask_ps, self) as u64
    }
    #[inline(always)]
    unsafe fn to_bits_8(self) -> u64 {
        execute_intrinsic!(_mm256_movemask_epi8, self) as u64
    }
    #[inline(always)]
    unsafe fn from_bits_64(bitmask: u64) -> Self {
        let mask = self_from_op!(_mm256_set_epi64x, 1, 2, 4, 8);
        let bits = self_from_op!(_mm256_set1_epi64x, bitmask as i64);
        self_from_op!(_mm256_cmpgt_epi64, bits.and(mask), Self::zero())
    }
    #[inline(always)]
    unsafe fn from_bits_32(bitmask: u64) -> Self {
        let mask = self_from_op!(_mm256_set_epi32, 1, 2, 4, 8, 16, 32, 64, 128);
        let bits = self_from_op!(_mm256_set1_epi32, bitmask as u32);
        self_from_op!(_mm256_cmpgt_epi32, bits.and(mask), Self::zero())
    }
    #[inline(always)]
    unsafe fn from_bits_16(bitmask: u64) -> Self {
        #[rustfmt::skip]
        let mask = self_from_op!(_mm256_set_epi16, 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, -32768);
        let bits = self_from_op!(_mm256_set1_epi16, bitmask as i16);
        unsafe { self_from_op!(_mm256_cmpeq_epi16, bits.and(mask), Self::zero()).not() }
    }
    #[inline(always)]
    unsafe fn from_bits_8(bitmask: u64) -> Self {
        let b1 = bitmask as i8;
        let b2 = (bitmask >> 8) as i8;
        let b3 = (bitmask >> 16) as i8;
        let b4 = (bitmask >> 24) as i8;
        #[rustfmt::skip]
        let mask = self_from_op!(_mm256_set_epi8,
            1, 2, 4, 8, 16, 32, 64, -128,
            1, 2, 4, 8, 16, 32, 64, -128,
            1, 2, 4, 8, 16, 32, 64, -128,
            1, 2, 4, 8, 16, 32, 64, -128
        );
        #[rustfmt::skip]
        let bits = self_from_op!(_mm256_set_epi8,
            b1, b1, b1, b1, b1, b1, b1, b1,
            b2, b2, b2, b2, b2, b2, b2, b2,
            b3, b3, b3, b3, b3, b3, b3, b3,
            b4, b4, b4, b4, b4, b4, b4, b4
        );
        unsafe { self_from_op!(_mm256_cmpeq_epi8, bits.and(mask), Self::zero()).not() }
    }
}

impl SimdLaneShiftImpl for Avx2Reg {
    #[inline(always)]
    unsafe fn left_lane_shift_32(self, n: u32) -> Self {
        unsafe {
            match n {
                0 => self,
                #[rustfmt::skip]
                1 => Self::zero().blend_32::<1>(self).permute_32(self_from_op!(_mm256_setr_epi32, 1, 2, 3, 4, 5, 6, 7, 0)),
                #[rustfmt::skip]
                2 => Self::zero().blend_32::<1>(self).permute_32(self_from_op!(_mm256_setr_epi32, 2, 3, 4, 5, 6, 7, 0, 0)),
                #[rustfmt::skip]
                3 => Self::zero().blend_32::<1>(self).permute_32(self_from_op!(_mm256_setr_epi32, 3, 4, 5, 6, 7, 0, 0, 0)),
                #[rustfmt::skip]
                4 => Self::zero().blend_32::<1>(self).permute_32(self_from_op!(_mm256_setr_epi32, 4, 5, 6, 7, 0, 0, 0, 0)),
                #[rustfmt::skip]
                5 => Self::zero().blend_32::<1>(self).permute_32(self_from_op!(_mm256_setr_epi32, 5, 6, 7, 0, 0, 0, 0, 0)),
                #[rustfmt::skip]
                6 => Self::zero().blend_32::<1>(self).permute_32(self_from_op!(_mm256_setr_epi32, 6, 7, 0, 0, 0, 0, 0, 0)),
                #[rustfmt::skip]
                7 => Self::zero().blend_32::<1>(self).permute_32(self_from_op!(_mm256_setr_epi32, 7, 0, 0, 0, 0, 0, 0, 0)),
                _ => Self::zero(),
            }
        }
    }
    #[inline(always)]
    unsafe fn right_lane_shift_32(self, n: u32) -> Self {
        unsafe {
            match n {
                0 => self,
                1 => Self::zero()
                    .blend_32::<0x80>(self)
                    .permute_32(self_from_op!(_mm256_setr_epi32, 7, 0, 1, 2, 3, 4, 5, 6)),
                2 => Self::zero()
                    .blend_32::<0x80>(self)
                    .permute_32(self_from_op!(_mm256_setr_epi32, 7, 7, 0, 1, 2, 3, 4, 5)),
                3 => Self::zero()
                    .blend_32::<0x80>(self)
                    .permute_32(self_from_op!(_mm256_setr_epi32, 7, 7, 7, 0, 1, 2, 3, 4)),
                4 => Self::zero()
                    .blend_32::<0x80>(self)
                    .permute_32(self_from_op!(_mm256_setr_epi32, 7, 7, 7, 7, 0, 1, 2, 3)),
                5 => Self::zero()
                    .blend_32::<0x80>(self)
                    .permute_32(self_from_op!(_mm256_setr_epi32, 7, 7, 7, 7, 7, 0, 1, 2)),
                6 => Self::zero()
                    .blend_32::<0x80>(self)
                    .permute_32(self_from_op!(_mm256_setr_epi32, 7, 7, 7, 7, 7, 7, 0, 1)),
                7 => Self::zero()
                    .blend_32::<0x80>(self)
                    .permute_32(self_from_op!(_mm256_setr_epi32, 7, 7, 7, 7, 7, 7, 7, 0)),
                _ => Self::zero(),
            }
        }
    }
}
