`timescale 1ns/1ps
`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
//
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
//
// System configuration name is BitArrayPipelineModule_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module BitArrayPipelineModule_TopLevel
(
	// [BEGIN USER PORTS]
	// [END USER PORTS]
	input wire Clock,
	input wire Reset,
	input wire inReady,
	input wire [7:0] inData0,
	input wire [7:0] inData1,
	input wire [7:0] inData2,
	input wire [7:0] inData3,
	input wire [7:0] inData4,
	input wire [7:0] inData5,
	input wire [7:0] inData6,
	input wire [7:0] inData7,
	output wire outReady,
	output wire [15:0] outResult,
	output wire [10:0] outBitArray
);
	// [BEGIN USER SIGNALS]
	// [END USER SIGNALS]
	localparam HiSignal = 1'b1;
	localparam LoSignal = 1'b0;
	wire Zero = 1'b0;
	wire One = 1'b1;
	wire true = 1'b1;
	wire false = 1'b0;
	wire Inputs_inReady;
	reg Pipeline_stage0_NextState_IsS0Ready;
	reg [8: 0] Pipeline_stage0_NextState_Sum;
	reg [7: 0] Pipeline_stage0_State_DataDefault = 8'b00000000;
	reg Pipeline_stage1_NextState_IsS1Ready;
	reg [9: 0] Pipeline_stage1_NextState_Sum;
	reg [7: 0] Pipeline_stage1_State_DataDefault = 8'b00000000;
	reg Pipeline_stage2_NextState_ready;
	reg [10: 0] Pipeline_stage2_NextState_result;
	wire Pipeline_Inputs_inReady;
	wire Pipeline_State_ready;
	wire [10: 0] Pipeline_State_result;
	wire Pipeline_NextState_ready;
	wire [10: 0] Pipeline_NextState_result;
	reg Pipeline_stage0_State_IsS0Ready = 1'b0;
	wire Pipeline_stage0_State_IsS0ReadyDefault = 1'b0;
	reg [8: 0] Pipeline_stage0_State_Sum = 9'b000000000;
	wire [8: 0] Pipeline_stage0_State_SumDefault = 9'b000000000;
	reg Pipeline_stage1_State_IsS1Ready = 1'b0;
	wire Pipeline_stage1_State_IsS1ReadyDefault = 1'b0;
	reg [9: 0] Pipeline_stage1_State_Sum = 10'b0000000000;
	wire [9: 0] Pipeline_stage1_State_SumDefault = 10'b0000000000;
	reg Pipeline_stage2_State_ready = 1'b0;
	wire Pipeline_stage2_State_readyDefault = 1'b0;
	reg [10: 0] Pipeline_stage2_State_result = 11'b00000000000;
	wire [10: 0] Pipeline_stage2_State_resultDefault = 11'b00000000000;
	wire [9: 0] Pipeline_BitArrayPipelineModule_L30F27T86_Expr;
	wire signed [9: 0] Pipeline_BitArrayPipelineModule_L30F27T86_Expr_1;
	wire signed [9: 0] Pipeline_BitArrayPipelineModule_L30F27T86_Expr_2;
	wire [10: 0] Pipeline_BitArrayPipelineModule_L35F27T46_Expr;
	wire signed [10: 0] Pipeline_BitArrayPipelineModule_L35F27T46_Expr_1;
	wire signed [10: 0] Pipeline_BitArrayPipelineModule_L35F27T46_Expr_2;
	wire [11: 0] Pipeline_BitArrayPipelineModule_L41F30T49_Expr;
	wire signed [11: 0] Pipeline_BitArrayPipelineModule_L41F30T49_Expr_1;
	wire signed [11: 0] Pipeline_BitArrayPipelineModule_L41F30T49_Expr_2;
	wire [7 : 0] Inputs_inData [0 : 7];
	integer Pipeline_stage0_State_Data_Iterator;
	reg [7 : 0] Pipeline_stage0_State_Data [0 : 7];
	initial
	begin : Init_Pipeline_stage0_State_Data
		for (Pipeline_stage0_State_Data_Iterator = 0; Pipeline_stage0_State_Data_Iterator < 8; Pipeline_stage0_State_Data_Iterator = Pipeline_stage0_State_Data_Iterator + 1)
			Pipeline_stage0_State_Data[Pipeline_stage0_State_Data_Iterator] = 0;
	end
	integer Pipeline_stage0_NextState_Data_Iterator;
	reg [7 : 0] Pipeline_stage0_NextState_Data [0 : 7];
	integer Pipeline_stage1_State_Data_Iterator;
	reg [7 : 0] Pipeline_stage1_State_Data [0 : 7];
	initial
	begin : Init_Pipeline_stage1_State_Data
		for (Pipeline_stage1_State_Data_Iterator = 0; Pipeline_stage1_State_Data_Iterator < 8; Pipeline_stage1_State_Data_Iterator = Pipeline_stage1_State_Data_Iterator + 1)
			Pipeline_stage1_State_Data[Pipeline_stage1_State_Data_Iterator] = 0;
	end
	integer Pipeline_stage1_NextState_Data_Iterator;
	reg [7 : 0] Pipeline_stage1_NextState_Data [0 : 7];
	wire [7 : 0] Pipeline_Inputs_inData [0 : 7];
	always @ (posedge Clock)
	begin
		if ((Reset == 1))
		begin
			Pipeline_stage0_State_IsS0Ready <= Pipeline_stage0_State_IsS0ReadyDefault;
			Pipeline_stage0_State_Sum <= Pipeline_stage0_State_SumDefault;
			Pipeline_stage1_State_IsS1Ready <= Pipeline_stage1_State_IsS1ReadyDefault;
			Pipeline_stage1_State_Sum <= Pipeline_stage1_State_SumDefault;
			Pipeline_stage2_State_ready <= Pipeline_stage2_State_readyDefault;
			Pipeline_stage2_State_result <= Pipeline_stage2_State_resultDefault;
		end
		else
		begin
			Pipeline_stage0_State_IsS0Ready <= Pipeline_stage0_NextState_IsS0Ready;
			Pipeline_stage0_State_Sum <= Pipeline_stage0_NextState_Sum;
			Pipeline_stage1_State_IsS1Ready <= Pipeline_stage1_NextState_IsS1Ready;
			Pipeline_stage1_State_Sum <= Pipeline_stage1_NextState_Sum;
			Pipeline_stage2_State_ready <= Pipeline_stage2_NextState_ready;
			Pipeline_stage2_State_result <= Pipeline_stage2_NextState_result;
		end
	end
	always @ (posedge Clock)
	begin
		if ((Reset == 1))
		begin
			for (Pipeline_stage0_State_Data_Iterator = 0; (Pipeline_stage0_State_Data_Iterator < 8); Pipeline_stage0_State_Data_Iterator = (Pipeline_stage0_State_Data_Iterator + 1))
			begin
				Pipeline_stage0_State_Data[Pipeline_stage0_State_Data_Iterator] <= Pipeline_stage0_State_DataDefault;
			end
		end
		else
		begin
			for (Pipeline_stage0_State_Data_Iterator = 0; (Pipeline_stage0_State_Data_Iterator < 8); Pipeline_stage0_State_Data_Iterator = (Pipeline_stage0_State_Data_Iterator + 1))
			begin
				Pipeline_stage0_State_Data[Pipeline_stage0_State_Data_Iterator] <= Pipeline_stage0_NextState_Data[Pipeline_stage0_State_Data_Iterator];
			end
		end
	end
	always @ (posedge Clock)
	begin
		if ((Reset == 1))
		begin
			for (Pipeline_stage1_State_Data_Iterator = 0; (Pipeline_stage1_State_Data_Iterator < 8); Pipeline_stage1_State_Data_Iterator = (Pipeline_stage1_State_Data_Iterator + 1))
			begin
				Pipeline_stage1_State_Data[Pipeline_stage1_State_Data_Iterator] <= Pipeline_stage1_State_DataDefault;
			end
		end
		else
		begin
			for (Pipeline_stage1_State_Data_Iterator = 0; (Pipeline_stage1_State_Data_Iterator < 8); Pipeline_stage1_State_Data_Iterator = (Pipeline_stage1_State_Data_Iterator + 1))
			begin
				Pipeline_stage1_State_Data[Pipeline_stage1_State_Data_Iterator] <= Pipeline_stage1_NextState_Data[Pipeline_stage1_State_Data_Iterator];
			end
		end
	end
	assign Pipeline_BitArrayPipelineModule_L30F27T86_Expr = Pipeline_BitArrayPipelineModule_L30F27T86_Expr_1 + Pipeline_BitArrayPipelineModule_L30F27T86_Expr_2;
	assign Pipeline_BitArrayPipelineModule_L35F27T46_Expr = Pipeline_BitArrayPipelineModule_L35F27T46_Expr_1 + Pipeline_BitArrayPipelineModule_L35F27T46_Expr_2;
	assign Pipeline_BitArrayPipelineModule_L41F30T49_Expr = Pipeline_BitArrayPipelineModule_L41F30T49_Expr_1 + Pipeline_BitArrayPipelineModule_L41F30T49_Expr_2;
	always @ (*)
	begin
		Pipeline_stage0_NextState_IsS0Ready = Pipeline_stage0_State_IsS0Ready;
		Pipeline_stage0_NextState_Sum = Pipeline_stage0_State_Sum;
		Pipeline_stage0_NextState_Data[0] = Pipeline_stage0_State_Data[0];
		Pipeline_stage0_NextState_Data[1] = Pipeline_stage0_State_Data[1];
		Pipeline_stage0_NextState_Data[2] = Pipeline_stage0_State_Data[2];
		Pipeline_stage0_NextState_Data[3] = Pipeline_stage0_State_Data[3];
		Pipeline_stage0_NextState_Data[4] = Pipeline_stage0_State_Data[4];
		Pipeline_stage0_NextState_Data[5] = Pipeline_stage0_State_Data[5];
		Pipeline_stage0_NextState_Data[6] = Pipeline_stage0_State_Data[6];
		Pipeline_stage0_NextState_Data[7] = Pipeline_stage0_State_Data[7];
		Pipeline_stage1_NextState_IsS1Ready = Pipeline_stage1_State_IsS1Ready;
		Pipeline_stage1_NextState_Sum = Pipeline_stage1_State_Sum;
		Pipeline_stage1_NextState_Data[0] = Pipeline_stage1_State_Data[0];
		Pipeline_stage1_NextState_Data[1] = Pipeline_stage1_State_Data[1];
		Pipeline_stage1_NextState_Data[2] = Pipeline_stage1_State_Data[2];
		Pipeline_stage1_NextState_Data[3] = Pipeline_stage1_State_Data[3];
		Pipeline_stage1_NextState_Data[4] = Pipeline_stage1_State_Data[4];
		Pipeline_stage1_NextState_Data[5] = Pipeline_stage1_State_Data[5];
		Pipeline_stage1_NextState_Data[6] = Pipeline_stage1_State_Data[6];
		Pipeline_stage1_NextState_Data[7] = Pipeline_stage1_State_Data[7];
		Pipeline_stage2_NextState_ready = Pipeline_stage2_State_ready;
		Pipeline_stage2_NextState_result = Pipeline_stage2_State_result;
		Pipeline_stage0_NextState_IsS0Ready = Pipeline_Inputs_inReady;
		Pipeline_stage0_NextState_Sum = Pipeline_BitArrayPipelineModule_L30F27T86_Expr[8:0];
		Pipeline_stage0_NextState_Data[0] = Pipeline_Inputs_inData[0];
		Pipeline_stage0_NextState_Data[1] = Pipeline_Inputs_inData[1];
		Pipeline_stage0_NextState_Data[2] = Pipeline_Inputs_inData[2];
		Pipeline_stage0_NextState_Data[3] = Pipeline_Inputs_inData[3];
		Pipeline_stage0_NextState_Data[4] = Pipeline_Inputs_inData[4];
		Pipeline_stage0_NextState_Data[5] = Pipeline_Inputs_inData[5];
		Pipeline_stage0_NextState_Data[6] = Pipeline_Inputs_inData[6];
		Pipeline_stage0_NextState_Data[7] = Pipeline_Inputs_inData[7];
		Pipeline_stage1_NextState_IsS1Ready = Pipeline_stage0_State_IsS0Ready;
		Pipeline_stage1_NextState_Sum = Pipeline_BitArrayPipelineModule_L35F27T46_Expr[9:0];
		Pipeline_stage1_NextState_Data[0] = Pipeline_stage0_State_Data[0];
		Pipeline_stage1_NextState_Data[1] = Pipeline_stage0_State_Data[1];
		Pipeline_stage1_NextState_Data[2] = Pipeline_stage0_State_Data[2];
		Pipeline_stage1_NextState_Data[3] = Pipeline_stage0_State_Data[3];
		Pipeline_stage1_NextState_Data[4] = Pipeline_stage0_State_Data[4];
		Pipeline_stage1_NextState_Data[5] = Pipeline_stage0_State_Data[5];
		Pipeline_stage1_NextState_Data[6] = Pipeline_stage0_State_Data[6];
		Pipeline_stage1_NextState_Data[7] = Pipeline_stage0_State_Data[7];
		Pipeline_stage2_NextState_ready = Pipeline_stage1_State_IsS1Ready;
		Pipeline_stage2_NextState_result = Pipeline_BitArrayPipelineModule_L41F30T49_Expr[10:0];
	end
	assign Pipeline_BitArrayPipelineModule_L30F27T86_Expr_1 = { {2{1'b0}}, Pipeline_Inputs_inData[0] };
	assign Pipeline_BitArrayPipelineModule_L30F27T86_Expr_2 = { {2{1'b0}}, Pipeline_Inputs_inData[1] };
	assign Pipeline_BitArrayPipelineModule_L35F27T46_Expr_1 = { {2{1'b0}}, Pipeline_stage0_State_Sum };
	assign Pipeline_BitArrayPipelineModule_L35F27T46_Expr_2 = { {3{1'b0}}, Pipeline_stage0_State_Data[2] };
	assign Pipeline_BitArrayPipelineModule_L41F30T49_Expr_1 = { {2{1'b0}}, Pipeline_stage1_State_Sum };
	assign Pipeline_BitArrayPipelineModule_L41F30T49_Expr_2 = { {4{1'b0}}, Pipeline_stage1_State_Data[3] };
	assign Inputs_inReady = inReady;
	assign Inputs_inData[0] = inData0;
	assign Inputs_inData[1] = inData1;
	assign Inputs_inData[2] = inData2;
	assign Inputs_inData[3] = inData3;
	assign Inputs_inData[4] = inData4;
	assign Inputs_inData[5] = inData5;
	assign Inputs_inData[6] = inData6;
	assign Inputs_inData[7] = inData7;
	assign Pipeline_State_ready = Pipeline_stage2_State_ready;
	assign Pipeline_State_result = Pipeline_stage2_State_result;
	assign Pipeline_NextState_ready = Pipeline_stage2_NextState_ready;
	assign Pipeline_NextState_result = Pipeline_stage2_NextState_result;
	assign outReady = Pipeline_State_ready;
	assign outResult = { {5{1'b0}}, Pipeline_State_result };
	assign outBitArray = Pipeline_State_result;
	assign Pipeline_Inputs_inReady = Inputs_inReady;
	assign Pipeline_Inputs_inData[0] = Inputs_inData[0];
	assign Pipeline_Inputs_inData[1] = Inputs_inData[1];
	assign Pipeline_Inputs_inData[2] = Inputs_inData[2];
	assign Pipeline_Inputs_inData[3] = Inputs_inData[3];
	assign Pipeline_Inputs_inData[4] = Inputs_inData[4];
	assign Pipeline_Inputs_inData[5] = Inputs_inData[5];
	assign Pipeline_Inputs_inData[6] = Inputs_inData[6];
	assign Pipeline_Inputs_inData[7] = Inputs_inData[7];
	// [BEGIN USER ARCHITECTURE]
	// [END USER ARCHITECTURE]
endmodule
