Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri May 10 00:57:53 2024
| Host         : Jorbis-Zenbook running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab9_timing_summary_routed.rpt -pb lab9_timing_summary_routed.pb -rpx lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   22          
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (304)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (8)

1. checking no_clock (304)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[0]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[1]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[2]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[3]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[4]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[5]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[6]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/lineCnt_reg[8]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[0]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[4]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[5]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[6]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: screenInterface/screenInteface/pixelCnt_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: x_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: y_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (8)
----------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.430        0.000                      0                 2067        0.097        0.000                      0                 2067        4.020        0.000                       0                   273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              2.430        0.000                      0                 2067        0.097        0.000                      0                 2067        4.020        0.000                       0                   273  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg_12_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 3.545ns (47.715%)  route 3.885ns (52.285%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.607     5.128    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  screenInterface/ram_reg_12_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.000 r  screenInterface/ram_reg_12_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.065    screenInterface/ram_reg_12_2_n_1
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.490 r  screenInterface/ram_reg_13_2/DOBDO[0]
                         net (fo=1, routed)           2.360    10.850    screenInterface/screenInteface/RGB_reg[11]_5[0]
    SLICE_X48Y55         LUT6 (Prop_lut6_I1_O)        0.124    10.974 r  screenInterface/screenInteface/RGB[11]_i_3/O
                         net (fo=1, routed)           1.459    12.433    screenInterface/screenInteface/RGB[11]_i_3_n_0
    SLICE_X30Y81         LUT4 (Prop_lut4_I2_O)        0.124    12.557 r  screenInterface/screenInteface/RGB[11]_i_1/O
                         net (fo=1, routed)           0.000    12.557    screenInterface/screenInteface/p_0_out[11]
    SLICE_X30Y81         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.425    14.766    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y81         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/C
                         clock pessimism              0.180    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X30Y81         FDRE (Setup_fdre_C_D)        0.077    14.987    screenInterface/screenInteface/RGB_reg[11]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_12_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 1.180ns (17.972%)  route 5.386ns (82.028%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  status_reg[1]/Q
                         net (fo=87, routed)          0.853     6.376    screenInterface/clearY_reg[8]_0[0]
    SLICE_X41Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.500 r  screenInterface/ram_reg_0_0_i_21/O
                         net (fo=8, routed)           0.343     6.843    screenInterface/ramWrAddr[18]
    SLICE_X41Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.967 r  screenInterface/ram_reg_12_0_i_1/O
                         net (fo=4, routed)           0.623     7.589    screenInterface/ram_reg_12_0_i_1_n_0
    SLICE_X39Y83         LUT3 (Prop_lut3_I2_O)        0.150     7.739 r  screenInterface/ram_reg_12_0_i_3/O
                         net (fo=9, routed)           2.328    10.067    screenInterface/ram_reg_12_0_i_3_n_0
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.326    10.393 r  screenInterface/ram_reg_12_0_ENARDEN_cooolgate_en_gate_55/O
                         net (fo=1, routed)           1.240    11.633    screenInterface/ram_reg_12_0_ENARDEN_cooolgate_en_sig_32
    RAMB36_X0Y5          RAMB36E1                                     r  screenInterface/ram_reg_12_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.481    14.822    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  screenInterface/ram_reg_12_0/CLKARDCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    14.321    screenInterface/ram_reg_12_0
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg_12_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 3.545ns (49.626%)  route 3.598ns (50.374%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.594     5.115    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  screenInterface/ram_reg_12_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.987 r  screenInterface/ram_reg_12_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.052    screenInterface/ram_reg_12_0_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.477 r  screenInterface/ram_reg_13_0/DOBDO[0]
                         net (fo=1, routed)           2.184    10.661    screenInterface/screenInteface/RGB_reg[3]_7[0]
    SLICE_X47Y55         LUT6 (Prop_lut6_I1_O)        0.124    10.785 r  screenInterface/screenInteface/RGB[3]_i_3/O
                         net (fo=1, routed)           1.349    12.134    screenInterface/screenInteface/RGB[3]_i_3_n_0
    SLICE_X30Y82         LUT4 (Prop_lut4_I2_O)        0.124    12.258 r  screenInterface/screenInteface/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000    12.258    screenInterface/screenInteface/p_0_out[3]
    SLICE_X30Y82         FDRE                                         r  screenInterface/screenInteface/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.427    14.768    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y82         FDRE                                         r  screenInterface/screenInteface/RGB_reg[3]/C
                         clock pessimism              0.180    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X30Y82         FDRE (Setup_fdre_C_D)        0.077    14.989    screenInterface/screenInteface/RGB_reg[3]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_12_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 0.580ns (8.875%)  route 5.955ns (91.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  x_reg[6]/Q
                         net (fo=8, routed)           0.756     6.282    screenInterface/ram_reg_12_0_0[6]
    SLICE_X41Y83         LUT3 (Prop_lut3_I2_O)        0.124     6.406 r  screenInterface/ram_reg_0_0_i_3/O
                         net (fo=24, routed)          5.199    11.605    screenInterface/ramWrAddr[15]
    RAMB36_X0Y5          RAMB36E1                                     r  screenInterface/ram_reg_12_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.481    14.822    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  screenInterface/ram_reg_12_0/CLKARDCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.451    screenInterface/ram_reg_12_0
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg_6_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/RGB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 3.545ns (52.875%)  route 3.159ns (47.125%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.765     5.286    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  screenInterface/ram_reg_6_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.158 r  screenInterface/ram_reg_6_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.223    screenInterface/ram_reg_6_1_n_1
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.648 r  screenInterface/ram_reg_7_1/DOBDO[0]
                         net (fo=1, routed)           2.273    10.921    screenInterface/screenInteface/RGB_reg[7]_0[0]
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124    11.045 r  screenInterface/screenInteface/RGB[7]_i_2/O
                         net (fo=1, routed)           0.821    11.866    screenInterface/screenInteface/RGB[7]_i_2_n_0
    SLICE_X30Y84         LUT4 (Prop_lut4_I0_O)        0.124    11.990 r  screenInterface/screenInteface/RGB[7]_i_1/O
                         net (fo=1, routed)           0.000    11.990    screenInterface/screenInteface/p_0_out[7]
    SLICE_X30Y84         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.429    14.770    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)        0.077    14.998    screenInterface/screenInteface/RGB_reg[7]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_10_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 0.580ns (9.167%)  route 5.747ns (90.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  status_reg[1]/Q
                         net (fo=87, routed)          1.208     6.731    screenInterface/clearY_reg[8]_0[0]
    SLICE_X34Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.855 r  screenInterface/ram_reg_0_0_i_15/O
                         net (fo=16, routed)          4.539    11.394    screenInterface/ramWrAddr[3]
    RAMB36_X1Y6          RAMB36E1                                     r  screenInterface/ram_reg_10_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.487    14.828    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  screenInterface/ram_reg_10_0/CLKARDCLK
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.406    screenInterface/ram_reg_10_0
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_10_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 1.185ns (18.672%)  route 5.161ns (81.328%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.546     5.067    clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  status_reg[1]/Q
                         net (fo=87, routed)          0.853     6.376    screenInterface/clearY_reg[8]_0[0]
    SLICE_X41Y83         LUT3 (Prop_lut3_I1_O)        0.124     6.500 r  screenInterface/ram_reg_0_0_i_21/O
                         net (fo=8, routed)           0.346     6.846    screenInterface/ramWrAddr[18]
    SLICE_X41Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.970 r  screenInterface/ram_reg_10_0_i_1/O
                         net (fo=4, routed)           0.728     7.698    screenInterface/ram_reg_10_0_i_1_n_0
    SLICE_X41Y83         LUT3 (Prop_lut3_I2_O)        0.149     7.847 r  screenInterface/ram_reg_10_0_i_3/O
                         net (fo=9, routed)           2.652    10.499    screenInterface/ram_reg_10_0_i_3_n_0
    SLICE_X45Y33         LUT3 (Prop_lut3_I0_O)        0.332    10.831 r  screenInterface/ram_reg_10_0_ENARDEN_cooolgate_en_gate_49/O
                         net (fo=1, routed)           0.583    11.413    screenInterface/ram_reg_10_0_ENARDEN_cooolgate_en_sig_29
    RAMB36_X1Y6          RAMB36E1                                     r  screenInterface/ram_reg_10_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.487    14.828    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  screenInterface/ram_reg_10_0/CLKARDCLK
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.529    screenInterface/ram_reg_10_0
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_13_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 0.580ns (9.275%)  route 5.674ns (90.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  x_reg[6]/Q
                         net (fo=8, routed)           0.756     6.282    screenInterface/ram_reg_12_0_0[6]
    SLICE_X41Y83         LUT3 (Prop_lut3_I2_O)        0.124     6.406 r  screenInterface/ram_reg_0_0_i_3/O
                         net (fo=24, routed)          4.917    11.323    screenInterface/ramWrAddr[15]
    RAMB36_X0Y6          RAMB36E1                                     r  screenInterface/ram_reg_13_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.486    14.827    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  screenInterface/ram_reg_13_0/CLKARDCLK
                         clock pessimism              0.180    15.007    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.456    screenInterface/ram_reg_13_0
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                         -11.323    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_7_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.518ns (8.223%)  route 5.782ns (91.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.549     5.070    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X42Y86         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  screenInterface/screenInteface/pixelCnt_reg[2]_rep/Q
                         net (fo=19, routed)          5.782    11.369    screenInterface/screenInteface_n_19
    RAMB36_X0Y26         RAMB36E1                                     r  screenInterface/ram_reg_7_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.648    14.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  screenInterface/ram_reg_7_1/CLKBWRCLK
                         clock pessimism              0.187    15.175    
                         clock uncertainty           -0.035    15.140    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.574    screenInterface/ram_reg_7_1
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_10_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 0.642ns (10.479%)  route 5.485ns (89.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X38Y85         FDRE                                         r  y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  y_reg[7]/Q
                         net (fo=7, routed)           0.909     6.495    screenInterface/ram_reg_0_0_0[7]
    SLICE_X34Y83         LUT3 (Prop_lut3_I2_O)        0.124     6.619 r  screenInterface/ram_reg_0_0_i_11/O
                         net (fo=16, routed)          4.576    11.195    screenInterface/ramWrAddr[7]
    RAMB36_X1Y6          RAMB36E1                                     r  screenInterface/ram_reg_10_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.487    14.828    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  screenInterface/ram_reg_10_0/CLKARDCLK
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.406    screenInterface/ram_reg_10_0
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                  3.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/clearY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.257%)  route 0.265ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.552     1.435    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y79         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  screenInterface/screenInteface/lineCnt_reg[8]_rep__0/Q
                         net (fo=17, routed)          0.265     1.864    screenInterface/screenInteface_n_20
    SLICE_X39Y83         FDRE                                         r  screenInterface/clearY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.822     1.950    screenInterface/clk_IBUF_BUFG
    SLICE_X39Y83         FDRE                                         r  screenInterface/clearY_reg[8]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X39Y83         FDRE (Hold_fdre_C_D)         0.066     1.767    screenInterface/clearY_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_6_2/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.930%)  route 0.448ns (76.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.551     1.434    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  screenInterface/screenInteface/pixelCnt_reg[5]_rep/Q
                         net (fo=17, routed)          0.448     2.023    screenInterface/screenInteface_n_47
    RAMB36_X0Y15         RAMB36E1                                     r  screenInterface/ram_reg_6_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.861     1.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  screenInterface/ram_reg_6_2/CLKBWRCLK
                         clock pessimism             -0.249     1.740    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.923    screenInterface/ram_reg_6_2
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mouseInterface/fsmdt.shifter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.923%)  route 0.330ns (70.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.556     1.439    mouseInterface/clk_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  mouseInterface/fsmdt.shifter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  mouseInterface/fsmdt.shifter_reg[8]/Q
                         net (fo=14, routed)          0.330     1.910    p_0_in[7]
    SLICE_X37Y85         FDRE                                         r  status_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.824     1.952    clk_IBUF_BUFG
    SLICE_X37Y85         FDRE                                         r  status_reg[7]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.061     1.764    status_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.644%)  route 0.351ns (65.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.551     1.434    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X33Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  screenInterface/screenInteface/pixelCnt_reg[0]_rep/Q
                         net (fo=22, routed)          0.351     1.926    screenInterface/screenInteface/pixelCnt_reg[4]_rep__0_0[8]
    SLICE_X42Y86         LUT4 (Prop_lut4_I1_O)        0.045     1.971 r  screenInterface/screenInteface/pixelCnt[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.971    screenInterface/screenInteface/pixelCnt[3]_rep__0_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.826     1.953    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X42Y86         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/C
                         clock pessimism             -0.249     1.704    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.120     1.824    screenInterface/screenInteface/pixelCnt_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/clearY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.738%)  route 0.322ns (66.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.551     1.434    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y78         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  screenInterface/screenInteface/lineCnt_reg[4]_rep__0/Q
                         net (fo=17, routed)          0.322     1.920    screenInterface/screenInteface_n_36
    SLICE_X37Y82         FDRE                                         r  screenInterface/clearY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.821     1.949    screenInterface/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  screenInterface/clearY_reg[4]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.070     1.770    screenInterface/clearY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_8_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.802%)  route 0.506ns (78.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.551     1.434    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X33Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  screenInterface/screenInteface/pixelCnt_reg[1]_rep/Q
                         net (fo=19, routed)          0.506     2.081    screenInterface/screenInteface_n_31
    RAMB36_X1Y16         RAMB36E1                                     r  screenInterface/ram_reg_8_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.867     1.995    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  screenInterface/ram_reg_8_1/CLKBWRCLK
                         clock pessimism             -0.249     1.746    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.929    screenInterface/ram_reg_8_1
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/pixelCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.082%)  route 0.360ns (65.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.552     1.435    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X33Y79         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  screenInterface/screenInteface/pixelCnt_reg[1]_rep__0/Q
                         net (fo=23, routed)          0.360     1.936    screenInterface/screenInteface/pixelCnt_reg[1]_rep__0_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.981 r  screenInterface/screenInteface/pixelCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.981    screenInterface/screenInteface/plusOp[4]
    SLICE_X42Y85         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.826     1.953    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[4]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.121     1.825    screenInterface/screenInteface/pixelCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mouseInterface/RxDataRdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouseScanner.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.342%)  route 0.309ns (59.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    mouseInterface/clk_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  mouseInterface/RxDataRdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  mouseInterface/RxDataRdy_reg/Q
                         net (fo=4, routed)           0.309     1.913    mouseInterface/RxDataRdy
    SLICE_X37Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.958 r  mouseInterface/mouseScanner.state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.958    mouseInterface_n_2
    SLICE_X37Y87         FDRE                                         r  mouseScanner.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.825     1.953    clk_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  mouseScanner.state_reg[0]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.092     1.796    mouseScanner.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_8_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.164ns (24.717%)  route 0.500ns (75.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.553     1.436    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y80         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  screenInterface/screenInteface/lineCnt_reg[8]/Q
                         net (fo=27, routed)          0.500     2.100    screenInterface/line[8]
    RAMB36_X1Y16         RAMB36E1                                     r  screenInterface/ram_reg_8_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.867     1.995    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  screenInterface/ram_reg_8_1/CLKBWRCLK
                         clock pessimism             -0.249     1.746    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.929    screenInterface/ram_reg_8_1
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/clearY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.290%)  route 0.344ns (67.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.551     1.434    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y77         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  screenInterface/screenInteface/lineCnt_reg[2]_rep__0/Q
                         net (fo=18, routed)          0.344     1.942    screenInterface/screenInteface_n_26
    SLICE_X37Y82         FDRE                                         r  screenInterface/clearY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.821     1.949    screenInterface/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  screenInterface/clearY_reg[2]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.066     1.766    screenInterface/clearY_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y17  screenInterface/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y21  screenInterface/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y18  screenInterface/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y6   screenInterface/ram_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y16  screenInterface/ram_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y10  screenInterface/ram_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y7   screenInterface/ram_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y17  screenInterface/ram_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y11  screenInterface/ram_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y5   screenInterface/ram_reg_12_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y90  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y90  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y87  TxDataRdy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y87  TxDataRdy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y87  TxData_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y87  TxData_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83  colorRdy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83  colorRdy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y87  mouseScanner.state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y87  mouseScanner.state_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y90  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y90  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y87  TxDataRdy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y87  TxDataRdy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y87  TxData_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y87  TxData_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83  colorRdy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y83  colorRdy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y87  mouseScanner.state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y87  mouseScanner.state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.347ns  (logic 4.661ns (41.080%)  route 6.686ns (58.920%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           1.144     1.703    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_0[0]
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.827 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.642     2.469    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124     2.593 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.752     3.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I1_O)        0.148     3.493 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           4.148     7.641    RGB_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         3.706    11.347 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.347    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.256ns  (logic 4.452ns (39.550%)  route 6.804ns (60.450%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           1.144     1.703    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_0[0]
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.827 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.642     2.469    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124     2.593 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.681     3.274    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I1_O)        0.124     3.398 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.338     7.735    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.256 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.256    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.209ns  (logic 4.456ns (39.753%)  route 6.753ns (60.247%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           1.144     1.703    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_0[0]
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.827 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.642     2.469    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124     2.593 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.667     3.260    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I1_O)        0.124     3.384 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.300     7.684    RGB_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.209 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.209    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.166ns  (logic 4.683ns (41.938%)  route 6.483ns (58.062%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           1.144     1.703    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_0[0]
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.827 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.642     2.469    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124     2.593 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.752     3.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I1_O)        0.148     3.493 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.946     7.438    RGB_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.728    11.166 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.166    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.046ns  (logic 4.434ns (40.144%)  route 6.612ns (59.856%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           1.144     1.703    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_0[0]
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.827 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.642     2.469    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124     2.593 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.667     3.260    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I1_O)        0.124     3.384 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.159     7.543    RGB_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.046 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.046    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.027ns  (logic 4.426ns (40.140%)  route 6.601ns (59.860%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           1.144     1.703    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_0[0]
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.827 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.642     2.469    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124     2.593 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.667     3.260    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I1_O)        0.124     3.384 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.148     7.532    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.027 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.027    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.003ns  (logic 4.678ns (42.517%)  route 6.325ns (57.483%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           1.144     1.703    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_0[0]
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.827 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.642     2.469    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124     2.593 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.752     3.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I1_O)        0.148     3.493 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.787     7.280    RGB_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.723    11.003 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.003    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.979ns  (logic 4.460ns (40.622%)  route 6.519ns (59.378%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           1.144     1.703    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_0[0]
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.827 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.642     2.469    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124     2.593 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.681     3.274    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I1_O)        0.124     3.398 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.053     7.450    RGB_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.979 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.979    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.911ns  (logic 4.450ns (40.784%)  route 6.461ns (59.216%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           1.144     1.703    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_0[0]
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.827 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.642     2.469    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124     2.593 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.667     3.260    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I1_O)        0.124     3.384 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.008     7.392    RGB_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.911 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.911    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.867ns  (logic 4.683ns (43.092%)  route 6.184ns (56.908%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           1.144     1.703    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_0[0]
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.124     1.827 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.642     2.469    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124     2.593 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.752     3.345    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I1_O)        0.148     3.493 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.646     7.139    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.728    10.867 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.867    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cursorRender.xAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.xAddr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.200ns (52.751%)  route 0.179ns (47.249%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[0]/G
    SLICE_X29Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  cursorRender.xAddr_reg[0]/Q
                         net (fo=11, routed)          0.179     0.337    xAddr[0]
    SLICE_X29Y83         LUT1 (Prop_lut1_I0_O)        0.042     0.379 r  cursorRender.xAddr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    cursorRender.xAddr_reg[0]_i_1_n_0
    SLICE_X29Y83         LDCE                                         r  cursorRender.xAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.yAddr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.203ns (49.388%)  route 0.208ns (50.612%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           0.208     0.366    yAddr[0]
    SLICE_X28Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.411 r  cursorRender.yAddr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.411    cursorRender.yAddr_reg[0]_i_1_n_0
    SLICE_X28Y83         LDCE                                         r  cursorRender.yAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.yAddr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.200ns (37.919%)  route 0.327ns (62.081%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           0.208     0.366    yAddr[0]
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.042     0.408 r  cursorRender.yAddr_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     0.527    cursorRender.yAddr_reg[1]_i_1_n_0
    SLICE_X28Y83         LDCE                                         r  cursorRender.yAddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.xAddr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.203ns (38.365%)  route 0.326ns (61.635%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[3]/G
    SLICE_X29Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.xAddr_reg[3]/Q
                         net (fo=3, routed)           0.182     0.340    xAddr[3]
    SLICE_X29Y83         LUT4 (Prop_lut4_I3_O)        0.045     0.385 r  cursorRender.xAddr_reg[3]_i_1/O
                         net (fo=1, routed)           0.144     0.529    cursorRender.xAddr_reg[3]_i_1_n_0
    SLICE_X29Y83         LDCE                                         r  cursorRender.xAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.xAddr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.203ns (37.512%)  route 0.338ns (62.488%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[0]/G
    SLICE_X29Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.xAddr_reg[0]/Q
                         net (fo=11, routed)          0.219     0.377    xAddr[0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I0_O)        0.045     0.422 r  cursorRender.xAddr_reg[2]_i_1/O
                         net (fo=1, routed)           0.120     0.541    cursorRender.xAddr_reg[2]_i_1_n_0
    SLICE_X29Y83         LDCE                                         r  cursorRender.xAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.xAddr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.203ns (35.680%)  route 0.366ns (64.320%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[0]/G
    SLICE_X29Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.xAddr_reg[0]/Q
                         net (fo=11, routed)          0.179     0.337    xAddr[0]
    SLICE_X29Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.382 r  cursorRender.xAddr_reg[1]_i_1/O
                         net (fo=1, routed)           0.187     0.569    cursorRender.xAddr_reg[1]_i_1_n_0
    SLICE_X29Y83         LDCE                                         r  cursorRender.xAddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.yAddr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.203ns (33.781%)  route 0.398ns (66.219%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           0.197     0.355    yAddr[0]
    SLICE_X28Y83         LUT3 (Prop_lut3_I0_O)        0.045     0.400 r  cursorRender.yAddr_reg[2]_i_1/O
                         net (fo=1, routed)           0.201     0.601    cursorRender.yAddr_reg[2]_i_1_n_0
    SLICE_X28Y83         LDCE                                         r  cursorRender.yAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.yAddr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cursorRender.yAddr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.201ns (31.584%)  route 0.435ns (68.416%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         LDCE                         0.000     0.000 r  cursorRender.yAddr_reg[0]/G
    SLICE_X28Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.yAddr_reg[0]/Q
                         net (fo=9, routed)           0.197     0.355    yAddr[0]
    SLICE_X28Y83         LUT4 (Prop_lut4_I1_O)        0.043     0.398 r  cursorRender.yAddr_reg[3]_i_1/O
                         net (fo=1, routed)           0.238     0.636    cursorRender.yAddr_reg[3]_i_1_n_0
    SLICE_X28Y83         LDCE                                         r  cursorRender.yAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.933ns  (logic 1.479ns (50.430%)  route 1.454ns (49.570%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[2]/G
    SLICE_X29Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.xAddr_reg[2]/Q
                         net (fo=4, routed)           0.228     0.386    screenInterface/screenInteface/Q[2]
    SLICE_X30Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.431 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.074     0.505    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I0_O)        0.045     0.550 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.153     1.702    RGB_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.933 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.933    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursorRender.xAddr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.116ns  (logic 1.455ns (46.678%)  route 1.662ns (53.322%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         LDCE                         0.000     0.000 r  cursorRender.xAddr_reg[2]/G
    SLICE_X29Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cursorRender.xAddr_reg[2]/Q
                         net (fo=4, routed)           0.228     0.386    screenInterface/screenInteface/Q[2]
    SLICE_X30Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.431 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.074     0.505    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_2_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I0_O)        0.045     0.550 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.360     1.910    RGB_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.116 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.116    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.077ns  (logic 4.816ns (39.882%)  route 7.260ns (60.118%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.539     5.060    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  screenInterface/screenInteface/pixelCnt_reg[7]/Q
                         net (fo=47, routed)          1.639     7.154    screenInterface/screenInteface/pixelCnt_reg[9]_0[6]
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.278 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16/O
                         net (fo=1, routed)           0.000     7.278    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.658 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_5/CO[3]
                         net (fo=4, routed)           1.474     9.132    screenInterface/screenInteface/xAddr1
    SLICE_X30Y83         LUT5 (Prop_lut5_I3_O)        0.150     9.282 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           4.148    13.430    RGB_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         3.706    17.137 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.137    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.896ns  (logic 4.838ns (40.669%)  route 7.058ns (59.331%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.539     5.060    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  screenInterface/screenInteface/pixelCnt_reg[7]/Q
                         net (fo=47, routed)          1.639     7.154    screenInterface/screenInteface/pixelCnt_reg[9]_0[6]
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.278 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16/O
                         net (fo=1, routed)           0.000     7.278    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.658 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_5/CO[3]
                         net (fo=4, routed)           1.474     9.132    screenInterface/screenInteface/xAddr1
    SLICE_X30Y83         LUT5 (Prop_lut5_I3_O)        0.150     9.282 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.946    13.228    RGB_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.728    16.956 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.956    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.733ns  (logic 4.833ns (41.195%)  route 6.900ns (58.805%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.539     5.060    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  screenInterface/screenInteface/pixelCnt_reg[7]/Q
                         net (fo=47, routed)          1.639     7.154    screenInterface/screenInteface/pixelCnt_reg[9]_0[6]
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.278 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16/O
                         net (fo=1, routed)           0.000     7.278    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.658 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_5/CO[3]
                         net (fo=4, routed)           1.474     9.132    screenInterface/screenInteface/xAddr1
    SLICE_X30Y83         LUT5 (Prop_lut5_I3_O)        0.150     9.282 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.787    13.069    RGB_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.723    16.793 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.793    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.661ns  (logic 4.605ns (39.490%)  route 7.056ns (60.510%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.539     5.060    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  screenInterface/screenInteface/pixelCnt_reg[7]/Q
                         net (fo=47, routed)          1.639     7.154    screenInterface/screenInteface/pixelCnt_reg[9]_0[6]
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.278 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16/O
                         net (fo=1, routed)           0.000     7.278    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.658 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_5/CO[3]
                         net (fo=4, routed)           1.080     8.738    screenInterface/screenInteface/xAddr1
    SLICE_X30Y83         LUT5 (Prop_lut5_I3_O)        0.124     8.862 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.338    13.200    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.721 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.721    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.623ns  (logic 4.609ns (39.651%)  route 7.014ns (60.349%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.539     5.060    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  screenInterface/screenInteface/pixelCnt_reg[7]/Q
                         net (fo=47, routed)          1.639     7.154    screenInterface/screenInteface/pixelCnt_reg[9]_0[6]
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.278 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16/O
                         net (fo=1, routed)           0.000     7.278    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.658 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_5/CO[3]
                         net (fo=4, routed)           1.076     8.734    screenInterface/screenInteface/xAddr1
    SLICE_X30Y83         LUT5 (Prop_lut5_I3_O)        0.124     8.858 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.300    13.158    RGB_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.683 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.683    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.596ns  (logic 4.838ns (41.718%)  route 6.759ns (58.282%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.539     5.060    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  screenInterface/screenInteface/pixelCnt_reg[7]/Q
                         net (fo=47, routed)          1.639     7.154    screenInterface/screenInteface/pixelCnt_reg[9]_0[6]
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.278 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16/O
                         net (fo=1, routed)           0.000     7.278    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.658 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_5/CO[3]
                         net (fo=4, routed)           1.474     9.132    screenInterface/screenInteface/xAddr1
    SLICE_X30Y83         LUT5 (Prop_lut5_I3_O)        0.150     9.282 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.646    12.928    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         3.728    16.656 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.656    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.461ns  (logic 4.587ns (40.026%)  route 6.873ns (59.974%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.539     5.060    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  screenInterface/screenInteface/pixelCnt_reg[7]/Q
                         net (fo=47, routed)          1.639     7.154    screenInterface/screenInteface/pixelCnt_reg[9]_0[6]
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.278 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16/O
                         net (fo=1, routed)           0.000     7.278    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.658 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_5/CO[3]
                         net (fo=4, routed)           1.076     8.734    screenInterface/screenInteface/xAddr1
    SLICE_X30Y83         LUT5 (Prop_lut5_I3_O)        0.124     8.858 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.159    13.017    RGB_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.521 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.521    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.442ns  (logic 4.579ns (40.022%)  route 6.863ns (59.978%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.539     5.060    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  screenInterface/screenInteface/pixelCnt_reg[7]/Q
                         net (fo=47, routed)          1.639     7.154    screenInterface/screenInteface/pixelCnt_reg[9]_0[6]
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.278 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16/O
                         net (fo=1, routed)           0.000     7.278    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.658 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_5/CO[3]
                         net (fo=4, routed)           1.076     8.734    screenInterface/screenInteface/xAddr1
    SLICE_X30Y83         LUT5 (Prop_lut5_I3_O)        0.124     8.858 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.148    13.006    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.502 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.502    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.384ns  (logic 4.613ns (40.522%)  route 6.771ns (59.478%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.539     5.060    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  screenInterface/screenInteface/pixelCnt_reg[7]/Q
                         net (fo=47, routed)          1.639     7.154    screenInterface/screenInteface/pixelCnt_reg[9]_0[6]
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.278 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16/O
                         net (fo=1, routed)           0.000     7.278    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.658 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_5/CO[3]
                         net (fo=4, routed)           1.080     8.738    screenInterface/screenInteface/xAddr1
    SLICE_X30Y83         LUT5 (Prop_lut5_I3_O)        0.124     8.862 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.053    12.915    RGB_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.444 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.444    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/pixelCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.325ns  (logic 4.603ns (40.642%)  route 6.723ns (59.358%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.539     5.060    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y78         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  screenInterface/screenInteface/pixelCnt_reg[7]/Q
                         net (fo=47, routed)          1.639     7.154    screenInterface/screenInteface/pixelCnt_reg[9]_0[6]
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.278 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16/O
                         net (fo=1, routed)           0.000     7.278    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_16_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.658 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_5/CO[3]
                         net (fo=4, routed)           1.076     8.734    screenInterface/screenInteface/xAddr1
    SLICE_X30Y83         LUT5 (Prop_lut5_I3_O)        0.124     8.858 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.008    12.866    RGB_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.385 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.385    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mouseInterface/fsmdt.state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 0.988ns (40.669%)  route 1.441ns (59.331%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.556     1.439    mouseInterface/clk_IBUF_BUFG
    SLICE_X34Y85         FDSE                                         r  mouseInterface/fsmdt.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDSE (Prop_fdse_C_Q)         0.164     1.603 r  mouseInterface/fsmdt.state_reg[1]/Q
                         net (fo=14, routed)          1.441     3.045    ps2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.869 r  ps2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.869    ps2Clk
    C17                                                               r  ps2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouseInterface/fsmdt.shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.349ns (55.587%)  route 1.078ns (44.413%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.559     1.442    mouseInterface/clk_IBUF_BUFG
    SLICE_X33Y88         FDRE                                         r  mouseInterface/fsmdt.shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouseInterface/fsmdt.shifter_reg[0]/Q
                         net (fo=1, routed)           1.078     2.661    ps2Data_IOBUF_inst/I
    B17                  OBUFT (Prop_obuft_I_O)       1.208     3.869 r  ps2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.869    ps2Data
    B17                                                               r  ps2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.339ns (50.376%)  route 1.319ns (49.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.551     1.434    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  screenInterface/screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  screenInterface/screenInteface/hSync_reg/Q
                         net (fo=1, routed)           1.319     2.894    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     4.092 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.092    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.345ns (50.501%)  route 1.319ns (49.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.549     1.432    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  screenInterface/screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  screenInterface/screenInteface/vSync_reg/Q
                         net (fo=1, routed)           1.319     2.892    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     4.096 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.096    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.440ns (51.979%)  route 1.331ns (48.021%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.178     1.782    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.827 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.153     2.980    RGB_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.211 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.211    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.917ns  (logic 1.503ns (51.507%)  route 1.415ns (48.493%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.554     1.437    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y81         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  screenInterface/screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           0.147     1.749    screenInterface/screenInteface/RGB_reg_n_0_[11]
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.048     1.797 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           1.267     3.064    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.291     4.355 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.355    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.954ns  (logic 1.416ns (47.924%)  route 1.538ns (52.076%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.178     1.782    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.827 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.360     3.187    RGB_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.394 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.394    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.968ns  (logic 1.498ns (50.480%)  route 1.470ns (49.520%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.554     1.437    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y81         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  screenInterface/screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           0.147     1.749    screenInterface/screenInteface/RGB_reg_n_0_[11]
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.048     1.797 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           1.322     3.119    RGB_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         1.286     4.405 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.405    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.041ns  (logic 1.439ns (47.320%)  route 1.602ns (52.680%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y84         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.178     1.782    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.827 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.424     3.251    RGB_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.481 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.481    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.049ns  (logic 1.503ns (49.292%)  route 1.546ns (50.708%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.554     1.437    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X30Y81         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  screenInterface/screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           0.147     1.749    screenInterface/screenInteface/RGB_reg_n_0_[11]
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.048     1.797 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           1.399     3.195    RGB_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         1.291     4.486 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.486    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_7_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.949ns  (logic 1.577ns (19.836%)  route 6.372ns (80.164%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.791     4.244    screenInterface/sws_IBUF[0]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.124     4.368 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.581     7.949    screenInterface/ramWrData[0]
    RAMB36_X0Y24         RAMB36E1                                     r  screenInterface/ram_reg_7_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.643     4.984    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  screenInterface/ram_reg_7_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_7_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.890ns  (logic 1.585ns (20.092%)  route 6.305ns (79.908%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           2.631     4.092    screenInterface/sws_IBUF[1]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.124     4.216 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          3.674     7.890    screenInterface/ramWrData[1]
    RAMB36_X0Y26         RAMB36E1                                     r  screenInterface/ram_reg_7_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.651     4.992    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  screenInterface/ram_reg_7_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_6_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.883ns  (logic 1.585ns (20.112%)  route 6.297ns (79.888%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           2.631     4.092    screenInterface/sws_IBUF[1]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.124     4.216 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          3.666     7.883    screenInterface/ramWrData[1]
    RAMB36_X0Y25         RAMB36E1                                     r  screenInterface/ram_reg_6_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.646     4.987    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  screenInterface/ram_reg_6_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_13_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.783ns  (logic 1.585ns (20.369%)  route 6.198ns (79.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           2.631     4.092    screenInterface/sws_IBUF[1]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.124     4.216 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          3.567     7.783    screenInterface/ramWrData[1]
    RAMB36_X2Y19         RAMB36E1                                     r  screenInterface/ram_reg_13_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.486     4.827    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  screenInterface/ram_reg_13_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_6_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.613ns  (logic 1.577ns (20.713%)  route 6.036ns (79.287%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.791     4.244    screenInterface/sws_IBUF[0]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.124     4.368 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.245     7.613    screenInterface/ramWrData[0]
    RAMB36_X0Y23         RAMB36E1                                     r  screenInterface/ram_reg_6_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.648     4.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  screenInterface/ram_reg_6_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_12_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.590ns  (logic 1.585ns (20.887%)  route 6.005ns (79.113%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           2.631     4.092    screenInterface/sws_IBUF[1]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.124     4.216 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          3.374     7.590    screenInterface/ramWrData[1]
    RAMB36_X2Y18         RAMB36E1                                     r  screenInterface/ram_reg_12_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.485     4.826    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  screenInterface/ram_reg_12_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_11_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.397ns  (logic 1.585ns (21.432%)  route 5.812ns (78.568%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           2.631     4.092    screenInterface/sws_IBUF[1]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.124     4.216 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          3.181     7.397    screenInterface/ramWrData[1]
    RAMB36_X2Y17         RAMB36E1                                     r  screenInterface/ram_reg_11_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.482     4.823    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y17         RAMB36E1                                     r  screenInterface/ram_reg_11_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_1_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.365ns  (logic 1.612ns (21.885%)  route 5.753ns (78.115%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.660     4.124    screenInterface/sws_IBUF[2]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.148     4.272 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          3.093     7.365    screenInterface/ramWrData[2]
    RAMB36_X1Y19         RAMB36E1                                     r  screenInterface/ram_reg_1_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.484     4.825    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y19         RAMB36E1                                     r  screenInterface/ram_reg_1_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_0_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.154ns  (logic 1.612ns (22.531%)  route 5.542ns (77.469%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.660     4.124    screenInterface/sws_IBUF[2]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.148     4.272 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          2.881     7.154    screenInterface/ramWrData[2]
    RAMB36_X1Y18         RAMB36E1                                     r  screenInterface/ram_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.483     4.824    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y18         RAMB36E1                                     r  screenInterface/ram_reg_0_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_1_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.142ns  (logic 1.585ns (22.196%)  route 5.557ns (77.804%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           2.631     4.092    screenInterface/sws_IBUF[1]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.124     4.216 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          2.926     7.142    screenInterface/ramWrData[1]
    RAMB36_X0Y22         RAMB36E1                                     r  screenInterface/ram_reg_1_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.653     4.994    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  screenInterface/ram_reg_1_1/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            mouseInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.220ns (15.944%)  route 1.160ns (84.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    ps2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.160     1.380    mouseInterface/ps2DataSynchronizer/aux_reg[0]_0[0]
    SLICE_X28Y89         FDRE                                         r  mouseInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.829     1.956    mouseInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X28Y89         FDRE                                         r  mouseInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.399ns  (logic 0.217ns (15.483%)  route 1.182ns (84.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    ps2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.182     1.399    mouseInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X30Y90         SRL16E                                       r  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.828     1.956    mouseInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X30Y90         SRL16E                                       r  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.222ns (14.033%)  route 1.359ns (85.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.359     1.581    rstSynchronizer/D[0]
    SLICE_X14Y81         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.824     1.952    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_3_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.274ns (17.188%)  route 1.322ns (82.812%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           1.078     1.307    screenInterface/sws_IBUF[1]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.045     1.352 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.244     1.596    screenInterface/ramWrData[1]
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/ram_reg_3_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.876     2.004    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/ram_reg_3_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_2_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.274ns (16.405%)  route 1.398ns (83.595%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           1.078     1.307    screenInterface/sws_IBUF[1]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.045     1.352 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.320     1.672    screenInterface/ramWrData[1]
    RAMB36_X0Y9          RAMB36E1                                     r  screenInterface/ram_reg_2_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.879     2.007    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  screenInterface/ram_reg_2_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_3_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.266ns (14.595%)  route 1.556ns (85.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           1.134     1.355    screenInterface/sws_IBUF[0]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.045     1.400 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          0.422     1.822    screenInterface/ramWrData[0]
    RAMB36_X0Y12         RAMB36E1                                     r  screenInterface/ram_reg_3_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.871     1.999    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  screenInterface/ram_reg_3_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_4_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.847ns  (logic 0.266ns (14.401%)  route 1.581ns (85.599%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           1.134     1.355    screenInterface/sws_IBUF[0]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.045     1.400 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          0.447     1.847    screenInterface/ramWrData[0]
    RAMB36_X0Y13         RAMB36E1                                     r  screenInterface/ram_reg_4_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.867     1.995    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  screenInterface/ram_reg_4_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_13_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.859ns  (logic 0.275ns (14.784%)  route 1.584ns (85.216%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           1.091     1.323    screenInterface/sws_IBUF[2]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.043     1.366 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          0.493     1.859    screenInterface/ramWrData[2]
    RAMB36_X0Y8          RAMB36E1                                     r  screenInterface/ram_reg_13_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.878     2.006    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  screenInterface/ram_reg_13_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_2_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.870ns  (logic 0.266ns (14.222%)  route 1.604ns (85.778%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           1.134     1.355    screenInterface/sws_IBUF[0]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.045     1.400 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          0.470     1.870    screenInterface/ramWrData[0]
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg_2_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.875     2.003    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  screenInterface/ram_reg_2_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_5_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.924ns  (logic 0.266ns (13.825%)  route 1.658ns (86.175%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           1.134     1.355    screenInterface/sws_IBUF[0]
    SLICE_X8Y51          LUT2 (Prop_lut2_I0_O)        0.045     1.400 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          0.524     1.924    screenInterface/ramWrData[0]
    RAMB36_X0Y14         RAMB36E1                                     r  screenInterface/ram_reg_5_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.861     1.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  screenInterface/ram_reg_5_0/CLKARDCLK





