digraph "CFG for 'main' function" {
	label="CFG for 'main' function";

	Node0x55d48cfbb260 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{entry:\l  %retval = alloca i32, align 4\l  %a = alloca i32, align 4\l  %b = alloca i32, align 4\l  %z = alloca i32, align 4\l  %s = alloca i32, align 4\l  %t = alloca i64, align 8\l  %r = alloca i32, align 4\l  store i32 0, i32* %retval, align 4\l  store i32 1, i32* %a, align 4\l  store i32 2, i32* %b, align 4\l  %0 = load i32, i32* %a, align 4\l  %cmp = icmp eq i32 %0, 1\l  br i1 %cmp, label %if.then, label %if.else3\l|{<s0>T|<s1>F}}"];
	Node0x55d48cfbb260:s0 -> Node0x55d48cfbbad0;
	Node0x55d48cfbb260:s1 -> Node0x55d48cfbbb40;
	Node0x55d48cfbbad0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{if.then:                                          \l  call void @b1()\l  %1 = load i32, i32* %b, align 4\l  %cmp1 = icmp eq i32 %1, 1\l  br i1 %cmp1, label %if.then2, label %if.else\l|{<s0>T|<s1>F}}"];
	Node0x55d48cfbbad0:s0 -> Node0x55d48cfbbe60;
	Node0x55d48cfbbad0:s1 -> Node0x55d48cfbc080;
	Node0x55d48cfbbe60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{if.then2:                                         \l  call void @c()\l  br label %if.end\l}"];
	Node0x55d48cfbbe60 -> Node0x55d48cfbc270;
	Node0x55d48cfbc080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{if.else:                                          \l  call void @d()\l  br label %if.end\l}"];
	Node0x55d48cfbc080 -> Node0x55d48cfbc270;
	Node0x55d48cfbc270 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{if.end:                                           \l  br label %if.end4\l}"];
	Node0x55d48cfbc270 -> Node0x55d48cfbc490;
	Node0x55d48cfbbb40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{if.else3:                                         \l  call void @b2()\l  br label %if.end4\l}"];
	Node0x55d48cfbbb40 -> Node0x55d48cfbc490;
	Node0x55d48cfbc490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{if.end4:                                          \l  store i32 10, i32* %z, align 4\l  br label %while.cond\l}"];
	Node0x55d48cfbc490 -> Node0x55d48cfbc740;
	Node0x55d48cfbc740 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{while.cond:                                       \l  %2 = load i32, i32* %z, align 4\l  %cmp5 = icmp sgt i32 %2, 0\l  br i1 %cmp5, label %while.body, label %while.end\l|{<s0>T|<s1>F}}"];
	Node0x55d48cfbc740:s0 -> Node0x55d48cfbc960;
	Node0x55d48cfbc740:s1 -> Node0x55d48cfbc9e0;
	Node0x55d48cfbc960 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{while.body:                                       \l  call void @f()\l  %3 = load i32, i32* %z, align 4\l  %dec = add nsw i32 %3, -1\l  store i32 %dec, i32* %z, align 4\l  br label %while.cond\l}"];
	Node0x55d48cfbc960 -> Node0x55d48cfbc740;
	Node0x55d48cfbc9e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{while.end:                                        \l  store i32 4, i32* %s, align 4\l  %4 = load i32, i32* %s, align 4\l  switch i32 %4, label %sw.default [\l    i32 1, label %sw.bb\l    i32 2, label %sw.bb6\l    i32 3, label %sw.bb7\l    i32 4, label %sw.bb8\l  ]\l|{<s0>def|<s1>1|<s2>2|<s3>3|<s4>4}}"];
	Node0x55d48cfbc9e0:s0 -> Node0x55d48cfbcfb0;
	Node0x55d48cfbc9e0:s1 -> Node0x55d48cfbd000;
	Node0x55d48cfbc9e0:s2 -> Node0x55d48cfbd070;
	Node0x55d48cfbc9e0:s3 -> Node0x55d48cfbd110;
	Node0x55d48cfbc9e0:s4 -> Node0x55d48cfbd500;
	Node0x55d48cfbd000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{sw.bb:                                            \l  call void @g1()\l  br label %sw.epilog\l}"];
	Node0x55d48cfbd000 -> Node0x55d48cfbd840;
	Node0x55d48cfbd070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{sw.bb6:                                           \l  call void @g2()\l  br label %sw.epilog\l}"];
	Node0x55d48cfbd070 -> Node0x55d48cfbd840;
	Node0x55d48cfbd110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{sw.bb7:                                           \l  call void @g3()\l  br label %sw.epilog\l}"];
	Node0x55d48cfbd110 -> Node0x55d48cfbd840;
	Node0x55d48cfbd500 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{sw.bb8:                                           \l  call void @g4()\l  br label %sw.epilog\l}"];
	Node0x55d48cfbd500 -> Node0x55d48cfbd840;
	Node0x55d48cfbcfb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{sw.default:                                       \l  %call = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([13 x i8],\l... [13 x i8]* @.str.11, i64 0, i64 0))\l  br label %sw.epilog\l}"];
	Node0x55d48cfbcfb0 -> Node0x55d48cfbd840;
	Node0x55d48cfbd840 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{sw.epilog:                                        \l  %call9 = call i64 @time(i64* %t)\l  %conv = trunc i64 %call9 to i32\l  call void @srand(i32 %conv)\l  %call10 = call i32 @rand()\l  %rem = srem i32 %call10, 4\l  %add = add nsw i32 1, %rem\l  store i32 %add, i32* %r, align 4\l  %5 = load i32, i32* %r, align 4\l  switch i32 %5, label %sw.default15 [\l    i32 1, label %sw.bb11\l    i32 2, label %sw.bb12\l    i32 3, label %sw.bb13\l    i32 4, label %sw.bb14\l  ]\l|{<s0>def|<s1>1|<s2>2|<s3>3|<s4>4}}"];
	Node0x55d48cfbd840:s0 -> Node0x55d48cfbeb00;
	Node0x55d48cfbd840:s1 -> Node0x55d48cfbeb80;
	Node0x55d48cfbd840:s2 -> Node0x55d48cfbebf0;
	Node0x55d48cfbd840:s3 -> Node0x55d48cfbecc0;
	Node0x55d48cfbd840:s4 -> Node0x55d48cfbed90;
	Node0x55d48cfbeb80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{sw.bb11:                                          \l  call void @g1()\l  br label %sw.epilog17\l}"];
	Node0x55d48cfbeb80 -> Node0x55d48cfbf0d0;
	Node0x55d48cfbebf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{sw.bb12:                                          \l  call void @g2()\l  br label %sw.epilog17\l}"];
	Node0x55d48cfbebf0 -> Node0x55d48cfbf0d0;
	Node0x55d48cfbecc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{sw.bb13:                                          \l  call void @g3()\l  br label %sw.epilog17\l}"];
	Node0x55d48cfbecc0 -> Node0x55d48cfbf0d0;
	Node0x55d48cfbed90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{sw.bb14:                                          \l  call void @g4()\l  br label %sw.epilog17\l}"];
	Node0x55d48cfbed90 -> Node0x55d48cfbf0d0;
	Node0x55d48cfbeb00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{sw.default15:                                     \l  %call16 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([13 x i8],\l... [13 x i8]* @.str.11, i64 0, i64 0))\l  br label %sw.epilog17\l}"];
	Node0x55d48cfbeb00 -> Node0x55d48cfbf0d0;
	Node0x55d48cfbf0d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{sw.epilog17:                                      \l  %6 = load i32, i32* %retval, align 4\l  ret i32 %6\l}"];
}
