<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › setup-sh7722.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>setup-sh7722.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7722 Setup</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2006 - 2008  Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/serial.h&gt;</span>
<span class="cp">#include &lt;linux/serial_sci.h&gt;</span>
<span class="cp">#include &lt;linux/sh_timer.h&gt;</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;linux/uio_driver.h&gt;</span>
<span class="cp">#include &lt;linux/usb/m66592.h&gt;</span>

<span class="cp">#include &lt;asm/clock.h&gt;</span>
<span class="cp">#include &lt;asm/mmzone.h&gt;</span>
<span class="cp">#include &lt;asm/siu.h&gt;</span>

<span class="cp">#include &lt;cpu/dma-register.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7722.h&gt;</span>
<span class="cp">#include &lt;cpu/serial.h&gt;</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_slave_config</span> <span class="n">sh7722_dmae_slaves</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xffe0000c</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x21</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xffe00014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x22</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF1_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xffe1000c</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x25</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF1_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xffe10014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x26</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF2_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xffe2000c</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x29</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF2_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xffe20014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x2a</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SIUA_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xa454c098</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xb1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SIUA_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xa454c090</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xb2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SIUB_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xa454c09c</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xb5</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SIUB_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xa454c094</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xb6</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x04ce0030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xc1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x04ce0030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xc2</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_channel</span> <span class="n">sh7722_dmae_channels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x50</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ts_shift</span><span class="p">[]</span> <span class="o">=</span> <span class="n">TS_SHIFT</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_dmae_pdata</span> <span class="n">dma_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">slave</span>		<span class="o">=</span> <span class="n">sh7722_dmae_slaves</span><span class="p">,</span>
	<span class="p">.</span><span class="n">slave_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7722_dmae_slaves</span><span class="p">),</span>
	<span class="p">.</span><span class="n">channel</span>	<span class="o">=</span> <span class="n">sh7722_dmae_channels</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7722_dmae_channels</span><span class="p">),</span>
	<span class="p">.</span><span class="n">ts_low_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_low_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift</span>	<span class="o">=</span> <span class="n">ts_shift</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ts_shift</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dmaor_init</span>	<span class="o">=</span> <span class="n">DMAOR_INIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7722_dmae_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe008020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe00808f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* DMARSx */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe009000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe00900b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;error_irq&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xbc0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xbc0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 0-3 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x800</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x860</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 4-5 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xb80</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xba0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dma_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7722_dmae_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7722_dmae_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Serial */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xffe00000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xc00</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7722_sci_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_NO_SCSPTR_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xffe10000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xc20</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7722_sci_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_NO_SCSPTR_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xffe20000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xc40</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7722_sci_port_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_NO_SCSPTR_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">rtc_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xa465fec0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xa465fec0</span> <span class="o">+</span> <span class="mh">0x58</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Period IRQ */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7a0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Carry IRQ */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Alarm IRQ */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x780</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">rtc_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-rtc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rtc_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">rtc_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">m66592_platdata</span> <span class="n">usbf_platdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">on_chip</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">usbf_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;USBF&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x04480000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x044800FF</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xa20</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xa20</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">usbf_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;m66592_udc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* &quot;usbf0&quot; clock */</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span>		<span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span>	<span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform_data</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">usbf_platdata</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">usbf_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">usbf_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">iic_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;IIC&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="mh">0x04470000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="mh">0x04470017</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xe00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xe60</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
       <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">iic_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;i2c-sh_mobile&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* &quot;i2c0&quot; clock */</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">iic_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">iic_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">vpu_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VPU4&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x980</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">vpu_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;VPU&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe900000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe9022eb</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* place holder for contiguous memory */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">vpu_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">vpu_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">vpu_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vpu_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">veu_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VEU&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x8c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">veu_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;VEU&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe920000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe9200b7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* place holder for contiguous memory */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">veu_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">veu_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">veu_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">veu_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">jpu_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;JPU&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x560</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">jpu_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;JPU&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfea00000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfea102d3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* place holder for contiguous memory */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">jpu_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">jpu_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">jpu_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">jpu_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">cmt_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">125</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_rating</span> <span class="o">=</span> <span class="mi">125</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">cmt_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x044a0060</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x044a006b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xf00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">cmt_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_cmt&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">cmt_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">cmt_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cmt_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd80013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x400</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd8001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x420</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu2_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd8002b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mi">18</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu2_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu2_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">siu_platform</span> <span class="n">siu_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dma_dev</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma_device</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_slave_tx_a</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SIUA_TX</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_slave_rx_a</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SIUA_RX</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_slave_tx_b</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SIUB_TX</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_slave_rx_b</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SIUB_RX</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">siu_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xa4540000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xa454c10f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xf80</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">siu_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;siu-pcm-audio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">siu_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">siu_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">siu_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7722_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cmt_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rtc_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usbf_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iic_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">vpu_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">veu_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">jpu_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">siu_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sh7722_devices_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_resource_setup_memory</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpu_device</span><span class="p">,</span> <span class="s">&quot;vpu&quot;</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">platform_resource_setup_memory</span><span class="p">(</span><span class="o">&amp;</span><span class="n">veu_device</span><span class="p">,</span> <span class="s">&quot;veu&quot;</span><span class="p">,</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">platform_resource_setup_memory</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jpu_device</span><span class="p">,</span> <span class="s">&quot;jpu&quot;</span><span class="p">,</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">platform_add_devices</span><span class="p">(</span><span class="n">sh7722_devices</span><span class="p">,</span>
				    <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7722_devices</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">sh7722_devices_setup</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7722_early_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cmt_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu2_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_early_device_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">sh7722_early_devices</span><span class="p">,</span>
				   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7722_early_devices</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span>
	<span class="n">ENABLED</span><span class="p">,</span>
	<span class="n">DISABLED</span><span class="p">,</span>

	<span class="cm">/* interrupt sources */</span>
	<span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span><span class="p">,</span>
	<span class="n">HUDI</span><span class="p">,</span>
	<span class="n">SIM_ERI</span><span class="p">,</span> <span class="n">SIM_RXI</span><span class="p">,</span> <span class="n">SIM_TXI</span><span class="p">,</span> <span class="n">SIM_TEI</span><span class="p">,</span>
	<span class="n">RTC_ATI</span><span class="p">,</span> <span class="n">RTC_PRI</span><span class="p">,</span> <span class="n">RTC_CUI</span><span class="p">,</span>
	<span class="n">DMAC0</span><span class="p">,</span> <span class="n">DMAC1</span><span class="p">,</span> <span class="n">DMAC2</span><span class="p">,</span> <span class="n">DMAC3</span><span class="p">,</span>
	<span class="n">VIO_CEUI</span><span class="p">,</span> <span class="n">VIO_BEUI</span><span class="p">,</span> <span class="n">VIO_VEUI</span><span class="p">,</span> <span class="n">VOU</span><span class="p">,</span>
	<span class="n">VPU</span><span class="p">,</span> <span class="n">TPU</span><span class="p">,</span>
	<span class="n">USB_USBI0</span><span class="p">,</span> <span class="n">USB_USBI1</span><span class="p">,</span>
	<span class="n">DMAC4</span><span class="p">,</span> <span class="n">DMAC5</span><span class="p">,</span> <span class="n">DMAC_DADERR</span><span class="p">,</span>
	<span class="n">KEYSC</span><span class="p">,</span>
	<span class="n">SCIF0</span><span class="p">,</span> <span class="n">SCIF1</span><span class="p">,</span> <span class="n">SCIF2</span><span class="p">,</span> <span class="n">SIOF0</span><span class="p">,</span> <span class="n">SIOF1</span><span class="p">,</span> <span class="n">SIO</span><span class="p">,</span>
	<span class="n">FLCTL_FLSTEI</span><span class="p">,</span> <span class="n">FLCTL_FLENDI</span><span class="p">,</span> <span class="n">FLCTL_FLTREQ0I</span><span class="p">,</span> <span class="n">FLCTL_FLTREQ1I</span><span class="p">,</span>
	<span class="n">I2C_ALI</span><span class="p">,</span> <span class="n">I2C_TACKI</span><span class="p">,</span> <span class="n">I2C_WAITI</span><span class="p">,</span> <span class="n">I2C_DTEI</span><span class="p">,</span>
	<span class="n">CMT</span><span class="p">,</span> <span class="n">TSIF</span><span class="p">,</span> <span class="n">SIU</span><span class="p">,</span> <span class="n">TWODG</span><span class="p">,</span>
	<span class="n">TMU0</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span>
	<span class="n">IRDA</span><span class="p">,</span> <span class="n">JPU</span><span class="p">,</span> <span class="n">LCDC</span><span class="p">,</span>

	<span class="cm">/* interrupt groups */</span>
	<span class="n">SIM</span><span class="p">,</span> <span class="n">RTC</span><span class="p">,</span> <span class="n">DMAC0123</span><span class="p">,</span> <span class="n">VIOVOU</span><span class="p">,</span> <span class="n">USB</span><span class="p">,</span> <span class="n">DMAC45</span><span class="p">,</span> <span class="n">FLCTL</span><span class="p">,</span> <span class="n">I2C</span><span class="p">,</span> <span class="n">SDHI</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ0</span><span class="p">,</span> <span class="mh">0x600</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ1</span><span class="p">,</span> <span class="mh">0x620</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ2</span><span class="p">,</span> <span class="mh">0x640</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ3</span><span class="p">,</span> <span class="mh">0x660</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ4</span><span class="p">,</span> <span class="mh">0x680</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ5</span><span class="p">,</span> <span class="mh">0x6a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ6</span><span class="p">,</span> <span class="mh">0x6c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ7</span><span class="p">,</span> <span class="mh">0x6e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIM_ERI</span><span class="p">,</span> <span class="mh">0x700</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIM_RXI</span><span class="p">,</span> <span class="mh">0x720</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIM_TXI</span><span class="p">,</span> <span class="mh">0x740</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIM_TEI</span><span class="p">,</span> <span class="mh">0x760</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RTC_ATI</span><span class="p">,</span> <span class="mh">0x780</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RTC_PRI</span><span class="p">,</span> <span class="mh">0x7a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RTC_CUI</span><span class="p">,</span> <span class="mh">0x7c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0</span><span class="p">,</span> <span class="mh">0x800</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1</span><span class="p">,</span> <span class="mh">0x820</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC2</span><span class="p">,</span> <span class="mh">0x840</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC3</span><span class="p">,</span> <span class="mh">0x860</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VIO_CEUI</span><span class="p">,</span> <span class="mh">0x880</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VIO_BEUI</span><span class="p">,</span> <span class="mh">0x8a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VIO_VEUI</span><span class="p">,</span> <span class="mh">0x8c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VOU</span><span class="p">,</span> <span class="mh">0x8e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VPU</span><span class="p">,</span> <span class="mh">0x980</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TPU</span><span class="p">,</span> <span class="mh">0x9a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USB_USBI0</span><span class="p">,</span> <span class="mh">0xa20</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USB_USBI1</span><span class="p">,</span> <span class="mh">0xa40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC4</span><span class="p">,</span> <span class="mh">0xb80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC5</span><span class="p">,</span> <span class="mh">0xba0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC_DADERR</span><span class="p">,</span> <span class="mh">0xbc0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">KEYSC</span><span class="p">,</span> <span class="mh">0xbe0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF0</span><span class="p">,</span> <span class="mh">0xc00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF1</span><span class="p">,</span> <span class="mh">0xc20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF2</span><span class="p">,</span> <span class="mh">0xc40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIOF0</span><span class="p">,</span> <span class="mh">0xc80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIOF1</span><span class="p">,</span> <span class="mh">0xca0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIO</span><span class="p">,</span> <span class="mh">0xd00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL_FLSTEI</span><span class="p">,</span> <span class="mh">0xd80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL_FLENDI</span><span class="p">,</span> <span class="mh">0xda0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL_FLTREQ0I</span><span class="p">,</span> <span class="mh">0xdc0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FLCTL_FLTREQ1I</span><span class="p">,</span> <span class="mh">0xde0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C_ALI</span><span class="p">,</span> <span class="mh">0xe00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C_TACKI</span><span class="p">,</span> <span class="mh">0xe20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C_WAITI</span><span class="p">,</span> <span class="mh">0xe40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C_DTEI</span><span class="p">,</span> <span class="mh">0xe60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI</span><span class="p">,</span> <span class="mh">0xe80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI</span><span class="p">,</span> <span class="mh">0xea0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI</span><span class="p">,</span> <span class="mh">0xec0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI</span><span class="p">,</span> <span class="mh">0xee0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT</span><span class="p">,</span> <span class="mh">0xf00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TSIF</span><span class="p">,</span> <span class="mh">0xf20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SIU</span><span class="p">,</span> <span class="mh">0xf80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TWODG</span><span class="p">,</span> <span class="mh">0xfa0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU0</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU1</span><span class="p">,</span> <span class="mh">0x420</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU2</span><span class="p">,</span> <span class="mh">0x440</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRDA</span><span class="p">,</span> <span class="mh">0x480</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">JPU</span><span class="p">,</span> <span class="mh">0x560</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LCDC</span><span class="p">,</span> <span class="mh">0x580</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_group</span> <span class="n">groups</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SIM</span><span class="p">,</span> <span class="n">SIM_ERI</span><span class="p">,</span> <span class="n">SIM_RXI</span><span class="p">,</span> <span class="n">SIM_TXI</span><span class="p">,</span> <span class="n">SIM_TEI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">RTC</span><span class="p">,</span> <span class="n">RTC_ATI</span><span class="p">,</span> <span class="n">RTC_PRI</span><span class="p">,</span> <span class="n">RTC_CUI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC0123</span><span class="p">,</span> <span class="n">DMAC0</span><span class="p">,</span> <span class="n">DMAC1</span><span class="p">,</span> <span class="n">DMAC2</span><span class="p">,</span> <span class="n">DMAC3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">VIOVOU</span><span class="p">,</span> <span class="n">VIO_CEUI</span><span class="p">,</span> <span class="n">VIO_BEUI</span><span class="p">,</span> <span class="n">VIO_VEUI</span><span class="p">,</span> <span class="n">VOU</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">USB</span><span class="p">,</span> <span class="n">USB_USBI0</span><span class="p">,</span> <span class="n">USB_USBI1</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC45</span><span class="p">,</span> <span class="n">DMAC4</span><span class="p">,</span> <span class="n">DMAC5</span><span class="p">,</span> <span class="n">DMAC_DADERR</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">FLCTL</span><span class="p">,</span> <span class="n">FLCTL_FLSTEI</span><span class="p">,</span> <span class="n">FLCTL_FLENDI</span><span class="p">,</span>
		   <span class="n">FLCTL_FLTREQ0I</span><span class="p">,</span> <span class="n">FLCTL_FLTREQ1I</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">I2C</span><span class="p">,</span> <span class="n">I2C_ALI</span><span class="p">,</span> <span class="n">I2C_TACKI</span><span class="p">,</span> <span class="n">I2C_WAITI</span><span class="p">,</span> <span class="n">I2C_DTEI</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xa4080080</span><span class="p">,</span> <span class="mh">0xa40800c0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR0 / IMCR0 */</span>
	  <span class="p">{</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080084</span><span class="p">,</span> <span class="mh">0xa40800c4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR1 / IMCR1 */</span>
	  <span class="p">{</span> <span class="n">VOU</span><span class="p">,</span> <span class="n">VIO_VEUI</span><span class="p">,</span> <span class="n">VIO_BEUI</span><span class="p">,</span> <span class="n">VIO_CEUI</span><span class="p">,</span> <span class="n">DMAC3</span><span class="p">,</span> <span class="n">DMAC2</span><span class="p">,</span> <span class="n">DMAC1</span><span class="p">,</span> <span class="n">DMAC0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080088</span><span class="p">,</span> <span class="mh">0xa40800c8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR2 / IMCR2 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">VPU</span><span class="p">,</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa408008c</span><span class="p">,</span> <span class="mh">0xa40800cc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR3 / IMCR3 */</span>
	  <span class="p">{</span> <span class="n">SIM_TEI</span><span class="p">,</span> <span class="n">SIM_TXI</span><span class="p">,</span> <span class="n">SIM_RXI</span><span class="p">,</span> <span class="n">SIM_ERI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IRDA</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080090</span><span class="p">,</span> <span class="mh">0xa40800d0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR4 / IMCR4 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU0</span><span class="p">,</span> <span class="n">JPU</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LCDC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080094</span><span class="p">,</span> <span class="mh">0xa40800d4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR5 / IMCR5 */</span>
	  <span class="p">{</span> <span class="n">KEYSC</span><span class="p">,</span> <span class="n">DMAC_DADERR</span><span class="p">,</span> <span class="n">DMAC5</span><span class="p">,</span> <span class="n">DMAC4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SCIF2</span><span class="p">,</span> <span class="n">SCIF1</span><span class="p">,</span> <span class="n">SCIF0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080098</span><span class="p">,</span> <span class="mh">0xa40800d8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR6 / IMCR6 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SIO</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SIOF1</span><span class="p">,</span> <span class="n">SIOF0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa408009c</span><span class="p">,</span> <span class="mh">0xa40800dc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR7 / IMCR7 */</span>
	  <span class="p">{</span> <span class="n">I2C_DTEI</span><span class="p">,</span> <span class="n">I2C_WAITI</span><span class="p">,</span> <span class="n">I2C_TACKI</span><span class="p">,</span> <span class="n">I2C_ALI</span><span class="p">,</span>
	    <span class="n">FLCTL_FLTREQ1I</span><span class="p">,</span> <span class="n">FLCTL_FLTREQ0I</span><span class="p">,</span> <span class="n">FLCTL_FLENDI</span><span class="p">,</span> <span class="n">FLCTL_FLSTEI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa40800a0</span><span class="p">,</span> <span class="mh">0xa40800e0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR8 / IMCR8 */</span>
	  <span class="p">{</span> <span class="n">DISABLED</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TWODG</span><span class="p">,</span> <span class="n">SIU</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa40800a4</span><span class="p">,</span> <span class="mh">0xa40800e4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR9 / IMCR9 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CMT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">USB_USBI1</span><span class="p">,</span> <span class="n">USB_USBI0</span><span class="p">,</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa40800a8</span><span class="p">,</span> <span class="mh">0xa40800e8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR10 / IMCR10 */</span>
	  <span class="p">{</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa40800ac</span><span class="p">,</span> <span class="mh">0xa40800ec</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR11 / IMCR11 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">RTC_CUI</span><span class="p">,</span> <span class="n">RTC_PRI</span><span class="p">,</span> <span class="n">RTC_ATI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TPU</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TSIF</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4140044</span><span class="p">,</span> <span class="mh">0xa4140064</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INTMSK00 / INTMSKCLR00 */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xa4080000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRA */</span> <span class="p">{</span> <span class="n">TMU0</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span> <span class="n">IRDA</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080004</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRB */</span> <span class="p">{</span> <span class="n">JPU</span><span class="p">,</span> <span class="n">LCDC</span><span class="p">,</span> <span class="n">SIM</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080008</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRC */</span> <span class="p">{</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa408000c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRD */</span> <span class="p">{</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRE */</span> <span class="p">{</span> <span class="n">DMAC0123</span><span class="p">,</span> <span class="n">VIOVOU</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">VPU</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080014</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRF */</span> <span class="p">{</span> <span class="n">KEYSC</span><span class="p">,</span> <span class="n">DMAC45</span><span class="p">,</span> <span class="n">USB</span><span class="p">,</span> <span class="n">CMT</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080018</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRG */</span> <span class="p">{</span> <span class="n">SCIF0</span><span class="p">,</span> <span class="n">SCIF1</span><span class="p">,</span> <span class="n">SCIF2</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa408001c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRH */</span> <span class="p">{</span> <span class="n">SIOF0</span><span class="p">,</span> <span class="n">SIOF1</span><span class="p">,</span> <span class="n">FLCTL</span><span class="p">,</span> <span class="n">I2C</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080020</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRI */</span> <span class="p">{</span> <span class="n">SIO</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TSIF</span><span class="p">,</span> <span class="n">RTC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRJ */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SIU</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080028</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRK */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SDHI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa408002c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRL */</span> <span class="p">{</span> <span class="n">TWODG</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TPU</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4140010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* INTPRI00 */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_sense_reg</span> <span class="n">sense_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xa414001c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* ICR1 */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">ack_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xa4140024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INTREQ00 */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_desc</span> <span class="n">intc_desc</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7722&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">force_enable</span> <span class="o">=</span> <span class="n">ENABLED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">force_disable</span> <span class="o">=</span> <span class="n">DISABLED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw</span> <span class="o">=</span> <span class="n">INTC_HW_DESC</span><span class="p">(</span><span class="n">vectors</span><span class="p">,</span> <span class="n">groups</span><span class="p">,</span> <span class="n">mask_registers</span><span class="p">,</span>
			   <span class="n">prio_registers</span><span class="p">,</span> <span class="n">sense_registers</span><span class="p">,</span> <span class="n">ack_registers</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_mem_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Register the URAM space as Node 1 */</span>
	<span class="n">setup_bootmem_node</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mh">0x055f0000</span><span class="p">,</span> <span class="mh">0x05610000</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
