# Full Adder 1 Bit
For this scenario, a **Full Adder** is being implemented using **logic gates**. Then through the use of **Quartus**, the circuit is going to be coded both in **VHDL** and **Verilog**.

Furthermore, using Quartus one can check that the VHDL or Verilog code implement does in fact recreate the circuit in question.

## Block Diagram and Truth Table
<p align="Center">
<img src="FAOB_Img/FullAdderOneBit.png" alt="Gate Level" width="350" /> 
<img src="FAOB_Img/FullAdderOneBitTruthTable.png" alt="TruthTable" width="250" />  
</p>

## Software utilizado
<p align="center">
<img src="FAOB_Img/Quartus.jpg" alt="QuartusPrime" width="200"/>  
</p>
<p>
    <b>  
        Software de diseño  
    </b>
</p>
<p align ="center" >
    <i>
      <b>  
         Quartus --> Diseño / Síntesis / Soporte FPGA.
      </b>
    </i>
</p>
<p>
    <b>  
        Software de simulación
    </b>
</p>
<p align="center">
  <i>
      <b>  
        ModelSim Altera Edition --> Functional Timming.
      </b>
  </i>
</p>

## [VHDL](VHDL_Files)


## Verilog
## [Git_Images](/Git_Images/)
## Verilog Code
## Verilog RTL
