// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/07/2023 17:28:20"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fifo (
	clk,
	reset_n,
	rd_en,
	wr_en,
	d_in,
	d_out,
	full,
	empty,
	wr_ack,
	wr_err,
	rd_ack,
	rd_err,
	data_count);
input 	clk;
input 	reset_n;
input 	rd_en;
input 	wr_en;
input 	[31:0] d_in;
output 	[31:0] d_out;
output 	full;
output 	empty;
output 	wr_ack;
output 	wr_err;
output 	rd_ack;
output 	rd_err;
output 	[3:0] data_count;

// Design Ports Information
// d_out[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[1]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[2]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[3]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[4]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[5]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[6]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[7]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[8]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[9]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[10]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[11]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[12]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[13]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[14]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[15]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[16]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[17]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[18]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[19]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[20]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[21]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[22]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[23]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[24]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[25]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[26]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[27]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[28]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[29]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[30]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_out[31]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// full	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// empty	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_ack	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_err	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_ack	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_err	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_count[0]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_count[1]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_count[2]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_count[3]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[1]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[2]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[3]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[4]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[5]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[6]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[7]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[9]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[10]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[11]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[12]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[13]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[14]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[15]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[16]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[17]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[18]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[19]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[20]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[21]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[22]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[23]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[24]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[25]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[26]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[27]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[28]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[29]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[30]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_in[31]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_en	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_en	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rd_en~input_o ;
wire \wr_en~input_o ;
wire \reset_n~input_o ;
wire \reset_n~inputCLKENA0_outclk ;
wire \U2_fifo_out|Mux6~0_combout ;
wire \U0_fifo_ns|next_state[2]~0_combout ;
wire \U0_fifo_ns|Mux2~0_combout ;
wire \U1_fifo_cal_addr|Mux0~0_combout ;
wire \U1_fifo_cal_addr|Mux0~1_combout ;
wire \U1_fifo_cal_addr|Mux1~0_combout ;
wire \U1_fifo_cal_addr|Mux2~0_combout ;
wire \U1_fifo_cal_addr|Mux3~0_combout ;
wire \U2_fifo_out|Mux4~0_combout ;
wire \U0_fifo_ns|Mux1~0_combout ;
wire \U1_fifo_cal_addr|Mux12~0_combout ;
wire \U1_fifo_cal_addr|Mux7~0_combout ;
wire \U1_fifo_cal_addr|Mux8~0_combout ;
wire \U1_fifo_cal_addr|Mux9~0_combout ;
wire \d_in[0]~input_o ;
wire \U3_Register_file|U0_register32_8|U2_reg|q[0]~feeder_combout ;
wire \U1_fifo_cal_addr|Mux4~0_combout ;
wire \U1_fifo_cal_addr|Mux5~0_combout ;
wire \U1_fifo_cal_addr|Mux11~0_combout ;
wire \U1_fifo_cal_addr|we~combout ;
wire \U1_fifo_cal_addr|Mux6~0_combout ;
wire \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ;
wire \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[0]~feeder_combout ;
wire \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ;
wire \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ;
wire \U8_mux_32|q[0]~1_combout ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[0]~feeder_combout ;
wire \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ;
wire \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ;
wire \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ;
wire \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ;
wire \U8_mux_32|q[0]~0_combout ;
wire \U8_mux_32|q[0]~2_combout ;
wire \U1_fifo_cal_addr|Mux10~0_combout ;
wire \U1_fifo_cal_addr|re~combout ;
wire \d_in[1]~input_o ;
wire \U3_Register_file|U0_register32_8|U6_reg|q[1]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[1]~feeder_combout ;
wire \U8_mux_32|q[1]~3_combout ;
wire \U3_Register_file|U0_register32_8|U1_reg|q[1]~feeder_combout ;
wire \U8_mux_32|q[1]~4_combout ;
wire \U8_mux_32|q[1]~5_combout ;
wire \d_in[2]~input_o ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[2]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U1_reg|q[2]~feeder_combout ;
wire \U8_mux_32|q[2]~7_combout ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[2]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U6_reg|q[2]~feeder_combout ;
wire \U8_mux_32|q[2]~6_combout ;
wire \U8_mux_32|q[2]~8_combout ;
wire \d_in[3]~input_o ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[3]~feeder_combout ;
wire \U8_mux_32|q[3]~9_combout ;
wire \U3_Register_file|U0_register32_8|U1_reg|q[3]~feeder_combout ;
wire \U8_mux_32|q[3]~10_combout ;
wire \U8_mux_32|q[3]~11_combout ;
wire \d_in[4]~input_o ;
wire \U3_Register_file|U0_register32_8|U1_reg|q[4]~feeder_combout ;
wire \U8_mux_32|q[4]~13_combout ;
wire \U3_Register_file|U0_register32_8|U6_reg|q[4]~feeder_combout ;
wire \U8_mux_32|q[4]~12_combout ;
wire \U8_mux_32|q[4]~14_combout ;
wire \d_in[5]~input_o ;
wire \U8_mux_32|q[5]~16_combout ;
wire \U8_mux_32|q[5]~15_combout ;
wire \U8_mux_32|q[5]~17_combout ;
wire \d_in[6]~input_o ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[6]~feeder_combout ;
wire \U8_mux_32|q[6]~19_combout ;
wire \U3_Register_file|U0_register32_8|U5_reg|q[6]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U6_reg|q[6]~feeder_combout ;
wire \U8_mux_32|q[6]~18_combout ;
wire \U8_mux_32|q[6]~20_combout ;
wire \d_in[7]~input_o ;
wire \U8_mux_32|q[7]~22_combout ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[7]~feeder_combout ;
wire \U8_mux_32|q[7]~21_combout ;
wire \U8_mux_32|q[7]~23_combout ;
wire \d_in[8]~input_o ;
wire \U3_Register_file|U0_register32_8|U4_reg|q[8]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U5_reg|q[8]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U6_reg|q[8]~feeder_combout ;
wire \U8_mux_32|q[8]~24_combout ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[8]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U3_reg|q[8]~feeder_combout ;
wire \U8_mux_32|q[8]~25_combout ;
wire \U8_mux_32|q[8]~26_combout ;
wire \d_in[9]~input_o ;
wire \U3_Register_file|U0_register32_8|U2_reg|q[9]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[9]~feeder_combout ;
wire \U8_mux_32|q[9]~28_combout ;
wire \U3_Register_file|U0_register32_8|U6_reg|q[9]~feeder_combout ;
wire \U8_mux_32|q[9]~27_combout ;
wire \U8_mux_32|q[9]~29_combout ;
wire \d_in[10]~input_o ;
wire \U3_Register_file|U0_register32_8|U1_reg|q[10]~feeder_combout ;
wire \U8_mux_32|q[10]~31_combout ;
wire \U8_mux_32|q[10]~30_combout ;
wire \U8_mux_32|q[10]~32_combout ;
wire \d_in[11]~input_o ;
wire \U3_Register_file|U0_register32_8|U2_reg|q[11]~feeder_combout ;
wire \U8_mux_32|q[11]~34_combout ;
wire \U3_Register_file|U0_register32_8|U4_reg|q[11]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U6_reg|q[11]~feeder_combout ;
wire \U8_mux_32|q[11]~33_combout ;
wire \U8_mux_32|q[11]~35_combout ;
wire \d_in[12]~input_o ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[12]~feeder_combout ;
wire \U8_mux_32|q[12]~37_combout ;
wire \U3_Register_file|U0_register32_8|U4_reg|q[12]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U6_reg|q[12]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[12]~feeder_combout ;
wire \U8_mux_32|q[12]~36_combout ;
wire \U8_mux_32|q[12]~38_combout ;
wire \d_in[13]~input_o ;
wire \U3_Register_file|U0_register32_8|U1_reg|q[13]~feeder_combout ;
wire \U8_mux_32|q[13]~40_combout ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[13]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U6_reg|q[13]~feeder_combout ;
wire \U8_mux_32|q[13]~39_combout ;
wire \U8_mux_32|q[13]~41_combout ;
wire \d_in[14]~input_o ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[14]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U3_reg|q[14]~feeder_combout ;
wire \U8_mux_32|q[14]~43_combout ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[14]~feeder_combout ;
wire \U8_mux_32|q[14]~42_combout ;
wire \U8_mux_32|q[14]~44_combout ;
wire \d_in[15]~input_o ;
wire \U3_Register_file|U0_register32_8|U2_reg|q[15]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U1_reg|q[15]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[15]~feeder_combout ;
wire \U8_mux_32|q[15]~46_combout ;
wire \U3_Register_file|U0_register32_8|U6_reg|q[15]~feeder_combout ;
wire \U8_mux_32|q[15]~45_combout ;
wire \U8_mux_32|q[15]~47_combout ;
wire \d_in[16]~input_o ;
wire \U8_mux_32|q[16]~48_combout ;
wire \U8_mux_32|q[16]~49_combout ;
wire \U8_mux_32|q[16]~50_combout ;
wire \d_in[17]~input_o ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[17]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U1_reg|q[17]~feeder_combout ;
wire \U8_mux_32|q[17]~52_combout ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[17]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U4_reg|q[17]~feeder_combout ;
wire \U8_mux_32|q[17]~51_combout ;
wire \U8_mux_32|q[17]~53_combout ;
wire \d_in[18]~input_o ;
wire \U8_mux_32|q[18]~55_combout ;
wire \U3_Register_file|U0_register32_8|U5_reg|q[18]~feeder_combout ;
wire \U8_mux_32|q[18]~54_combout ;
wire \U8_mux_32|q[18]~56_combout ;
wire \d_in[19]~input_o ;
wire \U8_mux_32|q[19]~58_combout ;
wire \U3_Register_file|U0_register32_8|U4_reg|q[19]~feeder_combout ;
wire \U8_mux_32|q[19]~57_combout ;
wire \U8_mux_32|q[19]~59_combout ;
wire \d_in[20]~input_o ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[20]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U1_reg|q[20]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U2_reg|q[20]~feeder_combout ;
wire \U8_mux_32|q[20]~61_combout ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[20]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U4_reg|q[20]~feeder_combout ;
wire \U8_mux_32|q[20]~60_combout ;
wire \U8_mux_32|q[20]~62_combout ;
wire \d_in[21]~input_o ;
wire \U3_Register_file|U0_register32_8|U1_reg|q[21]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U2_reg|q[21]~feeder_combout ;
wire \U8_mux_32|q[21]~64_combout ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[21]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U4_reg|q[21]~feeder_combout ;
wire \U8_mux_32|q[21]~63_combout ;
wire \U8_mux_32|q[21]~65_combout ;
wire \d_in[22]~input_o ;
wire \U8_mux_32|q[22]~67_combout ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[22]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U4_reg|q[22]~feeder_combout ;
wire \U8_mux_32|q[22]~66_combout ;
wire \U8_mux_32|q[22]~68_combout ;
wire \d_in[23]~input_o ;
wire \U3_Register_file|U0_register32_8|U2_reg|q[23]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[23]~feeder_combout ;
wire \U8_mux_32|q[23]~70_combout ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[23]~feeder_combout ;
wire \U8_mux_32|q[23]~69_combout ;
wire \U8_mux_32|q[23]~71_combout ;
wire \d_in[24]~input_o ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[24]~feeder_combout ;
wire \U8_mux_32|q[24]~73_combout ;
wire \U8_mux_32|q[24]~72_combout ;
wire \U8_mux_32|q[24]~74_combout ;
wire \d_in[25]~input_o ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[25]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U2_reg|q[25]~feeder_combout ;
wire \U8_mux_32|q[25]~76_combout ;
wire \U3_Register_file|U0_register32_8|U6_reg|q[25]~feeder_combout ;
wire \U8_mux_32|q[25]~75_combout ;
wire \U8_mux_32|q[25]~77_combout ;
wire \d_in[26]~input_o ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[26]~feeder_combout ;
wire \U8_mux_32|q[26]~78_combout ;
wire \U3_Register_file|U0_register32_8|U3_reg|q[26]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[26]~feeder_combout ;
wire \U8_mux_32|q[26]~79_combout ;
wire \U8_mux_32|q[26]~80_combout ;
wire \d_in[27]~input_o ;
wire \U8_mux_32|q[27]~82_combout ;
wire \U3_Register_file|U0_register32_8|U5_reg|q[27]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U4_reg|q[27]~feeder_combout ;
wire \U8_mux_32|q[27]~81_combout ;
wire \U8_mux_32|q[27]~83_combout ;
wire \d_in[28]~input_o ;
wire \U3_Register_file|U0_register32_8|U2_reg|q[28]~feeder_combout ;
wire \U8_mux_32|q[28]~85_combout ;
wire \U3_Register_file|U0_register32_8|U5_reg|q[28]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U6_reg|q[28]~feeder_combout ;
wire \U8_mux_32|q[28]~84_combout ;
wire \U8_mux_32|q[28]~86_combout ;
wire \d_in[29]~input_o ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[29]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U2_reg|q[29]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U1_reg|q[29]~feeder_combout ;
wire \U8_mux_32|q[29]~88_combout ;
wire \U8_mux_32|q[29]~87_combout ;
wire \U8_mux_32|q[29]~89_combout ;
wire \d_in[30]~input_o ;
wire \U3_Register_file|U0_register32_8|U2_reg|q[30]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U1_reg|q[30]~feeder_combout ;
wire \U3_Register_file|U0_register32_8|U0_reg|q[30]~feeder_combout ;
wire \U8_mux_32|q[30]~91_combout ;
wire \U3_Register_file|U0_register32_8|U6_reg|q[30]~feeder_combout ;
wire \U8_mux_32|q[30]~90_combout ;
wire \U8_mux_32|q[30]~92_combout ;
wire \d_in[31]~input_o ;
wire \U3_Register_file|U0_register32_8|U1_reg|q[31]~feeder_combout ;
wire \U8_mux_32|q[31]~94_combout ;
wire \U3_Register_file|U0_register32_8|U7_reg|q[31]~feeder_combout ;
wire \U8_mux_32|q[31]~93_combout ;
wire \U8_mux_32|q[31]~95_combout ;
wire \U2_fifo_out|Mux5~0_combout ;
wire \U2_fifo_out|full~combout ;
wire \U2_fifo_out|Mux4~1_combout ;
wire \U2_fifo_out|empty~combout ;
wire \U2_fifo_out|Mux3~0_combout ;
wire \U2_fifo_out|wr_ack~combout ;
wire \U2_fifo_out|Mux2~0_combout ;
wire \U2_fifo_out|wr_err~combout ;
wire \U2_fifo_out|Mux1~0_combout ;
wire \U2_fifo_out|rd_ack~combout ;
wire \U2_fifo_out|Mux4~2_combout ;
wire \U2_fifo_out|rd_err~combout ;
wire [31:0] \U3_Register_file|U0_register32_8|U2_reg|q ;
wire [31:0] \U9_dout_dff|q ;
wire [3:0] \U5_data_count_dff|q ;
wire [31:0] \U3_Register_file|U0_register32_8|U3_reg|q ;
wire [2:0] \U6_head_dff|q ;
wire [31:0] \U3_Register_file|U0_register32_8|U4_reg|q ;
wire [31:0] \U3_Register_file|U0_register32_8|U5_reg|q ;
wire [31:0] \U3_Register_file|U0_register32_8|U6_reg|q ;
wire [31:0] \U3_Register_file|U0_register32_8|U7_reg|q ;
wire [31:0] \U3_Register_file|U0_register32_8|U1_reg|q ;
wire [31:0] \U3_Register_file|U0_register32_8|U0_reg|q ;
wire [2:0] \U4_state_dff|q ;
wire [2:0] \U7_tail_dff|q ;
wire [3:0] \U1_fifo_cal_addr|next_data_count ;
wire [2:0] \U1_fifo_cal_addr|next_head ;
wire [2:0] \U0_fifo_ns|next_state ;
wire [2:0] \U1_fifo_cal_addr|next_tail ;


// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \d_out[0]~output (
	.i(\U9_dout_dff|q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[0]),
	.obar());
// synopsys translate_off
defparam \d_out[0]~output .bus_hold = "false";
defparam \d_out[0]~output .open_drain_output = "false";
defparam \d_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \d_out[1]~output (
	.i(\U9_dout_dff|q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[1]),
	.obar());
// synopsys translate_off
defparam \d_out[1]~output .bus_hold = "false";
defparam \d_out[1]~output .open_drain_output = "false";
defparam \d_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \d_out[2]~output (
	.i(\U9_dout_dff|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[2]),
	.obar());
// synopsys translate_off
defparam \d_out[2]~output .bus_hold = "false";
defparam \d_out[2]~output .open_drain_output = "false";
defparam \d_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \d_out[3]~output (
	.i(\U9_dout_dff|q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[3]),
	.obar());
// synopsys translate_off
defparam \d_out[3]~output .bus_hold = "false";
defparam \d_out[3]~output .open_drain_output = "false";
defparam \d_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \d_out[4]~output (
	.i(\U9_dout_dff|q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[4]),
	.obar());
// synopsys translate_off
defparam \d_out[4]~output .bus_hold = "false";
defparam \d_out[4]~output .open_drain_output = "false";
defparam \d_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \d_out[5]~output (
	.i(\U9_dout_dff|q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[5]),
	.obar());
// synopsys translate_off
defparam \d_out[5]~output .bus_hold = "false";
defparam \d_out[5]~output .open_drain_output = "false";
defparam \d_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \d_out[6]~output (
	.i(\U9_dout_dff|q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[6]),
	.obar());
// synopsys translate_off
defparam \d_out[6]~output .bus_hold = "false";
defparam \d_out[6]~output .open_drain_output = "false";
defparam \d_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \d_out[7]~output (
	.i(\U9_dout_dff|q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[7]),
	.obar());
// synopsys translate_off
defparam \d_out[7]~output .bus_hold = "false";
defparam \d_out[7]~output .open_drain_output = "false";
defparam \d_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \d_out[8]~output (
	.i(\U9_dout_dff|q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[8]),
	.obar());
// synopsys translate_off
defparam \d_out[8]~output .bus_hold = "false";
defparam \d_out[8]~output .open_drain_output = "false";
defparam \d_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \d_out[9]~output (
	.i(\U9_dout_dff|q [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[9]),
	.obar());
// synopsys translate_off
defparam \d_out[9]~output .bus_hold = "false";
defparam \d_out[9]~output .open_drain_output = "false";
defparam \d_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \d_out[10]~output (
	.i(\U9_dout_dff|q [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[10]),
	.obar());
// synopsys translate_off
defparam \d_out[10]~output .bus_hold = "false";
defparam \d_out[10]~output .open_drain_output = "false";
defparam \d_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \d_out[11]~output (
	.i(\U9_dout_dff|q [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[11]),
	.obar());
// synopsys translate_off
defparam \d_out[11]~output .bus_hold = "false";
defparam \d_out[11]~output .open_drain_output = "false";
defparam \d_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \d_out[12]~output (
	.i(\U9_dout_dff|q [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[12]),
	.obar());
// synopsys translate_off
defparam \d_out[12]~output .bus_hold = "false";
defparam \d_out[12]~output .open_drain_output = "false";
defparam \d_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \d_out[13]~output (
	.i(\U9_dout_dff|q [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[13]),
	.obar());
// synopsys translate_off
defparam \d_out[13]~output .bus_hold = "false";
defparam \d_out[13]~output .open_drain_output = "false";
defparam \d_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \d_out[14]~output (
	.i(\U9_dout_dff|q [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[14]),
	.obar());
// synopsys translate_off
defparam \d_out[14]~output .bus_hold = "false";
defparam \d_out[14]~output .open_drain_output = "false";
defparam \d_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \d_out[15]~output (
	.i(\U9_dout_dff|q [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[15]),
	.obar());
// synopsys translate_off
defparam \d_out[15]~output .bus_hold = "false";
defparam \d_out[15]~output .open_drain_output = "false";
defparam \d_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \d_out[16]~output (
	.i(\U9_dout_dff|q [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[16]),
	.obar());
// synopsys translate_off
defparam \d_out[16]~output .bus_hold = "false";
defparam \d_out[16]~output .open_drain_output = "false";
defparam \d_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \d_out[17]~output (
	.i(\U9_dout_dff|q [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[17]),
	.obar());
// synopsys translate_off
defparam \d_out[17]~output .bus_hold = "false";
defparam \d_out[17]~output .open_drain_output = "false";
defparam \d_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \d_out[18]~output (
	.i(\U9_dout_dff|q [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[18]),
	.obar());
// synopsys translate_off
defparam \d_out[18]~output .bus_hold = "false";
defparam \d_out[18]~output .open_drain_output = "false";
defparam \d_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \d_out[19]~output (
	.i(\U9_dout_dff|q [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[19]),
	.obar());
// synopsys translate_off
defparam \d_out[19]~output .bus_hold = "false";
defparam \d_out[19]~output .open_drain_output = "false";
defparam \d_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \d_out[20]~output (
	.i(\U9_dout_dff|q [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[20]),
	.obar());
// synopsys translate_off
defparam \d_out[20]~output .bus_hold = "false";
defparam \d_out[20]~output .open_drain_output = "false";
defparam \d_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \d_out[21]~output (
	.i(\U9_dout_dff|q [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[21]),
	.obar());
// synopsys translate_off
defparam \d_out[21]~output .bus_hold = "false";
defparam \d_out[21]~output .open_drain_output = "false";
defparam \d_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \d_out[22]~output (
	.i(\U9_dout_dff|q [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[22]),
	.obar());
// synopsys translate_off
defparam \d_out[22]~output .bus_hold = "false";
defparam \d_out[22]~output .open_drain_output = "false";
defparam \d_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \d_out[23]~output (
	.i(\U9_dout_dff|q [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[23]),
	.obar());
// synopsys translate_off
defparam \d_out[23]~output .bus_hold = "false";
defparam \d_out[23]~output .open_drain_output = "false";
defparam \d_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \d_out[24]~output (
	.i(\U9_dout_dff|q [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[24]),
	.obar());
// synopsys translate_off
defparam \d_out[24]~output .bus_hold = "false";
defparam \d_out[24]~output .open_drain_output = "false";
defparam \d_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \d_out[25]~output (
	.i(\U9_dout_dff|q [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[25]),
	.obar());
// synopsys translate_off
defparam \d_out[25]~output .bus_hold = "false";
defparam \d_out[25]~output .open_drain_output = "false";
defparam \d_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \d_out[26]~output (
	.i(\U9_dout_dff|q [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[26]),
	.obar());
// synopsys translate_off
defparam \d_out[26]~output .bus_hold = "false";
defparam \d_out[26]~output .open_drain_output = "false";
defparam \d_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \d_out[27]~output (
	.i(\U9_dout_dff|q [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[27]),
	.obar());
// synopsys translate_off
defparam \d_out[27]~output .bus_hold = "false";
defparam \d_out[27]~output .open_drain_output = "false";
defparam \d_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \d_out[28]~output (
	.i(\U9_dout_dff|q [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[28]),
	.obar());
// synopsys translate_off
defparam \d_out[28]~output .bus_hold = "false";
defparam \d_out[28]~output .open_drain_output = "false";
defparam \d_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \d_out[29]~output (
	.i(\U9_dout_dff|q [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[29]),
	.obar());
// synopsys translate_off
defparam \d_out[29]~output .bus_hold = "false";
defparam \d_out[29]~output .open_drain_output = "false";
defparam \d_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \d_out[30]~output (
	.i(\U9_dout_dff|q [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[30]),
	.obar());
// synopsys translate_off
defparam \d_out[30]~output .bus_hold = "false";
defparam \d_out[30]~output .open_drain_output = "false";
defparam \d_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \d_out[31]~output (
	.i(\U9_dout_dff|q [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d_out[31]),
	.obar());
// synopsys translate_off
defparam \d_out[31]~output .bus_hold = "false";
defparam \d_out[31]~output .open_drain_output = "false";
defparam \d_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \full~output (
	.i(\U2_fifo_out|full~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(full),
	.obar());
// synopsys translate_off
defparam \full~output .bus_hold = "false";
defparam \full~output .open_drain_output = "false";
defparam \full~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \empty~output (
	.i(\U2_fifo_out|empty~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(empty),
	.obar());
// synopsys translate_off
defparam \empty~output .bus_hold = "false";
defparam \empty~output .open_drain_output = "false";
defparam \empty~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \wr_ack~output (
	.i(\U2_fifo_out|wr_ack~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_ack),
	.obar());
// synopsys translate_off
defparam \wr_ack~output .bus_hold = "false";
defparam \wr_ack~output .open_drain_output = "false";
defparam \wr_ack~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \wr_err~output (
	.i(\U2_fifo_out|wr_err~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_err),
	.obar());
// synopsys translate_off
defparam \wr_err~output .bus_hold = "false";
defparam \wr_err~output .open_drain_output = "false";
defparam \wr_err~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \rd_ack~output (
	.i(\U2_fifo_out|rd_ack~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_ack),
	.obar());
// synopsys translate_off
defparam \rd_ack~output .bus_hold = "false";
defparam \rd_ack~output .open_drain_output = "false";
defparam \rd_ack~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \rd_err~output (
	.i(\U2_fifo_out|rd_err~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd_err),
	.obar());
// synopsys translate_off
defparam \rd_err~output .bus_hold = "false";
defparam \rd_err~output .open_drain_output = "false";
defparam \rd_err~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \data_count[0]~output (
	.i(\U5_data_count_dff|q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_count[0]),
	.obar());
// synopsys translate_off
defparam \data_count[0]~output .bus_hold = "false";
defparam \data_count[0]~output .open_drain_output = "false";
defparam \data_count[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \data_count[1]~output (
	.i(\U5_data_count_dff|q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_count[1]),
	.obar());
// synopsys translate_off
defparam \data_count[1]~output .bus_hold = "false";
defparam \data_count[1]~output .open_drain_output = "false";
defparam \data_count[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \data_count[2]~output (
	.i(\U5_data_count_dff|q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_count[2]),
	.obar());
// synopsys translate_off
defparam \data_count[2]~output .bus_hold = "false";
defparam \data_count[2]~output .open_drain_output = "false";
defparam \data_count[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \data_count[3]~output (
	.i(\U5_data_count_dff|q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_count[3]),
	.obar());
// synopsys translate_off
defparam \data_count[3]~output .bus_hold = "false";
defparam \data_count[3]~output .open_drain_output = "false";
defparam \data_count[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \rd_en~input (
	.i(rd_en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rd_en~input_o ));
// synopsys translate_off
defparam \rd_en~input .bus_hold = "false";
defparam \rd_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \wr_en~input (
	.i(wr_en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wr_en~input_o ));
// synopsys translate_off
defparam \wr_en~input .bus_hold = "false";
defparam \wr_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \reset_n~inputCLKENA0 (
	.inclk(\reset_n~input_o ),
	.ena(vcc),
	.outclk(\reset_n~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset_n~inputCLKENA0 .clock_type = "global clock";
defparam \reset_n~inputCLKENA0 .disable_mode = "low";
defparam \reset_n~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset_n~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset_n~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X19_Y4_N56
dffeas \U4_state_dff|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U0_fifo_ns|next_state [2]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4_state_dff|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U4_state_dff|q[2] .is_wysiwyg = "true";
defparam \U4_state_dff|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \U2_fifo_out|Mux6~0 (
// Equation(s):
// \U2_fifo_out|Mux6~0_combout  = ( \U4_state_dff|q [0] & ( (!\U4_state_dff|q [1]) # (\U4_state_dff|q [2]) ) ) # ( !\U4_state_dff|q [0] & ( (!\U4_state_dff|q [2]) # (\U4_state_dff|q [1]) ) )

	.dataa(!\U4_state_dff|q [2]),
	.datab(gnd),
	.datac(!\U4_state_dff|q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4_state_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|Mux6~0 .extended_lut = "off";
defparam \U2_fifo_out|Mux6~0 .lut_mask = 64'hAFAFAFAFF5F5F5F5;
defparam \U2_fifo_out|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \U0_fifo_ns|next_state[0] (
// Equation(s):
// \U0_fifo_ns|next_state [0] = ( \U0_fifo_ns|next_state[2]~0_combout  ) # ( !\U0_fifo_ns|next_state[2]~0_combout  & ( (!\U2_fifo_out|Mux6~0_combout  & ((\U0_fifo_ns|next_state [0]))) # (\U2_fifo_out|Mux6~0_combout  & (\wr_en~input_o )) ) )

	.dataa(!\wr_en~input_o ),
	.datab(gnd),
	.datac(!\U2_fifo_out|Mux6~0_combout ),
	.datad(!\U0_fifo_ns|next_state [0]),
	.datae(gnd),
	.dataf(!\U0_fifo_ns|next_state[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0_fifo_ns|next_state [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0_fifo_ns|next_state[0] .extended_lut = "off";
defparam \U0_fifo_ns|next_state[0] .lut_mask = 64'h05F505F5FFFFFFFF;
defparam \U0_fifo_ns|next_state[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N26
dffeas \U4_state_dff|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U0_fifo_ns|next_state [0]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4_state_dff|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U4_state_dff|q[0] .is_wysiwyg = "true";
defparam \U4_state_dff|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \U0_fifo_ns|next_state[2]~0 (
// Equation(s):
// \U0_fifo_ns|next_state[2]~0_combout  = ( \U4_state_dff|q [1] & ( !\wr_en~input_o  $ (\rd_en~input_o ) ) ) # ( !\U4_state_dff|q [1] & ( (!\wr_en~input_o  & (!\rd_en~input_o  & ((\U4_state_dff|q [2]) # (\U4_state_dff|q [0])))) # (\wr_en~input_o  & 
// (((\rd_en~input_o )))) ) )

	.dataa(!\wr_en~input_o ),
	.datab(!\U4_state_dff|q [0]),
	.datac(!\rd_en~input_o ),
	.datad(!\U4_state_dff|q [2]),
	.datae(gnd),
	.dataf(!\U4_state_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0_fifo_ns|next_state[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0_fifo_ns|next_state[2]~0 .extended_lut = "off";
defparam \U0_fifo_ns|next_state[2]~0 .lut_mask = 64'h25A525A5A5A5A5A5;
defparam \U0_fifo_ns|next_state[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \U0_fifo_ns|Mux2~0 (
// Equation(s):
// \U0_fifo_ns|Mux2~0_combout  = ( \U4_state_dff|q [0] & ( !\wr_en~input_o  ) ) # ( !\U4_state_dff|q [0] & ( (!\wr_en~input_o  & (((\U4_state_dff|q [1]) # (\U4_state_dff|q [2])) # (\rd_en~input_o ))) ) )

	.dataa(!\rd_en~input_o ),
	.datab(!\wr_en~input_o ),
	.datac(!\U4_state_dff|q [2]),
	.datad(!\U4_state_dff|q [1]),
	.datae(gnd),
	.dataf(!\U4_state_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0_fifo_ns|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0_fifo_ns|Mux2~0 .extended_lut = "off";
defparam \U0_fifo_ns|Mux2~0 .lut_mask = 64'h4CCC4CCCCCCCCCCC;
defparam \U0_fifo_ns|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \U0_fifo_ns|next_state[1] (
// Equation(s):
// \U0_fifo_ns|next_state [1] = ( \U0_fifo_ns|Mux2~0_combout  & ( ((\U2_fifo_out|Mux6~0_combout ) # (\U0_fifo_ns|next_state[2]~0_combout )) # (\U0_fifo_ns|next_state [1]) ) ) # ( !\U0_fifo_ns|Mux2~0_combout  & ( ((\U0_fifo_ns|next_state [1] & 
// !\U2_fifo_out|Mux6~0_combout )) # (\U0_fifo_ns|next_state[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\U0_fifo_ns|next_state [1]),
	.datac(!\U0_fifo_ns|next_state[2]~0_combout ),
	.datad(!\U2_fifo_out|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\U0_fifo_ns|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0_fifo_ns|next_state [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0_fifo_ns|next_state[1] .extended_lut = "off";
defparam \U0_fifo_ns|next_state[1] .lut_mask = 64'h3F0F3F0F3FFF3FFF;
defparam \U0_fifo_ns|next_state[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N44
dffeas \U4_state_dff|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U0_fifo_ns|next_state [1]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U4_state_dff|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U4_state_dff|q[1] .is_wysiwyg = "true";
defparam \U4_state_dff|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux0~0 (
// Equation(s):
// \U1_fifo_cal_addr|Mux0~0_combout  = ( \U0_fifo_ns|next_state [0] & ( !\U5_data_count_dff|q [0] $ (((!\U0_fifo_ns|next_state [1] & !\U0_fifo_ns|next_state [2]))) ) ) # ( !\U0_fifo_ns|next_state [0] & ( !\U5_data_count_dff|q [0] $ (((\U0_fifo_ns|next_state 
// [1] & !\U0_fifo_ns|next_state [2]))) ) )

	.dataa(!\U0_fifo_ns|next_state [1]),
	.datab(!\U0_fifo_ns|next_state [2]),
	.datac(!\U5_data_count_dff|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U0_fifo_ns|next_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux0~0 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux0~0 .lut_mask = 64'hB4B4B4B478787878;
defparam \U1_fifo_cal_addr|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \U1_fifo_cal_addr|next_data_count[0] (
// Equation(s):
// \U1_fifo_cal_addr|next_data_count [0] = ( \U1_fifo_cal_addr|Mux0~0_combout  & ( (!\U1_fifo_cal_addr|Mux12~0_combout  & \U1_fifo_cal_addr|next_data_count [0]) ) ) # ( !\U1_fifo_cal_addr|Mux0~0_combout  & ( (\U1_fifo_cal_addr|next_data_count [0]) # 
// (\U1_fifo_cal_addr|Mux12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1_fifo_cal_addr|Mux12~0_combout ),
	.datad(!\U1_fifo_cal_addr|next_data_count [0]),
	.datae(gnd),
	.dataf(!\U1_fifo_cal_addr|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|next_data_count [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|next_data_count[0] .extended_lut = "off";
defparam \U1_fifo_cal_addr|next_data_count[0] .lut_mask = 64'h0FFF0FFF00F000F0;
defparam \U1_fifo_cal_addr|next_data_count[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \U5_data_count_dff|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U1_fifo_cal_addr|next_data_count [0]),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5_data_count_dff|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5_data_count_dff|q[0] .is_wysiwyg = "true";
defparam \U5_data_count_dff|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux0~1 (
// Equation(s):
// \U1_fifo_cal_addr|Mux0~1_combout  = (!\U0_fifo_ns|next_state [2] & (!\U0_fifo_ns|next_state [0] $ (!\U0_fifo_ns|next_state [1])))

	.dataa(!\U0_fifo_ns|next_state [0]),
	.datab(!\U0_fifo_ns|next_state [2]),
	.datac(!\U0_fifo_ns|next_state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux0~1 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux0~1 .lut_mask = 64'h4848484848484848;
defparam \U1_fifo_cal_addr|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux1~0 (
// Equation(s):
// \U1_fifo_cal_addr|Mux1~0_combout  = ( \U5_data_count_dff|q [1] & ( ((!\U0_fifo_ns|next_state [1] & ((!\U0_fifo_ns|next_state [0]) # (!\U5_data_count_dff|q [0]))) # (\U0_fifo_ns|next_state [1] & ((\U5_data_count_dff|q [0]) # (\U0_fifo_ns|next_state [0])))) 
// # (\U0_fifo_ns|next_state [2]) ) ) # ( !\U5_data_count_dff|q [1] & ( (!\U0_fifo_ns|next_state [2] & ((!\U0_fifo_ns|next_state [1] & (\U0_fifo_ns|next_state [0] & \U5_data_count_dff|q [0])) # (\U0_fifo_ns|next_state [1] & (!\U0_fifo_ns|next_state [0] & 
// !\U5_data_count_dff|q [0])))) ) )

	.dataa(!\U0_fifo_ns|next_state [1]),
	.datab(!\U0_fifo_ns|next_state [0]),
	.datac(!\U0_fifo_ns|next_state [2]),
	.datad(!\U5_data_count_dff|q [0]),
	.datae(gnd),
	.dataf(!\U5_data_count_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux1~0 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux1~0 .lut_mask = 64'h40204020BFDFBFDF;
defparam \U1_fifo_cal_addr|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \U1_fifo_cal_addr|next_data_count[1] (
// Equation(s):
// \U1_fifo_cal_addr|next_data_count [1] = ( \U1_fifo_cal_addr|Mux1~0_combout  & ( (\U1_fifo_cal_addr|next_data_count [1]) # (\U1_fifo_cal_addr|Mux12~0_combout ) ) ) # ( !\U1_fifo_cal_addr|Mux1~0_combout  & ( (!\U1_fifo_cal_addr|Mux12~0_combout  & 
// \U1_fifo_cal_addr|next_data_count [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1_fifo_cal_addr|Mux12~0_combout ),
	.datad(!\U1_fifo_cal_addr|next_data_count [1]),
	.datae(gnd),
	.dataf(!\U1_fifo_cal_addr|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|next_data_count [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|next_data_count[1] .extended_lut = "off";
defparam \U1_fifo_cal_addr|next_data_count[1] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \U1_fifo_cal_addr|next_data_count[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N32
dffeas \U5_data_count_dff|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U1_fifo_cal_addr|next_data_count [1]),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5_data_count_dff|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5_data_count_dff|q[1] .is_wysiwyg = "true";
defparam \U5_data_count_dff|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N57
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux2~0 (
// Equation(s):
// \U1_fifo_cal_addr|Mux2~0_combout  = ( \U5_data_count_dff|q [0] & ( \U5_data_count_dff|q [1] & ( !\U5_data_count_dff|q [2] $ ((((!\U0_fifo_ns|next_state [0]) # (\U0_fifo_ns|next_state [2])) # (\U0_fifo_ns|next_state [1]))) ) ) ) # ( !\U5_data_count_dff|q 
// [0] & ( \U5_data_count_dff|q [1] & ( \U5_data_count_dff|q [2] ) ) ) # ( \U5_data_count_dff|q [0] & ( !\U5_data_count_dff|q [1] & ( \U5_data_count_dff|q [2] ) ) ) # ( !\U5_data_count_dff|q [0] & ( !\U5_data_count_dff|q [1] & ( !\U5_data_count_dff|q [2] $ 
// (((!\U0_fifo_ns|next_state [1]) # ((\U0_fifo_ns|next_state [0]) # (\U0_fifo_ns|next_state [2])))) ) ) )

	.dataa(!\U0_fifo_ns|next_state [1]),
	.datab(!\U0_fifo_ns|next_state [2]),
	.datac(!\U5_data_count_dff|q [2]),
	.datad(!\U0_fifo_ns|next_state [0]),
	.datae(!\U5_data_count_dff|q [0]),
	.dataf(!\U5_data_count_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux2~0 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux2~0 .lut_mask = 64'h4B0F0F0F0F0F0F87;
defparam \U1_fifo_cal_addr|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \U1_fifo_cal_addr|next_data_count[2] (
// Equation(s):
// \U1_fifo_cal_addr|next_data_count [2] = ( \U1_fifo_cal_addr|Mux2~0_combout  & ( (\U1_fifo_cal_addr|next_data_count [2]) # (\U1_fifo_cal_addr|Mux12~0_combout ) ) ) # ( !\U1_fifo_cal_addr|Mux2~0_combout  & ( (!\U1_fifo_cal_addr|Mux12~0_combout  & 
// \U1_fifo_cal_addr|next_data_count [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1_fifo_cal_addr|Mux12~0_combout ),
	.datad(!\U1_fifo_cal_addr|next_data_count [2]),
	.datae(gnd),
	.dataf(!\U1_fifo_cal_addr|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|next_data_count [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|next_data_count[2] .extended_lut = "off";
defparam \U1_fifo_cal_addr|next_data_count[2] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \U1_fifo_cal_addr|next_data_count[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N8
dffeas \U5_data_count_dff|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U1_fifo_cal_addr|next_data_count [2]),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5_data_count_dff|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5_data_count_dff|q[2] .is_wysiwyg = "true";
defparam \U5_data_count_dff|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux3~0 (
// Equation(s):
// \U1_fifo_cal_addr|Mux3~0_combout  = ( \U5_data_count_dff|q [2] & ( \U5_data_count_dff|q [1] & ( !\U5_data_count_dff|q [3] $ (((!\U5_data_count_dff|q [0]) # ((!\U1_fifo_cal_addr|Mux0~1_combout ) # (!\U0_fifo_ns|next_state [0])))) ) ) ) # ( 
// !\U5_data_count_dff|q [2] & ( \U5_data_count_dff|q [1] & ( \U5_data_count_dff|q [3] ) ) ) # ( \U5_data_count_dff|q [2] & ( !\U5_data_count_dff|q [1] & ( \U5_data_count_dff|q [3] ) ) ) # ( !\U5_data_count_dff|q [2] & ( !\U5_data_count_dff|q [1] & ( 
// !\U5_data_count_dff|q [3] $ ((((!\U1_fifo_cal_addr|Mux0~1_combout ) # (\U0_fifo_ns|next_state [0])) # (\U5_data_count_dff|q [0]))) ) ) )

	.dataa(!\U5_data_count_dff|q [0]),
	.datab(!\U1_fifo_cal_addr|Mux0~1_combout ),
	.datac(!\U5_data_count_dff|q [3]),
	.datad(!\U0_fifo_ns|next_state [0]),
	.datae(!\U5_data_count_dff|q [2]),
	.dataf(!\U5_data_count_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux3~0 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux3~0 .lut_mask = 64'h2D0F0F0F0F0F0F1E;
defparam \U1_fifo_cal_addr|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \U1_fifo_cal_addr|next_data_count[3] (
// Equation(s):
// \U1_fifo_cal_addr|next_data_count [3] = ( \U1_fifo_cal_addr|Mux3~0_combout  & ( (\U1_fifo_cal_addr|next_data_count [3]) # (\U1_fifo_cal_addr|Mux12~0_combout ) ) ) # ( !\U1_fifo_cal_addr|Mux3~0_combout  & ( (!\U1_fifo_cal_addr|Mux12~0_combout  & 
// \U1_fifo_cal_addr|next_data_count [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1_fifo_cal_addr|Mux12~0_combout ),
	.datad(!\U1_fifo_cal_addr|next_data_count [3]),
	.datae(gnd),
	.dataf(!\U1_fifo_cal_addr|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|next_data_count [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|next_data_count[3] .extended_lut = "off";
defparam \U1_fifo_cal_addr|next_data_count[3] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \U1_fifo_cal_addr|next_data_count[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N2
dffeas \U5_data_count_dff|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1_fifo_cal_addr|next_data_count [3]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5_data_count_dff|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5_data_count_dff|q[3] .is_wysiwyg = "true";
defparam \U5_data_count_dff|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \U2_fifo_out|Mux4~0 (
// Equation(s):
// \U2_fifo_out|Mux4~0_combout  = ( !\U5_data_count_dff|q [1] & ( (!\U5_data_count_dff|q [2] & (!\U5_data_count_dff|q [3] & !\U5_data_count_dff|q [0])) ) )

	.dataa(gnd),
	.datab(!\U5_data_count_dff|q [2]),
	.datac(!\U5_data_count_dff|q [3]),
	.datad(!\U5_data_count_dff|q [0]),
	.datae(gnd),
	.dataf(!\U5_data_count_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|Mux4~0 .extended_lut = "off";
defparam \U2_fifo_out|Mux4~0 .lut_mask = 64'hC000C00000000000;
defparam \U2_fifo_out|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \U0_fifo_ns|Mux1~0 (
// Equation(s):
// \U0_fifo_ns|Mux1~0_combout  = ( \U4_state_dff|q [0] & ( \U2_fifo_out|Mux4~0_combout  & ( (!\wr_en~input_o ) # (\U5_data_count_dff|q [3]) ) ) ) # ( !\U4_state_dff|q [0] & ( \U2_fifo_out|Mux4~0_combout  & ( (!\wr_en~input_o  & (((\U4_state_dff|q [1])) # 
// (\rd_en~input_o ))) # (\wr_en~input_o  & (((\U5_data_count_dff|q [3])))) ) ) ) # ( \U4_state_dff|q [0] & ( !\U2_fifo_out|Mux4~0_combout  & ( (\wr_en~input_o  & \U5_data_count_dff|q [3]) ) ) ) # ( !\U4_state_dff|q [0] & ( !\U2_fifo_out|Mux4~0_combout  & ( 
// (\wr_en~input_o  & \U5_data_count_dff|q [3]) ) ) )

	.dataa(!\rd_en~input_o ),
	.datab(!\wr_en~input_o ),
	.datac(!\U4_state_dff|q [1]),
	.datad(!\U5_data_count_dff|q [3]),
	.datae(!\U4_state_dff|q [0]),
	.dataf(!\U2_fifo_out|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0_fifo_ns|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0_fifo_ns|Mux1~0 .extended_lut = "off";
defparam \U0_fifo_ns|Mux1~0 .lut_mask = 64'h003300334C7FCCFF;
defparam \U0_fifo_ns|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \U0_fifo_ns|next_state[2] (
// Equation(s):
// \U0_fifo_ns|next_state [2] = ( \U0_fifo_ns|next_state[2]~0_combout  ) # ( !\U0_fifo_ns|next_state[2]~0_combout  & ( (!\U2_fifo_out|Mux6~0_combout  & ((\U0_fifo_ns|next_state [2]))) # (\U2_fifo_out|Mux6~0_combout  & (\U0_fifo_ns|Mux1~0_combout )) ) )

	.dataa(!\U0_fifo_ns|Mux1~0_combout ),
	.datab(gnd),
	.datac(!\U0_fifo_ns|next_state [2]),
	.datad(!\U2_fifo_out|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\U0_fifo_ns|next_state[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0_fifo_ns|next_state [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0_fifo_ns|next_state[2] .extended_lut = "off";
defparam \U0_fifo_ns|next_state[2] .lut_mask = 64'h0F550F55FFFFFFFF;
defparam \U0_fifo_ns|next_state[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux12~0 (
// Equation(s):
// \U1_fifo_cal_addr|Mux12~0_combout  = ( \U0_fifo_ns|next_state [1] & ( (!\U0_fifo_ns|next_state [0]) # (\U0_fifo_ns|next_state [2]) ) ) # ( !\U0_fifo_ns|next_state [1] & ( (!\U0_fifo_ns|next_state [2]) # (\U0_fifo_ns|next_state [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U0_fifo_ns|next_state [2]),
	.datad(!\U0_fifo_ns|next_state [0]),
	.datae(gnd),
	.dataf(!\U0_fifo_ns|next_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux12~0 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux12~0 .lut_mask = 64'hF0FFF0FFFF0FFF0F;
defparam \U1_fifo_cal_addr|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux7~0 (
// Equation(s):
// \U1_fifo_cal_addr|Mux7~0_combout  = ( \U0_fifo_ns|next_state [2] & ( \U6_head_dff|q [0] ) ) # ( !\U0_fifo_ns|next_state [2] & ( !\U6_head_dff|q [0] $ (!\U0_fifo_ns|next_state [1]) ) )

	.dataa(gnd),
	.datab(!\U6_head_dff|q [0]),
	.datac(!\U0_fifo_ns|next_state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U0_fifo_ns|next_state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux7~0 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux7~0 .lut_mask = 64'h3C3C3C3C33333333;
defparam \U1_fifo_cal_addr|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N39
cyclonev_lcell_comb \U1_fifo_cal_addr|next_head[0] (
// Equation(s):
// \U1_fifo_cal_addr|next_head [0] = ( \U1_fifo_cal_addr|Mux7~0_combout  & ( (\U1_fifo_cal_addr|next_head [0]) # (\U1_fifo_cal_addr|Mux12~0_combout ) ) ) # ( !\U1_fifo_cal_addr|Mux7~0_combout  & ( (!\U1_fifo_cal_addr|Mux12~0_combout  & 
// \U1_fifo_cal_addr|next_head [0]) ) )

	.dataa(!\U1_fifo_cal_addr|Mux12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U1_fifo_cal_addr|next_head [0]),
	.datae(gnd),
	.dataf(!\U1_fifo_cal_addr|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|next_head [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|next_head[0] .extended_lut = "off";
defparam \U1_fifo_cal_addr|next_head[0] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \U1_fifo_cal_addr|next_head[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N41
dffeas \U6_head_dff|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U1_fifo_cal_addr|next_head [0]),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6_head_dff|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U6_head_dff|q[0] .is_wysiwyg = "true";
defparam \U6_head_dff|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux8~0 (
// Equation(s):
// \U1_fifo_cal_addr|Mux8~0_combout  = ( \U6_head_dff|q [1] & ( (!\U0_fifo_ns|next_state [1]) # ((!\U6_head_dff|q [0]) # (\U0_fifo_ns|next_state [2])) ) ) # ( !\U6_head_dff|q [1] & ( (\U0_fifo_ns|next_state [1] & (\U6_head_dff|q [0] & !\U0_fifo_ns|next_state 
// [2])) ) )

	.dataa(!\U0_fifo_ns|next_state [1]),
	.datab(!\U6_head_dff|q [0]),
	.datac(!\U0_fifo_ns|next_state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U6_head_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux8~0 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux8~0 .lut_mask = 64'h10101010EFEFEFEF;
defparam \U1_fifo_cal_addr|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \U1_fifo_cal_addr|next_head[1] (
// Equation(s):
// \U1_fifo_cal_addr|next_head [1] = ( \U1_fifo_cal_addr|Mux8~0_combout  & ( (\U1_fifo_cal_addr|Mux12~0_combout ) # (\U1_fifo_cal_addr|next_head [1]) ) ) # ( !\U1_fifo_cal_addr|Mux8~0_combout  & ( (\U1_fifo_cal_addr|next_head [1] & 
// !\U1_fifo_cal_addr|Mux12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1_fifo_cal_addr|next_head [1]),
	.datad(!\U1_fifo_cal_addr|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\U1_fifo_cal_addr|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|next_head [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|next_head[1] .extended_lut = "off";
defparam \U1_fifo_cal_addr|next_head[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U1_fifo_cal_addr|next_head[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N35
dffeas \U6_head_dff|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1_fifo_cal_addr|next_head [1]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6_head_dff|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U6_head_dff|q[1] .is_wysiwyg = "true";
defparam \U6_head_dff|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux9~0 (
// Equation(s):
// \U1_fifo_cal_addr|Mux9~0_combout  = ( \U6_head_dff|q [0] & ( !\U6_head_dff|q [2] $ (((!\U0_fifo_ns|next_state [1]) # ((!\U6_head_dff|q [1]) # (\U0_fifo_ns|next_state [2])))) ) ) # ( !\U6_head_dff|q [0] & ( \U6_head_dff|q [2] ) )

	.dataa(!\U0_fifo_ns|next_state [1]),
	.datab(!\U0_fifo_ns|next_state [2]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U6_head_dff|q [2]),
	.datae(gnd),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux9~0 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux9~0 .lut_mask = 64'h00FF00FF04FB04FB;
defparam \U1_fifo_cal_addr|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \U1_fifo_cal_addr|next_head[2] (
// Equation(s):
// \U1_fifo_cal_addr|next_head [2] = ( \U1_fifo_cal_addr|Mux9~0_combout  & ( (\U1_fifo_cal_addr|next_head [2]) # (\U1_fifo_cal_addr|Mux12~0_combout ) ) ) # ( !\U1_fifo_cal_addr|Mux9~0_combout  & ( (!\U1_fifo_cal_addr|Mux12~0_combout  & 
// \U1_fifo_cal_addr|next_head [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1_fifo_cal_addr|Mux12~0_combout ),
	.datad(!\U1_fifo_cal_addr|next_head [2]),
	.datae(gnd),
	.dataf(!\U1_fifo_cal_addr|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|next_head [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|next_head[2] .extended_lut = "off";
defparam \U1_fifo_cal_addr|next_head[2] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \U1_fifo_cal_addr|next_head[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N14
dffeas \U6_head_dff|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U1_fifo_cal_addr|next_head [2]),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6_head_dff|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U6_head_dff|q[2] .is_wysiwyg = "true";
defparam \U6_head_dff|q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \d_in[0]~input (
	.i(d_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[0]~input_o ));
// synopsys translate_off
defparam \d_in[0]~input .bus_hold = "false";
defparam \d_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N24
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U2_reg|q[0]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U2_reg|q[0]~feeder_combout  = \d_in[0]~input_o 

	.dataa(gnd),
	.datab(!\d_in[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U2_reg|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[0]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \U3_Register_file|U0_register32_8|U2_reg|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux4~0 (
// Equation(s):
// \U1_fifo_cal_addr|Mux4~0_combout  = ( \U7_tail_dff|q [0] & ( (!\U0_fifo_ns|next_state [0]) # (\U0_fifo_ns|next_state [2]) ) ) # ( !\U7_tail_dff|q [0] & ( (\U0_fifo_ns|next_state [0] & !\U0_fifo_ns|next_state [2]) ) )

	.dataa(!\U0_fifo_ns|next_state [0]),
	.datab(!\U0_fifo_ns|next_state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U7_tail_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux4~0 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux4~0 .lut_mask = 64'h44444444BBBBBBBB;
defparam \U1_fifo_cal_addr|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \U1_fifo_cal_addr|next_tail[0] (
// Equation(s):
// \U1_fifo_cal_addr|next_tail [0] = ( \U1_fifo_cal_addr|Mux4~0_combout  & ( (\U1_fifo_cal_addr|next_tail [0]) # (\U1_fifo_cal_addr|Mux12~0_combout ) ) ) # ( !\U1_fifo_cal_addr|Mux4~0_combout  & ( (!\U1_fifo_cal_addr|Mux12~0_combout  & 
// \U1_fifo_cal_addr|next_tail [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1_fifo_cal_addr|Mux12~0_combout ),
	.datad(!\U1_fifo_cal_addr|next_tail [0]),
	.datae(gnd),
	.dataf(!\U1_fifo_cal_addr|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|next_tail [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|next_tail[0] .extended_lut = "off";
defparam \U1_fifo_cal_addr|next_tail[0] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \U1_fifo_cal_addr|next_tail[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N56
dffeas \U7_tail_dff|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U1_fifo_cal_addr|next_tail [0]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U7_tail_dff|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U7_tail_dff|q[0] .is_wysiwyg = "true";
defparam \U7_tail_dff|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N21
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux5~0 (
// Equation(s):
// \U1_fifo_cal_addr|Mux5~0_combout  = ( \U7_tail_dff|q [0] & ( !\U7_tail_dff|q [1] $ (((!\U0_fifo_ns|next_state [0]) # (\U0_fifo_ns|next_state [2]))) ) ) # ( !\U7_tail_dff|q [0] & ( \U7_tail_dff|q [1] ) )

	.dataa(!\U7_tail_dff|q [1]),
	.datab(!\U0_fifo_ns|next_state [2]),
	.datac(!\U0_fifo_ns|next_state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U7_tail_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux5~0 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux5~0 .lut_mask = 64'h5555555559595959;
defparam \U1_fifo_cal_addr|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \U1_fifo_cal_addr|next_tail[1] (
// Equation(s):
// \U1_fifo_cal_addr|next_tail [1] = ( \U1_fifo_cal_addr|Mux5~0_combout  & ( (\U1_fifo_cal_addr|next_tail [1]) # (\U1_fifo_cal_addr|Mux12~0_combout ) ) ) # ( !\U1_fifo_cal_addr|Mux5~0_combout  & ( (!\U1_fifo_cal_addr|Mux12~0_combout  & 
// \U1_fifo_cal_addr|next_tail [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1_fifo_cal_addr|Mux12~0_combout ),
	.datad(!\U1_fifo_cal_addr|next_tail [1]),
	.datae(gnd),
	.dataf(!\U1_fifo_cal_addr|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|next_tail [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|next_tail[1] .extended_lut = "off";
defparam \U1_fifo_cal_addr|next_tail[1] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \U1_fifo_cal_addr|next_tail[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N38
dffeas \U7_tail_dff|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U1_fifo_cal_addr|next_tail [1]),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U7_tail_dff|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U7_tail_dff|q[1] .is_wysiwyg = "true";
defparam \U7_tail_dff|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux11~0 (
// Equation(s):
// \U1_fifo_cal_addr|Mux11~0_combout  = ( \U0_fifo_ns|next_state [0] & ( !\U0_fifo_ns|next_state [2] ) )

	.dataa(gnd),
	.datab(!\U0_fifo_ns|next_state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U0_fifo_ns|next_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux11~0 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux11~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \U1_fifo_cal_addr|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \U1_fifo_cal_addr|we (
// Equation(s):
// \U1_fifo_cal_addr|we~combout  = (!\U1_fifo_cal_addr|Mux12~0_combout  & (\U1_fifo_cal_addr|we~combout )) # (\U1_fifo_cal_addr|Mux12~0_combout  & ((\U1_fifo_cal_addr|Mux11~0_combout )))

	.dataa(gnd),
	.datab(!\U1_fifo_cal_addr|we~combout ),
	.datac(!\U1_fifo_cal_addr|Mux11~0_combout ),
	.datad(!\U1_fifo_cal_addr|Mux12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|we~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|we .extended_lut = "off";
defparam \U1_fifo_cal_addr|we .lut_mask = 64'h330F330F330F330F;
defparam \U1_fifo_cal_addr|we .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux6~0 (
// Equation(s):
// \U1_fifo_cal_addr|Mux6~0_combout  = ( \U7_tail_dff|q [2] & ( (!\U7_tail_dff|q [1]) # (((!\U0_fifo_ns|next_state [0]) # (!\U7_tail_dff|q [0])) # (\U0_fifo_ns|next_state [2])) ) ) # ( !\U7_tail_dff|q [2] & ( (\U7_tail_dff|q [1] & (!\U0_fifo_ns|next_state 
// [2] & (\U0_fifo_ns|next_state [0] & \U7_tail_dff|q [0]))) ) )

	.dataa(!\U7_tail_dff|q [1]),
	.datab(!\U0_fifo_ns|next_state [2]),
	.datac(!\U0_fifo_ns|next_state [0]),
	.datad(!\U7_tail_dff|q [0]),
	.datae(gnd),
	.dataf(!\U7_tail_dff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux6~0 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux6~0 .lut_mask = 64'h00040004FFFBFFFB;
defparam \U1_fifo_cal_addr|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N24
cyclonev_lcell_comb \U1_fifo_cal_addr|next_tail[2] (
// Equation(s):
// \U1_fifo_cal_addr|next_tail [2] = ( \U1_fifo_cal_addr|Mux6~0_combout  & ( (\U1_fifo_cal_addr|Mux12~0_combout ) # (\U1_fifo_cal_addr|next_tail [2]) ) ) # ( !\U1_fifo_cal_addr|Mux6~0_combout  & ( (\U1_fifo_cal_addr|next_tail [2] & 
// !\U1_fifo_cal_addr|Mux12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1_fifo_cal_addr|next_tail [2]),
	.datad(!\U1_fifo_cal_addr|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\U1_fifo_cal_addr|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|next_tail [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|next_tail[2] .extended_lut = "off";
defparam \U1_fifo_cal_addr|next_tail[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U1_fifo_cal_addr|next_tail[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N26
dffeas \U7_tail_dff|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U1_fifo_cal_addr|next_tail [2]),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U7_tail_dff|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U7_tail_dff|q[2] .is_wysiwyg = "true";
defparam \U7_tail_dff|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N15
cyclonev_lcell_comb \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4 (
// Equation(s):
// \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout  = ( !\U7_tail_dff|q [2] & ( (\U7_tail_dff|q [1] & (\U1_fifo_cal_addr|we~combout  & !\U7_tail_dff|q [0])) ) )

	.dataa(!\U7_tail_dff|q [1]),
	.datab(!\U1_fifo_cal_addr|we~combout ),
	.datac(!\U7_tail_dff|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U7_tail_dff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4 .extended_lut = "off";
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4 .lut_mask = 64'h1010101000000000;
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N26
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U2_reg|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[0] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N45
cyclonev_lcell_comb \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6 (
// Equation(s):
// \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout  = ( !\U7_tail_dff|q [2] & ( (\U7_tail_dff|q [0] & (\U1_fifo_cal_addr|we~combout  & !\U7_tail_dff|q [1])) ) )

	.dataa(!\U7_tail_dff|q [0]),
	.datab(!\U1_fifo_cal_addr|we~combout ),
	.datac(!\U7_tail_dff|q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U7_tail_dff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6 .extended_lut = "off";
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6 .lut_mask = 64'h1010101000000000;
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N14
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[0] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[0]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[0]~feeder_combout  = ( \d_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[0]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N39
cyclonev_lcell_comb \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7 (
// Equation(s):
// \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout  = ( !\U7_tail_dff|q [2] & ( (!\U7_tail_dff|q [1] & (\U1_fifo_cal_addr|we~combout  & !\U7_tail_dff|q [0])) ) )

	.dataa(!\U7_tail_dff|q [1]),
	.datab(!\U1_fifo_cal_addr|we~combout ),
	.datac(gnd),
	.datad(!\U7_tail_dff|q [0]),
	.datae(gnd),
	.dataf(!\U7_tail_dff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7 .extended_lut = "off";
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7 .lut_mask = 64'h2200220000000000;
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N44
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[0] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5 (
// Equation(s):
// \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout  = ( !\U7_tail_dff|q [2] & ( (\U7_tail_dff|q [1] & (\U1_fifo_cal_addr|we~combout  & \U7_tail_dff|q [0])) ) )

	.dataa(!\U7_tail_dff|q [1]),
	.datab(!\U1_fifo_cal_addr|we~combout ),
	.datac(!\U7_tail_dff|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U7_tail_dff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5 .extended_lut = "off";
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5 .lut_mask = 64'h0101010100000000;
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[0] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N9
cyclonev_lcell_comb \U8_mux_32|q[0]~1 (
// Equation(s):
// \U8_mux_32|q[0]~1_combout  = ( \U3_Register_file|U0_register32_8|U3_reg|q [0] & ( \U6_head_dff|q [0] & ( (\U3_Register_file|U0_register32_8|U1_reg|q [0]) # (\U6_head_dff|q [1]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [0] & ( \U6_head_dff|q 
// [0] & ( (!\U6_head_dff|q [1] & \U3_Register_file|U0_register32_8|U1_reg|q [0]) ) ) ) # ( \U3_Register_file|U0_register32_8|U3_reg|q [0] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U0_reg|q [0]))) # 
// (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U2_reg|q [0])) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [0] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U0_reg|q [0]))) # (\U6_head_dff|q [1] 
// & (\U3_Register_file|U0_register32_8|U2_reg|q [0])) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U2_reg|q [0]),
	.datab(!\U6_head_dff|q [1]),
	.datac(!\U3_Register_file|U0_register32_8|U1_reg|q [0]),
	.datad(!\U3_Register_file|U0_register32_8|U0_reg|q [0]),
	.datae(!\U3_Register_file|U0_register32_8|U3_reg|q [0]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[0]~1 .extended_lut = "off";
defparam \U8_mux_32|q[0]~1 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \U8_mux_32|q[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N39
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[0]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[0]~feeder_combout  = ( \d_in[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[0]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3 (
// Equation(s):
// \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout  = ( \U7_tail_dff|q [2] & ( (\U7_tail_dff|q [1] & (\U1_fifo_cal_addr|we~combout  & \U7_tail_dff|q [0])) ) )

	.dataa(!\U7_tail_dff|q [1]),
	.datab(gnd),
	.datac(!\U1_fifo_cal_addr|we~combout ),
	.datad(!\U7_tail_dff|q [0]),
	.datae(gnd),
	.dataf(!\U7_tail_dff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3 .extended_lut = "off";
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3 .lut_mask = 64'h0000000000050005;
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N40
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[0] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N9
cyclonev_lcell_comb \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2 (
// Equation(s):
// \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout  = ( \U7_tail_dff|q [2] & ( (\U7_tail_dff|q [1] & (\U1_fifo_cal_addr|we~combout  & !\U7_tail_dff|q [0])) ) )

	.dataa(!\U7_tail_dff|q [1]),
	.datab(!\U1_fifo_cal_addr|we~combout ),
	.datac(gnd),
	.datad(!\U7_tail_dff|q [0]),
	.datae(gnd),
	.dataf(!\U7_tail_dff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2 .extended_lut = "off";
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2 .lut_mask = 64'h0000000011001100;
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N59
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[0] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N42
cyclonev_lcell_comb \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1 (
// Equation(s):
// \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout  = ( \U7_tail_dff|q [2] & ( (\U7_tail_dff|q [0] & (\U1_fifo_cal_addr|we~combout  & !\U7_tail_dff|q [1])) ) )

	.dataa(!\U7_tail_dff|q [0]),
	.datab(!\U1_fifo_cal_addr|we~combout ),
	.datac(!\U7_tail_dff|q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U7_tail_dff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1 .extended_lut = "off";
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1 .lut_mask = 64'h0000000010101010;
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N14
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[0] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N27
cyclonev_lcell_comb \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0 (
// Equation(s):
// \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout  = ( \U7_tail_dff|q [2] & ( (!\U7_tail_dff|q [1] & (\U1_fifo_cal_addr|we~combout  & !\U7_tail_dff|q [0])) ) )

	.dataa(!\U7_tail_dff|q [1]),
	.datab(!\U1_fifo_cal_addr|we~combout ),
	.datac(gnd),
	.datad(!\U7_tail_dff|q [0]),
	.datae(gnd),
	.dataf(!\U7_tail_dff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0 .extended_lut = "off";
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0 .lut_mask = 64'h0000000022002200;
defparam \U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N5
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[0] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N15
cyclonev_lcell_comb \U8_mux_32|q[0]~0 (
// Equation(s):
// \U8_mux_32|q[0]~0_combout  = ( \U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U7_reg|q [0] ) ) ) # ( !\U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U5_reg|q [0] ) ) ) # ( \U6_head_dff|q 
// [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U6_reg|q [0] ) ) ) # ( !\U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U4_reg|q [0] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U7_reg|q [0]),
	.datab(!\U3_Register_file|U0_register32_8|U6_reg|q [0]),
	.datac(!\U3_Register_file|U0_register32_8|U5_reg|q [0]),
	.datad(!\U3_Register_file|U0_register32_8|U4_reg|q [0]),
	.datae(!\U6_head_dff|q [1]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[0]~0 .extended_lut = "off";
defparam \U8_mux_32|q[0]~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \U8_mux_32|q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \U8_mux_32|q[0]~2 (
// Equation(s):
// \U8_mux_32|q[0]~2_combout  = ( \U8_mux_32|q[0]~0_combout  & ( (\U8_mux_32|q[0]~1_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[0]~0_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\U6_head_dff|q [2]),
	.datac(!\U8_mux_32|q[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[0]~2 .extended_lut = "off";
defparam \U8_mux_32|q[0]~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \U8_mux_32|q[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N51
cyclonev_lcell_comb \U1_fifo_cal_addr|Mux10~0 (
// Equation(s):
// \U1_fifo_cal_addr|Mux10~0_combout  = ( \U0_fifo_ns|next_state [1] & ( !\U0_fifo_ns|next_state [2] ) )

	.dataa(gnd),
	.datab(!\U0_fifo_ns|next_state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U0_fifo_ns|next_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|Mux10~0 .extended_lut = "off";
defparam \U1_fifo_cal_addr|Mux10~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \U1_fifo_cal_addr|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \U1_fifo_cal_addr|re (
// Equation(s):
// \U1_fifo_cal_addr|re~combout  = ( \U1_fifo_cal_addr|Mux10~0_combout  & ( (\U1_fifo_cal_addr|re~combout ) # (\U1_fifo_cal_addr|Mux12~0_combout ) ) ) # ( !\U1_fifo_cal_addr|Mux10~0_combout  & ( (!\U1_fifo_cal_addr|Mux12~0_combout  & 
// \U1_fifo_cal_addr|re~combout ) ) )

	.dataa(!\U1_fifo_cal_addr|Mux12~0_combout ),
	.datab(gnd),
	.datac(!\U1_fifo_cal_addr|re~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1_fifo_cal_addr|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1_fifo_cal_addr|re~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1_fifo_cal_addr|re .extended_lut = "off";
defparam \U1_fifo_cal_addr|re .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \U1_fifo_cal_addr|re .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N40
dffeas \U9_dout_dff|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[0]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[0] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \d_in[1]~input (
	.i(d_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[1]~input_o ));
// synopsys translate_off
defparam \d_in[1]~input .bus_hold = "false";
defparam \d_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N0
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U6_reg|q[1]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U6_reg|q[1]~feeder_combout  = \d_in[1]~input_o 

	.dataa(gnd),
	.datab(!\d_in[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U6_reg|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[1]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \U3_Register_file|U0_register32_8|U6_reg|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N1
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U6_reg|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[1] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N58
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[1] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N21
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[1]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[1]~feeder_combout  = \d_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[1]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N22
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[1] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N28
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[1] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N3
cyclonev_lcell_comb \U8_mux_32|q[1]~3 (
// Equation(s):
// \U8_mux_32|q[1]~3_combout  = ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U5_reg|q [1] & ( (!\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U7_reg|q [1]) ) ) ) # ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U5_reg|q 
// [1] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U4_reg|q [1]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U6_reg|q [1])) ) ) ) # ( \U6_head_dff|q [0] & ( !\U3_Register_file|U0_register32_8|U5_reg|q [1] & ( 
// (\U6_head_dff|q [1] & \U3_Register_file|U0_register32_8|U7_reg|q [1]) ) ) ) # ( !\U6_head_dff|q [0] & ( !\U3_Register_file|U0_register32_8|U5_reg|q [1] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U4_reg|q [1]))) # (\U6_head_dff|q [1] & 
// (\U3_Register_file|U0_register32_8|U6_reg|q [1])) ) ) )

	.dataa(!\U6_head_dff|q [1]),
	.datab(!\U3_Register_file|U0_register32_8|U6_reg|q [1]),
	.datac(!\U3_Register_file|U0_register32_8|U4_reg|q [1]),
	.datad(!\U3_Register_file|U0_register32_8|U7_reg|q [1]),
	.datae(!\U6_head_dff|q [0]),
	.dataf(!\U3_Register_file|U0_register32_8|U5_reg|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[1]~3 .extended_lut = "off";
defparam \U8_mux_32|q[1]~3 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \U8_mux_32|q[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[1] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N14
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[1] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N2
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[1] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N27
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U1_reg|q[1]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U1_reg|q[1]~feeder_combout  = \d_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U1_reg|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[1]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U3_Register_file|U0_register32_8|U1_reg|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U1_reg|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[1] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N18
cyclonev_lcell_comb \U8_mux_32|q[1]~4 (
// Equation(s):
// \U8_mux_32|q[1]~4_combout  = ( \U3_Register_file|U0_register32_8|U1_reg|q [1] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U3_reg|q [1]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U1_reg|q [1] & ( \U6_head_dff|q 
// [0] & ( (\U3_Register_file|U0_register32_8|U3_reg|q [1] & \U6_head_dff|q [1]) ) ) ) # ( \U3_Register_file|U0_register32_8|U1_reg|q [1] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U0_reg|q [1]))) # (\U6_head_dff|q 
// [1] & (\U3_Register_file|U0_register32_8|U2_reg|q [1])) ) ) ) # ( !\U3_Register_file|U0_register32_8|U1_reg|q [1] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U0_reg|q [1]))) # (\U6_head_dff|q [1] & 
// (\U3_Register_file|U0_register32_8|U2_reg|q [1])) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U2_reg|q [1]),
	.datab(!\U3_Register_file|U0_register32_8|U0_reg|q [1]),
	.datac(!\U3_Register_file|U0_register32_8|U3_reg|q [1]),
	.datad(!\U6_head_dff|q [1]),
	.datae(!\U3_Register_file|U0_register32_8|U1_reg|q [1]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[1]~4 .extended_lut = "off";
defparam \U8_mux_32|q[1]~4 .lut_mask = 64'h33553355000FFF0F;
defparam \U8_mux_32|q[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N39
cyclonev_lcell_comb \U8_mux_32|q[1]~5 (
// Equation(s):
// \U8_mux_32|q[1]~5_combout  = ( \U8_mux_32|q[1]~3_combout  & ( \U8_mux_32|q[1]~4_combout  ) ) # ( !\U8_mux_32|q[1]~3_combout  & ( \U8_mux_32|q[1]~4_combout  & ( !\U6_head_dff|q [2] ) ) ) # ( \U8_mux_32|q[1]~3_combout  & ( !\U8_mux_32|q[1]~4_combout  & ( 
// \U6_head_dff|q [2] ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U8_mux_32|q[1]~3_combout ),
	.dataf(!\U8_mux_32|q[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[1]~5 .extended_lut = "off";
defparam \U8_mux_32|q[1]~5 .lut_mask = 64'h00005555AAAAFFFF;
defparam \U8_mux_32|q[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N40
dffeas \U9_dout_dff|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[1]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[1] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \d_in[2]~input (
	.i(d_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[2]~input_o ));
// synopsys translate_off
defparam \d_in[2]~input .bus_hold = "false";
defparam \d_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N21
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[2]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[2]~feeder_combout  = \d_in[2]~input_o 

	.dataa(!\d_in[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[2]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N22
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[2] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N16
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[2] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N12
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U1_reg|q[2]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U1_reg|q[2]~feeder_combout  = ( \d_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U1_reg|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[2]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U1_reg|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N13
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U1_reg|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[2] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N2
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[2] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \U8_mux_32|q[2]~7 (
// Equation(s):
// \U8_mux_32|q[2]~7_combout  = ( \U3_Register_file|U0_register32_8|U3_reg|q [2] & ( \U6_head_dff|q [0] & ( (\U3_Register_file|U0_register32_8|U1_reg|q [2]) # (\U6_head_dff|q [1]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [2] & ( \U6_head_dff|q 
// [0] & ( (!\U6_head_dff|q [1] & \U3_Register_file|U0_register32_8|U1_reg|q [2]) ) ) ) # ( \U3_Register_file|U0_register32_8|U3_reg|q [2] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [2])) # (\U6_head_dff|q 
// [1] & ((\U3_Register_file|U0_register32_8|U2_reg|q [2]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [2] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [2])) # (\U6_head_dff|q [1] & 
// ((\U3_Register_file|U0_register32_8|U2_reg|q [2]))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U0_reg|q [2]),
	.datab(!\U6_head_dff|q [1]),
	.datac(!\U3_Register_file|U0_register32_8|U2_reg|q [2]),
	.datad(!\U3_Register_file|U0_register32_8|U1_reg|q [2]),
	.datae(!\U3_Register_file|U0_register32_8|U3_reg|q [2]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[2]~7 .extended_lut = "off";
defparam \U8_mux_32|q[2]~7 .lut_mask = 64'h4747474700CC33FF;
defparam \U8_mux_32|q[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N12
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[2]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[2]~feeder_combout  = ( \d_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[2]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N13
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[2] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N44
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[2] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N14
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[2] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U6_reg|q[2]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U6_reg|q[2]~feeder_combout  = ( \d_in[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U6_reg|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[2]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U6_reg|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N26
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U6_reg|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[2] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N45
cyclonev_lcell_comb \U8_mux_32|q[2]~6 (
// Equation(s):
// \U8_mux_32|q[2]~6_combout  = ( \U6_head_dff|q [0] & ( \U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U7_reg|q [2] ) ) ) # ( !\U6_head_dff|q [0] & ( \U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U6_reg|q [2] ) ) ) # ( \U6_head_dff|q 
// [0] & ( !\U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U5_reg|q [2] ) ) ) # ( !\U6_head_dff|q [0] & ( !\U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U4_reg|q [2] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U7_reg|q [2]),
	.datab(!\U3_Register_file|U0_register32_8|U5_reg|q [2]),
	.datac(!\U3_Register_file|U0_register32_8|U4_reg|q [2]),
	.datad(!\U3_Register_file|U0_register32_8|U6_reg|q [2]),
	.datae(!\U6_head_dff|q [0]),
	.dataf(!\U6_head_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[2]~6 .extended_lut = "off";
defparam \U8_mux_32|q[2]~6 .lut_mask = 64'h0F0F333300FF5555;
defparam \U8_mux_32|q[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N39
cyclonev_lcell_comb \U8_mux_32|q[2]~8 (
// Equation(s):
// \U8_mux_32|q[2]~8_combout  = ( \U8_mux_32|q[2]~6_combout  & ( (\U8_mux_32|q[2]~7_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[2]~6_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[2]~7_combout ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U8_mux_32|q[2]~7_combout ),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[2]~8 .extended_lut = "off";
defparam \U8_mux_32|q[2]~8 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \U8_mux_32|q[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N40
dffeas \U9_dout_dff|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[2]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[2] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \d_in[3]~input (
	.i(d_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[3]~input_o ));
// synopsys translate_off
defparam \d_in[3]~input .bus_hold = "false";
defparam \d_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y5_N11
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[3] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N15
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[3]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[3]~feeder_combout  = ( \d_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[3]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N16
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[3] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N44
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[3] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N50
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[3] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \U8_mux_32|q[3]~9 (
// Equation(s):
// \U8_mux_32|q[3]~9_combout  = ( \U3_Register_file|U0_register32_8|U5_reg|q [3] & ( \U3_Register_file|U0_register32_8|U4_reg|q [3] & ( (!\U6_head_dff|q [1]) # ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [3])) # (\U6_head_dff|q [0] & 
// ((\U3_Register_file|U0_register32_8|U7_reg|q [3])))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [3] & ( \U3_Register_file|U0_register32_8|U4_reg|q [3] & ( (!\U6_head_dff|q [1] & (((!\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & 
// ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [3])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [3]))))) ) ) ) # ( \U3_Register_file|U0_register32_8|U5_reg|q [3] & ( 
// !\U3_Register_file|U0_register32_8|U4_reg|q [3] & ( (!\U6_head_dff|q [1] & (((\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [3])) # (\U6_head_dff|q [0] & 
// ((\U3_Register_file|U0_register32_8|U7_reg|q [3]))))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [3] & ( !\U3_Register_file|U0_register32_8|U4_reg|q [3] & ( (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U6_reg|q [3])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [3]))))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U6_reg|q [3]),
	.datab(!\U6_head_dff|q [1]),
	.datac(!\U6_head_dff|q [0]),
	.datad(!\U3_Register_file|U0_register32_8|U7_reg|q [3]),
	.datae(!\U3_Register_file|U0_register32_8|U5_reg|q [3]),
	.dataf(!\U3_Register_file|U0_register32_8|U4_reg|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[3]~9 .extended_lut = "off";
defparam \U8_mux_32|q[3]~9 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \U8_mux_32|q[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N52
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[3] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N9
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U1_reg|q[3]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U1_reg|q[3]~feeder_combout  = ( \d_in[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U1_reg|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[3]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U1_reg|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N10
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U1_reg|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[3] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N10
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[3] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N37
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[3] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \U8_mux_32|q[3]~10 (
// Equation(s):
// \U8_mux_32|q[3]~10_combout  = ( \U3_Register_file|U0_register32_8|U2_reg|q [3] & ( \U6_head_dff|q [1] & ( (!\U6_head_dff|q [0]) # (\U3_Register_file|U0_register32_8|U3_reg|q [3]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U2_reg|q [3] & ( \U6_head_dff|q 
// [1] & ( (\U3_Register_file|U0_register32_8|U3_reg|q [3] & \U6_head_dff|q [0]) ) ) ) # ( \U3_Register_file|U0_register32_8|U2_reg|q [3] & ( !\U6_head_dff|q [1] & ( (!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U0_reg|q [3]))) # (\U6_head_dff|q 
// [0] & (\U3_Register_file|U0_register32_8|U1_reg|q [3])) ) ) ) # ( !\U3_Register_file|U0_register32_8|U2_reg|q [3] & ( !\U6_head_dff|q [1] & ( (!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U0_reg|q [3]))) # (\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U1_reg|q [3])) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U3_reg|q [3]),
	.datab(!\U6_head_dff|q [0]),
	.datac(!\U3_Register_file|U0_register32_8|U1_reg|q [3]),
	.datad(!\U3_Register_file|U0_register32_8|U0_reg|q [3]),
	.datae(!\U3_Register_file|U0_register32_8|U2_reg|q [3]),
	.dataf(!\U6_head_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[3]~10 .extended_lut = "off";
defparam \U8_mux_32|q[3]~10 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \U8_mux_32|q[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \U8_mux_32|q[3]~11 (
// Equation(s):
// \U8_mux_32|q[3]~11_combout  = ( \U8_mux_32|q[3]~10_combout  & ( (!\U6_head_dff|q [2]) # (\U8_mux_32|q[3]~9_combout ) ) ) # ( !\U8_mux_32|q[3]~10_combout  & ( (\U6_head_dff|q [2] & \U8_mux_32|q[3]~9_combout ) ) )

	.dataa(gnd),
	.datab(!\U6_head_dff|q [2]),
	.datac(!\U8_mux_32|q[3]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[3]~11 .extended_lut = "off";
defparam \U8_mux_32|q[3]~11 .lut_mask = 64'h03030303CFCFCFCF;
defparam \U8_mux_32|q[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N16
dffeas \U9_dout_dff|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[3]~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[3] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \d_in[4]~input (
	.i(d_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[4]~input_o ));
// synopsys translate_off
defparam \d_in[4]~input .bus_hold = "false";
defparam \d_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y5_N29
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[4] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N47
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[4] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N12
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U1_reg|q[4]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U1_reg|q[4]~feeder_combout  = ( \d_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U1_reg|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[4]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U1_reg|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U1_reg|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[4] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N59
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[4] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N39
cyclonev_lcell_comb \U8_mux_32|q[4]~13 (
// Equation(s):
// \U8_mux_32|q[4]~13_combout  = ( \U3_Register_file|U0_register32_8|U2_reg|q [4] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U1_reg|q [4]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U3_reg|q [4])) 
// ) ) ) # ( !\U3_Register_file|U0_register32_8|U2_reg|q [4] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U1_reg|q [4]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U3_reg|q [4])) ) ) ) # ( 
// \U3_Register_file|U0_register32_8|U2_reg|q [4] & ( !\U6_head_dff|q [0] & ( (\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U0_reg|q [4]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U2_reg|q [4] & ( !\U6_head_dff|q [0] & ( 
// (\U3_Register_file|U0_register32_8|U0_reg|q [4] & !\U6_head_dff|q [1]) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U0_reg|q [4]),
	.datab(!\U3_Register_file|U0_register32_8|U3_reg|q [4]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U3_Register_file|U0_register32_8|U1_reg|q [4]),
	.datae(!\U3_Register_file|U0_register32_8|U2_reg|q [4]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[4]~13 .extended_lut = "off";
defparam \U8_mux_32|q[4]~13 .lut_mask = 64'h50505F5F03F303F3;
defparam \U8_mux_32|q[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N42
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U6_reg|q[4]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U6_reg|q[4]~feeder_combout  = ( \d_in[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U6_reg|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[4]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U6_reg|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N43
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U6_reg|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[4] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N16
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[4] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[4] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N40
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[4] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N30
cyclonev_lcell_comb \U8_mux_32|q[4]~12 (
// Equation(s):
// \U8_mux_32|q[4]~12_combout  = ( \U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U7_reg|q [4] ) ) ) # ( !\U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U5_reg|q [4] ) ) ) # ( \U6_head_dff|q 
// [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U6_reg|q [4] ) ) ) # ( !\U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U4_reg|q [4] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U6_reg|q [4]),
	.datab(!\U3_Register_file|U0_register32_8|U5_reg|q [4]),
	.datac(!\U3_Register_file|U0_register32_8|U4_reg|q [4]),
	.datad(!\U3_Register_file|U0_register32_8|U7_reg|q [4]),
	.datae(!\U6_head_dff|q [1]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[4]~12 .extended_lut = "off";
defparam \U8_mux_32|q[4]~12 .lut_mask = 64'h0F0F5555333300FF;
defparam \U8_mux_32|q[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N6
cyclonev_lcell_comb \U8_mux_32|q[4]~14 (
// Equation(s):
// \U8_mux_32|q[4]~14_combout  = ( \U8_mux_32|q[4]~13_combout  & ( \U8_mux_32|q[4]~12_combout  ) ) # ( !\U8_mux_32|q[4]~13_combout  & ( \U8_mux_32|q[4]~12_combout  & ( \U6_head_dff|q [2] ) ) ) # ( \U8_mux_32|q[4]~13_combout  & ( !\U8_mux_32|q[4]~12_combout  
// & ( !\U6_head_dff|q [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U6_head_dff|q [2]),
	.datad(gnd),
	.datae(!\U8_mux_32|q[4]~13_combout ),
	.dataf(!\U8_mux_32|q[4]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[4]~14 .extended_lut = "off";
defparam \U8_mux_32|q[4]~14 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \U8_mux_32|q[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N7
dffeas \U9_dout_dff|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[4]~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[4] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \d_in[5]~input (
	.i(d_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[5]~input_o ));
// synopsys translate_off
defparam \d_in[5]~input .bus_hold = "false";
defparam \d_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[5] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N26
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[5] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N25
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[5] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N14
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[5] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \U8_mux_32|q[5]~16 (
// Equation(s):
// \U8_mux_32|q[5]~16_combout  = ( \U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U3_reg|q [5] ) ) ) # ( !\U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U1_reg|q [5] ) ) ) # ( \U6_head_dff|q 
// [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U2_reg|q [5] ) ) ) # ( !\U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U0_reg|q [5] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U3_reg|q [5]),
	.datab(!\U3_Register_file|U0_register32_8|U0_reg|q [5]),
	.datac(!\U3_Register_file|U0_register32_8|U1_reg|q [5]),
	.datad(!\U3_Register_file|U0_register32_8|U2_reg|q [5]),
	.datae(!\U6_head_dff|q [1]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[5]~16 .extended_lut = "off";
defparam \U8_mux_32|q[5]~16 .lut_mask = 64'h333300FF0F0F5555;
defparam \U8_mux_32|q[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N38
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[5] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N28
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[5] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N19
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[5] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[5] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N39
cyclonev_lcell_comb \U8_mux_32|q[5]~15 (
// Equation(s):
// \U8_mux_32|q[5]~15_combout  = ( \U3_Register_file|U0_register32_8|U7_reg|q [5] & ( \U3_Register_file|U0_register32_8|U6_reg|q [5] & ( ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U4_reg|q [5]))) # (\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U5_reg|q [5]))) # (\U6_head_dff|q [1]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U7_reg|q [5] & ( \U3_Register_file|U0_register32_8|U6_reg|q [5] & ( (!\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & 
// ((\U3_Register_file|U0_register32_8|U4_reg|q [5]))) # (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U5_reg|q [5])))) # (\U6_head_dff|q [1] & (((!\U6_head_dff|q [0])))) ) ) ) # ( \U3_Register_file|U0_register32_8|U7_reg|q [5] & ( 
// !\U3_Register_file|U0_register32_8|U6_reg|q [5] & ( (!\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U4_reg|q [5]))) # (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U5_reg|q [5])))) # (\U6_head_dff|q [1] & 
// (((\U6_head_dff|q [0])))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U7_reg|q [5] & ( !\U3_Register_file|U0_register32_8|U6_reg|q [5] & ( (!\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U4_reg|q [5]))) # 
// (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U5_reg|q [5])))) ) ) )

	.dataa(!\U6_head_dff|q [1]),
	.datab(!\U3_Register_file|U0_register32_8|U5_reg|q [5]),
	.datac(!\U3_Register_file|U0_register32_8|U4_reg|q [5]),
	.datad(!\U6_head_dff|q [0]),
	.datae(!\U3_Register_file|U0_register32_8|U7_reg|q [5]),
	.dataf(!\U3_Register_file|U0_register32_8|U6_reg|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[5]~15 .extended_lut = "off";
defparam \U8_mux_32|q[5]~15 .lut_mask = 64'h0A220A775F225F77;
defparam \U8_mux_32|q[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N33
cyclonev_lcell_comb \U8_mux_32|q[5]~17 (
// Equation(s):
// \U8_mux_32|q[5]~17_combout  = ( \U8_mux_32|q[5]~15_combout  & ( (\U8_mux_32|q[5]~16_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[5]~15_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[5]~16_combout ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U8_mux_32|q[5]~16_combout ),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[5]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[5]~17 .extended_lut = "off";
defparam \U8_mux_32|q[5]~17 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \U8_mux_32|q[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N34
dffeas \U9_dout_dff|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[5]~17_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[5] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \d_in[6]~input (
	.i(d_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[6]~input_o ));
// synopsys translate_off
defparam \d_in[6]~input .bus_hold = "false";
defparam \d_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y6_N53
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[6] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N58
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[6] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N48
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[6]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[6]~feeder_combout  = ( \d_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[6]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N49
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[6] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N4
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[6] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N45
cyclonev_lcell_comb \U8_mux_32|q[6]~19 (
// Equation(s):
// \U8_mux_32|q[6]~19_combout  = ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U3_reg|q [6] & ( (\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U1_reg|q [6]) ) ) ) # ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U3_reg|q 
// [6] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U0_reg|q [6]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U2_reg|q [6])) ) ) ) # ( \U6_head_dff|q [0] & ( !\U3_Register_file|U0_register32_8|U3_reg|q [6] & ( 
// (\U3_Register_file|U0_register32_8|U1_reg|q [6] & !\U6_head_dff|q [1]) ) ) ) # ( !\U6_head_dff|q [0] & ( !\U3_Register_file|U0_register32_8|U3_reg|q [6] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U0_reg|q [6]))) # (\U6_head_dff|q [1] & 
// (\U3_Register_file|U0_register32_8|U2_reg|q [6])) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U1_reg|q [6]),
	.datab(!\U3_Register_file|U0_register32_8|U2_reg|q [6]),
	.datac(!\U3_Register_file|U0_register32_8|U0_reg|q [6]),
	.datad(!\U6_head_dff|q [1]),
	.datae(!\U6_head_dff|q [0]),
	.dataf(!\U3_Register_file|U0_register32_8|U3_reg|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[6]~19 .extended_lut = "off";
defparam \U8_mux_32|q[6]~19 .lut_mask = 64'h0F3355000F3355FF;
defparam \U8_mux_32|q[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N36
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U5_reg|q[6]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U5_reg|q[6]~feeder_combout  = ( \d_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U5_reg|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[6]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U5_reg|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N37
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U5_reg|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[6] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N6
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U6_reg|q[6]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U6_reg|q[6]~feeder_combout  = ( \d_in[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U6_reg|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[6]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U6_reg|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N7
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U6_reg|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[6] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N13
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[6] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N44
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[6] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \U8_mux_32|q[6]~18 (
// Equation(s):
// \U8_mux_32|q[6]~18_combout  = ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U7_reg|q [6] & ( (\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U5_reg|q [6]) ) ) ) # ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U7_reg|q 
// [6] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U4_reg|q [6]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U6_reg|q [6])) ) ) ) # ( \U6_head_dff|q [0] & ( !\U3_Register_file|U0_register32_8|U7_reg|q [6] & ( 
// (\U3_Register_file|U0_register32_8|U5_reg|q [6] & !\U6_head_dff|q [1]) ) ) ) # ( !\U6_head_dff|q [0] & ( !\U3_Register_file|U0_register32_8|U7_reg|q [6] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U4_reg|q [6]))) # (\U6_head_dff|q [1] & 
// (\U3_Register_file|U0_register32_8|U6_reg|q [6])) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U5_reg|q [6]),
	.datab(!\U3_Register_file|U0_register32_8|U6_reg|q [6]),
	.datac(!\U3_Register_file|U0_register32_8|U4_reg|q [6]),
	.datad(!\U6_head_dff|q [1]),
	.datae(!\U6_head_dff|q [0]),
	.dataf(!\U3_Register_file|U0_register32_8|U7_reg|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[6]~18 .extended_lut = "off";
defparam \U8_mux_32|q[6]~18 .lut_mask = 64'h0F3355000F3355FF;
defparam \U8_mux_32|q[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \U8_mux_32|q[6]~20 (
// Equation(s):
// \U8_mux_32|q[6]~20_combout  = ( \U8_mux_32|q[6]~19_combout  & ( \U8_mux_32|q[6]~18_combout  ) ) # ( !\U8_mux_32|q[6]~19_combout  & ( \U8_mux_32|q[6]~18_combout  & ( \U6_head_dff|q [2] ) ) ) # ( \U8_mux_32|q[6]~19_combout  & ( !\U8_mux_32|q[6]~18_combout  
// & ( !\U6_head_dff|q [2] ) ) )

	.dataa(gnd),
	.datab(!\U6_head_dff|q [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U8_mux_32|q[6]~19_combout ),
	.dataf(!\U8_mux_32|q[6]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[6]~20 .extended_lut = "off";
defparam \U8_mux_32|q[6]~20 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \U8_mux_32|q[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N49
dffeas \U9_dout_dff|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[6]~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[6] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \d_in[7]~input (
	.i(d_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[7]~input_o ));
// synopsys translate_off
defparam \d_in[7]~input .bus_hold = "false";
defparam \d_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y4_N35
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[7] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N58
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[7] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N4
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[7] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[7] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N57
cyclonev_lcell_comb \U8_mux_32|q[7]~22 (
// Equation(s):
// \U8_mux_32|q[7]~22_combout  = ( \U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U3_reg|q [7] ) ) ) # ( !\U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U1_reg|q [7] ) ) ) # ( \U6_head_dff|q 
// [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U2_reg|q [7] ) ) ) # ( !\U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U0_reg|q [7] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U3_reg|q [7]),
	.datab(!\U3_Register_file|U0_register32_8|U1_reg|q [7]),
	.datac(!\U3_Register_file|U0_register32_8|U2_reg|q [7]),
	.datad(!\U3_Register_file|U0_register32_8|U0_reg|q [7]),
	.datae(!\U6_head_dff|q [1]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[7]~22 .extended_lut = "off";
defparam \U8_mux_32|q[7]~22 .lut_mask = 64'h00FF0F0F33335555;
defparam \U8_mux_32|q[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N56
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[7] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N37
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[7] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N8
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[7] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N21
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[7]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[7]~feeder_combout  = ( \d_in[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[7]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N22
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[7] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N39
cyclonev_lcell_comb \U8_mux_32|q[7]~21 (
// Equation(s):
// \U8_mux_32|q[7]~21_combout  = ( \U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U7_reg|q [7] ) ) ) # ( !\U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U5_reg|q [7] ) ) ) # ( \U6_head_dff|q 
// [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U6_reg|q [7] ) ) ) # ( !\U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U4_reg|q [7] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U6_reg|q [7]),
	.datab(!\U3_Register_file|U0_register32_8|U5_reg|q [7]),
	.datac(!\U3_Register_file|U0_register32_8|U4_reg|q [7]),
	.datad(!\U3_Register_file|U0_register32_8|U7_reg|q [7]),
	.datae(!\U6_head_dff|q [1]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[7]~21 .extended_lut = "off";
defparam \U8_mux_32|q[7]~21 .lut_mask = 64'h0F0F5555333300FF;
defparam \U8_mux_32|q[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \U8_mux_32|q[7]~23 (
// Equation(s):
// \U8_mux_32|q[7]~23_combout  = ( \U8_mux_32|q[7]~21_combout  & ( (\U8_mux_32|q[7]~22_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[7]~21_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[7]~22_combout ) ) )

	.dataa(gnd),
	.datab(!\U6_head_dff|q [2]),
	.datac(gnd),
	.datad(!\U8_mux_32|q[7]~22_combout ),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[7]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[7]~23 .extended_lut = "off";
defparam \U8_mux_32|q[7]~23 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \U8_mux_32|q[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N37
dffeas \U9_dout_dff|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[7]~23_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[7] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \d_in[8]~input (
	.i(d_in[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[8]~input_o ));
// synopsys translate_off
defparam \d_in[8]~input .bus_hold = "false";
defparam \d_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N9
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U4_reg|q[8]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U4_reg|q[8]~feeder_combout  = ( \d_in[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U4_reg|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[8]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U4_reg|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N10
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U4_reg|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[8] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N57
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U5_reg|q[8]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U5_reg|q[8]~feeder_combout  = ( \d_in[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U5_reg|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[8]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U5_reg|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N58
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U5_reg|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[8] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[8]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[8] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N45
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U6_reg|q[8]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U6_reg|q[8]~feeder_combout  = ( \d_in[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U6_reg|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[8]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U6_reg|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N46
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U6_reg|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[8] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N15
cyclonev_lcell_comb \U8_mux_32|q[8]~24 (
// Equation(s):
// \U8_mux_32|q[8]~24_combout  = ( \U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U7_reg|q [8] ) ) ) # ( !\U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U5_reg|q [8] ) ) ) # ( \U6_head_dff|q 
// [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U6_reg|q [8] ) ) ) # ( !\U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U4_reg|q [8] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U4_reg|q [8]),
	.datab(!\U3_Register_file|U0_register32_8|U5_reg|q [8]),
	.datac(!\U3_Register_file|U0_register32_8|U7_reg|q [8]),
	.datad(!\U3_Register_file|U0_register32_8|U6_reg|q [8]),
	.datae(!\U6_head_dff|q [1]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[8]~24 .extended_lut = "off";
defparam \U8_mux_32|q[8]~24 .lut_mask = 64'h555500FF33330F0F;
defparam \U8_mux_32|q[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N34
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[8]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[8] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N24
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[8]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[8]~feeder_combout  = ( \d_in[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[8]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N25
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[8] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N6
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U3_reg|q[8]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U3_reg|q[8]~feeder_combout  = ( \d_in[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U3_reg|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[8]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U3_reg|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U3_reg|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[8] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N25
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[8]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[8] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N57
cyclonev_lcell_comb \U8_mux_32|q[8]~25 (
// Equation(s):
// \U8_mux_32|q[8]~25_combout  = ( \U3_Register_file|U0_register32_8|U2_reg|q [8] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U1_reg|q [8])) # (\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U3_reg|q [8]))) 
// ) ) ) # ( !\U3_Register_file|U0_register32_8|U2_reg|q [8] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U1_reg|q [8])) # (\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U3_reg|q [8]))) ) ) ) # ( 
// \U3_Register_file|U0_register32_8|U2_reg|q [8] & ( !\U6_head_dff|q [0] & ( (\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U0_reg|q [8]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U2_reg|q [8] & ( !\U6_head_dff|q [0] & ( 
// (\U3_Register_file|U0_register32_8|U0_reg|q [8] & !\U6_head_dff|q [1]) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U1_reg|q [8]),
	.datab(!\U3_Register_file|U0_register32_8|U0_reg|q [8]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U3_Register_file|U0_register32_8|U3_reg|q [8]),
	.datae(!\U3_Register_file|U0_register32_8|U2_reg|q [8]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[8]~25 .extended_lut = "off";
defparam \U8_mux_32|q[8]~25 .lut_mask = 64'h30303F3F505F505F;
defparam \U8_mux_32|q[8]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N51
cyclonev_lcell_comb \U8_mux_32|q[8]~26 (
// Equation(s):
// \U8_mux_32|q[8]~26_combout  = ( \U8_mux_32|q[8]~25_combout  & ( (!\U6_head_dff|q [2]) # (\U8_mux_32|q[8]~24_combout ) ) ) # ( !\U8_mux_32|q[8]~25_combout  & ( (\U6_head_dff|q [2] & \U8_mux_32|q[8]~24_combout ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(gnd),
	.datac(!\U8_mux_32|q[8]~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[8]~26 .extended_lut = "off";
defparam \U8_mux_32|q[8]~26 .lut_mask = 64'h05050505AFAFAFAF;
defparam \U8_mux_32|q[8]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N52
dffeas \U9_dout_dff|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[8]~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[8] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \d_in[9]~input (
	.i(d_in[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[9]~input_o ));
// synopsys translate_off
defparam \d_in[9]~input .bus_hold = "false";
defparam \d_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N50
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[9] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N59
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[9] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N3
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U2_reg|q[9]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U2_reg|q[9]~feeder_combout  = ( \d_in[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U2_reg|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[9]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U2_reg|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N4
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U2_reg|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[9] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N18
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[9]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[9]~feeder_combout  = ( \d_in[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[9]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N19
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[9] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N9
cyclonev_lcell_comb \U8_mux_32|q[9]~28 (
// Equation(s):
// \U8_mux_32|q[9]~28_combout  = ( \U6_head_dff|q [0] & ( \U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U3_reg|q [9] ) ) ) # ( !\U6_head_dff|q [0] & ( \U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U2_reg|q [9] ) ) ) # ( \U6_head_dff|q 
// [0] & ( !\U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U1_reg|q [9] ) ) ) # ( !\U6_head_dff|q [0] & ( !\U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U0_reg|q [9] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U3_reg|q [9]),
	.datab(!\U3_Register_file|U0_register32_8|U1_reg|q [9]),
	.datac(!\U3_Register_file|U0_register32_8|U2_reg|q [9]),
	.datad(!\U3_Register_file|U0_register32_8|U0_reg|q [9]),
	.datae(!\U6_head_dff|q [0]),
	.dataf(!\U6_head_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[9]~28 .extended_lut = "off";
defparam \U8_mux_32|q[9]~28 .lut_mask = 64'h00FF33330F0F5555;
defparam \U8_mux_32|q[9]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N23
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[9] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N15
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U6_reg|q[9]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U6_reg|q[9]~feeder_combout  = ( \d_in[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U6_reg|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[9]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U6_reg|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N16
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U6_reg|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[9] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[9] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N28
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[9] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \U8_mux_32|q[9]~27 (
// Equation(s):
// \U8_mux_32|q[9]~27_combout  = ( \U3_Register_file|U0_register32_8|U4_reg|q [9] & ( \U3_Register_file|U0_register32_8|U5_reg|q [9] & ( (!\U6_head_dff|q [1]) # ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U6_reg|q [9]))) # (\U6_head_dff|q [0] 
// & (\U3_Register_file|U0_register32_8|U7_reg|q [9]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U4_reg|q [9] & ( \U3_Register_file|U0_register32_8|U5_reg|q [9] & ( (!\U6_head_dff|q [0] & (((\U3_Register_file|U0_register32_8|U6_reg|q [9] & \U6_head_dff|q 
// [1])))) # (\U6_head_dff|q [0] & (((!\U6_head_dff|q [1])) # (\U3_Register_file|U0_register32_8|U7_reg|q [9]))) ) ) ) # ( \U3_Register_file|U0_register32_8|U4_reg|q [9] & ( !\U3_Register_file|U0_register32_8|U5_reg|q [9] & ( (!\U6_head_dff|q [0] & 
// (((!\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U6_reg|q [9])))) # (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U7_reg|q [9] & ((\U6_head_dff|q [1])))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U4_reg|q [9] & ( 
// !\U3_Register_file|U0_register32_8|U5_reg|q [9] & ( (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U6_reg|q [9]))) # (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U7_reg|q [9])))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U7_reg|q [9]),
	.datab(!\U3_Register_file|U0_register32_8|U6_reg|q [9]),
	.datac(!\U6_head_dff|q [0]),
	.datad(!\U6_head_dff|q [1]),
	.datae(!\U3_Register_file|U0_register32_8|U4_reg|q [9]),
	.dataf(!\U3_Register_file|U0_register32_8|U5_reg|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[9]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[9]~27 .extended_lut = "off";
defparam \U8_mux_32|q[9]~27 .lut_mask = 64'h0035F0350F35FF35;
defparam \U8_mux_32|q[9]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \U8_mux_32|q[9]~29 (
// Equation(s):
// \U8_mux_32|q[9]~29_combout  = ( \U8_mux_32|q[9]~27_combout  & ( (\U8_mux_32|q[9]~28_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[9]~27_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[9]~28_combout ) ) )

	.dataa(gnd),
	.datab(!\U6_head_dff|q [2]),
	.datac(gnd),
	.datad(!\U8_mux_32|q[9]~28_combout ),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[9]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[9]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[9]~29 .extended_lut = "off";
defparam \U8_mux_32|q[9]~29 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \U8_mux_32|q[9]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \U9_dout_dff|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[9]~29_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[9] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \d_in[10]~input (
	.i(d_in[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[10]~input_o ));
// synopsys translate_off
defparam \d_in[10]~input .bus_hold = "false";
defparam \d_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y4_N50
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[10] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N47
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[10] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N48
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U1_reg|q[10]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U1_reg|q[10]~feeder_combout  = ( \d_in[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U1_reg|q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[10]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U1_reg|q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N50
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U1_reg|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[10] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N2
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[10] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \U8_mux_32|q[10]~31 (
// Equation(s):
// \U8_mux_32|q[10]~31_combout  = ( \U3_Register_file|U0_register32_8|U2_reg|q [10] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U1_reg|q [10]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U3_reg|q 
// [10])) ) ) ) # ( !\U3_Register_file|U0_register32_8|U2_reg|q [10] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U1_reg|q [10]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U3_reg|q [10])) ) ) ) # ( 
// \U3_Register_file|U0_register32_8|U2_reg|q [10] & ( !\U6_head_dff|q [0] & ( (\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U0_reg|q [10]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U2_reg|q [10] & ( !\U6_head_dff|q [0] & ( 
// (\U3_Register_file|U0_register32_8|U0_reg|q [10] & !\U6_head_dff|q [1]) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U3_reg|q [10]),
	.datab(!\U3_Register_file|U0_register32_8|U0_reg|q [10]),
	.datac(!\U3_Register_file|U0_register32_8|U1_reg|q [10]),
	.datad(!\U6_head_dff|q [1]),
	.datae(!\U3_Register_file|U0_register32_8|U2_reg|q [10]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[10]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[10]~31 .extended_lut = "off";
defparam \U8_mux_32|q[10]~31 .lut_mask = 64'h330033FF0F550F55;
defparam \U8_mux_32|q[10]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N26
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[10] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N55
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[10] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N49
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[10] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N2
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[10] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N27
cyclonev_lcell_comb \U8_mux_32|q[10]~30 (
// Equation(s):
// \U8_mux_32|q[10]~30_combout  = ( \U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U7_reg|q [10] ) ) ) # ( !\U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U5_reg|q [10] ) ) ) # ( 
// \U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U6_reg|q [10] ) ) ) # ( !\U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U4_reg|q [10] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U5_reg|q [10]),
	.datab(!\U3_Register_file|U0_register32_8|U7_reg|q [10]),
	.datac(!\U3_Register_file|U0_register32_8|U6_reg|q [10]),
	.datad(!\U3_Register_file|U0_register32_8|U4_reg|q [10]),
	.datae(!\U6_head_dff|q [1]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[10]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[10]~30 .extended_lut = "off";
defparam \U8_mux_32|q[10]~30 .lut_mask = 64'h00FF0F0F55553333;
defparam \U8_mux_32|q[10]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \U8_mux_32|q[10]~32 (
// Equation(s):
// \U8_mux_32|q[10]~32_combout  = ( \U8_mux_32|q[10]~30_combout  & ( (\U8_mux_32|q[10]~31_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[10]~30_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[10]~31_combout ) ) )

	.dataa(gnd),
	.datab(!\U6_head_dff|q [2]),
	.datac(!\U8_mux_32|q[10]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[10]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[10]~32 .extended_lut = "off";
defparam \U8_mux_32|q[10]~32 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \U8_mux_32|q[10]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \U9_dout_dff|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[10]~32_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[10] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \d_in[11]~input (
	.i(d_in[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[11]~input_o ));
// synopsys translate_off
defparam \d_in[11]~input .bus_hold = "false";
defparam \d_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N27
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U2_reg|q[11]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U2_reg|q[11]~feeder_combout  = ( \d_in[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U2_reg|q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[11]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U2_reg|q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N28
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U2_reg|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[11] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N29
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[11] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N10
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[11] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N49
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[11] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \U8_mux_32|q[11]~34 (
// Equation(s):
// \U8_mux_32|q[11]~34_combout  = ( \U3_Register_file|U0_register32_8|U0_reg|q [11] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U1_reg|q [11])) # (\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U3_reg|q 
// [11]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U0_reg|q [11] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U1_reg|q [11])) # (\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U3_reg|q [11]))) ) ) ) # ( 
// \U3_Register_file|U0_register32_8|U0_reg|q [11] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U2_reg|q [11]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U0_reg|q [11] & ( !\U6_head_dff|q [0] & ( 
// (\U3_Register_file|U0_register32_8|U2_reg|q [11] & \U6_head_dff|q [1]) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U2_reg|q [11]),
	.datab(!\U3_Register_file|U0_register32_8|U1_reg|q [11]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U3_Register_file|U0_register32_8|U3_reg|q [11]),
	.datae(!\U3_Register_file|U0_register32_8|U0_reg|q [11]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[11]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[11]~34 .extended_lut = "off";
defparam \U8_mux_32|q[11]~34 .lut_mask = 64'h0505F5F5303F303F;
defparam \U8_mux_32|q[11]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N46
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[11] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U4_reg|q[11]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U4_reg|q[11]~feeder_combout  = \d_in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U4_reg|q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[11]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U3_Register_file|U0_register32_8|U4_reg|q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N49
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U4_reg|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[11] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N2
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[11] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N0
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U6_reg|q[11]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U6_reg|q[11]~feeder_combout  = ( \d_in[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U6_reg|q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[11]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U6_reg|q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N1
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U6_reg|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[11] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N42
cyclonev_lcell_comb \U8_mux_32|q[11]~33 (
// Equation(s):
// \U8_mux_32|q[11]~33_combout  = ( \U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U7_reg|q [11] ) ) ) # ( !\U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U5_reg|q [11] ) ) ) # ( 
// \U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U6_reg|q [11] ) ) ) # ( !\U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U4_reg|q [11] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U5_reg|q [11]),
	.datab(!\U3_Register_file|U0_register32_8|U4_reg|q [11]),
	.datac(!\U3_Register_file|U0_register32_8|U7_reg|q [11]),
	.datad(!\U3_Register_file|U0_register32_8|U6_reg|q [11]),
	.datae(!\U6_head_dff|q [1]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[11]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[11]~33 .extended_lut = "off";
defparam \U8_mux_32|q[11]~33 .lut_mask = 64'h333300FF55550F0F;
defparam \U8_mux_32|q[11]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N21
cyclonev_lcell_comb \U8_mux_32|q[11]~35 (
// Equation(s):
// \U8_mux_32|q[11]~35_combout  = ( \U8_mux_32|q[11]~34_combout  & ( \U8_mux_32|q[11]~33_combout  ) ) # ( !\U8_mux_32|q[11]~34_combout  & ( \U8_mux_32|q[11]~33_combout  & ( \U6_head_dff|q [2] ) ) ) # ( \U8_mux_32|q[11]~34_combout  & ( 
// !\U8_mux_32|q[11]~33_combout  & ( !\U6_head_dff|q [2] ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U8_mux_32|q[11]~34_combout ),
	.dataf(!\U8_mux_32|q[11]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[11]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[11]~35 .extended_lut = "off";
defparam \U8_mux_32|q[11]~35 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \U8_mux_32|q[11]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N22
dffeas \U9_dout_dff|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[11]~35_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[11] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \d_in[12]~input (
	.i(d_in[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[12]~input_o ));
// synopsys translate_off
defparam \d_in[12]~input .bus_hold = "false";
defparam \d_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y4_N35
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[12] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[12]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[12]~feeder_combout  = ( \d_in[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[12]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N46
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[12] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N25
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[12] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N40
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[12] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \U8_mux_32|q[12]~37 (
// Equation(s):
// \U8_mux_32|q[12]~37_combout  = ( \U3_Register_file|U0_register32_8|U1_reg|q [12] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U3_reg|q [12]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U1_reg|q [12] & ( 
// \U6_head_dff|q [0] & ( (\U3_Register_file|U0_register32_8|U3_reg|q [12] & \U6_head_dff|q [1]) ) ) ) # ( \U3_Register_file|U0_register32_8|U1_reg|q [12] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [12])) # 
// (\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U2_reg|q [12]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U1_reg|q [12] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [12])) # (\U6_head_dff|q 
// [1] & ((\U3_Register_file|U0_register32_8|U2_reg|q [12]))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U3_reg|q [12]),
	.datab(!\U6_head_dff|q [1]),
	.datac(!\U3_Register_file|U0_register32_8|U0_reg|q [12]),
	.datad(!\U3_Register_file|U0_register32_8|U2_reg|q [12]),
	.datae(!\U3_Register_file|U0_register32_8|U1_reg|q [12]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[12]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[12]~37 .extended_lut = "off";
defparam \U8_mux_32|q[12]~37 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \U8_mux_32|q[12]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N3
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U4_reg|q[12]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U4_reg|q[12]~feeder_combout  = \d_in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U4_reg|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[12]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U3_Register_file|U0_register32_8|U4_reg|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N4
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U4_reg|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[12] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N35
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[12] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N45
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U6_reg|q[12]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U6_reg|q[12]~feeder_combout  = ( \d_in[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U6_reg|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[12]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U6_reg|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N46
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U6_reg|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[12] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N6
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[12]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[12]~feeder_combout  = ( \d_in[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[12]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N7
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[12] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \U8_mux_32|q[12]~36 (
// Equation(s):
// \U8_mux_32|q[12]~36_combout  = ( \U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U7_reg|q [12] ) ) ) # ( !\U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U5_reg|q [12] ) ) ) # ( 
// \U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U6_reg|q [12] ) ) ) # ( !\U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U4_reg|q [12] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U4_reg|q [12]),
	.datab(!\U3_Register_file|U0_register32_8|U5_reg|q [12]),
	.datac(!\U3_Register_file|U0_register32_8|U6_reg|q [12]),
	.datad(!\U3_Register_file|U0_register32_8|U7_reg|q [12]),
	.datae(!\U6_head_dff|q [1]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[12]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[12]~36 .extended_lut = "off";
defparam \U8_mux_32|q[12]~36 .lut_mask = 64'h55550F0F333300FF;
defparam \U8_mux_32|q[12]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \U8_mux_32|q[12]~38 (
// Equation(s):
// \U8_mux_32|q[12]~38_combout  = ( \U8_mux_32|q[12]~36_combout  & ( (\U6_head_dff|q [2]) # (\U8_mux_32|q[12]~37_combout ) ) ) # ( !\U8_mux_32|q[12]~36_combout  & ( (\U8_mux_32|q[12]~37_combout  & !\U6_head_dff|q [2]) ) )

	.dataa(!\U8_mux_32|q[12]~37_combout ),
	.datab(gnd),
	.datac(!\U6_head_dff|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[12]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[12]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[12]~38 .extended_lut = "off";
defparam \U8_mux_32|q[12]~38 .lut_mask = 64'h505050505F5F5F5F;
defparam \U8_mux_32|q[12]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N22
dffeas \U9_dout_dff|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[12]~38_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[12] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \d_in[13]~input (
	.i(d_in[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[13]~input_o ));
// synopsys translate_off
defparam \d_in[13]~input .bus_hold = "false";
defparam \d_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y5_N37
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[13] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N24
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U1_reg|q[13]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U1_reg|q[13]~feeder_combout  = ( \d_in[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U1_reg|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[13]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U1_reg|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U1_reg|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[13] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[13] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N13
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[13] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N57
cyclonev_lcell_comb \U8_mux_32|q[13]~40 (
// Equation(s):
// \U8_mux_32|q[13]~40_combout  = ( \U6_head_dff|q [0] & ( \U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U3_reg|q [13] ) ) ) # ( !\U6_head_dff|q [0] & ( \U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U2_reg|q [13] ) ) ) # ( 
// \U6_head_dff|q [0] & ( !\U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U1_reg|q [13] ) ) ) # ( !\U6_head_dff|q [0] & ( !\U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U0_reg|q [13] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U0_reg|q [13]),
	.datab(!\U3_Register_file|U0_register32_8|U1_reg|q [13]),
	.datac(!\U3_Register_file|U0_register32_8|U3_reg|q [13]),
	.datad(!\U3_Register_file|U0_register32_8|U2_reg|q [13]),
	.datae(!\U6_head_dff|q [0]),
	.dataf(!\U6_head_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[13]~40 .extended_lut = "off";
defparam \U8_mux_32|q[13]~40 .lut_mask = 64'h5555333300FF0F0F;
defparam \U8_mux_32|q[13]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N36
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[13]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[13]~feeder_combout  = ( \d_in[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[13]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N37
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[13] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N11
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[13] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U6_reg|q[13]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U6_reg|q[13]~feeder_combout  = ( \d_in[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U6_reg|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[13]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U6_reg|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N43
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U6_reg|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[13] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N20
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[13] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \U8_mux_32|q[13]~39 (
// Equation(s):
// \U8_mux_32|q[13]~39_combout  = ( \U3_Register_file|U0_register32_8|U5_reg|q [13] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U7_reg|q [13]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [13] & ( 
// \U6_head_dff|q [0] & ( (\U3_Register_file|U0_register32_8|U7_reg|q [13] & \U6_head_dff|q [1]) ) ) ) # ( \U3_Register_file|U0_register32_8|U5_reg|q [13] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U4_reg|q [13])) # 
// (\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U6_reg|q [13]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [13] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U4_reg|q [13])) # (\U6_head_dff|q 
// [1] & ((\U3_Register_file|U0_register32_8|U6_reg|q [13]))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U7_reg|q [13]),
	.datab(!\U3_Register_file|U0_register32_8|U4_reg|q [13]),
	.datac(!\U3_Register_file|U0_register32_8|U6_reg|q [13]),
	.datad(!\U6_head_dff|q [1]),
	.datae(!\U3_Register_file|U0_register32_8|U5_reg|q [13]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[13]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[13]~39 .extended_lut = "off";
defparam \U8_mux_32|q[13]~39 .lut_mask = 64'h330F330F0055FF55;
defparam \U8_mux_32|q[13]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N48
cyclonev_lcell_comb \U8_mux_32|q[13]~41 (
// Equation(s):
// \U8_mux_32|q[13]~41_combout  = ( \U8_mux_32|q[13]~40_combout  & ( \U8_mux_32|q[13]~39_combout  ) ) # ( !\U8_mux_32|q[13]~40_combout  & ( \U8_mux_32|q[13]~39_combout  & ( \U6_head_dff|q [2] ) ) ) # ( \U8_mux_32|q[13]~40_combout  & ( 
// !\U8_mux_32|q[13]~39_combout  & ( !\U6_head_dff|q [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U6_head_dff|q [2]),
	.datad(gnd),
	.datae(!\U8_mux_32|q[13]~40_combout ),
	.dataf(!\U8_mux_32|q[13]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[13]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[13]~41 .extended_lut = "off";
defparam \U8_mux_32|q[13]~41 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \U8_mux_32|q[13]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N49
dffeas \U9_dout_dff|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[13]~41_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[13] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \d_in[14]~input (
	.i(d_in[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[14]~input_o ));
// synopsys translate_off
defparam \d_in[14]~input .bus_hold = "false";
defparam \d_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N15
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[14]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[14]~feeder_combout  = ( \d_in[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[14]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[14] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N55
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[14] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N10
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[14] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U3_reg|q[14]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U3_reg|q[14]~feeder_combout  = ( \d_in[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U3_reg|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[14]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U3_reg|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N43
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U3_reg|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[14] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N54
cyclonev_lcell_comb \U8_mux_32|q[14]~43 (
// Equation(s):
// \U8_mux_32|q[14]~43_combout  = ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U3_reg|q [14] & ( (\U3_Register_file|U0_register32_8|U1_reg|q [14]) # (\U6_head_dff|q [1]) ) ) ) # ( !\U6_head_dff|q [0] & ( 
// \U3_Register_file|U0_register32_8|U3_reg|q [14] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [14])) # (\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U2_reg|q [14]))) ) ) ) # ( \U6_head_dff|q [0] & ( 
// !\U3_Register_file|U0_register32_8|U3_reg|q [14] & ( (!\U6_head_dff|q [1] & \U3_Register_file|U0_register32_8|U1_reg|q [14]) ) ) ) # ( !\U6_head_dff|q [0] & ( !\U3_Register_file|U0_register32_8|U3_reg|q [14] & ( (!\U6_head_dff|q [1] & 
// (\U3_Register_file|U0_register32_8|U0_reg|q [14])) # (\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U2_reg|q [14]))) ) ) )

	.dataa(!\U6_head_dff|q [1]),
	.datab(!\U3_Register_file|U0_register32_8|U0_reg|q [14]),
	.datac(!\U3_Register_file|U0_register32_8|U1_reg|q [14]),
	.datad(!\U3_Register_file|U0_register32_8|U2_reg|q [14]),
	.datae(!\U6_head_dff|q [0]),
	.dataf(!\U3_Register_file|U0_register32_8|U3_reg|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[14]~43 .extended_lut = "off";
defparam \U8_mux_32|q[14]~43 .lut_mask = 64'h22770A0A22775F5F;
defparam \U8_mux_32|q[14]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N53
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[14] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N45
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[14]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[14]~feeder_combout  = ( \d_in[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[14]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N46
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[14] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N52
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[14] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N2
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[14] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \U8_mux_32|q[14]~42 (
// Equation(s):
// \U8_mux_32|q[14]~42_combout  = ( \U3_Register_file|U0_register32_8|U5_reg|q [14] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U7_reg|q [14]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [14] & ( 
// \U6_head_dff|q [0] & ( (\U3_Register_file|U0_register32_8|U7_reg|q [14] & \U6_head_dff|q [1]) ) ) ) # ( \U3_Register_file|U0_register32_8|U5_reg|q [14] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U4_reg|q [14])) # 
// (\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U6_reg|q [14]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [14] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U4_reg|q [14])) # (\U6_head_dff|q 
// [1] & ((\U3_Register_file|U0_register32_8|U6_reg|q [14]))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U4_reg|q [14]),
	.datab(!\U3_Register_file|U0_register32_8|U7_reg|q [14]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U3_Register_file|U0_register32_8|U6_reg|q [14]),
	.datae(!\U3_Register_file|U0_register32_8|U5_reg|q [14]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[14]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[14]~42 .extended_lut = "off";
defparam \U8_mux_32|q[14]~42 .lut_mask = 64'h505F505F0303F3F3;
defparam \U8_mux_32|q[14]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N48
cyclonev_lcell_comb \U8_mux_32|q[14]~44 (
// Equation(s):
// \U8_mux_32|q[14]~44_combout  = ( \U8_mux_32|q[14]~42_combout  & ( (\U8_mux_32|q[14]~43_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[14]~42_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[14]~43_combout ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U8_mux_32|q[14]~43_combout ),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[14]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[14]~44 .extended_lut = "off";
defparam \U8_mux_32|q[14]~44 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \U8_mux_32|q[14]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N49
dffeas \U9_dout_dff|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[14]~44_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[14] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \d_in[15]~input (
	.i(d_in[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[15]~input_o ));
// synopsys translate_off
defparam \d_in[15]~input .bus_hold = "false";
defparam \d_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N30
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U2_reg|q[15]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U2_reg|q[15]~feeder_combout  = ( \d_in[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U2_reg|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[15]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U2_reg|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N31
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U2_reg|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[15] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U1_reg|q[15]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U1_reg|q[15]~feeder_combout  = ( \d_in[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U1_reg|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[15]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U1_reg|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N55
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U1_reg|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[15] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N27
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[15]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[15]~feeder_combout  = \d_in[15]~input_o 

	.dataa(!\d_in[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[15]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N28
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[15] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N44
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[15] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N42
cyclonev_lcell_comb \U8_mux_32|q[15]~46 (
// Equation(s):
// \U8_mux_32|q[15]~46_combout  = ( \U3_Register_file|U0_register32_8|U3_reg|q [15] & ( \U6_head_dff|q [1] & ( (\U6_head_dff|q [0]) # (\U3_Register_file|U0_register32_8|U2_reg|q [15]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [15] & ( 
// \U6_head_dff|q [1] & ( (\U3_Register_file|U0_register32_8|U2_reg|q [15] & !\U6_head_dff|q [0]) ) ) ) # ( \U3_Register_file|U0_register32_8|U3_reg|q [15] & ( !\U6_head_dff|q [1] & ( (!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U0_reg|q 
// [15]))) # (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U1_reg|q [15])) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [15] & ( !\U6_head_dff|q [1] & ( (!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U0_reg|q [15]))) # 
// (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U1_reg|q [15])) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U2_reg|q [15]),
	.datab(!\U6_head_dff|q [0]),
	.datac(!\U3_Register_file|U0_register32_8|U1_reg|q [15]),
	.datad(!\U3_Register_file|U0_register32_8|U0_reg|q [15]),
	.datae(!\U3_Register_file|U0_register32_8|U3_reg|q [15]),
	.dataf(!\U6_head_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[15]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[15]~46 .extended_lut = "off";
defparam \U8_mux_32|q[15]~46 .lut_mask = 64'h03CF03CF44447777;
defparam \U8_mux_32|q[15]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N54
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U6_reg|q[15]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U6_reg|q[15]~feeder_combout  = ( \d_in[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U6_reg|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[15]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U6_reg|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N56
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U6_reg|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[15] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N56
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[15] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N5
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[15] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N43
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[15] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N3
cyclonev_lcell_comb \U8_mux_32|q[15]~45 (
// Equation(s):
// \U8_mux_32|q[15]~45_combout  = ( \U3_Register_file|U0_register32_8|U5_reg|q [15] & ( \U3_Register_file|U0_register32_8|U7_reg|q [15] & ( ((!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U4_reg|q [15]))) # (\U6_head_dff|q [1] & 
// (\U3_Register_file|U0_register32_8|U6_reg|q [15]))) # (\U6_head_dff|q [0]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [15] & ( \U3_Register_file|U0_register32_8|U7_reg|q [15] & ( (!\U6_head_dff|q [0] & ((!\U6_head_dff|q [1] & 
// ((\U3_Register_file|U0_register32_8|U4_reg|q [15]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U6_reg|q [15])))) # (\U6_head_dff|q [0] & (((\U6_head_dff|q [1])))) ) ) ) # ( \U3_Register_file|U0_register32_8|U5_reg|q [15] & ( 
// !\U3_Register_file|U0_register32_8|U7_reg|q [15] & ( (!\U6_head_dff|q [0] & ((!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U4_reg|q [15]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U6_reg|q [15])))) # (\U6_head_dff|q [0] & 
// (((!\U6_head_dff|q [1])))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [15] & ( !\U3_Register_file|U0_register32_8|U7_reg|q [15] & ( (!\U6_head_dff|q [0] & ((!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U4_reg|q [15]))) # 
// (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U6_reg|q [15])))) ) ) )

	.dataa(!\U6_head_dff|q [0]),
	.datab(!\U3_Register_file|U0_register32_8|U6_reg|q [15]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U3_Register_file|U0_register32_8|U4_reg|q [15]),
	.datae(!\U3_Register_file|U0_register32_8|U5_reg|q [15]),
	.dataf(!\U3_Register_file|U0_register32_8|U7_reg|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[15]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[15]~45 .extended_lut = "off";
defparam \U8_mux_32|q[15]~45 .lut_mask = 64'h02A252F207A757F7;
defparam \U8_mux_32|q[15]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N3
cyclonev_lcell_comb \U8_mux_32|q[15]~47 (
// Equation(s):
// \U8_mux_32|q[15]~47_combout  = ( \U8_mux_32|q[15]~45_combout  & ( (\U8_mux_32|q[15]~46_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[15]~45_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[15]~46_combout ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(gnd),
	.datac(!\U8_mux_32|q[15]~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[15]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[15]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[15]~47 .extended_lut = "off";
defparam \U8_mux_32|q[15]~47 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \U8_mux_32|q[15]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N4
dffeas \U9_dout_dff|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[15]~47_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[15] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \d_in[16]~input (
	.i(d_in[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[16]~input_o ));
// synopsys translate_off
defparam \d_in[16]~input .bus_hold = "false";
defparam \d_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y3_N56
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[16] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N8
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[16] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N50
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[16] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N46
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[16] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N51
cyclonev_lcell_comb \U8_mux_32|q[16]~48 (
// Equation(s):
// \U8_mux_32|q[16]~48_combout  = ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U7_reg|q [16] & ( (\U3_Register_file|U0_register32_8|U5_reg|q [16]) # (\U6_head_dff|q [1]) ) ) ) # ( !\U6_head_dff|q [0] & ( 
// \U3_Register_file|U0_register32_8|U7_reg|q [16] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U4_reg|q [16]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U6_reg|q [16])) ) ) ) # ( \U6_head_dff|q [0] & ( 
// !\U3_Register_file|U0_register32_8|U7_reg|q [16] & ( (!\U6_head_dff|q [1] & \U3_Register_file|U0_register32_8|U5_reg|q [16]) ) ) ) # ( !\U6_head_dff|q [0] & ( !\U3_Register_file|U0_register32_8|U7_reg|q [16] & ( (!\U6_head_dff|q [1] & 
// ((\U3_Register_file|U0_register32_8|U4_reg|q [16]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U6_reg|q [16])) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U6_reg|q [16]),
	.datab(!\U3_Register_file|U0_register32_8|U4_reg|q [16]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U3_Register_file|U0_register32_8|U5_reg|q [16]),
	.datae(!\U6_head_dff|q [0]),
	.dataf(!\U3_Register_file|U0_register32_8|U7_reg|q [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[16]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[16]~48 .extended_lut = "off";
defparam \U8_mux_32|q[16]~48 .lut_mask = 64'h353500F035350FFF;
defparam \U8_mux_32|q[16]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N56
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[16] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N44
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[16] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N41
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[16] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N32
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[16] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N30
cyclonev_lcell_comb \U8_mux_32|q[16]~49 (
// Equation(s):
// \U8_mux_32|q[16]~49_combout  = ( \U3_Register_file|U0_register32_8|U3_reg|q [16] & ( \U6_head_dff|q [0] & ( (\U3_Register_file|U0_register32_8|U1_reg|q [16]) # (\U6_head_dff|q [1]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [16] & ( 
// \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & \U3_Register_file|U0_register32_8|U1_reg|q [16]) ) ) ) # ( \U3_Register_file|U0_register32_8|U3_reg|q [16] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U0_reg|q 
// [16]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U2_reg|q [16])) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [16] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U0_reg|q [16]))) # 
// (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U2_reg|q [16])) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U2_reg|q [16]),
	.datab(!\U3_Register_file|U0_register32_8|U0_reg|q [16]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U3_Register_file|U0_register32_8|U1_reg|q [16]),
	.datae(!\U3_Register_file|U0_register32_8|U3_reg|q [16]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[16]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[16]~49 .extended_lut = "off";
defparam \U8_mux_32|q[16]~49 .lut_mask = 64'h3535353500F00FFF;
defparam \U8_mux_32|q[16]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N18
cyclonev_lcell_comb \U8_mux_32|q[16]~50 (
// Equation(s):
// \U8_mux_32|q[16]~50_combout  = ( \U8_mux_32|q[16]~49_combout  & ( (!\U6_head_dff|q [2]) # (\U8_mux_32|q[16]~48_combout ) ) ) # ( !\U8_mux_32|q[16]~49_combout  & ( (\U6_head_dff|q [2] & \U8_mux_32|q[16]~48_combout ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(gnd),
	.datac(!\U8_mux_32|q[16]~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[16]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[16]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[16]~50 .extended_lut = "off";
defparam \U8_mux_32|q[16]~50 .lut_mask = 64'h05050505AFAFAFAF;
defparam \U8_mux_32|q[16]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N19
dffeas \U9_dout_dff|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[16]~50_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[16] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \d_in[17]~input (
	.i(d_in[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[17]~input_o ));
// synopsys translate_off
defparam \d_in[17]~input .bus_hold = "false";
defparam \d_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[17]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[17]~feeder_combout  = ( \d_in[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[17]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N50
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[17] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U1_reg|q[17]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U1_reg|q[17]~feeder_combout  = ( \d_in[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U1_reg|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[17]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U1_reg|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N49
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U1_reg|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[17] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N13
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[17]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[17] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N32
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[17]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[17] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \U8_mux_32|q[17]~52 (
// Equation(s):
// \U8_mux_32|q[17]~52_combout  = ( \U3_Register_file|U0_register32_8|U3_reg|q [17] & ( \U6_head_dff|q [0] & ( (\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U1_reg|q [17]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [17] & ( 
// \U6_head_dff|q [0] & ( (\U3_Register_file|U0_register32_8|U1_reg|q [17] & !\U6_head_dff|q [1]) ) ) ) # ( \U3_Register_file|U0_register32_8|U3_reg|q [17] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [17])) 
// # (\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U2_reg|q [17]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [17] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [17])) # (\U6_head_dff|q 
// [1] & ((\U3_Register_file|U0_register32_8|U2_reg|q [17]))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U0_reg|q [17]),
	.datab(!\U3_Register_file|U0_register32_8|U1_reg|q [17]),
	.datac(!\U3_Register_file|U0_register32_8|U2_reg|q [17]),
	.datad(!\U6_head_dff|q [1]),
	.datae(!\U3_Register_file|U0_register32_8|U3_reg|q [17]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[17]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[17]~52 .extended_lut = "off";
defparam \U8_mux_32|q[17]~52 .lut_mask = 64'h550F550F330033FF;
defparam \U8_mux_32|q[17]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[17]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[17]~feeder_combout  = ( \d_in[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[17]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N37
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[17] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[17]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[17] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N44
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[17]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[17] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U4_reg|q[17]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U4_reg|q[17]~feeder_combout  = \d_in[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[17]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U4_reg|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[17]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U3_Register_file|U0_register32_8|U4_reg|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N32
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U4_reg|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[17] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \U8_mux_32|q[17]~51 (
// Equation(s):
// \U8_mux_32|q[17]~51_combout  = ( \U3_Register_file|U0_register32_8|U5_reg|q [17] & ( \U3_Register_file|U0_register32_8|U4_reg|q [17] & ( (!\U6_head_dff|q [1]) # ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U6_reg|q [17]))) # (\U6_head_dff|q 
// [0] & (\U3_Register_file|U0_register32_8|U7_reg|q [17]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [17] & ( \U3_Register_file|U0_register32_8|U4_reg|q [17] & ( (!\U6_head_dff|q [1] & (((!\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & 
// ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U6_reg|q [17]))) # (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U7_reg|q [17])))) ) ) ) # ( \U3_Register_file|U0_register32_8|U5_reg|q [17] & ( 
// !\U3_Register_file|U0_register32_8|U4_reg|q [17] & ( (!\U6_head_dff|q [1] & (((\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U6_reg|q [17]))) # (\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U7_reg|q [17])))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [17] & ( !\U3_Register_file|U0_register32_8|U4_reg|q [17] & ( (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & 
// ((\U3_Register_file|U0_register32_8|U6_reg|q [17]))) # (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U7_reg|q [17])))) ) ) )

	.dataa(!\U6_head_dff|q [1]),
	.datab(!\U3_Register_file|U0_register32_8|U7_reg|q [17]),
	.datac(!\U3_Register_file|U0_register32_8|U6_reg|q [17]),
	.datad(!\U6_head_dff|q [0]),
	.datae(!\U3_Register_file|U0_register32_8|U5_reg|q [17]),
	.dataf(!\U3_Register_file|U0_register32_8|U4_reg|q [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[17]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[17]~51 .extended_lut = "off";
defparam \U8_mux_32|q[17]~51 .lut_mask = 64'h051105BBAF11AFBB;
defparam \U8_mux_32|q[17]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N39
cyclonev_lcell_comb \U8_mux_32|q[17]~53 (
// Equation(s):
// \U8_mux_32|q[17]~53_combout  = ( \U8_mux_32|q[17]~51_combout  & ( (\U8_mux_32|q[17]~52_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[17]~51_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[17]~52_combout ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(gnd),
	.datac(!\U8_mux_32|q[17]~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[17]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[17]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[17]~53 .extended_lut = "off";
defparam \U8_mux_32|q[17]~53 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \U8_mux_32|q[17]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N40
dffeas \U9_dout_dff|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[17]~53_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[17] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \d_in[18]~input (
	.i(d_in[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[18]~input_o ));
// synopsys translate_off
defparam \d_in[18]~input .bus_hold = "false";
defparam \d_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y5_N40
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[18] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N19
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[18] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N38
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[18] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N52
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[18] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N30
cyclonev_lcell_comb \U8_mux_32|q[18]~55 (
// Equation(s):
// \U8_mux_32|q[18]~55_combout  = ( \U6_head_dff|q [0] & ( \U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U3_reg|q [18] ) ) ) # ( !\U6_head_dff|q [0] & ( \U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U2_reg|q [18] ) ) ) # ( 
// \U6_head_dff|q [0] & ( !\U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U1_reg|q [18] ) ) ) # ( !\U6_head_dff|q [0] & ( !\U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U0_reg|q [18] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U0_reg|q [18]),
	.datab(!\U3_Register_file|U0_register32_8|U3_reg|q [18]),
	.datac(!\U3_Register_file|U0_register32_8|U1_reg|q [18]),
	.datad(!\U3_Register_file|U0_register32_8|U2_reg|q [18]),
	.datae(!\U6_head_dff|q [0]),
	.dataf(!\U6_head_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[18]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[18]~55 .extended_lut = "off";
defparam \U8_mux_32|q[18]~55 .lut_mask = 64'h55550F0F00FF3333;
defparam \U8_mux_32|q[18]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N44
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[18] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N4
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[18] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N34
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[18] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U5_reg|q[18]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U5_reg|q[18]~feeder_combout  = ( \d_in[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U5_reg|q[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[18]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U5_reg|q[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N50
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U5_reg|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[18] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \U8_mux_32|q[18]~54 (
// Equation(s):
// \U8_mux_32|q[18]~54_combout  = ( \U3_Register_file|U0_register32_8|U4_reg|q [18] & ( \U3_Register_file|U0_register32_8|U5_reg|q [18] & ( (!\U6_head_dff|q [1]) # ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U6_reg|q [18]))) # (\U6_head_dff|q 
// [0] & (\U3_Register_file|U0_register32_8|U7_reg|q [18]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U4_reg|q [18] & ( \U3_Register_file|U0_register32_8|U5_reg|q [18] & ( (!\U6_head_dff|q [1] & (((\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & 
// ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U6_reg|q [18]))) # (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U7_reg|q [18])))) ) ) ) # ( \U3_Register_file|U0_register32_8|U4_reg|q [18] & ( 
// !\U3_Register_file|U0_register32_8|U5_reg|q [18] & ( (!\U6_head_dff|q [1] & (((!\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U6_reg|q [18]))) # (\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U7_reg|q [18])))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U4_reg|q [18] & ( !\U3_Register_file|U0_register32_8|U5_reg|q [18] & ( (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & 
// ((\U3_Register_file|U0_register32_8|U6_reg|q [18]))) # (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U7_reg|q [18])))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U7_reg|q [18]),
	.datab(!\U3_Register_file|U0_register32_8|U6_reg|q [18]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U6_head_dff|q [0]),
	.datae(!\U3_Register_file|U0_register32_8|U4_reg|q [18]),
	.dataf(!\U3_Register_file|U0_register32_8|U5_reg|q [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[18]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[18]~54 .extended_lut = "off";
defparam \U8_mux_32|q[18]~54 .lut_mask = 64'h0305F30503F5F3F5;
defparam \U8_mux_32|q[18]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \U8_mux_32|q[18]~56 (
// Equation(s):
// \U8_mux_32|q[18]~56_combout  = ( \U8_mux_32|q[18]~54_combout  & ( (\U8_mux_32|q[18]~55_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[18]~54_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[18]~55_combout ) ) )

	.dataa(gnd),
	.datab(!\U6_head_dff|q [2]),
	.datac(!\U8_mux_32|q[18]~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[18]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[18]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[18]~56 .extended_lut = "off";
defparam \U8_mux_32|q[18]~56 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \U8_mux_32|q[18]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \U9_dout_dff|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[18]~56_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[18] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \d_in[19]~input (
	.i(d_in[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[19]~input_o ));
// synopsys translate_off
defparam \d_in[19]~input .bus_hold = "false";
defparam \d_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N52
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[19] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N43
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[19] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N49
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[19] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N35
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[19] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N51
cyclonev_lcell_comb \U8_mux_32|q[19]~58 (
// Equation(s):
// \U8_mux_32|q[19]~58_combout  = ( \U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U2_reg|q [19] & ( (!\U6_head_dff|q [0]) # (\U3_Register_file|U0_register32_8|U3_reg|q [19]) ) ) ) # ( !\U6_head_dff|q [1] & ( 
// \U3_Register_file|U0_register32_8|U2_reg|q [19] & ( (!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U0_reg|q [19])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U1_reg|q [19]))) ) ) ) # ( \U6_head_dff|q [1] & ( 
// !\U3_Register_file|U0_register32_8|U2_reg|q [19] & ( (\U3_Register_file|U0_register32_8|U3_reg|q [19] & \U6_head_dff|q [0]) ) ) ) # ( !\U6_head_dff|q [1] & ( !\U3_Register_file|U0_register32_8|U2_reg|q [19] & ( (!\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U0_reg|q [19])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U1_reg|q [19]))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U3_reg|q [19]),
	.datab(!\U3_Register_file|U0_register32_8|U0_reg|q [19]),
	.datac(!\U3_Register_file|U0_register32_8|U1_reg|q [19]),
	.datad(!\U6_head_dff|q [0]),
	.datae(!\U6_head_dff|q [1]),
	.dataf(!\U3_Register_file|U0_register32_8|U2_reg|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[19]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[19]~58 .extended_lut = "off";
defparam \U8_mux_32|q[19]~58 .lut_mask = 64'h330F0055330FFF55;
defparam \U8_mux_32|q[19]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U4_reg|q[19]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U4_reg|q[19]~feeder_combout  = \d_in[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[19]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U4_reg|q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[19]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U3_Register_file|U0_register32_8|U4_reg|q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U4_reg|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[19] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[19] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[19] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N50
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[19] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N42
cyclonev_lcell_comb \U8_mux_32|q[19]~57 (
// Equation(s):
// \U8_mux_32|q[19]~57_combout  = ( \U3_Register_file|U0_register32_8|U6_reg|q [19] & ( \U3_Register_file|U0_register32_8|U7_reg|q [19] & ( ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U4_reg|q [19])) # (\U6_head_dff|q [0] & 
// ((\U3_Register_file|U0_register32_8|U5_reg|q [19])))) # (\U6_head_dff|q [1]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U6_reg|q [19] & ( \U3_Register_file|U0_register32_8|U7_reg|q [19] & ( (!\U6_head_dff|q [0] & (!\U6_head_dff|q [1] & 
// (\U3_Register_file|U0_register32_8|U4_reg|q [19]))) # (\U6_head_dff|q [0] & (((\U3_Register_file|U0_register32_8|U5_reg|q [19])) # (\U6_head_dff|q [1]))) ) ) ) # ( \U3_Register_file|U0_register32_8|U6_reg|q [19] & ( 
// !\U3_Register_file|U0_register32_8|U7_reg|q [19] & ( (!\U6_head_dff|q [0] & (((\U3_Register_file|U0_register32_8|U4_reg|q [19])) # (\U6_head_dff|q [1]))) # (\U6_head_dff|q [0] & (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U5_reg|q [19])))) 
// ) ) ) # ( !\U3_Register_file|U0_register32_8|U6_reg|q [19] & ( !\U3_Register_file|U0_register32_8|U7_reg|q [19] & ( (!\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U4_reg|q [19])) # (\U6_head_dff|q [0] & 
// ((\U3_Register_file|U0_register32_8|U5_reg|q [19]))))) ) ) )

	.dataa(!\U6_head_dff|q [0]),
	.datab(!\U6_head_dff|q [1]),
	.datac(!\U3_Register_file|U0_register32_8|U4_reg|q [19]),
	.datad(!\U3_Register_file|U0_register32_8|U5_reg|q [19]),
	.datae(!\U3_Register_file|U0_register32_8|U6_reg|q [19]),
	.dataf(!\U3_Register_file|U0_register32_8|U7_reg|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[19]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[19]~57 .extended_lut = "off";
defparam \U8_mux_32|q[19]~57 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \U8_mux_32|q[19]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \U8_mux_32|q[19]~59 (
// Equation(s):
// \U8_mux_32|q[19]~59_combout  = ( \U6_head_dff|q [2] & ( \U8_mux_32|q[19]~57_combout  ) ) # ( !\U6_head_dff|q [2] & ( \U8_mux_32|q[19]~58_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U8_mux_32|q[19]~58_combout ),
	.datad(!\U8_mux_32|q[19]~57_combout ),
	.datae(gnd),
	.dataf(!\U6_head_dff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[19]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[19]~59 .extended_lut = "off";
defparam \U8_mux_32|q[19]~59 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \U8_mux_32|q[19]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \U9_dout_dff|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[19]~59_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[19] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \d_in[20]~input (
	.i(d_in[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[20]~input_o ));
// synopsys translate_off
defparam \d_in[20]~input .bus_hold = "false";
defparam \d_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N51
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[20]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[20]~feeder_combout  = ( \d_in[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[20]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N52
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[20] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U1_reg|q[20]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U1_reg|q[20]~feeder_combout  = ( \d_in[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U1_reg|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[20]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U1_reg|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N32
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U1_reg|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[20] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U2_reg|q[20]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U2_reg|q[20]~feeder_combout  = ( \d_in[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U2_reg|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[20]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U2_reg|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N56
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U2_reg|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[20] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N22
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[20]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[20] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N0
cyclonev_lcell_comb \U8_mux_32|q[20]~61 (
// Equation(s):
// \U8_mux_32|q[20]~61_combout  = ( \U3_Register_file|U0_register32_8|U3_reg|q [20] & ( \U6_head_dff|q [0] & ( (\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U1_reg|q [20]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [20] & ( 
// \U6_head_dff|q [0] & ( (\U3_Register_file|U0_register32_8|U1_reg|q [20] & !\U6_head_dff|q [1]) ) ) ) # ( \U3_Register_file|U0_register32_8|U3_reg|q [20] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [20])) 
// # (\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U2_reg|q [20]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [20] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [20])) # (\U6_head_dff|q 
// [1] & ((\U3_Register_file|U0_register32_8|U2_reg|q [20]))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U0_reg|q [20]),
	.datab(!\U3_Register_file|U0_register32_8|U1_reg|q [20]),
	.datac(!\U3_Register_file|U0_register32_8|U2_reg|q [20]),
	.datad(!\U6_head_dff|q [1]),
	.datae(!\U3_Register_file|U0_register32_8|U3_reg|q [20]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[20]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[20]~61 .extended_lut = "off";
defparam \U8_mux_32|q[20]~61 .lut_mask = 64'h550F550F330033FF;
defparam \U8_mux_32|q[20]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N34
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[20]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[20] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[20]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[20]~feeder_combout  = ( \d_in[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[20]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N13
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[20] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N8
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[20]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[20] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U4_reg|q[20]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U4_reg|q[20]~feeder_combout  = ( \d_in[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U4_reg|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[20]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U4_reg|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N35
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U4_reg|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[20] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \U8_mux_32|q[20]~60 (
// Equation(s):
// \U8_mux_32|q[20]~60_combout  = ( \U3_Register_file|U0_register32_8|U5_reg|q [20] & ( \U3_Register_file|U0_register32_8|U4_reg|q [20] & ( (!\U6_head_dff|q [1]) # ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [20])) # (\U6_head_dff|q 
// [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [20])))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [20] & ( \U3_Register_file|U0_register32_8|U4_reg|q [20] & ( (!\U6_head_dff|q [1] & (((!\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & 
// ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [20])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [20]))))) ) ) ) # ( \U3_Register_file|U0_register32_8|U5_reg|q [20] & ( 
// !\U3_Register_file|U0_register32_8|U4_reg|q [20] & ( (!\U6_head_dff|q [1] & (((\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [20])) # (\U6_head_dff|q [0] & 
// ((\U3_Register_file|U0_register32_8|U7_reg|q [20]))))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [20] & ( !\U3_Register_file|U0_register32_8|U4_reg|q [20] & ( (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U6_reg|q [20])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [20]))))) ) ) )

	.dataa(!\U6_head_dff|q [1]),
	.datab(!\U3_Register_file|U0_register32_8|U6_reg|q [20]),
	.datac(!\U3_Register_file|U0_register32_8|U7_reg|q [20]),
	.datad(!\U6_head_dff|q [0]),
	.datae(!\U3_Register_file|U0_register32_8|U5_reg|q [20]),
	.dataf(!\U3_Register_file|U0_register32_8|U4_reg|q [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[20]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[20]~60 .extended_lut = "off";
defparam \U8_mux_32|q[20]~60 .lut_mask = 64'h110511AFBB05BBAF;
defparam \U8_mux_32|q[20]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \U8_mux_32|q[20]~62 (
// Equation(s):
// \U8_mux_32|q[20]~62_combout  = ( \U8_mux_32|q[20]~60_combout  & ( (\U8_mux_32|q[20]~61_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[20]~60_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[20]~61_combout ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(!\U8_mux_32|q[20]~61_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[20]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[20]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[20]~62 .extended_lut = "off";
defparam \U8_mux_32|q[20]~62 .lut_mask = 64'h2222222277777777;
defparam \U8_mux_32|q[20]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \U9_dout_dff|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[20]~62_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[20] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \d_in[21]~input (
	.i(d_in[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[21]~input_o ));
// synopsys translate_off
defparam \d_in[21]~input .bus_hold = "false";
defparam \d_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N51
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U1_reg|q[21]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U1_reg|q[21]~feeder_combout  = ( \d_in[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U1_reg|q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[21]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U1_reg|q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N52
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U1_reg|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[21] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N28
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[21] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N15
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U2_reg|q[21]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U2_reg|q[21]~feeder_combout  = ( \d_in[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U2_reg|q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[21]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U2_reg|q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N16
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U2_reg|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[21] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N5
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[21] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N3
cyclonev_lcell_comb \U8_mux_32|q[21]~64 (
// Equation(s):
// \U8_mux_32|q[21]~64_combout  = ( \U3_Register_file|U0_register32_8|U3_reg|q [21] & ( \U6_head_dff|q [0] & ( (\U3_Register_file|U0_register32_8|U1_reg|q [21]) # (\U6_head_dff|q [1]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [21] & ( 
// \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & \U3_Register_file|U0_register32_8|U1_reg|q [21]) ) ) ) # ( \U3_Register_file|U0_register32_8|U3_reg|q [21] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [21])) 
// # (\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U2_reg|q [21]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [21] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [21])) # (\U6_head_dff|q 
// [1] & ((\U3_Register_file|U0_register32_8|U2_reg|q [21]))) ) ) )

	.dataa(!\U6_head_dff|q [1]),
	.datab(!\U3_Register_file|U0_register32_8|U1_reg|q [21]),
	.datac(!\U3_Register_file|U0_register32_8|U0_reg|q [21]),
	.datad(!\U3_Register_file|U0_register32_8|U2_reg|q [21]),
	.datae(!\U3_Register_file|U0_register32_8|U3_reg|q [21]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[21]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[21]~64 .extended_lut = "off";
defparam \U8_mux_32|q[21]~64 .lut_mask = 64'h0A5F0A5F22227777;
defparam \U8_mux_32|q[21]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N45
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[21]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[21]~feeder_combout  = ( \d_in[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[21]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N47
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[21] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U4_reg|q[21]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U4_reg|q[21]~feeder_combout  = ( \d_in[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U4_reg|q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[21]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U4_reg|q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N2
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U4_reg|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[21] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N44
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[21] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[21] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N42
cyclonev_lcell_comb \U8_mux_32|q[21]~63 (
// Equation(s):
// \U8_mux_32|q[21]~63_combout  = ( \U3_Register_file|U0_register32_8|U5_reg|q [21] & ( \U3_Register_file|U0_register32_8|U6_reg|q [21] & ( (!\U6_head_dff|q [0] & (((\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U4_reg|q [21])))) # (\U6_head_dff|q 
// [0] & (((!\U6_head_dff|q [1])) # (\U3_Register_file|U0_register32_8|U7_reg|q [21]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [21] & ( \U3_Register_file|U0_register32_8|U6_reg|q [21] & ( (!\U6_head_dff|q [0] & (((\U6_head_dff|q [1]) # 
// (\U3_Register_file|U0_register32_8|U4_reg|q [21])))) # (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U7_reg|q [21] & ((\U6_head_dff|q [1])))) ) ) ) # ( \U3_Register_file|U0_register32_8|U5_reg|q [21] & ( 
// !\U3_Register_file|U0_register32_8|U6_reg|q [21] & ( (!\U6_head_dff|q [0] & (((\U3_Register_file|U0_register32_8|U4_reg|q [21] & !\U6_head_dff|q [1])))) # (\U6_head_dff|q [0] & (((!\U6_head_dff|q [1])) # (\U3_Register_file|U0_register32_8|U7_reg|q [21]))) 
// ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [21] & ( !\U3_Register_file|U0_register32_8|U6_reg|q [21] & ( (!\U6_head_dff|q [0] & (((\U3_Register_file|U0_register32_8|U4_reg|q [21] & !\U6_head_dff|q [1])))) # (\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U7_reg|q [21] & ((\U6_head_dff|q [1])))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U7_reg|q [21]),
	.datab(!\U3_Register_file|U0_register32_8|U4_reg|q [21]),
	.datac(!\U6_head_dff|q [0]),
	.datad(!\U6_head_dff|q [1]),
	.datae(!\U3_Register_file|U0_register32_8|U5_reg|q [21]),
	.dataf(!\U3_Register_file|U0_register32_8|U6_reg|q [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[21]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[21]~63 .extended_lut = "off";
defparam \U8_mux_32|q[21]~63 .lut_mask = 64'h30053F0530F53FF5;
defparam \U8_mux_32|q[21]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N27
cyclonev_lcell_comb \U8_mux_32|q[21]~65 (
// Equation(s):
// \U8_mux_32|q[21]~65_combout  = ( \U8_mux_32|q[21]~64_combout  & ( \U8_mux_32|q[21]~63_combout  ) ) # ( !\U8_mux_32|q[21]~64_combout  & ( \U8_mux_32|q[21]~63_combout  & ( \U6_head_dff|q [2] ) ) ) # ( \U8_mux_32|q[21]~64_combout  & ( 
// !\U8_mux_32|q[21]~63_combout  & ( !\U6_head_dff|q [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U6_head_dff|q [2]),
	.datad(gnd),
	.datae(!\U8_mux_32|q[21]~64_combout ),
	.dataf(!\U8_mux_32|q[21]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[21]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[21]~65 .extended_lut = "off";
defparam \U8_mux_32|q[21]~65 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \U8_mux_32|q[21]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N28
dffeas \U9_dout_dff|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[21]~65_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[21] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \d_in[22]~input (
	.i(d_in[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[22]~input_o ));
// synopsys translate_off
defparam \d_in[22]~input .bus_hold = "false";
defparam \d_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y4_N53
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[22] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N56
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[22] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N5
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[22] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[22] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N0
cyclonev_lcell_comb \U8_mux_32|q[22]~67 (
// Equation(s):
// \U8_mux_32|q[22]~67_combout  = ( \U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U3_reg|q [22] ) ) ) # ( !\U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U1_reg|q [22] ) ) ) # ( 
// \U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U2_reg|q [22] ) ) ) # ( !\U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U0_reg|q [22] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U1_reg|q [22]),
	.datab(!\U3_Register_file|U0_register32_8|U3_reg|q [22]),
	.datac(!\U3_Register_file|U0_register32_8|U2_reg|q [22]),
	.datad(!\U3_Register_file|U0_register32_8|U0_reg|q [22]),
	.datae(!\U6_head_dff|q [1]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[22]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[22]~67 .extended_lut = "off";
defparam \U8_mux_32|q[22]~67 .lut_mask = 64'h00FF0F0F55553333;
defparam \U8_mux_32|q[22]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N50
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[22] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N33
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[22]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[22]~feeder_combout  = ( \d_in[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[22]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N34
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[22] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N44
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[22] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N0
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U4_reg|q[22]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U4_reg|q[22]~feeder_combout  = ( \d_in[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U4_reg|q[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[22]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U4_reg|q[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U4_reg|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[22] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N51
cyclonev_lcell_comb \U8_mux_32|q[22]~66 (
// Equation(s):
// \U8_mux_32|q[22]~66_combout  = ( \U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U7_reg|q [22] ) ) ) # ( !\U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U5_reg|q [22] ) ) ) # ( 
// \U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U6_reg|q [22] ) ) ) # ( !\U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U4_reg|q [22] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U5_reg|q [22]),
	.datab(!\U3_Register_file|U0_register32_8|U7_reg|q [22]),
	.datac(!\U3_Register_file|U0_register32_8|U6_reg|q [22]),
	.datad(!\U3_Register_file|U0_register32_8|U4_reg|q [22]),
	.datae(!\U6_head_dff|q [1]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[22]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[22]~66 .extended_lut = "off";
defparam \U8_mux_32|q[22]~66 .lut_mask = 64'h00FF0F0F55553333;
defparam \U8_mux_32|q[22]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb \U8_mux_32|q[22]~68 (
// Equation(s):
// \U8_mux_32|q[22]~68_combout  = ( \U8_mux_32|q[22]~66_combout  & ( (\U6_head_dff|q [2]) # (\U8_mux_32|q[22]~67_combout ) ) ) # ( !\U8_mux_32|q[22]~66_combout  & ( (\U8_mux_32|q[22]~67_combout  & !\U6_head_dff|q [2]) ) )

	.dataa(gnd),
	.datab(!\U8_mux_32|q[22]~67_combout ),
	.datac(!\U6_head_dff|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[22]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[22]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[22]~68 .extended_lut = "off";
defparam \U8_mux_32|q[22]~68 .lut_mask = 64'h303030303F3F3F3F;
defparam \U8_mux_32|q[22]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \U9_dout_dff|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[22]~68_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[22] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \d_in[23]~input (
	.i(d_in[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[23]~input_o ));
// synopsys translate_off
defparam \d_in[23]~input .bus_hold = "false";
defparam \d_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N33
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U2_reg|q[23]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U2_reg|q[23]~feeder_combout  = \d_in[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U2_reg|q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[23]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U3_Register_file|U0_register32_8|U2_reg|q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N34
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U2_reg|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[23] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N24
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[23]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[23]~feeder_combout  = ( \d_in[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[23]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N25
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[23] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[23] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N46
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[23] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N3
cyclonev_lcell_comb \U8_mux_32|q[23]~70 (
// Equation(s):
// \U8_mux_32|q[23]~70_combout  = ( \U3_Register_file|U0_register32_8|U3_reg|q [23] & ( \U3_Register_file|U0_register32_8|U1_reg|q [23] & ( ((!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U0_reg|q [23]))) # (\U6_head_dff|q [1] & 
// (\U3_Register_file|U0_register32_8|U2_reg|q [23]))) # (\U6_head_dff|q [0]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [23] & ( \U3_Register_file|U0_register32_8|U1_reg|q [23] & ( (!\U6_head_dff|q [1] & (((\U6_head_dff|q [0]) # 
// (\U3_Register_file|U0_register32_8|U0_reg|q [23])))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U2_reg|q [23] & ((!\U6_head_dff|q [0])))) ) ) ) # ( \U3_Register_file|U0_register32_8|U3_reg|q [23] & ( 
// !\U3_Register_file|U0_register32_8|U1_reg|q [23] & ( (!\U6_head_dff|q [1] & (((\U3_Register_file|U0_register32_8|U0_reg|q [23] & !\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & (((\U6_head_dff|q [0])) # (\U3_Register_file|U0_register32_8|U2_reg|q [23]))) 
// ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [23] & ( !\U3_Register_file|U0_register32_8|U1_reg|q [23] & ( (!\U6_head_dff|q [0] & ((!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U0_reg|q [23]))) # (\U6_head_dff|q [1] & 
// (\U3_Register_file|U0_register32_8|U2_reg|q [23])))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U2_reg|q [23]),
	.datab(!\U3_Register_file|U0_register32_8|U0_reg|q [23]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U6_head_dff|q [0]),
	.datae(!\U3_Register_file|U0_register32_8|U3_reg|q [23]),
	.dataf(!\U3_Register_file|U0_register32_8|U1_reg|q [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[23]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[23]~70 .extended_lut = "off";
defparam \U8_mux_32|q[23]~70 .lut_mask = 64'h3500350F35F035FF;
defparam \U8_mux_32|q[23]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N53
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[23] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[23]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[23]~feeder_combout  = ( \d_in[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[23]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N43
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[23] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N2
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[23] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N26
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[23] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \U8_mux_32|q[23]~69 (
// Equation(s):
// \U8_mux_32|q[23]~69_combout  = ( \U3_Register_file|U0_register32_8|U5_reg|q [23] & ( \U3_Register_file|U0_register32_8|U4_reg|q [23] & ( (!\U6_head_dff|q [1]) # ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [23])) # (\U6_head_dff|q 
// [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [23])))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [23] & ( \U3_Register_file|U0_register32_8|U4_reg|q [23] & ( (!\U6_head_dff|q [1] & (((!\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & 
// ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [23])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [23]))))) ) ) ) # ( \U3_Register_file|U0_register32_8|U5_reg|q [23] & ( 
// !\U3_Register_file|U0_register32_8|U4_reg|q [23] & ( (!\U6_head_dff|q [1] & (((\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [23])) # (\U6_head_dff|q [0] & 
// ((\U3_Register_file|U0_register32_8|U7_reg|q [23]))))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [23] & ( !\U3_Register_file|U0_register32_8|U4_reg|q [23] & ( (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U6_reg|q [23])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [23]))))) ) ) )

	.dataa(!\U6_head_dff|q [1]),
	.datab(!\U3_Register_file|U0_register32_8|U6_reg|q [23]),
	.datac(!\U6_head_dff|q [0]),
	.datad(!\U3_Register_file|U0_register32_8|U7_reg|q [23]),
	.datae(!\U3_Register_file|U0_register32_8|U5_reg|q [23]),
	.dataf(!\U3_Register_file|U0_register32_8|U4_reg|q [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[23]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[23]~69 .extended_lut = "off";
defparam \U8_mux_32|q[23]~69 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \U8_mux_32|q[23]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N57
cyclonev_lcell_comb \U8_mux_32|q[23]~71 (
// Equation(s):
// \U8_mux_32|q[23]~71_combout  = ( \U8_mux_32|q[23]~69_combout  & ( (\U8_mux_32|q[23]~70_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[23]~69_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[23]~70_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U6_head_dff|q [2]),
	.datad(!\U8_mux_32|q[23]~70_combout ),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[23]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[23]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[23]~71 .extended_lut = "off";
defparam \U8_mux_32|q[23]~71 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \U8_mux_32|q[23]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N58
dffeas \U9_dout_dff|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[23]~71_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[23] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \d_in[24]~input (
	.i(d_in[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[24]~input_o ));
// synopsys translate_off
defparam \d_in[24]~input .bus_hold = "false";
defparam \d_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[24] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N16
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[24] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N28
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[24] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[24]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[24]~feeder_combout  = \d_in[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[24]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N4
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[24] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \U8_mux_32|q[24]~73 (
// Equation(s):
// \U8_mux_32|q[24]~73_combout  = ( \U3_Register_file|U0_register32_8|U0_reg|q [24] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U1_reg|q [24]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U3_reg|q 
// [24])) ) ) ) # ( !\U3_Register_file|U0_register32_8|U0_reg|q [24] & ( \U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U1_reg|q [24]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U3_reg|q [24])) ) ) ) # ( 
// \U3_Register_file|U0_register32_8|U0_reg|q [24] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U2_reg|q [24]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U0_reg|q [24] & ( !\U6_head_dff|q [0] & ( (\U6_head_dff|q 
// [1] & \U3_Register_file|U0_register32_8|U2_reg|q [24]) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U3_reg|q [24]),
	.datab(!\U3_Register_file|U0_register32_8|U1_reg|q [24]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U3_Register_file|U0_register32_8|U2_reg|q [24]),
	.datae(!\U3_Register_file|U0_register32_8|U0_reg|q [24]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[24]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[24]~73 .extended_lut = "off";
defparam \U8_mux_32|q[24]~73 .lut_mask = 64'h000FF0FF35353535;
defparam \U8_mux_32|q[24]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N10
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[24] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N25
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[24] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N10
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[24] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N20
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[24] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N18
cyclonev_lcell_comb \U8_mux_32|q[24]~72 (
// Equation(s):
// \U8_mux_32|q[24]~72_combout  = ( \U3_Register_file|U0_register32_8|U5_reg|q [24] & ( \U6_head_dff|q [1] & ( (!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [24])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q 
// [24]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [24] & ( \U6_head_dff|q [1] & ( (!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [24])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [24]))) ) ) ) # ( 
// \U3_Register_file|U0_register32_8|U5_reg|q [24] & ( !\U6_head_dff|q [1] & ( (\U6_head_dff|q [0]) # (\U3_Register_file|U0_register32_8|U4_reg|q [24]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [24] & ( !\U6_head_dff|q [1] & ( 
// (\U3_Register_file|U0_register32_8|U4_reg|q [24] & !\U6_head_dff|q [0]) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U4_reg|q [24]),
	.datab(!\U3_Register_file|U0_register32_8|U6_reg|q [24]),
	.datac(!\U6_head_dff|q [0]),
	.datad(!\U3_Register_file|U0_register32_8|U7_reg|q [24]),
	.datae(!\U3_Register_file|U0_register32_8|U5_reg|q [24]),
	.dataf(!\U6_head_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[24]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[24]~72 .extended_lut = "off";
defparam \U8_mux_32|q[24]~72 .lut_mask = 64'h50505F5F303F303F;
defparam \U8_mux_32|q[24]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N36
cyclonev_lcell_comb \U8_mux_32|q[24]~74 (
// Equation(s):
// \U8_mux_32|q[24]~74_combout  = ( \U8_mux_32|q[24]~72_combout  & ( (\U8_mux_32|q[24]~73_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[24]~72_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[24]~73_combout ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(!\U8_mux_32|q[24]~73_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[24]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[24]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[24]~74 .extended_lut = "off";
defparam \U8_mux_32|q[24]~74 .lut_mask = 64'h2222222277777777;
defparam \U8_mux_32|q[24]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N37
dffeas \U9_dout_dff|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[24]~74_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[24] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \d_in[25]~input (
	.i(d_in[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[25]~input_o ));
// synopsys translate_off
defparam \d_in[25]~input .bus_hold = "false";
defparam \d_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N6
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[25]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[25]~feeder_combout  = ( \d_in[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[25]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N7
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[25] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N0
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U2_reg|q[25]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U2_reg|q[25]~feeder_combout  = \d_in[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d_in[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U2_reg|q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[25]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U3_Register_file|U0_register32_8|U2_reg|q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N1
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U2_reg|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[25] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N47
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[25] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N7
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[25] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N57
cyclonev_lcell_comb \U8_mux_32|q[25]~76 (
// Equation(s):
// \U8_mux_32|q[25]~76_combout  = ( \U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U3_reg|q [25] ) ) ) # ( !\U6_head_dff|q [1] & ( \U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U1_reg|q [25] ) ) ) # ( 
// \U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U2_reg|q [25] ) ) ) # ( !\U6_head_dff|q [1] & ( !\U6_head_dff|q [0] & ( \U3_Register_file|U0_register32_8|U0_reg|q [25] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U0_reg|q [25]),
	.datab(!\U3_Register_file|U0_register32_8|U2_reg|q [25]),
	.datac(!\U3_Register_file|U0_register32_8|U3_reg|q [25]),
	.datad(!\U3_Register_file|U0_register32_8|U1_reg|q [25]),
	.datae(!\U6_head_dff|q [1]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[25]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[25]~76 .extended_lut = "off";
defparam \U8_mux_32|q[25]~76 .lut_mask = 64'h5555333300FF0F0F;
defparam \U8_mux_32|q[25]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N48
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U6_reg|q[25]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U6_reg|q[25]~feeder_combout  = ( \d_in[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U6_reg|q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[25]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U6_reg|q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N49
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U6_reg|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[25] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N4
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[25] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N26
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[25] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N50
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[25] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \U8_mux_32|q[25]~75 (
// Equation(s):
// \U8_mux_32|q[25]~75_combout  = ( \U3_Register_file|U0_register32_8|U5_reg|q [25] & ( \U3_Register_file|U0_register32_8|U4_reg|q [25] & ( (!\U6_head_dff|q [1]) # ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [25])) # (\U6_head_dff|q 
// [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [25])))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [25] & ( \U3_Register_file|U0_register32_8|U4_reg|q [25] & ( (!\U6_head_dff|q [1] & (((!\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & 
// ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [25])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [25]))))) ) ) ) # ( \U3_Register_file|U0_register32_8|U5_reg|q [25] & ( 
// !\U3_Register_file|U0_register32_8|U4_reg|q [25] & ( (!\U6_head_dff|q [1] & (((\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [25])) # (\U6_head_dff|q [0] & 
// ((\U3_Register_file|U0_register32_8|U7_reg|q [25]))))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [25] & ( !\U3_Register_file|U0_register32_8|U4_reg|q [25] & ( (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U6_reg|q [25])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [25]))))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U6_reg|q [25]),
	.datab(!\U3_Register_file|U0_register32_8|U7_reg|q [25]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U6_head_dff|q [0]),
	.datae(!\U3_Register_file|U0_register32_8|U5_reg|q [25]),
	.dataf(!\U3_Register_file|U0_register32_8|U4_reg|q [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[25]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[25]~75 .extended_lut = "off";
defparam \U8_mux_32|q[25]~75 .lut_mask = 64'h050305F3F503F5F3;
defparam \U8_mux_32|q[25]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \U8_mux_32|q[25]~77 (
// Equation(s):
// \U8_mux_32|q[25]~77_combout  = ( \U8_mux_32|q[25]~75_combout  & ( (\U8_mux_32|q[25]~76_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[25]~75_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[25]~76_combout ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U8_mux_32|q[25]~76_combout ),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[25]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[25]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[25]~77 .extended_lut = "off";
defparam \U8_mux_32|q[25]~77 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \U8_mux_32|q[25]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N22
dffeas \U9_dout_dff|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[25]~77_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[25] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \d_in[26]~input (
	.i(d_in[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[26]~input_o ));
// synopsys translate_off
defparam \d_in[26]~input .bus_hold = "false";
defparam \d_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[26]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[26]~feeder_combout  = ( \d_in[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[26]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N49
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[26] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N47
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[26]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[26] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N52
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[26]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[26] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N56
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[26]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[26] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N54
cyclonev_lcell_comb \U8_mux_32|q[26]~78 (
// Equation(s):
// \U8_mux_32|q[26]~78_combout  = ( \U3_Register_file|U0_register32_8|U5_reg|q [26] & ( \U6_head_dff|q [1] & ( (!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U6_reg|q [26]))) # (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U7_reg|q 
// [26])) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [26] & ( \U6_head_dff|q [1] & ( (!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U6_reg|q [26]))) # (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U7_reg|q [26])) ) ) ) # ( 
// \U3_Register_file|U0_register32_8|U5_reg|q [26] & ( !\U6_head_dff|q [1] & ( (\U3_Register_file|U0_register32_8|U4_reg|q [26]) # (\U6_head_dff|q [0]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [26] & ( !\U6_head_dff|q [1] & ( (!\U6_head_dff|q 
// [0] & \U3_Register_file|U0_register32_8|U4_reg|q [26]) ) ) )

	.dataa(!\U6_head_dff|q [0]),
	.datab(!\U3_Register_file|U0_register32_8|U7_reg|q [26]),
	.datac(!\U3_Register_file|U0_register32_8|U6_reg|q [26]),
	.datad(!\U3_Register_file|U0_register32_8|U4_reg|q [26]),
	.datae(!\U3_Register_file|U0_register32_8|U5_reg|q [26]),
	.dataf(!\U6_head_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[26]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[26]~78 .extended_lut = "off";
defparam \U8_mux_32|q[26]~78 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \U8_mux_32|q[26]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N55
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[26]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[26] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N26
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[26]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[26] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N39
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U3_reg|q[26]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U3_reg|q[26]~feeder_combout  = ( \d_in[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U3_reg|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[26]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U3_reg|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N40
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U3_reg|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[26] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N45
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[26]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[26]~feeder_combout  = ( \d_in[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[26]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N47
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[26] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N51
cyclonev_lcell_comb \U8_mux_32|q[26]~79 (
// Equation(s):
// \U8_mux_32|q[26]~79_combout  = ( \U3_Register_file|U0_register32_8|U3_reg|q [26] & ( \U3_Register_file|U0_register32_8|U0_reg|q [26] & ( (!\U6_head_dff|q [1] & (((!\U6_head_dff|q [0]) # (\U3_Register_file|U0_register32_8|U1_reg|q [26])))) # 
// (\U6_head_dff|q [1] & (((\U6_head_dff|q [0])) # (\U3_Register_file|U0_register32_8|U2_reg|q [26]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [26] & ( \U3_Register_file|U0_register32_8|U0_reg|q [26] & ( (!\U6_head_dff|q [1] & 
// (((!\U6_head_dff|q [0]) # (\U3_Register_file|U0_register32_8|U1_reg|q [26])))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U2_reg|q [26] & ((!\U6_head_dff|q [0])))) ) ) ) # ( \U3_Register_file|U0_register32_8|U3_reg|q [26] & ( 
// !\U3_Register_file|U0_register32_8|U0_reg|q [26] & ( (!\U6_head_dff|q [1] & (((\U3_Register_file|U0_register32_8|U1_reg|q [26] & \U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & (((\U6_head_dff|q [0])) # (\U3_Register_file|U0_register32_8|U2_reg|q [26]))) ) 
// ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [26] & ( !\U3_Register_file|U0_register32_8|U0_reg|q [26] & ( (!\U6_head_dff|q [1] & (((\U3_Register_file|U0_register32_8|U1_reg|q [26] & \U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & 
// (\U3_Register_file|U0_register32_8|U2_reg|q [26] & ((!\U6_head_dff|q [0])))) ) ) )

	.dataa(!\U6_head_dff|q [1]),
	.datab(!\U3_Register_file|U0_register32_8|U2_reg|q [26]),
	.datac(!\U3_Register_file|U0_register32_8|U1_reg|q [26]),
	.datad(!\U6_head_dff|q [0]),
	.datae(!\U3_Register_file|U0_register32_8|U3_reg|q [26]),
	.dataf(!\U3_Register_file|U0_register32_8|U0_reg|q [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[26]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[26]~79 .extended_lut = "off";
defparam \U8_mux_32|q[26]~79 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \U8_mux_32|q[26]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N24
cyclonev_lcell_comb \U8_mux_32|q[26]~80 (
// Equation(s):
// \U8_mux_32|q[26]~80_combout  = ( \U8_mux_32|q[26]~78_combout  & ( \U8_mux_32|q[26]~79_combout  ) ) # ( !\U8_mux_32|q[26]~78_combout  & ( \U8_mux_32|q[26]~79_combout  & ( !\U6_head_dff|q [2] ) ) ) # ( \U8_mux_32|q[26]~78_combout  & ( 
// !\U8_mux_32|q[26]~79_combout  & ( \U6_head_dff|q [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U6_head_dff|q [2]),
	.datad(gnd),
	.datae(!\U8_mux_32|q[26]~78_combout ),
	.dataf(!\U8_mux_32|q[26]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[26]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[26]~80 .extended_lut = "off";
defparam \U8_mux_32|q[26]~80 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \U8_mux_32|q[26]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N25
dffeas \U9_dout_dff|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[26]~80_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[26] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \d_in[27]~input (
	.i(d_in[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[27]~input_o ));
// synopsys translate_off
defparam \d_in[27]~input .bus_hold = "false";
defparam \d_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y4_N7
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[27] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N26
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[27] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N32
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[27] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N49
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[27] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \U8_mux_32|q[27]~82 (
// Equation(s):
// \U8_mux_32|q[27]~82_combout  = ( \U3_Register_file|U0_register32_8|U3_reg|q [27] & ( \U3_Register_file|U0_register32_8|U2_reg|q [27] & ( ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U0_reg|q [27]))) # (\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U1_reg|q [27]))) # (\U6_head_dff|q [1]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [27] & ( \U3_Register_file|U0_register32_8|U2_reg|q [27] & ( (!\U6_head_dff|q [0] & 
// (((\U3_Register_file|U0_register32_8|U0_reg|q [27])) # (\U6_head_dff|q [1]))) # (\U6_head_dff|q [0] & (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U1_reg|q [27]))) ) ) ) # ( \U3_Register_file|U0_register32_8|U3_reg|q [27] & ( 
// !\U3_Register_file|U0_register32_8|U2_reg|q [27] & ( (!\U6_head_dff|q [0] & (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U0_reg|q [27])))) # (\U6_head_dff|q [0] & (((\U3_Register_file|U0_register32_8|U1_reg|q [27])) # (\U6_head_dff|q [1]))) 
// ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [27] & ( !\U3_Register_file|U0_register32_8|U2_reg|q [27] & ( (!\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U0_reg|q [27]))) # (\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U1_reg|q [27])))) ) ) )

	.dataa(!\U6_head_dff|q [0]),
	.datab(!\U6_head_dff|q [1]),
	.datac(!\U3_Register_file|U0_register32_8|U1_reg|q [27]),
	.datad(!\U3_Register_file|U0_register32_8|U0_reg|q [27]),
	.datae(!\U3_Register_file|U0_register32_8|U3_reg|q [27]),
	.dataf(!\U3_Register_file|U0_register32_8|U2_reg|q [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[27]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[27]~82 .extended_lut = "off";
defparam \U8_mux_32|q[27]~82 .lut_mask = 64'h048C159D26AE37BF;
defparam \U8_mux_32|q[27]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N57
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U5_reg|q[27]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U5_reg|q[27]~feeder_combout  = ( \d_in[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U5_reg|q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[27]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U5_reg|q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N58
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U5_reg|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[27] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N15
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U4_reg|q[27]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U4_reg|q[27]~feeder_combout  = ( \d_in[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U4_reg|q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[27]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U4_reg|q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N17
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U4_reg|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[27] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N23
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[27] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N41
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[27] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \U8_mux_32|q[27]~81 (
// Equation(s):
// \U8_mux_32|q[27]~81_combout  = ( \U3_Register_file|U0_register32_8|U6_reg|q [27] & ( \U3_Register_file|U0_register32_8|U7_reg|q [27] & ( ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U4_reg|q [27]))) # (\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U5_reg|q [27]))) # (\U6_head_dff|q [1]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U6_reg|q [27] & ( \U3_Register_file|U0_register32_8|U7_reg|q [27] & ( (!\U6_head_dff|q [0] & (((!\U6_head_dff|q [1] & 
// \U3_Register_file|U0_register32_8|U4_reg|q [27])))) # (\U6_head_dff|q [0] & (((\U6_head_dff|q [1])) # (\U3_Register_file|U0_register32_8|U5_reg|q [27]))) ) ) ) # ( \U3_Register_file|U0_register32_8|U6_reg|q [27] & ( 
// !\U3_Register_file|U0_register32_8|U7_reg|q [27] & ( (!\U6_head_dff|q [0] & (((\U3_Register_file|U0_register32_8|U4_reg|q [27]) # (\U6_head_dff|q [1])))) # (\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U5_reg|q [27] & (!\U6_head_dff|q [1]))) ) 
// ) ) # ( !\U3_Register_file|U0_register32_8|U6_reg|q [27] & ( !\U3_Register_file|U0_register32_8|U7_reg|q [27] & ( (!\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U4_reg|q [27]))) # (\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U5_reg|q [27])))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U5_reg|q [27]),
	.datab(!\U6_head_dff|q [0]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U3_Register_file|U0_register32_8|U4_reg|q [27]),
	.datae(!\U3_Register_file|U0_register32_8|U6_reg|q [27]),
	.dataf(!\U3_Register_file|U0_register32_8|U7_reg|q [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[27]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[27]~81 .extended_lut = "off";
defparam \U8_mux_32|q[27]~81 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \U8_mux_32|q[27]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \U8_mux_32|q[27]~83 (
// Equation(s):
// \U8_mux_32|q[27]~83_combout  = ( \U8_mux_32|q[27]~82_combout  & ( \U8_mux_32|q[27]~81_combout  ) ) # ( !\U8_mux_32|q[27]~82_combout  & ( \U8_mux_32|q[27]~81_combout  & ( \U6_head_dff|q [2] ) ) ) # ( \U8_mux_32|q[27]~82_combout  & ( 
// !\U8_mux_32|q[27]~81_combout  & ( !\U6_head_dff|q [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U6_head_dff|q [2]),
	.datad(gnd),
	.datae(!\U8_mux_32|q[27]~82_combout ),
	.dataf(!\U8_mux_32|q[27]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[27]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[27]~83 .extended_lut = "off";
defparam \U8_mux_32|q[27]~83 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \U8_mux_32|q[27]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N25
dffeas \U9_dout_dff|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[27]~83_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[27] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \d_in[28]~input (
	.i(d_in[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[28]~input_o ));
// synopsys translate_off
defparam \d_in[28]~input .bus_hold = "false";
defparam \d_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y4_N46
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[28] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N18
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U2_reg|q[28]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U2_reg|q[28]~feeder_combout  = ( \d_in[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U2_reg|q[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[28]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U2_reg|q[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N20
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U2_reg|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[28] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N26
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[28] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N20
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[28] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N24
cyclonev_lcell_comb \U8_mux_32|q[28]~85 (
// Equation(s):
// \U8_mux_32|q[28]~85_combout  = ( \U3_Register_file|U0_register32_8|U3_reg|q [28] & ( \U3_Register_file|U0_register32_8|U0_reg|q [28] & ( (!\U6_head_dff|q [1] & (((!\U6_head_dff|q [0])) # (\U3_Register_file|U0_register32_8|U1_reg|q [28]))) # 
// (\U6_head_dff|q [1] & (((\U3_Register_file|U0_register32_8|U2_reg|q [28]) # (\U6_head_dff|q [0])))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [28] & ( \U3_Register_file|U0_register32_8|U0_reg|q [28] & ( (!\U6_head_dff|q [1] & 
// (((!\U6_head_dff|q [0])) # (\U3_Register_file|U0_register32_8|U1_reg|q [28]))) # (\U6_head_dff|q [1] & (((!\U6_head_dff|q [0] & \U3_Register_file|U0_register32_8|U2_reg|q [28])))) ) ) ) # ( \U3_Register_file|U0_register32_8|U3_reg|q [28] & ( 
// !\U3_Register_file|U0_register32_8|U0_reg|q [28] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U1_reg|q [28] & (\U6_head_dff|q [0]))) # (\U6_head_dff|q [1] & (((\U3_Register_file|U0_register32_8|U2_reg|q [28]) # (\U6_head_dff|q [0])))) ) ) 
// ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [28] & ( !\U3_Register_file|U0_register32_8|U0_reg|q [28] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U1_reg|q [28] & (\U6_head_dff|q [0]))) # (\U6_head_dff|q [1] & (((!\U6_head_dff|q [0] 
// & \U3_Register_file|U0_register32_8|U2_reg|q [28])))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U1_reg|q [28]),
	.datab(!\U6_head_dff|q [1]),
	.datac(!\U6_head_dff|q [0]),
	.datad(!\U3_Register_file|U0_register32_8|U2_reg|q [28]),
	.datae(!\U3_Register_file|U0_register32_8|U3_reg|q [28]),
	.dataf(!\U3_Register_file|U0_register32_8|U0_reg|q [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[28]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[28]~85 .extended_lut = "off";
defparam \U8_mux_32|q[28]~85 .lut_mask = 64'h04340737C4F4C7F7;
defparam \U8_mux_32|q[28]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N10
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[28] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N48
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U5_reg|q[28]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U5_reg|q[28]~feeder_combout  = ( \d_in[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U5_reg|q[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[28]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U5_reg|q[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N50
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U5_reg|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[28] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N3
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U6_reg|q[28]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U6_reg|q[28]~feeder_combout  = ( \d_in[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U6_reg|q[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[28]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U6_reg|q[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U6_reg|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[28] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N17
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[28] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N51
cyclonev_lcell_comb \U8_mux_32|q[28]~84 (
// Equation(s):
// \U8_mux_32|q[28]~84_combout  = ( \U3_Register_file|U0_register32_8|U6_reg|q [28] & ( \U3_Register_file|U0_register32_8|U7_reg|q [28] & ( ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U4_reg|q [28])) # (\U6_head_dff|q [0] & 
// ((\U3_Register_file|U0_register32_8|U5_reg|q [28])))) # (\U6_head_dff|q [1]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U6_reg|q [28] & ( \U3_Register_file|U0_register32_8|U7_reg|q [28] & ( (!\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U4_reg|q [28])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U5_reg|q [28]))))) # (\U6_head_dff|q [1] & (((\U6_head_dff|q [0])))) ) ) ) # ( \U3_Register_file|U0_register32_8|U6_reg|q [28] & ( 
// !\U3_Register_file|U0_register32_8|U7_reg|q [28] & ( (!\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U4_reg|q [28])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U5_reg|q [28]))))) # (\U6_head_dff|q [1] & 
// (((!\U6_head_dff|q [0])))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U6_reg|q [28] & ( !\U3_Register_file|U0_register32_8|U7_reg|q [28] & ( (!\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U4_reg|q [28])) # 
// (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U5_reg|q [28]))))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U4_reg|q [28]),
	.datab(!\U3_Register_file|U0_register32_8|U5_reg|q [28]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U6_head_dff|q [0]),
	.datae(!\U3_Register_file|U0_register32_8|U6_reg|q [28]),
	.dataf(!\U3_Register_file|U0_register32_8|U7_reg|q [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[28]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[28]~84 .extended_lut = "off";
defparam \U8_mux_32|q[28]~84 .lut_mask = 64'h50305F30503F5F3F;
defparam \U8_mux_32|q[28]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \U8_mux_32|q[28]~86 (
// Equation(s):
// \U8_mux_32|q[28]~86_combout  = ( \U8_mux_32|q[28]~84_combout  & ( (\U8_mux_32|q[28]~85_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[28]~84_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[28]~85_combout ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(gnd),
	.datac(!\U8_mux_32|q[28]~85_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[28]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[28]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[28]~86 .extended_lut = "off";
defparam \U8_mux_32|q[28]~86 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \U8_mux_32|q[28]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N31
dffeas \U9_dout_dff|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[28]~86_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[28] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \d_in[29]~input (
	.i(d_in[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[29]~input_o ));
// synopsys translate_off
defparam \d_in[29]~input .bus_hold = "false";
defparam \d_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N42
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[29]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[29]~feeder_combout  = ( \d_in[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[29]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N43
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[29] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N24
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U2_reg|q[29]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U2_reg|q[29]~feeder_combout  = ( \d_in[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U2_reg|q[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[29]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U2_reg|q[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y3_N26
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U2_reg|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[29] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N56
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[29] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N36
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U1_reg|q[29]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U1_reg|q[29]~feeder_combout  = ( \d_in[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U1_reg|q[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[29]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U1_reg|q[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N38
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U1_reg|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[29] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N54
cyclonev_lcell_comb \U8_mux_32|q[29]~88 (
// Equation(s):
// \U8_mux_32|q[29]~88_combout  = ( \U3_Register_file|U0_register32_8|U3_reg|q [29] & ( \U3_Register_file|U0_register32_8|U1_reg|q [29] & ( ((!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [29])) # (\U6_head_dff|q [1] & 
// ((\U3_Register_file|U0_register32_8|U2_reg|q [29])))) # (\U6_head_dff|q [0]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [29] & ( \U3_Register_file|U0_register32_8|U1_reg|q [29] & ( (!\U6_head_dff|q [1] & (((\U6_head_dff|q [0])) # 
// (\U3_Register_file|U0_register32_8|U0_reg|q [29]))) # (\U6_head_dff|q [1] & (((!\U6_head_dff|q [0] & \U3_Register_file|U0_register32_8|U2_reg|q [29])))) ) ) ) # ( \U3_Register_file|U0_register32_8|U3_reg|q [29] & ( 
// !\U3_Register_file|U0_register32_8|U1_reg|q [29] & ( (!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [29] & (!\U6_head_dff|q [0]))) # (\U6_head_dff|q [1] & (((\U3_Register_file|U0_register32_8|U2_reg|q [29]) # (\U6_head_dff|q [0])))) ) 
// ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [29] & ( !\U3_Register_file|U0_register32_8|U1_reg|q [29] & ( (!\U6_head_dff|q [0] & ((!\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U0_reg|q [29])) # (\U6_head_dff|q [1] & 
// ((\U3_Register_file|U0_register32_8|U2_reg|q [29]))))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U0_reg|q [29]),
	.datab(!\U6_head_dff|q [1]),
	.datac(!\U6_head_dff|q [0]),
	.datad(!\U3_Register_file|U0_register32_8|U2_reg|q [29]),
	.datae(!\U3_Register_file|U0_register32_8|U3_reg|q [29]),
	.dataf(!\U3_Register_file|U0_register32_8|U1_reg|q [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[29]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[29]~88 .extended_lut = "off";
defparam \U8_mux_32|q[29]~88 .lut_mask = 64'h407043734C7C4F7F;
defparam \U8_mux_32|q[29]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N11
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[29] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N4
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[29] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N20
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[29] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N58
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[29] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \U8_mux_32|q[29]~87 (
// Equation(s):
// \U8_mux_32|q[29]~87_combout  = ( \U3_Register_file|U0_register32_8|U5_reg|q [29] & ( \U3_Register_file|U0_register32_8|U6_reg|q [29] & ( (!\U6_head_dff|q [1] & (((\U6_head_dff|q [0]) # (\U3_Register_file|U0_register32_8|U4_reg|q [29])))) # (\U6_head_dff|q 
// [1] & (((!\U6_head_dff|q [0])) # (\U3_Register_file|U0_register32_8|U7_reg|q [29]))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [29] & ( \U3_Register_file|U0_register32_8|U6_reg|q [29] & ( (!\U6_head_dff|q [1] & 
// (((\U3_Register_file|U0_register32_8|U4_reg|q [29] & !\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & (((!\U6_head_dff|q [0])) # (\U3_Register_file|U0_register32_8|U7_reg|q [29]))) ) ) ) # ( \U3_Register_file|U0_register32_8|U5_reg|q [29] & ( 
// !\U3_Register_file|U0_register32_8|U6_reg|q [29] & ( (!\U6_head_dff|q [1] & (((\U6_head_dff|q [0]) # (\U3_Register_file|U0_register32_8|U4_reg|q [29])))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U7_reg|q [29] & ((\U6_head_dff|q [0])))) ) 
// ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [29] & ( !\U3_Register_file|U0_register32_8|U6_reg|q [29] & ( (!\U6_head_dff|q [1] & (((\U3_Register_file|U0_register32_8|U4_reg|q [29] & !\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & 
// (\U3_Register_file|U0_register32_8|U7_reg|q [29] & ((\U6_head_dff|q [0])))) ) ) )

	.dataa(!\U6_head_dff|q [1]),
	.datab(!\U3_Register_file|U0_register32_8|U7_reg|q [29]),
	.datac(!\U3_Register_file|U0_register32_8|U4_reg|q [29]),
	.datad(!\U6_head_dff|q [0]),
	.datae(!\U3_Register_file|U0_register32_8|U5_reg|q [29]),
	.dataf(!\U3_Register_file|U0_register32_8|U6_reg|q [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[29]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[29]~87 .extended_lut = "off";
defparam \U8_mux_32|q[29]~87 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \U8_mux_32|q[29]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N0
cyclonev_lcell_comb \U8_mux_32|q[29]~89 (
// Equation(s):
// \U8_mux_32|q[29]~89_combout  = ( \U8_mux_32|q[29]~87_combout  & ( (\U8_mux_32|q[29]~88_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[29]~87_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[29]~88_combout ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U8_mux_32|q[29]~88_combout ),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[29]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[29]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[29]~89 .extended_lut = "off";
defparam \U8_mux_32|q[29]~89 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \U8_mux_32|q[29]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N1
dffeas \U9_dout_dff|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[29]~89_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[29] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \d_in[30]~input (
	.i(d_in[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[30]~input_o ));
// synopsys translate_off
defparam \d_in[30]~input .bus_hold = "false";
defparam \d_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U2_reg|q[30]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U2_reg|q[30]~feeder_combout  = ( \d_in[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U2_reg|q[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[30]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U2_reg|q[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N29
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U2_reg|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[30] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N39
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U1_reg|q[30]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U1_reg|q[30]~feeder_combout  = ( \d_in[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U1_reg|q[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[30]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U1_reg|q[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N41
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U1_reg|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[30] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N9
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U0_reg|q[30]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U0_reg|q[30]~feeder_combout  = ( \d_in[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U0_reg|q[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[30]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U0_reg|q[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N11
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U0_reg|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[30] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N20
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[30] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N18
cyclonev_lcell_comb \U8_mux_32|q[30]~91 (
// Equation(s):
// \U8_mux_32|q[30]~91_combout  = ( \U3_Register_file|U0_register32_8|U3_reg|q [30] & ( \U6_head_dff|q [0] & ( (\U6_head_dff|q [1]) # (\U3_Register_file|U0_register32_8|U1_reg|q [30]) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [30] & ( 
// \U6_head_dff|q [0] & ( (\U3_Register_file|U0_register32_8|U1_reg|q [30] & !\U6_head_dff|q [1]) ) ) ) # ( \U3_Register_file|U0_register32_8|U3_reg|q [30] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U0_reg|q 
// [30]))) # (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U2_reg|q [30])) ) ) ) # ( !\U3_Register_file|U0_register32_8|U3_reg|q [30] & ( !\U6_head_dff|q [0] & ( (!\U6_head_dff|q [1] & ((\U3_Register_file|U0_register32_8|U0_reg|q [30]))) # 
// (\U6_head_dff|q [1] & (\U3_Register_file|U0_register32_8|U2_reg|q [30])) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U2_reg|q [30]),
	.datab(!\U3_Register_file|U0_register32_8|U1_reg|q [30]),
	.datac(!\U6_head_dff|q [1]),
	.datad(!\U3_Register_file|U0_register32_8|U0_reg|q [30]),
	.datae(!\U3_Register_file|U0_register32_8|U3_reg|q [30]),
	.dataf(!\U6_head_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[30]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[30]~91 .extended_lut = "off";
defparam \U8_mux_32|q[30]~91 .lut_mask = 64'h05F505F530303F3F;
defparam \U8_mux_32|q[30]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N7
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[30] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N32
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[30] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N41
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[30] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N27
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U6_reg|q[30]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U6_reg|q[30]~feeder_combout  = ( \d_in[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U6_reg|q[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[30]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U6_reg|q[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N29
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U6_reg|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[30] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N33
cyclonev_lcell_comb \U8_mux_32|q[30]~90 (
// Equation(s):
// \U8_mux_32|q[30]~90_combout  = ( \U6_head_dff|q [0] & ( \U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U7_reg|q [30] ) ) ) # ( !\U6_head_dff|q [0] & ( \U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U6_reg|q [30] ) ) ) # ( 
// \U6_head_dff|q [0] & ( !\U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U5_reg|q [30] ) ) ) # ( !\U6_head_dff|q [0] & ( !\U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U4_reg|q [30] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U7_reg|q [30]),
	.datab(!\U3_Register_file|U0_register32_8|U5_reg|q [30]),
	.datac(!\U3_Register_file|U0_register32_8|U4_reg|q [30]),
	.datad(!\U3_Register_file|U0_register32_8|U6_reg|q [30]),
	.datae(!\U6_head_dff|q [0]),
	.dataf(!\U6_head_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[30]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[30]~90 .extended_lut = "off";
defparam \U8_mux_32|q[30]~90 .lut_mask = 64'h0F0F333300FF5555;
defparam \U8_mux_32|q[30]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N21
cyclonev_lcell_comb \U8_mux_32|q[30]~92 (
// Equation(s):
// \U8_mux_32|q[30]~92_combout  = ( \U8_mux_32|q[30]~90_combout  & ( (\U8_mux_32|q[30]~91_combout ) # (\U6_head_dff|q [2]) ) ) # ( !\U8_mux_32|q[30]~90_combout  & ( (!\U6_head_dff|q [2] & \U8_mux_32|q[30]~91_combout ) ) )

	.dataa(!\U6_head_dff|q [2]),
	.datab(gnd),
	.datac(!\U8_mux_32|q[30]~91_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U8_mux_32|q[30]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[30]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[30]~92 .extended_lut = "off";
defparam \U8_mux_32|q[30]~92 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \U8_mux_32|q[30]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N22
dffeas \U9_dout_dff|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[30]~92_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[30] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \d_in[31]~input (
	.i(d_in[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\d_in[31]~input_o ));
// synopsys translate_off
defparam \d_in[31]~input .bus_hold = "false";
defparam \d_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U1_reg|q[31]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U1_reg|q[31]~feeder_combout  = ( \d_in[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U1_reg|q[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[31]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U1_reg|q[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N26
dffeas \U3_Register_file|U0_register32_8|U1_reg|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U1_reg|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U1_reg|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U1_reg|q[31] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U1_reg|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N43
dffeas \U3_Register_file|U0_register32_8|U3_reg|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U3_reg|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U3_reg|q[31] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U3_reg|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N16
dffeas \U3_Register_file|U0_register32_8|U0_reg|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U0_reg|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U0_reg|q[31] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U0_reg|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N16
dffeas \U3_Register_file|U0_register32_8|U2_reg|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U2_reg|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U2_reg|q[31] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U2_reg|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N57
cyclonev_lcell_comb \U8_mux_32|q[31]~94 (
// Equation(s):
// \U8_mux_32|q[31]~94_combout  = ( \U6_head_dff|q [0] & ( \U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U3_reg|q [31] ) ) ) # ( !\U6_head_dff|q [0] & ( \U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U2_reg|q [31] ) ) ) # ( 
// \U6_head_dff|q [0] & ( !\U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U1_reg|q [31] ) ) ) # ( !\U6_head_dff|q [0] & ( !\U6_head_dff|q [1] & ( \U3_Register_file|U0_register32_8|U0_reg|q [31] ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U1_reg|q [31]),
	.datab(!\U3_Register_file|U0_register32_8|U3_reg|q [31]),
	.datac(!\U3_Register_file|U0_register32_8|U0_reg|q [31]),
	.datad(!\U3_Register_file|U0_register32_8|U2_reg|q [31]),
	.datae(!\U6_head_dff|q [0]),
	.dataf(!\U6_head_dff|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[31]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[31]~94 .extended_lut = "off";
defparam \U8_mux_32|q[31]~94 .lut_mask = 64'h0F0F555500FF3333;
defparam \U8_mux_32|q[31]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N22
dffeas \U3_Register_file|U0_register32_8|U6_reg|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U6_reg|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U6_reg|q[31] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U6_reg|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \U3_Register_file|U0_register32_8|U7_reg|q[31]~feeder (
// Equation(s):
// \U3_Register_file|U0_register32_8|U7_reg|q[31]~feeder_combout  = ( \d_in[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d_in[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3_Register_file|U0_register32_8|U7_reg|q[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[31]~feeder .extended_lut = "off";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U3_Register_file|U0_register32_8|U7_reg|q[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y2_N38
dffeas \U3_Register_file|U0_register32_8|U7_reg|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U3_Register_file|U0_register32_8|U7_reg|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U7_reg|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U7_reg|q[31] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U7_reg|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N44
dffeas \U3_Register_file|U0_register32_8|U5_reg|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U5_reg|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U5_reg|q[31] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U5_reg|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \U3_Register_file|U0_register32_8|U4_reg|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d_in[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3_Register_file|U1_wirte_operation|U0_3_to_8_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3_Register_file|U0_register32_8|U4_reg|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U3_Register_file|U0_register32_8|U4_reg|q[31] .is_wysiwyg = "true";
defparam \U3_Register_file|U0_register32_8|U4_reg|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \U8_mux_32|q[31]~93 (
// Equation(s):
// \U8_mux_32|q[31]~93_combout  = ( \U3_Register_file|U0_register32_8|U5_reg|q [31] & ( \U3_Register_file|U0_register32_8|U4_reg|q [31] & ( (!\U6_head_dff|q [1]) # ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [31])) # (\U6_head_dff|q 
// [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [31])))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [31] & ( \U3_Register_file|U0_register32_8|U4_reg|q [31] & ( (!\U6_head_dff|q [1] & (((!\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & 
// ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [31])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [31]))))) ) ) ) # ( \U3_Register_file|U0_register32_8|U5_reg|q [31] & ( 
// !\U3_Register_file|U0_register32_8|U4_reg|q [31] & ( (!\U6_head_dff|q [1] & (((\U6_head_dff|q [0])))) # (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & (\U3_Register_file|U0_register32_8|U6_reg|q [31])) # (\U6_head_dff|q [0] & 
// ((\U3_Register_file|U0_register32_8|U7_reg|q [31]))))) ) ) ) # ( !\U3_Register_file|U0_register32_8|U5_reg|q [31] & ( !\U3_Register_file|U0_register32_8|U4_reg|q [31] & ( (\U6_head_dff|q [1] & ((!\U6_head_dff|q [0] & 
// (\U3_Register_file|U0_register32_8|U6_reg|q [31])) # (\U6_head_dff|q [0] & ((\U3_Register_file|U0_register32_8|U7_reg|q [31]))))) ) ) )

	.dataa(!\U3_Register_file|U0_register32_8|U6_reg|q [31]),
	.datab(!\U6_head_dff|q [1]),
	.datac(!\U6_head_dff|q [0]),
	.datad(!\U3_Register_file|U0_register32_8|U7_reg|q [31]),
	.datae(!\U3_Register_file|U0_register32_8|U5_reg|q [31]),
	.dataf(!\U3_Register_file|U0_register32_8|U4_reg|q [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[31]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[31]~93 .extended_lut = "off";
defparam \U8_mux_32|q[31]~93 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \U8_mux_32|q[31]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \U8_mux_32|q[31]~95 (
// Equation(s):
// \U8_mux_32|q[31]~95_combout  = ( \U8_mux_32|q[31]~94_combout  & ( \U8_mux_32|q[31]~93_combout  ) ) # ( !\U8_mux_32|q[31]~94_combout  & ( \U8_mux_32|q[31]~93_combout  & ( \U6_head_dff|q [2] ) ) ) # ( \U8_mux_32|q[31]~94_combout  & ( 
// !\U8_mux_32|q[31]~93_combout  & ( !\U6_head_dff|q [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U6_head_dff|q [2]),
	.datad(gnd),
	.datae(!\U8_mux_32|q[31]~94_combout ),
	.dataf(!\U8_mux_32|q[31]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U8_mux_32|q[31]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U8_mux_32|q[31]~95 .extended_lut = "off";
defparam \U8_mux_32|q[31]~95 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \U8_mux_32|q[31]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N40
dffeas \U9_dout_dff|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\U8_mux_32|q[31]~95_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\U1_fifo_cal_addr|re~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U9_dout_dff|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U9_dout_dff|q[31] .is_wysiwyg = "true";
defparam \U9_dout_dff|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \U2_fifo_out|Mux5~0 (
// Equation(s):
// \U2_fifo_out|Mux5~0_combout  = ( \U4_state_dff|q [0] & ( (!\U5_data_count_dff|q [3] & (!\U4_state_dff|q [1] & \U4_state_dff|q [2])) # (\U5_data_count_dff|q [3] & ((!\U4_state_dff|q [1]) # (\U4_state_dff|q [2]))) ) )

	.dataa(!\U5_data_count_dff|q [3]),
	.datab(!\U4_state_dff|q [1]),
	.datac(!\U4_state_dff|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4_state_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|Mux5~0 .extended_lut = "off";
defparam \U2_fifo_out|Mux5~0 .lut_mask = 64'h000000004D4D4D4D;
defparam \U2_fifo_out|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \U2_fifo_out|full (
// Equation(s):
// \U2_fifo_out|full~combout  = ( \U2_fifo_out|Mux5~0_combout  & ( (\U2_fifo_out|Mux6~0_combout ) # (\U2_fifo_out|full~combout ) ) ) # ( !\U2_fifo_out|Mux5~0_combout  & ( (\U2_fifo_out|full~combout  & !\U2_fifo_out|Mux6~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2_fifo_out|full~combout ),
	.datad(!\U2_fifo_out|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\U2_fifo_out|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|full~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|full .extended_lut = "off";
defparam \U2_fifo_out|full .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U2_fifo_out|full .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N27
cyclonev_lcell_comb \U2_fifo_out|Mux4~1 (
// Equation(s):
// \U2_fifo_out|Mux4~1_combout  = ( \U4_state_dff|q [0] & ( (\U2_fifo_out|Mux4~0_combout  & (\U4_state_dff|q [1] & \U4_state_dff|q [2])) ) ) # ( !\U4_state_dff|q [0] & ( (!\U4_state_dff|q [1] & ((!\U4_state_dff|q [2]))) # (\U4_state_dff|q [1] & 
// ((\U4_state_dff|q [2]) # (\U2_fifo_out|Mux4~0_combout ))) ) )

	.dataa(!\U2_fifo_out|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\U4_state_dff|q [1]),
	.datad(!\U4_state_dff|q [2]),
	.datae(gnd),
	.dataf(!\U4_state_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|Mux4~1 .extended_lut = "off";
defparam \U2_fifo_out|Mux4~1 .lut_mask = 64'hF50FF50F00050005;
defparam \U2_fifo_out|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N57
cyclonev_lcell_comb \U2_fifo_out|empty (
// Equation(s):
// \U2_fifo_out|empty~combout  = ( \U2_fifo_out|Mux4~1_combout  & ( (\U2_fifo_out|Mux6~0_combout ) # (\U2_fifo_out|empty~combout ) ) ) # ( !\U2_fifo_out|Mux4~1_combout  & ( (\U2_fifo_out|empty~combout  & !\U2_fifo_out|Mux6~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2_fifo_out|empty~combout ),
	.datad(!\U2_fifo_out|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\U2_fifo_out|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|empty~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|empty .extended_lut = "off";
defparam \U2_fifo_out|empty .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U2_fifo_out|empty .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N9
cyclonev_lcell_comb \U2_fifo_out|Mux3~0 (
// Equation(s):
// \U2_fifo_out|Mux3~0_combout  = ( \U4_state_dff|q [0] & ( !\U4_state_dff|q [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4_state_dff|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4_state_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|Mux3~0 .extended_lut = "off";
defparam \U2_fifo_out|Mux3~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \U2_fifo_out|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \U2_fifo_out|wr_ack (
// Equation(s):
// \U2_fifo_out|wr_ack~combout  = ( \U2_fifo_out|Mux3~0_combout  & ( (\U2_fifo_out|Mux6~0_combout ) # (\U2_fifo_out|wr_ack~combout ) ) ) # ( !\U2_fifo_out|Mux3~0_combout  & ( (\U2_fifo_out|wr_ack~combout  & !\U2_fifo_out|Mux6~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2_fifo_out|wr_ack~combout ),
	.datad(!\U2_fifo_out|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\U2_fifo_out|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|wr_ack~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|wr_ack .extended_lut = "off";
defparam \U2_fifo_out|wr_ack .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U2_fifo_out|wr_ack .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N33
cyclonev_lcell_comb \U2_fifo_out|Mux2~0 (
// Equation(s):
// \U2_fifo_out|Mux2~0_combout  = (!\U4_state_dff|q [1] & \U4_state_dff|q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4_state_dff|q [1]),
	.datad(!\U4_state_dff|q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|Mux2~0 .extended_lut = "off";
defparam \U2_fifo_out|Mux2~0 .lut_mask = 64'h00F000F000F000F0;
defparam \U2_fifo_out|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \U2_fifo_out|wr_err (
// Equation(s):
// \U2_fifo_out|wr_err~combout  = ( \U2_fifo_out|wr_err~combout  & ( (!\U2_fifo_out|Mux6~0_combout ) # (\U2_fifo_out|Mux2~0_combout ) ) ) # ( !\U2_fifo_out|wr_err~combout  & ( (\U2_fifo_out|Mux2~0_combout  & \U2_fifo_out|Mux6~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2_fifo_out|Mux2~0_combout ),
	.datad(!\U2_fifo_out|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\U2_fifo_out|wr_err~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|wr_err~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|wr_err .extended_lut = "off";
defparam \U2_fifo_out|wr_err .lut_mask = 64'h000F000FFF0FFF0F;
defparam \U2_fifo_out|wr_err .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N3
cyclonev_lcell_comb \U2_fifo_out|Mux1~0 (
// Equation(s):
// \U2_fifo_out|Mux1~0_combout  = (!\U4_state_dff|q [2] & \U4_state_dff|q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4_state_dff|q [2]),
	.datad(!\U4_state_dff|q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|Mux1~0 .extended_lut = "off";
defparam \U2_fifo_out|Mux1~0 .lut_mask = 64'h00F000F000F000F0;
defparam \U2_fifo_out|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \U2_fifo_out|rd_ack (
// Equation(s):
// \U2_fifo_out|rd_ack~combout  = ( \U2_fifo_out|rd_ack~combout  & ( (!\U2_fifo_out|Mux6~0_combout ) # (\U2_fifo_out|Mux1~0_combout ) ) ) # ( !\U2_fifo_out|rd_ack~combout  & ( (\U2_fifo_out|Mux1~0_combout  & \U2_fifo_out|Mux6~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U2_fifo_out|Mux1~0_combout ),
	.datad(!\U2_fifo_out|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\U2_fifo_out|rd_ack~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|rd_ack~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|rd_ack .extended_lut = "off";
defparam \U2_fifo_out|rd_ack .lut_mask = 64'h000F000FFF0FFF0F;
defparam \U2_fifo_out|rd_ack .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N21
cyclonev_lcell_comb \U2_fifo_out|Mux4~2 (
// Equation(s):
// \U2_fifo_out|Mux4~2_combout  = ( !\U4_state_dff|q [0] & ( \U4_state_dff|q [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U4_state_dff|q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U4_state_dff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|Mux4~2 .extended_lut = "off";
defparam \U2_fifo_out|Mux4~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \U2_fifo_out|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \U2_fifo_out|rd_err (
// Equation(s):
// \U2_fifo_out|rd_err~combout  = ( \U2_fifo_out|Mux6~0_combout  & ( \U2_fifo_out|Mux4~2_combout  ) ) # ( !\U2_fifo_out|Mux6~0_combout  & ( \U2_fifo_out|Mux4~2_combout  & ( \U2_fifo_out|rd_err~combout  ) ) ) # ( !\U2_fifo_out|Mux6~0_combout  & ( 
// !\U2_fifo_out|Mux4~2_combout  & ( \U2_fifo_out|rd_err~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U2_fifo_out|rd_err~combout ),
	.datae(!\U2_fifo_out|Mux6~0_combout ),
	.dataf(!\U2_fifo_out|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2_fifo_out|rd_err~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2_fifo_out|rd_err .extended_lut = "off";
defparam \U2_fifo_out|rd_err .lut_mask = 64'h00FF000000FFFFFF;
defparam \U2_fifo_out|rd_err .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
