
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: sys_clk_i (input port clocked by clk)
Endpoint: xvclk_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.04    0.03    2.03 ^ sys_clk_i (in)
     1    0.01                           sys_clk_i (net)
                  0.04    0.00    2.03 ^ input1/A (sky130_fd_sc_hd__buf_8)
                  0.16    0.17    2.20 ^ input1/X (sky130_fd_sc_hd__buf_8)
     2    0.10                           net1 (net)
                  0.19    0.06    2.26 ^ fanout38/A (sky130_fd_sc_hd__clkbuf_8)
                  0.12    0.24    2.50 ^ fanout38/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.06                           net38 (net)
                  0.13    0.02    2.52 ^ _1910_/A (sky130_fd_sc_hd__clkbuf_8)
                  0.13    0.22    2.74 ^ _1910_/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.07                           net6 (net)
                  0.13    0.03    2.76 ^ output6/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.24    3.00 ^ output6/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           xvclk_o (net)
                  0.17    0.00    3.00 ^ xvclk_o (out)
                                  3.00   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.00   data arrival time
-----------------------------------------------------------------------------
                                  4.75   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================

max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
sio_d_io                                0.75    0.96   -0.21 (VIOLATED)
_1911_/Z                                0.75    0.83   -0.08 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1082 unannotated drivers.
 cam_data_i[0]
 cam_data_i[1]
 cam_data_i[2]
 cam_data_i[3]
 cam_data_i[4]
 cam_data_i[5]
 cam_data_i[6]
 cam_data_i[7]
 href_i
 pclk_i
 sio_d_io
 sys_clk_i
 sys_rst_i
 vsync_i
 _0895_/X
 _0896_/X
 _0897_/X
 _0898_/X
 _0899_/X
 _0900_/X
 _0901_/X
 _0902_/X
 _0903_/Y
 _0904_/X
 _0905_/X
 _0906_/X
 _0907_/X
 _0908_/X
 _0909_/X
 _0910_/Y
 _0911_/X
 _0912_/X
 _0913_/Y
 _0914_/X
 _0915_/X
 _0916_/X
 _0917_/X
 _0918_/X
 _0919_/X
 _0920_/X
 _0921_/X
 _0922_/Y
 _0923_/Y
 _0924_/X
 _0925_/X
 _0926_/X
 _0927_/X
 _0928_/X
 _0929_/X
 _0930_/Y
 _0931_/Y
 _0932_/X
 _0933_/Y
 _0934_/X
 _0935_/X
 _0936_/X
 _0937_/X
 _0938_/X
 _0939_/X
 _0940_/X
 _0941_/X
 _0942_/X
 _0943_/X
 _0944_/X
 _0945_/X
 _0946_/X
 _0947_/X
 _0948_/X
 _0949_/X
 _0950_/X
 _0951_/Y
 _0952_/X
 _0953_/X
 _0954_/X
 _0955_/X
 _0956_/X
 _0957_/X
 _0958_/X
 _0959_/X
 _0960_/X
 _0961_/X
 _0962_/X
 _0963_/X
 _0964_/X
 _0965_/Y
 _0966_/X
 _0967_/X
 _0968_/X
 _0969_/X
 _0970_/X
 _0971_/X
 _0972_/X
 _0973_/X
 _0974_/X
 _0975_/X
 _0976_/X
 _0977_/X
 _0978_/X
 _0979_/X
 _0980_/X
 _0981_/X
 _0982_/X
 _0983_/X
 _0984_/X
 _0985_/X
 _0986_/X
 _0987_/X
 _0988_/X
 _0989_/X
 _0990_/X
 _0991_/X
 _0992_/X
 _0993_/X
 _0994_/X
 _0995_/X
 _0996_/X
 _0997_/X
 _0998_/X
 _0999_/X
 _1000_/X
 _1001_/X
 _1002_/X
 _1003_/X
 _1004_/X
 _1005_/X
 _1006_/X
 _1007_/X
 _1008_/X
 _1009_/X
 _1010_/X
 _1011_/X
 _1012_/X
 _1013_/X
 _1014_/X
 _1015_/X
 _1016_/X
 _1017_/X
 _1018_/X
 _1019_/X
 _1020_/X
 _1021_/X
 _1022_/X
 _1023_/X
 _1024_/X
 _1025_/X
 _1026_/X
 _1027_/X
 _1028_/X
 _1029_/X
 _1030_/X
 _1031_/X
 _1032_/X
 _1033_/X
 _1034_/X
 _1035_/X
 _1036_/X
 _1037_/X
 _1038_/X
 _1039_/X
 _1040_/X
 _1041_/X
 _1042_/X
 _1043_/X
 _1044_/X
 _1045_/X
 _1046_/X
 _1047_/Y
 _1048_/X
 _1049_/X
 _1050_/X
 _1051_/X
 _1052_/Y
 _1053_/X
 _1054_/X
 _1055_/X
 _1056_/Y
 _1057_/X
 _1058_/X
 _1059_/X
 _1060_/Y
 _1061_/X
 _1062_/X
 _1063_/X
 _1064_/X
 _1065_/X
 _1066_/Y
 _1067_/X
 _1068_/X
 _1069_/X
 _1070_/Y
 _1071_/Y
 _1072_/Y
 _1073_/X
 _1074_/X
 _1075_/X
 _1076_/Y
 _1077_/X
 _1078_/X
 _1079_/X
 _1080_/X
 _1081_/Y
 _1082_/X
 _1083_/X
 _1084_/X
 _1085_/Y
 _1086_/X
 _1087_/X
 _1088_/Y
 _1089_/Y
 _1090_/X
 _1091_/X
 _1092_/X
 _1093_/Y
 _1094_/X
 _1095_/X
 _1096_/Y
 _1097_/X
 _1098_/X
 _1099_/X
 _1100_/Y
 _1101_/X
 _1102_/X
 _1103_/X
 _1104_/X
 _1105_/Y
 _1106_/X
 _1107_/X
 _1108_/X
 _1109_/Y
 _1110_/X
 _1111_/X
 _1112_/Y
 _1113_/Y
 _1114_/Y
 _1115_/Y
 _1116_/X
 _1117_/X
 _1118_/Y
 _1119_/Y
 _1120_/X
 _1121_/X
 _1122_/Y
 _1123_/X
 _1124_/X
 _1125_/X
 _1126_/X
 _1127_/X
 _1128_/X
 _1129_/Y
 _1130_/Y
 _1131_/X
 _1132_/Y
 _1133_/X
 _1134_/X
 _1135_/X
 _1136_/X
 _1137_/X
 _1138_/Y
 _1139_/X
 _1140_/X
 _1141_/Y
 _1142_/Y
 _1143_/X
 _1144_/X
 _1145_/Y
 _1146_/Y
 _1147_/Y
 _1148_/X
 _1149_/Y
 _1150_/X
 _1151_/Y
 _1152_/X
 _1153_/Y
 _1154_/X
 _1155_/Y
 _1156_/X
 _1157_/Y
 _1158_/X
 _1159_/Y
 _1160_/Y
 _1161_/Y
 _1162_/Y
 _1163_/X
 _1164_/X
 _1165_/X
 _1166_/Y
 _1167_/X
 _1168_/X
 _1169_/X
 _1170_/X
 _1171_/Y
 _1172_/Y
 _1173_/Y
 _1174_/Y
 _1175_/Y
 _1176_/Y
 _1177_/X
 _1178_/X
 _1179_/X
 _1180_/X
 _1181_/X
 _1182_/Y
 _1183_/Y
 _1184_/Y
 _1185_/X
 _1186_/X
 _1187_/X
 _1188_/X
 _1189_/X
 _1190_/X
 _1191_/X
 _1192_/X
 _1193_/X
 _1194_/X
 _1195_/X
 _1196_/X
 _1197_/X
 _1198_/Y
 _1199_/Y
 _1200_/X
 _1201_/X
 _1202_/Y
 _1203_/X
 _1204_/Y
 _1205_/X
 _1206_/X
 _1207_/X
 _1208_/X
 _1209_/Y
 _1210_/X
 _1211_/X
 _1212_/Y
 _1213_/Y
 _1214_/X
 _1215_/Y
 _1216_/X
 _1217_/X
 _1218_/Y
 _1219_/X
 _1220_/X
 _1221_/Y
 _1222_/Y
 _1223_/Y
 _1224_/X
 _1225_/X
 _1226_/Y
 _1227_/Y
 _1228_/X
 _1229_/X
 _1230_/X
 _1231_/X
 _1232_/X
 _1233_/X
 _1234_/X
 _1235_/Y
 _1236_/X
 _1237_/Y
 _1238_/X
 _1239_/X
 _1240_/Y
 _1241_/X
 _1242_/X
 _1243_/Y
 _1244_/X
 _1245_/X
 _1246_/X
 _1247_/X
 _1248_/X
 _1249_/Y
 _1250_/X
 _1251_/X
 _1252_/X
 _1253_/X
 _1254_/X
 _1255_/X
 _1256_/X
 _1257_/X
 _1258_/Y
 _1259_/X
 _1260_/Y
 _1261_/X
 _1262_/X
 _1263_/X
 _1264_/X
 _1265_/X
 _1266_/X
 _1267_/X
 _1268_/X
 _1269_/Y
 _1270_/Y
 _1271_/X
 _1272_/X
 _1273_/Y
 _1274_/Y
 _1275_/Y
 _1276_/X
 _1277_/X
 _1278_/Y
 _1279_/X
 _1280_/X
 _1281_/X
 _1282_/X
 _1283_/X
 _1284_/Y
 _1285_/X
 _1286_/X
 _1287_/X
 _1288_/Y
 _1289_/X
 _1290_/X
 _1291_/Y
 _1292_/Y
 _1293_/X
 _1294_/Y
 _1295_/Y
 _1296_/X
 _1297_/X
 _1298_/X
 _1299_/Y
 _1300_/Y
 _1301_/X
 _1302_/X
 _1303_/Y
 _1304_/X
 _1305_/X
 _1306_/Y
 _1307_/Y
 _1308_/X
 _1309_/X
 _1310_/Y
 _1311_/Y
 _1312_/Y
 _1313_/X
 _1314_/Y
 _1315_/X
 _1316_/X
 _1317_/Y
 _1318_/X
 _1319_/Y
 _1320_/X
 _1321_/X
 _1322_/X
 _1323_/X
 _1324_/X
 _1325_/Y
 _1326_/X
 _1327_/X
 _1328_/X
 _1329_/X
 _1330_/X
 _1331_/Y
 _1332_/X
 _1333_/X
 _1334_/Y
 _1335_/X
 _1336_/X
 _1337_/X
 _1338_/Y
 _1339_/X
 _1340_/Y
 _1341_/X
 _1342_/X
 _1343_/Y
 _1344_/X
 _1345_/X
 _1346_/X
 _1347_/X
 _1348_/X
 _1349_/X
 _1350_/Y
 _1351_/X
 _1352_/Y
 _1353_/Y
 _1354_/X
 _1355_/X
 _1356_/Y
 _1357_/X
 _1358_/X
 _1359_/X
 _1360_/X
 _1361_/Y
 _1362_/X
 _1363_/X
 _1364_/X
 _1365_/Y
 _1366_/Y
 _1367_/X
 _1368_/Y
 _1369_/X
 _1370_/Y
 _1371_/X
 _1372_/Y
 _1373_/X
 _1374_/X
 _1375_/X
 _1376_/X
 _1377_/X
 _1378_/Y
 _1379_/Y
 _1380_/X
 _1381_/X
 _1382_/X
 _1383_/Y
 _1384_/X
 _1385_/X
 _1386_/X
 _1387_/Y
 _1388_/X
 _1389_/Y
 _1390_/Y
 _1391_/Y
 _1392_/Y
 _1393_/X
 _1394_/X
 _1395_/X
 _1396_/Y
 _1397_/X
 _1398_/X
 _1399_/X
 _1400_/Y
 _1401_/Y
 _1402_/X
 _1403_/X
 _1404_/Y
 _1405_/Y
 _1406_/Y
 _1407_/X
 _1408_/Y
 _1409_/X
 _1410_/X
 _1411_/Y
 _1412_/X
 _1413_/Y
 _1414_/X
 _1415_/X
 _1416_/X
 _1417_/X
 _1418_/Y
 _1419_/Y
 _1420_/X
 _1421_/Y
 _1422_/X
 _1423_/X
 _1424_/Y
 _1425_/Y
 _1426_/Y
 _1427_/Y
 _1428_/Y
 _1429_/Y
 _1430_/X
 _1431_/X
 _1432_/X
 _1433_/Y
 _1434_/Y
 _1435_/X
 _1436_/X
 _1437_/X
 _1438_/X
 _1439_/X
 _1440_/X
 _1441_/X
 _1442_/Y
 _1443_/X
 _1444_/X
 _1445_/X
 _1446_/X
 _1447_/X
 _1448_/Y
 _1449_/X
 _1450_/X
 _1451_/Y
 _1452_/Y
 _1453_/X
 _1454_/Y
 _1455_/X
 _1456_/Y
 _1457_/Y
 _1458_/Y
 _1459_/X
 _1460_/X
 _1461_/X
 _1462_/X
 _1463_/X
 _1464_/X
 _1465_/Y
 _1466_/X
 _1467_/X
 _1468_/Y
 _1469_/Y
 _1470_/X
 _1471_/Y
 _1472_/Y
 _1473_/Y
 _1474_/X
 _1475_/X
 _1476_/X
 _1477_/Y
 _1478_/Y
 _1479_/Y
 _1480_/Y
 _1481_/Y
 _1482_/X
 _1483_/X
 _1484_/Y
 _1485_/X
 _1486_/X
 _1487_/Y
 _1488_/X
 _1489_/X
 _1490_/X
 _1491_/Y
 _1492_/Y
 _1493_/Y
 _1494_/X
 _1495_/Y
 _1496_/X
 _1497_/X
 _1498_/X
 _1499_/Y
 _1500_/Y
 _1501_/Y
 _1502_/X
 _1503_/Y
 _1504_/X
 _1505_/Y
 _1506_/X
 _1507_/X
 _1508_/X
 _1509_/X
 _1510_/X
 _1511_/Y
 _1512_/Y
 _1513_/X
 _1514_/X
 _1515_/X
 _1516_/Y
 _1517_/X
 _1518_/X
 _1519_/X
 _1520_/X
 _1521_/Y
 _1522_/Y
 _1523_/Y
 _1524_/X
 _1525_/X
 _1526_/X
 _1527_/X
 _1528_/X
 _1529_/X
 _1530_/X
 _1531_/X
 _1532_/Y
 _1533_/X
 _1534_/X
 _1535_/X
 _1536_/Y
 _1537_/X
 _1538_/X
 _1539_/X
 _1540_/X
 _1541_/X
 _1542_/X
 _1543_/X
 _1544_/X
 _1545_/Y
 _1546_/Y
 _1547_/X
 _1548_/X
 _1549_/Y
 _1550_/X
 _1551_/X
 _1552_/X
 _1553_/X
 _1554_/X
 _1555_/Y
 _1556_/X
 _1557_/Y
 _1558_/X
 _1559_/Y
 _1560_/X
 _1561_/X
 _1562_/X
 _1563_/X
 _1564_/X
 _1565_/Y
 _1566_/Y
 _1567_/X
 _1568_/Y
 _1569_/X
 _1570_/X
 _1571_/X
 _1572_/X
 _1573_/X
 _1574_/X
 _1575_/Y
 _1576_/X
 _1577_/Y
 _1578_/X
 _1579_/X
 _1580_/X
 _1581_/X
 _1582_/X
 _1583_/X
 _1584_/X
 _1585_/X
 _1586_/Y
 _1587_/X
 _1588_/X
 _1589_/X
 _1590_/X
 _1591_/Y
 _1592_/Y
 _1593_/X
 _1594_/X
 _1595_/Y
 _1596_/Y
 _1597_/Y
 _1598_/Y
 _1599_/X
 _1600_/X
 _1601_/Y
 _1602_/X
 _1603_/X
 _1604_/X
 _1605_/X
 _1606_/X
 _1607_/X
 _1608_/X
 _1609_/X
 _1610_/X
 _1611_/X
 _1612_/Y
 _1613_/Y
 _1614_/X
 _1615_/X
 _1616_/Y
 _1617_/X
 _1618_/X
 _1619_/Y
 _1620_/Y
 _1621_/X
 _1622_/X
 _1623_/X
 _1624_/X
 _1625_/X
 _1626_/Y
 _1627_/X
 _1628_/Y
 _1629_/X
 _1630_/X
 _1631_/X
 _1632_/X
 _1633_/Y
 _1634_/Y
 _1635_/Y
 _1636_/X
 _1637_/X
 _1638_/Y
 _1639_/X
 _1640_/X
 _1641_/X
 _1642_/X
 _1643_/X
 _1644_/X
 _1645_/Y
 _1646_/X
 _1647_/X
 _1648_/Y
 _1649_/X
 _1650_/Y
 _1651_/X
 _1652_/X
 _1653_/Y
 _1654_/Y
 _1655_/X
 _1656_/X
 _1657_/Y
 _1658_/X
 _1659_/X
 _1660_/X
 _1661_/X
 _1662_/X
 _1663_/X
 _1664_/X
 _1665_/Y
 _1666_/X
 _1667_/X
 _1668_/Y
 _1669_/X
 _1670_/Y
 _1671_/Y
 _1672_/Y
 _1673_/X
 _1674_/Y
 _1675_/Y
 _1676_/X
 _1677_/X
 _1678_/X
 _1679_/Y
 _1680_/X
 _1681_/X
 _1682_/X
 _1683_/X
 _1684_/Y
 _1685_/Y
 _1686_/X
 _1687_/Y
 _1688_/X
 _1689_/Y
 _1690_/X
 _1691_/X
 _1692_/X
 _1693_/X
 _1694_/X
 _1695_/X
 _1696_/Y
 _1697_/X
 _1698_/Y
 _1699_/X
 _1700_/X
 _1701_/X
 _1702_/X
 _1703_/X
 _1704_/X
 _1705_/X
 _1706_/Y
 _1707_/Y
 _1708_/X
 _1709_/X
 _1710_/X
 _1711_/X
 _1712_/X
 _1713_/X
 _1714_/X
 _1715_/X
 _1716_/X
 _1717_/Y
 _1718_/X
 _1719_/X
 _1720_/X
 _1721_/X
 _1722_/X
 _1723_/X
 _1724_/X
 _1725_/Y
 _1726_/Y
 _1727_/X
 _1728_/X
 _1729_/X
 _1730_/X
 _1731_/X
 _1732_/Y
 _1733_/X
 _1734_/X
 _1735_/X
 _1736_/X
 _1737_/X
 _1738_/X
 _1739_/Y
 _1740_/X
 _1741_/X
 _1742_/X
 _1743_/Y
 _1744_/Y
 _1745_/X
 _1746_/X
 _1747_/X
 _1748_/X
 _1749_/Y
 _1750_/X
 _1751_/X
 _1752_/Y
 _1753_/X
 _1754_/X
 _1755_/X
 _1756_/X
 _1757_/X
 _1758_/X
 _1759_/Y
 _1760_/X
 _1761_/X
 _1762_/X
 _1763_/X
 _1764_/X
 _1765_/X
 _1766_/X
 _1767_/X
 _1768_/X
 _1769_/X
 _1770_/X
 _1771_/X
 _1772_/X
 _1773_/X
 _1774_/X
 _1775_/X
 _1776_/X
 _1777_/Y
 _1778_/X
 _1779_/X
 _1780_/X
 _1781_/X
 _1782_/X
 _1783_/X
 _1784_/X
 _1785_/X
 _1786_/X
 _1787_/Y
 _1788_/X
 _1789_/X
 _1790_/X
 _1791_/X
 _1792_/Q
 _1793_/Q
 _1794_/Q
 _1795_/Q
 _1796_/Q
 _1797_/Q
 _1798_/Q
 _1799_/Q
 _1800_/Q
 _1801_/Q
 _1802_/Q
 _1803_/Q
 _1804_/Q
 _1805_/Q
 _1806_/Q
 _1807_/Q
 _1808_/Q
 _1809_/Q
 _1810_/Q
 _1811_/Q
 _1812_/Q
 _1813_/Q
 _1814_/Q
 _1815_/Q
 _1816_/Q
 _1817_/Q
 _1818_/Q
 _1819_/Q
 _1820_/Q
 _1821_/Q
 _1822_/Q
 _1823_/Q
 _1824_/Q
 _1825_/Q
 _1826_/Q
 _1827_/Q
 _1828_/Q
 _1829_/Q
 _1830_/Q
 _1831_/Q
 _1832_/Q
 _1833_/Q
 _1834_/Q
 _1835_/Q
 _1836_/Q
 _1837_/Q
 _1838_/Q
 _1839_/Q
 _1840_/Q
 _1841_/Q
 _1842_/Q
 _1843_/Q
 _1844_/Q
 _1845_/Q
 _1846_/Q
 _1847_/Q
 _1848_/Q
 _1849_/Q
 _1850_/Q
 _1851_/Q
 _1852_/Q
 _1853_/Q
 _1854_/Q
 _1855_/Q
 _1856_/Q
 _1857_/Q
 _1858_/Q
 _1859_/Q
 _1860_/Q
 _1861_/Q
 _1862_/Q
 _1863_/Q
 _1864_/Q
 _1865_/Q
 _1866_/Q
 _1867_/Q
 _1868_/Q
 _1869_/Q
 _1870_/Q
 _1871_/Q
 _1872_/Q
 _1873_/Q
 _1874_/Q
 _1875_/Q
 _1876_/Q
 _1877_/Q
 _1878_/Q
 _1879_/Q
 _1880_/Q
 _1881_/Q
 _1882_/Q
 _1883_/Q
 _1884_/Q
 _1885_/Q
 _1886_/Q
 _1887_/Q
 _1888_/Q
 _1889_/Q
 _1890_/Q
 _1891_/Q
 _1892_/Q
 _1893_/Q
 _1894_/Q
 _1895_/Q
 _1896_/Q
 _1910_/X
 _1911_/Z
 fanout25/X
 fanout26/X
 fanout27/X
 fanout28/X
 fanout29/X
 fanout30/X
 fanout31/X
 fanout32/X
 fanout33/X
 fanout34/X
 fanout35/X
 fanout36/X
 fanout37/X
 fanout38/X
 fpga_sobel_top_39/HI
 fpga_sobel_top_39/LO
 fpga_sobel_top_40/HI
 fpga_sobel_top_40/LO
 fpga_sobel_top_41/HI
 fpga_sobel_top_41/LO
 fpga_sobel_top_42/HI
 fpga_sobel_top_42/LO
 fpga_sobel_top_43/HI
 fpga_sobel_top_43/LO
 fpga_sobel_top_44/HI
 fpga_sobel_top_44/LO
 fpga_sobel_top_45/HI
 fpga_sobel_top_45/LO
 fpga_sobel_top_46/HI
 fpga_sobel_top_46/LO
 fpga_sobel_top_47/HI
 fpga_sobel_top_47/LO
 fpga_sobel_top_48/HI
 fpga_sobel_top_48/LO
 fpga_sobel_top_49/HI
 fpga_sobel_top_49/LO
 fpga_sobel_top_50/HI
 fpga_sobel_top_50/LO
 fpga_sobel_top_51/HI
 fpga_sobel_top_51/LO
 input1/X
 input2/X
 max_cap10/X
 max_cap11/X
 max_cap13/X
 max_cap15/X
 max_cap16/X
 max_cap17/X
 max_cap18/X
 max_cap19/X
 max_cap20/X
 max_cap22/X
 max_cap9/X
 output3/X
 output4/X
 output5/X
 output6/X
 wire12/X
 wire14/X
 wire21/X
 wire23/X
 wire24/X
 wire7/X
 wire8/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 2
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 105 unclocked register/latch pins.
  _1792_/CLK
  _1793_/CLK
  _1794_/CLK
  _1795_/CLK
  _1796_/CLK
  _1797_/CLK
  _1798_/CLK
  _1799_/CLK
  _1800_/CLK
  _1801_/CLK
  _1802_/CLK
  _1803_/CLK
  _1804_/CLK
  _1805_/CLK
  _1806_/CLK
  _1807_/CLK
  _1808_/CLK
  _1809_/CLK
  _1810_/CLK
  _1811_/CLK
  _1812_/CLK
  _1813_/CLK
  _1814_/CLK
  _1815_/CLK
  _1816_/CLK
  _1817_/CLK
  _1818_/CLK
  _1819_/CLK
  _1820_/CLK
  _1821_/CLK
  _1822_/CLK
  _1823_/CLK
  _1824_/CLK
  _1825_/CLK
  _1826_/CLK
  _1827_/CLK
  _1828_/CLK
  _1829_/CLK
  _1830_/CLK
  _1831_/CLK
  _1832_/CLK
  _1833_/CLK
  _1834_/CLK
  _1835_/CLK
  _1836_/CLK
  _1837_/CLK
  _1838_/CLK
  _1839_/CLK
  _1840_/CLK
  _1841_/CLK
  _1842_/CLK
  _1843_/CLK
  _1844_/CLK
  _1845_/CLK
  _1846_/CLK
  _1847_/CLK
  _1848_/CLK
  _1849_/CLK
  _1850_/CLK
  _1851_/CLK
  _1852_/CLK
  _1853_/CLK
  _1854_/CLK
  _1855_/CLK
  _1856_/CLK
  _1857_/CLK
  _1858_/CLK
  _1859_/CLK
  _1860_/CLK
  _1861_/CLK
  _1862_/CLK
  _1863_/CLK
  _1864_/CLK
  _1865_/CLK
  _1866_/CLK
  _1867_/CLK
  _1868_/CLK
  _1869_/CLK
  _1870_/CLK
  _1871_/CLK
  _1872_/CLK
  _1873_/CLK
  _1874_/CLK
  _1875_/CLK
  _1876_/CLK
  _1877_/CLK
  _1878_/CLK
  _1879_/CLK
  _1880_/CLK
  _1881_/CLK
  _1882_/CLK
  _1883_/CLK
  _1884_/CLK
  _1885_/CLK
  _1886_/CLK
  _1887_/CLK
  _1888_/CLK
  _1889_/CLK
  _1890_/CLK
  _1891_/CLK
  _1892_/CLK
  _1893_/CLK
  _1894_/CLK
  _1895_/CLK
  _1896_/CLK
Warning: There are 122 unconstrained endpoints.
  cam_rst_o
  sio_c_o
  sio_d_io
  vga_blue[0]
  vga_blue[1]
  vga_blue[2]
  vga_blue[3]
  vga_green[0]
  vga_green[1]
  vga_green[2]
  vga_green[3]
  vga_red[0]
  vga_red[1]
  vga_red[2]
  vga_red[3]
  vga_xvalid
  vga_yvalid
  _1792_/D
  _1793_/D
  _1794_/D
  _1795_/D
  _1796_/D
  _1797_/D
  _1798_/D
  _1799_/D
  _1800_/D
  _1801_/D
  _1802_/D
  _1803_/D
  _1804_/D
  _1805_/D
  _1806_/D
  _1807_/D
  _1808_/D
  _1809_/D
  _1810_/D
  _1811_/D
  _1812_/D
  _1813_/D
  _1814_/D
  _1815_/D
  _1816_/D
  _1817_/D
  _1818_/D
  _1819_/D
  _1820_/D
  _1821_/D
  _1822_/D
  _1823_/D
  _1824_/D
  _1825_/D
  _1826_/D
  _1827_/D
  _1828_/D
  _1829_/D
  _1830_/D
  _1831_/D
  _1832_/D
  _1833_/D
  _1834_/D
  _1835_/D
  _1836_/D
  _1837_/D
  _1838_/D
  _1839_/D
  _1840_/D
  _1841_/D
  _1842_/D
  _1843_/D
  _1844_/D
  _1845_/D
  _1846_/D
  _1847_/D
  _1848_/D
  _1849_/D
  _1850_/D
  _1851_/D
  _1852_/D
  _1853_/D
  _1854_/D
  _1855_/D
  _1856_/D
  _1857_/D
  _1858_/D
  _1859_/D
  _1860_/D
  _1861_/D
  _1862_/D
  _1863_/D
  _1864_/D
  _1865_/D
  _1866_/D
  _1867_/D
  _1868_/D
  _1869_/D
  _1870_/D
  _1871_/D
  _1872_/D
  _1873_/D
  _1874_/D
  _1875_/D
  _1876_/D
  _1877_/D
  _1878_/D
  _1879_/D
  _1880_/D
  _1881_/D
  _1882_/D
  _1883_/D
  _1884_/D
  _1885_/D
  _1886_/D
  _1887_/D
  _1888_/D
  _1889_/D
  _1890_/D
  _1891_/D
  _1892_/D
  _1893_/D
  _1894_/D
  _1895_/D
  _1896_/D
