#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000017fbf2601d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000017fbf334210_0 .net "PC", 31 0, v0000017fbf29a220_0;  1 drivers
v0000017fbf335890_0 .var "clk", 0 0;
v0000017fbf334cb0_0 .net "clkout", 0 0, L_0000017fbf331980;  1 drivers
v0000017fbf3340d0_0 .net "cycles_consumed", 31 0, v0000017fbf334ad0_0;  1 drivers
v0000017fbf334e90_0 .var "rst", 0 0;
S_0000017fbf2604f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000017fbf2601d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000017fbf27e8d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000017fbf27e908 .param/l "add" 0 4 5, C4<100000>;
P_0000017fbf27e940 .param/l "addi" 0 4 8, C4<001000>;
P_0000017fbf27e978 .param/l "addu" 0 4 5, C4<100001>;
P_0000017fbf27e9b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000017fbf27e9e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000017fbf27ea20 .param/l "beq" 0 4 10, C4<000100>;
P_0000017fbf27ea58 .param/l "bne" 0 4 10, C4<000101>;
P_0000017fbf27ea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017fbf27eac8 .param/l "j" 0 4 12, C4<000010>;
P_0000017fbf27eb00 .param/l "jal" 0 4 12, C4<000011>;
P_0000017fbf27eb38 .param/l "jr" 0 4 6, C4<001000>;
P_0000017fbf27eb70 .param/l "lw" 0 4 8, C4<100011>;
P_0000017fbf27eba8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017fbf27ebe0 .param/l "or_" 0 4 5, C4<100101>;
P_0000017fbf27ec18 .param/l "ori" 0 4 8, C4<001101>;
P_0000017fbf27ec50 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017fbf27ec88 .param/l "sll" 0 4 6, C4<000000>;
P_0000017fbf27ecc0 .param/l "slt" 0 4 5, C4<101010>;
P_0000017fbf27ecf8 .param/l "slti" 0 4 8, C4<101010>;
P_0000017fbf27ed30 .param/l "srl" 0 4 6, C4<000010>;
P_0000017fbf27ed68 .param/l "sub" 0 4 5, C4<100010>;
P_0000017fbf27eda0 .param/l "subu" 0 4 5, C4<100011>;
P_0000017fbf27edd8 .param/l "sw" 0 4 8, C4<101011>;
P_0000017fbf27ee10 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017fbf27ee48 .param/l "xori" 0 4 8, C4<001110>;
L_0000017fbf331670 .functor NOT 1, v0000017fbf334e90_0, C4<0>, C4<0>, C4<0>;
L_0000017fbf3313d0 .functor NOT 1, v0000017fbf334e90_0, C4<0>, C4<0>, C4<0>;
L_0000017fbf3316e0 .functor NOT 1, v0000017fbf334e90_0, C4<0>, C4<0>, C4<0>;
L_0000017fbf330e20 .functor NOT 1, v0000017fbf334e90_0, C4<0>, C4<0>, C4<0>;
L_0000017fbf331440 .functor NOT 1, v0000017fbf334e90_0, C4<0>, C4<0>, C4<0>;
L_0000017fbf330f00 .functor NOT 1, v0000017fbf334e90_0, C4<0>, C4<0>, C4<0>;
L_0000017fbf331210 .functor NOT 1, v0000017fbf334e90_0, C4<0>, C4<0>, C4<0>;
L_0000017fbf331750 .functor NOT 1, v0000017fbf334e90_0, C4<0>, C4<0>, C4<0>;
L_0000017fbf331980 .functor OR 1, v0000017fbf335890_0, v0000017fbf267ca0_0, C4<0>, C4<0>;
L_0000017fbf331b40 .functor OR 1, L_0000017fbf380660, L_0000017fbf380700, C4<0>, C4<0>;
L_0000017fbf3314b0 .functor AND 1, L_0000017fbf37eae0, L_0000017fbf37ed60, C4<1>, C4<1>;
L_0000017fbf330c60 .functor NOT 1, v0000017fbf334e90_0, C4<0>, C4<0>, C4<0>;
L_0000017fbf330fe0 .functor OR 1, L_0000017fbf380340, L_0000017fbf37eb80, C4<0>, C4<0>;
L_0000017fbf331520 .functor OR 1, L_0000017fbf330fe0, L_0000017fbf37ef40, C4<0>, C4<0>;
L_0000017fbf330f70 .functor OR 1, L_0000017fbf37fe40, L_0000017fbf3951f0, C4<0>, C4<0>;
L_0000017fbf331050 .functor AND 1, L_0000017fbf37fbc0, L_0000017fbf330f70, C4<1>, C4<1>;
L_0000017fbf3319f0 .functor OR 1, L_0000017fbf395fb0, L_0000017fbf3955b0, C4<0>, C4<0>;
L_0000017fbf330d40 .functor AND 1, L_0000017fbf395510, L_0000017fbf3319f0, C4<1>, C4<1>;
L_0000017fbf331a60 .functor NOT 1, L_0000017fbf331980, C4<0>, C4<0>, C4<0>;
v0000017fbf29a360_0 .net "ALUOp", 3 0, v0000017fbf268420_0;  1 drivers
v0000017fbf299e60_0 .net "ALUResult", 31 0, v0000017fbf29a400_0;  1 drivers
v0000017fbf299f00_0 .net "ALUSrc", 0 0, v0000017fbf269280_0;  1 drivers
v0000017fbf29e420_0 .net "ALUin2", 31 0, L_0000017fbf395a10;  1 drivers
v0000017fbf29e2e0_0 .net "MemReadEn", 0 0, v0000017fbf268c40_0;  1 drivers
v0000017fbf29dde0_0 .net "MemWriteEn", 0 0, v0000017fbf268740_0;  1 drivers
v0000017fbf29d840_0 .net "MemtoReg", 0 0, v0000017fbf267f20_0;  1 drivers
v0000017fbf29e4c0_0 .net "PC", 31 0, v0000017fbf29a220_0;  alias, 1 drivers
v0000017fbf29e100_0 .net "PCPlus1", 31 0, L_0000017fbf37f6c0;  1 drivers
v0000017fbf29d480_0 .net "PCsrc", 0 0, v0000017fbf299640_0;  1 drivers
v0000017fbf29eba0_0 .net "RegDst", 0 0, v0000017fbf267980_0;  1 drivers
v0000017fbf29d200_0 .net "RegWriteEn", 0 0, v0000017fbf2689c0_0;  1 drivers
v0000017fbf29d520_0 .net "WriteRegister", 4 0, L_0000017fbf37fee0;  1 drivers
v0000017fbf29d160_0 .net *"_ivl_0", 0 0, L_0000017fbf331670;  1 drivers
L_0000017fbf336850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017fbf29e880_0 .net/2u *"_ivl_10", 4 0, L_0000017fbf336850;  1 drivers
L_0000017fbf336c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf29e9c0_0 .net *"_ivl_101", 15 0, L_0000017fbf336c40;  1 drivers
v0000017fbf29e920_0 .net *"_ivl_102", 31 0, L_0000017fbf380480;  1 drivers
L_0000017fbf336c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf29ed80_0 .net *"_ivl_105", 25 0, L_0000017fbf336c88;  1 drivers
L_0000017fbf336cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf29d980_0 .net/2u *"_ivl_106", 31 0, L_0000017fbf336cd0;  1 drivers
v0000017fbf29dca0_0 .net *"_ivl_108", 0 0, L_0000017fbf37eae0;  1 drivers
L_0000017fbf336d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000017fbf29ec40_0 .net/2u *"_ivl_110", 5 0, L_0000017fbf336d18;  1 drivers
v0000017fbf29e380_0 .net *"_ivl_112", 0 0, L_0000017fbf37ed60;  1 drivers
v0000017fbf29dac0_0 .net *"_ivl_115", 0 0, L_0000017fbf3314b0;  1 drivers
v0000017fbf29dc00_0 .net *"_ivl_116", 47 0, L_0000017fbf37eea0;  1 drivers
L_0000017fbf336d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf29d2a0_0 .net *"_ivl_119", 15 0, L_0000017fbf336d60;  1 drivers
L_0000017fbf336898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017fbf29d340_0 .net/2u *"_ivl_12", 5 0, L_0000017fbf336898;  1 drivers
v0000017fbf29d3e0_0 .net *"_ivl_120", 47 0, L_0000017fbf380160;  1 drivers
L_0000017fbf336da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf29d0c0_0 .net *"_ivl_123", 15 0, L_0000017fbf336da8;  1 drivers
v0000017fbf29e560_0 .net *"_ivl_125", 0 0, L_0000017fbf37e860;  1 drivers
v0000017fbf29e600_0 .net *"_ivl_126", 31 0, L_0000017fbf37ee00;  1 drivers
v0000017fbf29d5c0_0 .net *"_ivl_128", 47 0, L_0000017fbf3803e0;  1 drivers
v0000017fbf29e6a0_0 .net *"_ivl_130", 47 0, L_0000017fbf37ff80;  1 drivers
v0000017fbf29e740_0 .net *"_ivl_132", 47 0, L_0000017fbf37e900;  1 drivers
v0000017fbf29e7e0_0 .net *"_ivl_134", 47 0, L_0000017fbf37fd00;  1 drivers
v0000017fbf29d8e0_0 .net *"_ivl_14", 0 0, L_0000017fbf3347b0;  1 drivers
v0000017fbf29d660_0 .net *"_ivl_140", 0 0, L_0000017fbf330c60;  1 drivers
L_0000017fbf336e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf29ea60_0 .net/2u *"_ivl_142", 31 0, L_0000017fbf336e38;  1 drivers
L_0000017fbf336f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000017fbf29da20_0 .net/2u *"_ivl_146", 5 0, L_0000017fbf336f10;  1 drivers
v0000017fbf29dd40_0 .net *"_ivl_148", 0 0, L_0000017fbf380340;  1 drivers
L_0000017fbf336f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000017fbf29d020_0 .net/2u *"_ivl_150", 5 0, L_0000017fbf336f58;  1 drivers
v0000017fbf29db60_0 .net *"_ivl_152", 0 0, L_0000017fbf37eb80;  1 drivers
v0000017fbf29d700_0 .net *"_ivl_155", 0 0, L_0000017fbf330fe0;  1 drivers
L_0000017fbf336fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000017fbf29eb00_0 .net/2u *"_ivl_156", 5 0, L_0000017fbf336fa0;  1 drivers
v0000017fbf29d7a0_0 .net *"_ivl_158", 0 0, L_0000017fbf37ef40;  1 drivers
L_0000017fbf3368e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000017fbf29df20_0 .net/2u *"_ivl_16", 4 0, L_0000017fbf3368e0;  1 drivers
v0000017fbf29ece0_0 .net *"_ivl_161", 0 0, L_0000017fbf331520;  1 drivers
L_0000017fbf336fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf29ee20_0 .net/2u *"_ivl_162", 15 0, L_0000017fbf336fe8;  1 drivers
v0000017fbf29de80_0 .net *"_ivl_164", 31 0, L_0000017fbf37efe0;  1 drivers
v0000017fbf29dfc0_0 .net *"_ivl_167", 0 0, L_0000017fbf37f940;  1 drivers
v0000017fbf29e060_0 .net *"_ivl_168", 15 0, L_0000017fbf37f080;  1 drivers
v0000017fbf29e1a0_0 .net *"_ivl_170", 31 0, L_0000017fbf37f260;  1 drivers
v0000017fbf29e240_0 .net *"_ivl_174", 31 0, L_0000017fbf37fb20;  1 drivers
L_0000017fbf337030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf29cf80_0 .net *"_ivl_177", 25 0, L_0000017fbf337030;  1 drivers
L_0000017fbf337078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf332340_0 .net/2u *"_ivl_178", 31 0, L_0000017fbf337078;  1 drivers
v0000017fbf3328e0_0 .net *"_ivl_180", 0 0, L_0000017fbf37fbc0;  1 drivers
L_0000017fbf3370c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf333ec0_0 .net/2u *"_ivl_182", 5 0, L_0000017fbf3370c0;  1 drivers
v0000017fbf333100_0 .net *"_ivl_184", 0 0, L_0000017fbf37fe40;  1 drivers
L_0000017fbf337108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017fbf3323e0_0 .net/2u *"_ivl_186", 5 0, L_0000017fbf337108;  1 drivers
v0000017fbf332020_0 .net *"_ivl_188", 0 0, L_0000017fbf3951f0;  1 drivers
v0000017fbf333880_0 .net *"_ivl_19", 4 0, L_0000017fbf3348f0;  1 drivers
v0000017fbf3320c0_0 .net *"_ivl_191", 0 0, L_0000017fbf330f70;  1 drivers
v0000017fbf333ce0_0 .net *"_ivl_193", 0 0, L_0000017fbf331050;  1 drivers
L_0000017fbf337150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017fbf3332e0_0 .net/2u *"_ivl_194", 5 0, L_0000017fbf337150;  1 drivers
v0000017fbf333c40_0 .net *"_ivl_196", 0 0, L_0000017fbf396730;  1 drivers
L_0000017fbf337198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017fbf333d80_0 .net/2u *"_ivl_198", 31 0, L_0000017fbf337198;  1 drivers
L_0000017fbf336808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf332480_0 .net/2u *"_ivl_2", 5 0, L_0000017fbf336808;  1 drivers
v0000017fbf3336a0_0 .net *"_ivl_20", 4 0, L_0000017fbf335570;  1 drivers
v0000017fbf332660_0 .net *"_ivl_200", 31 0, L_0000017fbf396410;  1 drivers
v0000017fbf332fc0_0 .net *"_ivl_204", 31 0, L_0000017fbf395ab0;  1 drivers
L_0000017fbf3371e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf332e80_0 .net *"_ivl_207", 25 0, L_0000017fbf3371e0;  1 drivers
L_0000017fbf337228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf332160_0 .net/2u *"_ivl_208", 31 0, L_0000017fbf337228;  1 drivers
v0000017fbf3331a0_0 .net *"_ivl_210", 0 0, L_0000017fbf395510;  1 drivers
L_0000017fbf337270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf333380_0 .net/2u *"_ivl_212", 5 0, L_0000017fbf337270;  1 drivers
v0000017fbf332200_0 .net *"_ivl_214", 0 0, L_0000017fbf395fb0;  1 drivers
L_0000017fbf3372b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017fbf3322a0_0 .net/2u *"_ivl_216", 5 0, L_0000017fbf3372b8;  1 drivers
v0000017fbf333060_0 .net *"_ivl_218", 0 0, L_0000017fbf3955b0;  1 drivers
v0000017fbf333420_0 .net *"_ivl_221", 0 0, L_0000017fbf3319f0;  1 drivers
v0000017fbf333240_0 .net *"_ivl_223", 0 0, L_0000017fbf330d40;  1 drivers
L_0000017fbf337300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017fbf332520_0 .net/2u *"_ivl_224", 5 0, L_0000017fbf337300;  1 drivers
v0000017fbf333b00_0 .net *"_ivl_226", 0 0, L_0000017fbf394a70;  1 drivers
v0000017fbf3325c0_0 .net *"_ivl_228", 31 0, L_0000017fbf395650;  1 drivers
v0000017fbf332ac0_0 .net *"_ivl_24", 0 0, L_0000017fbf3316e0;  1 drivers
L_0000017fbf336928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017fbf332700_0 .net/2u *"_ivl_26", 4 0, L_0000017fbf336928;  1 drivers
v0000017fbf332f20_0 .net *"_ivl_29", 4 0, L_0000017fbf335b10;  1 drivers
v0000017fbf332b60_0 .net *"_ivl_32", 0 0, L_0000017fbf330e20;  1 drivers
L_0000017fbf336970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017fbf3327a0_0 .net/2u *"_ivl_34", 4 0, L_0000017fbf336970;  1 drivers
v0000017fbf332840_0 .net *"_ivl_37", 4 0, L_0000017fbf335cf0;  1 drivers
v0000017fbf332980_0 .net *"_ivl_40", 0 0, L_0000017fbf331440;  1 drivers
L_0000017fbf3369b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf333ba0_0 .net/2u *"_ivl_42", 15 0, L_0000017fbf3369b8;  1 drivers
v0000017fbf332a20_0 .net *"_ivl_45", 15 0, L_0000017fbf3805c0;  1 drivers
v0000017fbf332c00_0 .net *"_ivl_48", 0 0, L_0000017fbf330f00;  1 drivers
v0000017fbf332d40_0 .net *"_ivl_5", 5 0, L_0000017fbf3351b0;  1 drivers
L_0000017fbf336a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf3334c0_0 .net/2u *"_ivl_50", 36 0, L_0000017fbf336a00;  1 drivers
L_0000017fbf336a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf332ca0_0 .net/2u *"_ivl_52", 31 0, L_0000017fbf336a48;  1 drivers
v0000017fbf333740_0 .net *"_ivl_55", 4 0, L_0000017fbf37f440;  1 drivers
v0000017fbf332de0_0 .net *"_ivl_56", 36 0, L_0000017fbf37f800;  1 drivers
v0000017fbf333560_0 .net *"_ivl_58", 36 0, L_0000017fbf37fda0;  1 drivers
v0000017fbf333600_0 .net *"_ivl_62", 0 0, L_0000017fbf331210;  1 drivers
L_0000017fbf336a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf3337e0_0 .net/2u *"_ivl_64", 5 0, L_0000017fbf336a90;  1 drivers
v0000017fbf333920_0 .net *"_ivl_67", 5 0, L_0000017fbf37ec20;  1 drivers
v0000017fbf3339c0_0 .net *"_ivl_70", 0 0, L_0000017fbf331750;  1 drivers
L_0000017fbf336ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf333a60_0 .net/2u *"_ivl_72", 57 0, L_0000017fbf336ad8;  1 drivers
L_0000017fbf336b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf333e20_0 .net/2u *"_ivl_74", 31 0, L_0000017fbf336b20;  1 drivers
v0000017fbf334a30_0 .net *"_ivl_77", 25 0, L_0000017fbf37ecc0;  1 drivers
v0000017fbf3342b0_0 .net *"_ivl_78", 57 0, L_0000017fbf380020;  1 drivers
v0000017fbf334530_0 .net *"_ivl_8", 0 0, L_0000017fbf3313d0;  1 drivers
v0000017fbf335610_0 .net *"_ivl_80", 57 0, L_0000017fbf37f8a0;  1 drivers
L_0000017fbf336b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017fbf335070_0 .net/2u *"_ivl_84", 31 0, L_0000017fbf336b68;  1 drivers
L_0000017fbf336bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017fbf3343f0_0 .net/2u *"_ivl_88", 5 0, L_0000017fbf336bb0;  1 drivers
v0000017fbf334670_0 .net *"_ivl_90", 0 0, L_0000017fbf380660;  1 drivers
L_0000017fbf336bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017fbf335110_0 .net/2u *"_ivl_92", 5 0, L_0000017fbf336bf8;  1 drivers
v0000017fbf335930_0 .net *"_ivl_94", 0 0, L_0000017fbf380700;  1 drivers
v0000017fbf335a70_0 .net *"_ivl_97", 0 0, L_0000017fbf331b40;  1 drivers
v0000017fbf3352f0_0 .net *"_ivl_98", 47 0, L_0000017fbf37f3a0;  1 drivers
v0000017fbf334490_0 .net "adderResult", 31 0, L_0000017fbf37f760;  1 drivers
v0000017fbf335250_0 .net "address", 31 0, L_0000017fbf37f300;  1 drivers
v0000017fbf334030_0 .net "clk", 0 0, L_0000017fbf331980;  alias, 1 drivers
v0000017fbf334ad0_0 .var "cycles_consumed", 31 0;
v0000017fbf335750_0 .net "extImm", 31 0, L_0000017fbf37f4e0;  1 drivers
v0000017fbf335d90_0 .net "funct", 5 0, L_0000017fbf380520;  1 drivers
v0000017fbf335390_0 .net "hlt", 0 0, v0000017fbf267ca0_0;  1 drivers
v0000017fbf335bb0_0 .net "imm", 15 0, L_0000017fbf3800c0;  1 drivers
v0000017fbf335430_0 .net "immediate", 31 0, L_0000017fbf394f70;  1 drivers
v0000017fbf334f30_0 .net "input_clk", 0 0, v0000017fbf335890_0;  1 drivers
v0000017fbf334990_0 .net "instruction", 31 0, L_0000017fbf37f620;  1 drivers
v0000017fbf3357f0_0 .net "memoryReadData", 31 0, v0000017fbf299a00_0;  1 drivers
v0000017fbf334850_0 .net "nextPC", 31 0, L_0000017fbf37e9a0;  1 drivers
v0000017fbf3345d0_0 .net "opcode", 5 0, L_0000017fbf3354d0;  1 drivers
v0000017fbf334d50_0 .net "rd", 4 0, L_0000017fbf3356b0;  1 drivers
v0000017fbf334710_0 .net "readData1", 31 0, L_0000017fbf331830;  1 drivers
v0000017fbf334350_0 .net "readData1_w", 31 0, L_0000017fbf394c50;  1 drivers
v0000017fbf3359d0_0 .net "readData2", 31 0, L_0000017fbf3318a0;  1 drivers
v0000017fbf335e30_0 .net "rs", 4 0, L_0000017fbf335c50;  1 drivers
v0000017fbf334170_0 .net "rst", 0 0, v0000017fbf334e90_0;  1 drivers
v0000017fbf334fd0_0 .net "rt", 4 0, L_0000017fbf37f580;  1 drivers
v0000017fbf335ed0_0 .net "shamt", 31 0, L_0000017fbf37fc60;  1 drivers
v0000017fbf334b70_0 .net "wire_instruction", 31 0, L_0000017fbf331910;  1 drivers
v0000017fbf334df0_0 .net "writeData", 31 0, L_0000017fbf395970;  1 drivers
v0000017fbf334c10_0 .net "zero", 0 0, L_0000017fbf394bb0;  1 drivers
L_0000017fbf3351b0 .part L_0000017fbf37f620, 26, 6;
L_0000017fbf3354d0 .functor MUXZ 6, L_0000017fbf3351b0, L_0000017fbf336808, L_0000017fbf331670, C4<>;
L_0000017fbf3347b0 .cmp/eq 6, L_0000017fbf3354d0, L_0000017fbf336898;
L_0000017fbf3348f0 .part L_0000017fbf37f620, 11, 5;
L_0000017fbf335570 .functor MUXZ 5, L_0000017fbf3348f0, L_0000017fbf3368e0, L_0000017fbf3347b0, C4<>;
L_0000017fbf3356b0 .functor MUXZ 5, L_0000017fbf335570, L_0000017fbf336850, L_0000017fbf3313d0, C4<>;
L_0000017fbf335b10 .part L_0000017fbf37f620, 21, 5;
L_0000017fbf335c50 .functor MUXZ 5, L_0000017fbf335b10, L_0000017fbf336928, L_0000017fbf3316e0, C4<>;
L_0000017fbf335cf0 .part L_0000017fbf37f620, 16, 5;
L_0000017fbf37f580 .functor MUXZ 5, L_0000017fbf335cf0, L_0000017fbf336970, L_0000017fbf330e20, C4<>;
L_0000017fbf3805c0 .part L_0000017fbf37f620, 0, 16;
L_0000017fbf3800c0 .functor MUXZ 16, L_0000017fbf3805c0, L_0000017fbf3369b8, L_0000017fbf331440, C4<>;
L_0000017fbf37f440 .part L_0000017fbf37f620, 6, 5;
L_0000017fbf37f800 .concat [ 5 32 0 0], L_0000017fbf37f440, L_0000017fbf336a48;
L_0000017fbf37fda0 .functor MUXZ 37, L_0000017fbf37f800, L_0000017fbf336a00, L_0000017fbf330f00, C4<>;
L_0000017fbf37fc60 .part L_0000017fbf37fda0, 0, 32;
L_0000017fbf37ec20 .part L_0000017fbf37f620, 0, 6;
L_0000017fbf380520 .functor MUXZ 6, L_0000017fbf37ec20, L_0000017fbf336a90, L_0000017fbf331210, C4<>;
L_0000017fbf37ecc0 .part L_0000017fbf37f620, 0, 26;
L_0000017fbf380020 .concat [ 26 32 0 0], L_0000017fbf37ecc0, L_0000017fbf336b20;
L_0000017fbf37f8a0 .functor MUXZ 58, L_0000017fbf380020, L_0000017fbf336ad8, L_0000017fbf331750, C4<>;
L_0000017fbf37f300 .part L_0000017fbf37f8a0, 0, 32;
L_0000017fbf37f6c0 .arith/sum 32, v0000017fbf29a220_0, L_0000017fbf336b68;
L_0000017fbf380660 .cmp/eq 6, L_0000017fbf3354d0, L_0000017fbf336bb0;
L_0000017fbf380700 .cmp/eq 6, L_0000017fbf3354d0, L_0000017fbf336bf8;
L_0000017fbf37f3a0 .concat [ 32 16 0 0], L_0000017fbf37f300, L_0000017fbf336c40;
L_0000017fbf380480 .concat [ 6 26 0 0], L_0000017fbf3354d0, L_0000017fbf336c88;
L_0000017fbf37eae0 .cmp/eq 32, L_0000017fbf380480, L_0000017fbf336cd0;
L_0000017fbf37ed60 .cmp/eq 6, L_0000017fbf380520, L_0000017fbf336d18;
L_0000017fbf37eea0 .concat [ 32 16 0 0], L_0000017fbf331830, L_0000017fbf336d60;
L_0000017fbf380160 .concat [ 32 16 0 0], v0000017fbf29a220_0, L_0000017fbf336da8;
L_0000017fbf37e860 .part L_0000017fbf3800c0, 15, 1;
LS_0000017fbf37ee00_0_0 .concat [ 1 1 1 1], L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860;
LS_0000017fbf37ee00_0_4 .concat [ 1 1 1 1], L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860;
LS_0000017fbf37ee00_0_8 .concat [ 1 1 1 1], L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860;
LS_0000017fbf37ee00_0_12 .concat [ 1 1 1 1], L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860;
LS_0000017fbf37ee00_0_16 .concat [ 1 1 1 1], L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860;
LS_0000017fbf37ee00_0_20 .concat [ 1 1 1 1], L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860;
LS_0000017fbf37ee00_0_24 .concat [ 1 1 1 1], L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860;
LS_0000017fbf37ee00_0_28 .concat [ 1 1 1 1], L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860, L_0000017fbf37e860;
LS_0000017fbf37ee00_1_0 .concat [ 4 4 4 4], LS_0000017fbf37ee00_0_0, LS_0000017fbf37ee00_0_4, LS_0000017fbf37ee00_0_8, LS_0000017fbf37ee00_0_12;
LS_0000017fbf37ee00_1_4 .concat [ 4 4 4 4], LS_0000017fbf37ee00_0_16, LS_0000017fbf37ee00_0_20, LS_0000017fbf37ee00_0_24, LS_0000017fbf37ee00_0_28;
L_0000017fbf37ee00 .concat [ 16 16 0 0], LS_0000017fbf37ee00_1_0, LS_0000017fbf37ee00_1_4;
L_0000017fbf3803e0 .concat [ 16 32 0 0], L_0000017fbf3800c0, L_0000017fbf37ee00;
L_0000017fbf37ff80 .arith/sum 48, L_0000017fbf380160, L_0000017fbf3803e0;
L_0000017fbf37e900 .functor MUXZ 48, L_0000017fbf37ff80, L_0000017fbf37eea0, L_0000017fbf3314b0, C4<>;
L_0000017fbf37fd00 .functor MUXZ 48, L_0000017fbf37e900, L_0000017fbf37f3a0, L_0000017fbf331b40, C4<>;
L_0000017fbf37f760 .part L_0000017fbf37fd00, 0, 32;
L_0000017fbf37e9a0 .functor MUXZ 32, L_0000017fbf37f6c0, L_0000017fbf37f760, v0000017fbf299640_0, C4<>;
L_0000017fbf37f620 .functor MUXZ 32, L_0000017fbf331910, L_0000017fbf336e38, L_0000017fbf330c60, C4<>;
L_0000017fbf380340 .cmp/eq 6, L_0000017fbf3354d0, L_0000017fbf336f10;
L_0000017fbf37eb80 .cmp/eq 6, L_0000017fbf3354d0, L_0000017fbf336f58;
L_0000017fbf37ef40 .cmp/eq 6, L_0000017fbf3354d0, L_0000017fbf336fa0;
L_0000017fbf37efe0 .concat [ 16 16 0 0], L_0000017fbf3800c0, L_0000017fbf336fe8;
L_0000017fbf37f940 .part L_0000017fbf3800c0, 15, 1;
LS_0000017fbf37f080_0_0 .concat [ 1 1 1 1], L_0000017fbf37f940, L_0000017fbf37f940, L_0000017fbf37f940, L_0000017fbf37f940;
LS_0000017fbf37f080_0_4 .concat [ 1 1 1 1], L_0000017fbf37f940, L_0000017fbf37f940, L_0000017fbf37f940, L_0000017fbf37f940;
LS_0000017fbf37f080_0_8 .concat [ 1 1 1 1], L_0000017fbf37f940, L_0000017fbf37f940, L_0000017fbf37f940, L_0000017fbf37f940;
LS_0000017fbf37f080_0_12 .concat [ 1 1 1 1], L_0000017fbf37f940, L_0000017fbf37f940, L_0000017fbf37f940, L_0000017fbf37f940;
L_0000017fbf37f080 .concat [ 4 4 4 4], LS_0000017fbf37f080_0_0, LS_0000017fbf37f080_0_4, LS_0000017fbf37f080_0_8, LS_0000017fbf37f080_0_12;
L_0000017fbf37f260 .concat [ 16 16 0 0], L_0000017fbf3800c0, L_0000017fbf37f080;
L_0000017fbf37f4e0 .functor MUXZ 32, L_0000017fbf37f260, L_0000017fbf37efe0, L_0000017fbf331520, C4<>;
L_0000017fbf37fb20 .concat [ 6 26 0 0], L_0000017fbf3354d0, L_0000017fbf337030;
L_0000017fbf37fbc0 .cmp/eq 32, L_0000017fbf37fb20, L_0000017fbf337078;
L_0000017fbf37fe40 .cmp/eq 6, L_0000017fbf380520, L_0000017fbf3370c0;
L_0000017fbf3951f0 .cmp/eq 6, L_0000017fbf380520, L_0000017fbf337108;
L_0000017fbf396730 .cmp/eq 6, L_0000017fbf3354d0, L_0000017fbf337150;
L_0000017fbf396410 .functor MUXZ 32, L_0000017fbf37f4e0, L_0000017fbf337198, L_0000017fbf396730, C4<>;
L_0000017fbf394f70 .functor MUXZ 32, L_0000017fbf396410, L_0000017fbf37fc60, L_0000017fbf331050, C4<>;
L_0000017fbf395ab0 .concat [ 6 26 0 0], L_0000017fbf3354d0, L_0000017fbf3371e0;
L_0000017fbf395510 .cmp/eq 32, L_0000017fbf395ab0, L_0000017fbf337228;
L_0000017fbf395fb0 .cmp/eq 6, L_0000017fbf380520, L_0000017fbf337270;
L_0000017fbf3955b0 .cmp/eq 6, L_0000017fbf380520, L_0000017fbf3372b8;
L_0000017fbf394a70 .cmp/eq 6, L_0000017fbf3354d0, L_0000017fbf337300;
L_0000017fbf395650 .functor MUXZ 32, L_0000017fbf331830, v0000017fbf29a220_0, L_0000017fbf394a70, C4<>;
L_0000017fbf394c50 .functor MUXZ 32, L_0000017fbf395650, L_0000017fbf3318a0, L_0000017fbf330d40, C4<>;
S_0000017fbf260680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000017fbf2604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017fbf2570c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000017fbf330cd0 .functor NOT 1, v0000017fbf269280_0, C4<0>, C4<0>, C4<0>;
v0000017fbf268380_0 .net *"_ivl_0", 0 0, L_0000017fbf330cd0;  1 drivers
v0000017fbf268600_0 .net "in1", 31 0, L_0000017fbf3318a0;  alias, 1 drivers
v0000017fbf2691e0_0 .net "in2", 31 0, L_0000017fbf394f70;  alias, 1 drivers
v0000017fbf267b60_0 .net "out", 31 0, L_0000017fbf395a10;  alias, 1 drivers
v0000017fbf268880_0 .net "s", 0 0, v0000017fbf269280_0;  alias, 1 drivers
L_0000017fbf395a10 .functor MUXZ 32, L_0000017fbf394f70, L_0000017fbf3318a0, L_0000017fbf330cd0, C4<>;
S_0000017fbf204450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000017fbf2604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000017fbf330090 .param/l "RType" 0 4 2, C4<000000>;
P_0000017fbf3300c8 .param/l "add" 0 4 5, C4<100000>;
P_0000017fbf330100 .param/l "addi" 0 4 8, C4<001000>;
P_0000017fbf330138 .param/l "addu" 0 4 5, C4<100001>;
P_0000017fbf330170 .param/l "and_" 0 4 5, C4<100100>;
P_0000017fbf3301a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000017fbf3301e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000017fbf330218 .param/l "bne" 0 4 10, C4<000101>;
P_0000017fbf330250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017fbf330288 .param/l "j" 0 4 12, C4<000010>;
P_0000017fbf3302c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000017fbf3302f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000017fbf330330 .param/l "lw" 0 4 8, C4<100011>;
P_0000017fbf330368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017fbf3303a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000017fbf3303d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000017fbf330410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017fbf330448 .param/l "sll" 0 4 6, C4<000000>;
P_0000017fbf330480 .param/l "slt" 0 4 5, C4<101010>;
P_0000017fbf3304b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000017fbf3304f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000017fbf330528 .param/l "sub" 0 4 5, C4<100010>;
P_0000017fbf330560 .param/l "subu" 0 4 5, C4<100011>;
P_0000017fbf330598 .param/l "sw" 0 4 8, C4<101011>;
P_0000017fbf3305d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017fbf330608 .param/l "xori" 0 4 8, C4<001110>;
v0000017fbf268420_0 .var "ALUOp", 3 0;
v0000017fbf269280_0 .var "ALUSrc", 0 0;
v0000017fbf268c40_0 .var "MemReadEn", 0 0;
v0000017fbf268740_0 .var "MemWriteEn", 0 0;
v0000017fbf267f20_0 .var "MemtoReg", 0 0;
v0000017fbf267980_0 .var "RegDst", 0 0;
v0000017fbf2689c0_0 .var "RegWriteEn", 0 0;
v0000017fbf268b00_0 .net "funct", 5 0, L_0000017fbf380520;  alias, 1 drivers
v0000017fbf267ca0_0 .var "hlt", 0 0;
v0000017fbf2686a0_0 .net "opcode", 5 0, L_0000017fbf3354d0;  alias, 1 drivers
v0000017fbf2687e0_0 .net "rst", 0 0, v0000017fbf334e90_0;  alias, 1 drivers
E_0000017fbf257700 .event anyedge, v0000017fbf2687e0_0, v0000017fbf2686a0_0, v0000017fbf268b00_0;
S_0000017fbf2046a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000017fbf2604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000017fbf257800 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000017fbf331910 .functor BUFZ 32, L_0000017fbf37ea40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017fbf268920_0 .net "Data_Out", 31 0, L_0000017fbf331910;  alias, 1 drivers
v0000017fbf268ce0 .array "InstMem", 0 1023, 31 0;
v0000017fbf268d80_0 .net *"_ivl_0", 31 0, L_0000017fbf37ea40;  1 drivers
v0000017fbf268e20_0 .net *"_ivl_3", 9 0, L_0000017fbf37f1c0;  1 drivers
v0000017fbf268ec0_0 .net *"_ivl_4", 11 0, L_0000017fbf37f120;  1 drivers
L_0000017fbf336df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017fbf269000_0 .net *"_ivl_7", 1 0, L_0000017fbf336df0;  1 drivers
v0000017fbf269320_0 .net "addr", 31 0, v0000017fbf29a220_0;  alias, 1 drivers
v0000017fbf2693c0_0 .var/i "i", 31 0;
L_0000017fbf37ea40 .array/port v0000017fbf268ce0, L_0000017fbf37f120;
L_0000017fbf37f1c0 .part v0000017fbf29a220_0, 0, 10;
L_0000017fbf37f120 .concat [ 10 2 0 0], L_0000017fbf37f1c0, L_0000017fbf336df0;
S_0000017fbf2f69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000017fbf2604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000017fbf331830 .functor BUFZ 32, L_0000017fbf37f9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017fbf3318a0 .functor BUFZ 32, L_0000017fbf37fa80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017fbf2677a0_0 .net *"_ivl_0", 31 0, L_0000017fbf37f9e0;  1 drivers
v0000017fbf2678e0_0 .net *"_ivl_10", 6 0, L_0000017fbf3802a0;  1 drivers
L_0000017fbf336ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017fbf244470_0 .net *"_ivl_13", 1 0, L_0000017fbf336ec8;  1 drivers
v0000017fbf243750_0 .net *"_ivl_2", 6 0, L_0000017fbf380200;  1 drivers
L_0000017fbf336e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017fbf299fa0_0 .net *"_ivl_5", 1 0, L_0000017fbf336e80;  1 drivers
v0000017fbf299aa0_0 .net *"_ivl_8", 31 0, L_0000017fbf37fa80;  1 drivers
v0000017fbf2993c0_0 .net "clk", 0 0, L_0000017fbf331980;  alias, 1 drivers
v0000017fbf299460_0 .var/i "i", 31 0;
v0000017fbf299b40_0 .net "readData1", 31 0, L_0000017fbf331830;  alias, 1 drivers
v0000017fbf29ae00_0 .net "readData2", 31 0, L_0000017fbf3318a0;  alias, 1 drivers
v0000017fbf299280_0 .net "readRegister1", 4 0, L_0000017fbf335c50;  alias, 1 drivers
v0000017fbf29a5e0_0 .net "readRegister2", 4 0, L_0000017fbf37f580;  alias, 1 drivers
v0000017fbf29aa40 .array "registers", 31 0, 31 0;
v0000017fbf299140_0 .net "rst", 0 0, v0000017fbf334e90_0;  alias, 1 drivers
v0000017fbf29a680_0 .net "we", 0 0, v0000017fbf2689c0_0;  alias, 1 drivers
v0000017fbf2990a0_0 .net "writeData", 31 0, L_0000017fbf395970;  alias, 1 drivers
v0000017fbf29aae0_0 .net "writeRegister", 4 0, L_0000017fbf37fee0;  alias, 1 drivers
E_0000017fbf257dc0/0 .event negedge, v0000017fbf2687e0_0;
E_0000017fbf257dc0/1 .event posedge, v0000017fbf2993c0_0;
E_0000017fbf257dc0 .event/or E_0000017fbf257dc0/0, E_0000017fbf257dc0/1;
L_0000017fbf37f9e0 .array/port v0000017fbf29aa40, L_0000017fbf380200;
L_0000017fbf380200 .concat [ 5 2 0 0], L_0000017fbf335c50, L_0000017fbf336e80;
L_0000017fbf37fa80 .array/port v0000017fbf29aa40, L_0000017fbf3802a0;
L_0000017fbf3802a0 .concat [ 5 2 0 0], L_0000017fbf37f580, L_0000017fbf336ec8;
S_0000017fbf2f6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000017fbf2f69c0;
 .timescale 0 0;
v0000017fbf267700_0 .var/i "i", 31 0;
S_0000017fbf201af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000017fbf2604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000017fbf259300 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000017fbf3317c0 .functor NOT 1, v0000017fbf267980_0, C4<0>, C4<0>, C4<0>;
v0000017fbf29a860_0 .net *"_ivl_0", 0 0, L_0000017fbf3317c0;  1 drivers
v0000017fbf299500_0 .net "in1", 4 0, L_0000017fbf37f580;  alias, 1 drivers
v0000017fbf29a540_0 .net "in2", 4 0, L_0000017fbf3356b0;  alias, 1 drivers
v0000017fbf29acc0_0 .net "out", 4 0, L_0000017fbf37fee0;  alias, 1 drivers
v0000017fbf29a9a0_0 .net "s", 0 0, v0000017fbf267980_0;  alias, 1 drivers
L_0000017fbf37fee0 .functor MUXZ 5, L_0000017fbf3356b0, L_0000017fbf37f580, L_0000017fbf3317c0, C4<>;
S_0000017fbf201c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000017fbf2604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017fbf258940 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000017fbf3310c0 .functor NOT 1, v0000017fbf267f20_0, C4<0>, C4<0>, C4<0>;
v0000017fbf29a040_0 .net *"_ivl_0", 0 0, L_0000017fbf3310c0;  1 drivers
v0000017fbf29ac20_0 .net "in1", 31 0, v0000017fbf29a400_0;  alias, 1 drivers
v0000017fbf29a0e0_0 .net "in2", 31 0, v0000017fbf299a00_0;  alias, 1 drivers
v0000017fbf29a7c0_0 .net "out", 31 0, L_0000017fbf395970;  alias, 1 drivers
v0000017fbf299dc0_0 .net "s", 0 0, v0000017fbf267f20_0;  alias, 1 drivers
L_0000017fbf395970 .functor MUXZ 32, v0000017fbf299a00_0, v0000017fbf29a400_0, L_0000017fbf3310c0, C4<>;
S_0000017fbf1edd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000017fbf2604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000017fbf1edf00 .param/l "ADD" 0 9 12, C4<0000>;
P_0000017fbf1edf38 .param/l "AND" 0 9 12, C4<0010>;
P_0000017fbf1edf70 .param/l "NOR" 0 9 12, C4<0101>;
P_0000017fbf1edfa8 .param/l "OR" 0 9 12, C4<0011>;
P_0000017fbf1edfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000017fbf1ee018 .param/l "SLL" 0 9 12, C4<1000>;
P_0000017fbf1ee050 .param/l "SLT" 0 9 12, C4<0110>;
P_0000017fbf1ee088 .param/l "SRL" 0 9 12, C4<1001>;
P_0000017fbf1ee0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000017fbf1ee0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000017fbf1ee130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000017fbf1ee168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000017fbf337348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017fbf299320_0 .net/2u *"_ivl_0", 31 0, L_0000017fbf337348;  1 drivers
v0000017fbf2995a0_0 .net "opSel", 3 0, v0000017fbf268420_0;  alias, 1 drivers
v0000017fbf29a720_0 .net "operand1", 31 0, L_0000017fbf394c50;  alias, 1 drivers
v0000017fbf29a4a0_0 .net "operand2", 31 0, L_0000017fbf395a10;  alias, 1 drivers
v0000017fbf29a400_0 .var "result", 31 0;
v0000017fbf29ab80_0 .net "zero", 0 0, L_0000017fbf394bb0;  alias, 1 drivers
E_0000017fbf258fc0 .event anyedge, v0000017fbf268420_0, v0000017fbf29a720_0, v0000017fbf267b60_0;
L_0000017fbf394bb0 .cmp/eq 32, v0000017fbf29a400_0, L_0000017fbf337348;
S_0000017fbf234950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000017fbf2604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000017fbf330650 .param/l "RType" 0 4 2, C4<000000>;
P_0000017fbf330688 .param/l "add" 0 4 5, C4<100000>;
P_0000017fbf3306c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000017fbf3306f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000017fbf330730 .param/l "and_" 0 4 5, C4<100100>;
P_0000017fbf330768 .param/l "andi" 0 4 8, C4<001100>;
P_0000017fbf3307a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000017fbf3307d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000017fbf330810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017fbf330848 .param/l "j" 0 4 12, C4<000010>;
P_0000017fbf330880 .param/l "jal" 0 4 12, C4<000011>;
P_0000017fbf3308b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000017fbf3308f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000017fbf330928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017fbf330960 .param/l "or_" 0 4 5, C4<100101>;
P_0000017fbf330998 .param/l "ori" 0 4 8, C4<001101>;
P_0000017fbf3309d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017fbf330a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000017fbf330a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000017fbf330a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000017fbf330ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000017fbf330ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000017fbf330b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000017fbf330b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000017fbf330b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017fbf330bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000017fbf299640_0 .var "PCsrc", 0 0;
v0000017fbf2996e0_0 .net "funct", 5 0, L_0000017fbf380520;  alias, 1 drivers
v0000017fbf299780_0 .net "opcode", 5 0, L_0000017fbf3354d0;  alias, 1 drivers
v0000017fbf299820_0 .net "operand1", 31 0, L_0000017fbf331830;  alias, 1 drivers
v0000017fbf29ad60_0 .net "operand2", 31 0, L_0000017fbf395a10;  alias, 1 drivers
v0000017fbf2998c0_0 .net "rst", 0 0, v0000017fbf334e90_0;  alias, 1 drivers
E_0000017fbf25a800/0 .event anyedge, v0000017fbf2687e0_0, v0000017fbf2686a0_0, v0000017fbf299b40_0, v0000017fbf267b60_0;
E_0000017fbf25a800/1 .event anyedge, v0000017fbf268b00_0;
E_0000017fbf25a800 .event/or E_0000017fbf25a800/0, E_0000017fbf25a800/1;
S_0000017fbf234ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000017fbf2604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000017fbf298f60 .array "DataMem", 0 1023, 31 0;
v0000017fbf29a900_0 .net "address", 31 0, v0000017fbf29a400_0;  alias, 1 drivers
v0000017fbf299960_0 .net "clock", 0 0, L_0000017fbf331a60;  1 drivers
v0000017fbf29a180_0 .net "data", 31 0, L_0000017fbf3318a0;  alias, 1 drivers
v0000017fbf299000_0 .var/i "i", 31 0;
v0000017fbf299a00_0 .var "q", 31 0;
v0000017fbf299d20_0 .net "rden", 0 0, v0000017fbf268c40_0;  alias, 1 drivers
v0000017fbf299be0_0 .net "wren", 0 0, v0000017fbf268740_0;  alias, 1 drivers
E_0000017fbf259fc0 .event posedge, v0000017fbf299960_0;
S_0000017fbf331c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000017fbf2604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000017fbf259340 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000017fbf2991e0_0 .net "PCin", 31 0, L_0000017fbf37e9a0;  alias, 1 drivers
v0000017fbf29a220_0 .var "PCout", 31 0;
v0000017fbf29a2c0_0 .net "clk", 0 0, L_0000017fbf331980;  alias, 1 drivers
v0000017fbf299c80_0 .net "rst", 0 0, v0000017fbf334e90_0;  alias, 1 drivers
    .scope S_0000017fbf234950;
T_0 ;
    %wait E_0000017fbf25a800;
    %load/vec4 v0000017fbf2998c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017fbf299640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017fbf299780_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000017fbf299820_0;
    %load/vec4 v0000017fbf29ad60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000017fbf299780_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000017fbf299820_0;
    %load/vec4 v0000017fbf29ad60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000017fbf299780_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000017fbf299780_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000017fbf299780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000017fbf2996e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000017fbf299640_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017fbf331c20;
T_1 ;
    %wait E_0000017fbf257dc0;
    %load/vec4 v0000017fbf299c80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017fbf29a220_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017fbf2991e0_0;
    %assign/vec4 v0000017fbf29a220_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017fbf2046a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017fbf2693c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000017fbf2693c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017fbf2693c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %load/vec4 v0000017fbf2693c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017fbf2693c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf268ce0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000017fbf204450;
T_3 ;
    %wait E_0000017fbf257700;
    %load/vec4 v0000017fbf2687e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000017fbf267ca0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017fbf269280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017fbf2689c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017fbf268740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017fbf267f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017fbf268c40_0, 0;
    %assign/vec4 v0000017fbf267980_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000017fbf267ca0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000017fbf268420_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000017fbf269280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017fbf2689c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017fbf268740_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017fbf267f20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017fbf268c40_0, 0, 1;
    %store/vec4 v0000017fbf267980_0, 0, 1;
    %load/vec4 v0000017fbf2686a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf267ca0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf267980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf2689c0_0, 0;
    %load/vec4 v0000017fbf268b00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf269280_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf269280_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf2689c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf267980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf269280_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf2689c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017fbf267980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf269280_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf2689c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf269280_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf2689c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf269280_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf2689c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf269280_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf2689c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf269280_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf268c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf2689c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf269280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf267f20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf268740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017fbf269280_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017fbf268420_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017fbf2f69c0;
T_4 ;
    %wait E_0000017fbf257dc0;
    %fork t_1, S_0000017fbf2f6b50;
    %jmp t_0;
    .scope S_0000017fbf2f6b50;
t_1 ;
    %load/vec4 v0000017fbf299140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017fbf267700_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000017fbf267700_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017fbf267700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf29aa40, 0, 4;
    %load/vec4 v0000017fbf267700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017fbf267700_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017fbf29a680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000017fbf2990a0_0;
    %load/vec4 v0000017fbf29aae0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf29aa40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf29aa40, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000017fbf2f69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017fbf2f69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017fbf299460_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000017fbf299460_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000017fbf299460_0;
    %ix/getv/s 4, v0000017fbf299460_0;
    %load/vec4a v0000017fbf29aa40, 4;
    %ix/getv/s 4, v0000017fbf299460_0;
    %load/vec4a v0000017fbf29aa40, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000017fbf299460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017fbf299460_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000017fbf1edd70;
T_6 ;
    %wait E_0000017fbf258fc0;
    %load/vec4 v0000017fbf2995a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017fbf29a400_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000017fbf29a720_0;
    %load/vec4 v0000017fbf29a4a0_0;
    %add;
    %assign/vec4 v0000017fbf29a400_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000017fbf29a720_0;
    %load/vec4 v0000017fbf29a4a0_0;
    %sub;
    %assign/vec4 v0000017fbf29a400_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000017fbf29a720_0;
    %load/vec4 v0000017fbf29a4a0_0;
    %and;
    %assign/vec4 v0000017fbf29a400_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000017fbf29a720_0;
    %load/vec4 v0000017fbf29a4a0_0;
    %or;
    %assign/vec4 v0000017fbf29a400_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000017fbf29a720_0;
    %load/vec4 v0000017fbf29a4a0_0;
    %xor;
    %assign/vec4 v0000017fbf29a400_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000017fbf29a720_0;
    %load/vec4 v0000017fbf29a4a0_0;
    %or;
    %inv;
    %assign/vec4 v0000017fbf29a400_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000017fbf29a720_0;
    %load/vec4 v0000017fbf29a4a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000017fbf29a400_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000017fbf29a4a0_0;
    %load/vec4 v0000017fbf29a720_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000017fbf29a400_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000017fbf29a720_0;
    %ix/getv 4, v0000017fbf29a4a0_0;
    %shiftl 4;
    %assign/vec4 v0000017fbf29a400_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000017fbf29a720_0;
    %ix/getv 4, v0000017fbf29a4a0_0;
    %shiftr 4;
    %assign/vec4 v0000017fbf29a400_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017fbf234ae0;
T_7 ;
    %wait E_0000017fbf259fc0;
    %load/vec4 v0000017fbf299d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000017fbf29a900_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017fbf298f60, 4;
    %assign/vec4 v0000017fbf299a00_0, 0;
T_7.0 ;
    %load/vec4 v0000017fbf299be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000017fbf29a180_0;
    %ix/getv 3, v0000017fbf29a900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017fbf234ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017fbf299000_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000017fbf299000_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017fbf299000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
    %load/vec4 v0000017fbf299000_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017fbf299000_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017fbf298f60, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000017fbf234ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017fbf299000_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000017fbf299000_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000017fbf299000_0;
    %load/vec4a v0000017fbf298f60, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000017fbf299000_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000017fbf299000_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017fbf299000_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000017fbf2604f0;
T_10 ;
    %wait E_0000017fbf257dc0;
    %load/vec4 v0000017fbf334170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017fbf334ad0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000017fbf334ad0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000017fbf334ad0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000017fbf2601d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017fbf335890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017fbf334e90_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000017fbf2601d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000017fbf335890_0;
    %inv;
    %assign/vec4 v0000017fbf335890_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017fbf2601d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017fbf334e90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017fbf334e90_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000017fbf3340d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
