#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c65ca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c75a50 .scope module, "tb" "tb" 3 104;
 .timescale -12 -12;
L_0x1c63e60 .functor NOT 1, L_0x1cbe8c0, C4<0>, C4<0>, C4<0>;
L_0x1c640c0 .functor XOR 1, L_0x1cbe570, L_0x1cbe610, C4<0>, C4<0>;
L_0x1c64800 .functor XOR 1, L_0x1c640c0, L_0x1cbe750, C4<0>, C4<0>;
v0x1cad370_0 .net *"_ivl_10", 0 0, L_0x1cbe750;  1 drivers
v0x1cad470_0 .net *"_ivl_12", 0 0, L_0x1c64800;  1 drivers
v0x1cad550_0 .net *"_ivl_2", 0 0, L_0x1cbe4d0;  1 drivers
v0x1cad610_0 .net *"_ivl_4", 0 0, L_0x1cbe570;  1 drivers
v0x1cad6f0_0 .net *"_ivl_6", 0 0, L_0x1cbe610;  1 drivers
v0x1cad820_0 .net *"_ivl_8", 0 0, L_0x1c640c0;  1 drivers
v0x1cad900_0 .var "clk", 0 0;
v0x1cad9a0_0 .net "j", 0 0, v0x1cac250_0;  1 drivers
v0x1cada40_0 .net "k", 0 0, v0x1cac350_0;  1 drivers
v0x1cadb70_0 .net "out_dut", 0 0, v0x1cacdf0_0;  1 drivers
v0x1cadc10_0 .net "out_ref", 0 0, L_0x1cbe340;  1 drivers
v0x1cadcb0_0 .net "reset", 0 0, v0x1cac420_0;  1 drivers
v0x1cadd50_0 .var/2u "stats1", 159 0;
v0x1caddf0_0 .var/2u "strobe", 0 0;
v0x1cadeb0_0 .net "tb_match", 0 0, L_0x1cbe8c0;  1 drivers
v0x1cadf50_0 .net "tb_mismatch", 0 0, L_0x1c63e60;  1 drivers
v0x1cadff0_0 .net "wavedrom_enable", 0 0, v0x1cac5b0_0;  1 drivers
v0x1cae090_0 .net "wavedrom_title", 511 0, v0x1cac650_0;  1 drivers
L_0x1cbe4d0 .concat [ 1 0 0 0], L_0x1cbe340;
L_0x1cbe570 .concat [ 1 0 0 0], L_0x1cbe340;
L_0x1cbe610 .concat [ 1 0 0 0], v0x1cacdf0_0;
L_0x1cbe750 .concat [ 1 0 0 0], L_0x1cbe340;
L_0x1cbe8c0 .cmp/eeq 1, L_0x1cbe4d0, L_0x1c64800;
S_0x1c75be0 .scope module, "good1" "reference_module" 3 147, 3 4 0, S_0x1c75a50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_0x1c6f040 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x1c6f080 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
v0x1c67720_0 .net *"_ivl_0", 31 0, L_0x1cae190;  1 drivers
L_0x7feee520f018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c63c90_0 .net *"_ivl_3", 30 0, L_0x7feee520f018;  1 drivers
L_0x7feee520f060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1c63ed0_0 .net/2u *"_ivl_4", 31 0, L_0x7feee520f060;  1 drivers
v0x1c64190_0 .net "clk", 0 0, v0x1cad900_0;  1 drivers
v0x1c64950_0 .net "j", 0 0, v0x1cac250_0;  alias, 1 drivers
v0x1c64e10_0 .net "k", 0 0, v0x1cac350_0;  alias, 1 drivers
v0x1c681c0_0 .var "next", 0 0;
v0x1caada0_0 .net "out", 0 0, L_0x1cbe340;  alias, 1 drivers
v0x1caae60_0 .net "reset", 0 0, v0x1cac420_0;  alias, 1 drivers
v0x1caafb0_0 .var "state", 0 0;
E_0x1c737b0 .event posedge, v0x1c64190_0;
E_0x1c73560 .event anyedge, v0x1caafb0_0, v0x1c64950_0, v0x1c64e10_0;
L_0x1cae190 .concat [ 1 31 0 0], v0x1caafb0_0, L_0x7feee520f018;
L_0x1cbe340 .cmp/eq 32, L_0x1cae190, L_0x7feee520f060;
S_0x1cab110 .scope module, "stim1" "stimulus_gen" 3 141, 3 33 0, S_0x1c75a50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "j";
    .port_info 2 /OUTPUT 1 "k";
    .port_info 3 /OUTPUT 1 "reset";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
v0x1cac090_0 .net "clk", 0 0, v0x1cad900_0;  alias, 1 drivers
v0x1cac180_0 .var "d", 23 0;
v0x1cac250_0 .var "j", 0 0;
v0x1cac350_0 .var "k", 0 0;
v0x1cac420_0 .var "reset", 0 0;
v0x1cac510_0 .net "tb_match", 0 0, L_0x1cbe8c0;  alias, 1 drivers
v0x1cac5b0_0 .var "wavedrom_enable", 0 0;
v0x1cac650_0 .var "wavedrom_title", 511 0;
E_0x1c5b9f0/0 .event negedge, v0x1c64190_0;
E_0x1c5b9f0/1 .event posedge, v0x1c64190_0;
E_0x1c5b9f0 .event/or E_0x1c5b9f0/0, E_0x1c5b9f0/1;
S_0x1cab3d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 91, 3 91 0, S_0x1cab110;
 .timescale -12 -12;
v0x1cab5d0_0 .var/2s "i", 31 0;
S_0x1cab6d0 .scope task, "reset_test" "reset_test" 3 42, 3 42 0, S_0x1cab110;
 .timescale -12 -12;
v0x1cab8f0_0 .var/2u "arfail", 0 0;
v0x1cab9d0_0 .var "async", 0 0;
v0x1caba90_0 .var/2u "datafail", 0 0;
v0x1cabb30_0 .var/2u "srfail", 0 0;
E_0x1c8cd10 .event negedge, v0x1c64190_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1c737b0;
    %wait E_0x1c737b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cac420_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c737b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1c8cd10;
    %load/vec4 v0x1cac510_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1caba90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cac420_0, 0;
    %wait E_0x1c737b0;
    %load/vec4 v0x1cac510_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1cab8f0_0, 0, 1;
    %wait E_0x1c737b0;
    %load/vec4 v0x1cac510_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1cabb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cac420_0, 0;
    %load/vec4 v0x1cabb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 56 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1cab8f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1cab9d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1caba90_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1cab9d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 58 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1cabbf0 .scope task, "wavedrom_start" "wavedrom_start" 3 69, 3 69 0, S_0x1cab110;
 .timescale -12 -12;
v0x1cabdd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cabeb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 72, 3 72 0, S_0x1cab110;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1cac7d0 .scope module, "top_module1" "top_module" 3 154, 4 1 0, S_0x1c75a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
v0x1cacae0_0 .net "clk", 0 0, v0x1cad900_0;  alias, 1 drivers
v0x1cacbf0_0 .net "j", 0 0, v0x1cac250_0;  alias, 1 drivers
v0x1cacd00_0 .net "k", 0 0, v0x1cac350_0;  alias, 1 drivers
v0x1cacdf0_0 .var "out", 0 0;
v0x1cace90_0 .net "reset", 0 0, v0x1cac420_0;  alias, 1 drivers
v0x1cacfd0_0 .var "state", 0 0;
E_0x1c73c80 .event anyedge, v0x1cacfd0_0;
S_0x1cad110 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 163, 3 163 0, S_0x1c75a50;
 .timescale -12 -12;
E_0x1cad2f0 .event anyedge, v0x1caddf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1caddf0_0;
    %nor/r;
    %assign/vec4 v0x1caddf0_0, 0;
    %wait E_0x1cad2f0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cab110;
T_4 ;
    %pushi/vec4 1387519, 0, 24;
    %store/vec4 v0x1cac180_0, 0, 24;
    %end;
    .thread T_4, $init;
    .scope S_0x1cab110;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cac420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cac250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cac350_0, 0;
    %wait E_0x1c737b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cac420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cac250_0, 0;
    %wait E_0x1c737b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cac250_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x1cab9d0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1cab6d0;
    %join;
    %fork t_1, S_0x1cab3d0;
    %jmp t_0;
    .scope S_0x1cab3d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cab5d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1cab5d0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1c737b0;
    %load/vec4 v0x1cac180_0;
    %pushi/vec4 22, 0, 34;
    %load/vec4 v0x1cab5d0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %pad/s 34;
    %sub;
    %part/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1cac250_0, 0;
    %assign/vec4 v0x1cac350_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cab5d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1cab5d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1cab110;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1cabeb0;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c5b9f0;
    %vpi_func 3 95 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1cac350_0, 0;
    %assign/vec4 v0x1cac250_0, 0;
    %vpi_func 3 96 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1cac420_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 99 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c75be0;
T_6 ;
Ewait_0 .event/or E_0x1c73560, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1caafb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x1c64950_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.4, 8;
T_6.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.4, 8;
 ; End of false expr.
    %blend;
T_6.4;
    %pad/s 1;
    %store/vec4 v0x1c681c0_0, 0, 1;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x1c64e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %pad/s 1;
    %store/vec4 v0x1c681c0_0, 0, 1;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1c75be0;
T_7 ;
    %wait E_0x1c737b0;
    %load/vec4 v0x1caae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1caafb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1c681c0_0;
    %assign/vec4 v0x1caafb0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1cac7d0;
T_8 ;
    %wait E_0x1c737b0;
    %load/vec4 v0x1cace90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cacfd0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1cacfd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x1cacbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cacfd0_0, 0;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cacfd0_0, 0;
T_8.6 ;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x1cacd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cacfd0_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1cacfd0_0, 0;
T_8.8 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1cac7d0;
T_9 ;
    %wait E_0x1c73c80;
    %load/vec4 v0x1cacfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cacdf0_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cacdf0_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1c75a50;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cad900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1caddf0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1c75a50;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cad900_0;
    %inv;
    %store/vec4 v0x1cad900_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1c75a50;
T_12 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cac090_0, v0x1cadf50_0, v0x1cad900_0, v0x1cad9a0_0, v0x1cada40_0, v0x1cadcb0_0, v0x1cadc10_0, v0x1cadb70_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1c75a50;
T_13 ;
    %load/vec4 v0x1cadd50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1cadd50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cadd50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_13.1 ;
    %load/vec4 v0x1cadd50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cadd50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 175 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 176 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cadd50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cadd50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 177 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1c75a50;
T_14 ;
    %wait E_0x1c5b9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cadd50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cadd50_0, 4, 32;
    %load/vec4 v0x1cadeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1cadd50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 188 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cadd50_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cadd50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cadd50_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1cadc10_0;
    %load/vec4 v0x1cadc10_0;
    %load/vec4 v0x1cadb70_0;
    %xor;
    %load/vec4 v0x1cadc10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x1cadd50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 192 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cadd50_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x1cadd50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cadd50_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm2s/fsm2s_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/fsm2s/iter0/response19/top_module.sv";
