vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/teste.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/microprocessador.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/registerout.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/flipflopd.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/control.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/decididor.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/countanel.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/flipflop_dsetclr.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/ciclobusca.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/clicoexecutacao.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/mux.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/register_inst.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/somadorsubtrador.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/somador_8_bits.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/somador_completo.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/meio_somador.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/subtrador_8_bits.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/subtrador_completo.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/meio_subtrador.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/accumulator.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/register.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/memory.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/memoriarom.v
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/db/altsyncram_cia1.tdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/uP_Programa.hex
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/memoriarem.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/contador.bdf
source_file = 1, C:/intelFPGA_lite/16.1/Microprocessador/Teste/flipflopjk.bdf
design_name = teste
instance = comp, \S[7]~output , S[7]~output, teste, 1
instance = comp, \S[6]~output , S[6]~output, teste, 1
instance = comp, \S[5]~output , S[5]~output, teste, 1
instance = comp, \S[4]~output , S[4]~output, teste, 1
instance = comp, \S[3]~output , S[3]~output, teste, 1
instance = comp, \S[2]~output , S[2]~output, teste, 1
instance = comp, \S[1]~output , S[1]~output, teste, 1
instance = comp, \S[0]~output , S[0]~output, teste, 1
instance = comp, \Clr~input , Clr~input, teste, 1
instance = comp, \Clk~input , Clk~input, teste, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
