#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '-kdb' '-nc' '-xprop=tmerge' '-lca' '-debug_access+all+reverse' '+define+' '-timescale=1ns/1ps' 'test/precal_tb.sv' 'verilog/pre_cal.sv' 'verilog/matmul.sv' 'verilog/fp_add.sv' 'verilog/fp_mul.sv' '-o' 'simv'  -static_dbgen_only -daidir=$1 2>&1
