<profile>

<section name = "Vivado HLS Report for 'operator_long_div5'" level="0">
<item name = "Date">Fri Aug 31 16:53:10 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">operator_long_div</item>
<item name = "Solution">div5</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">2.50</item>
<item name = "Clock uncertainty (ns)">0.31</item>
<item name = "Estimated clock period (ns)">3.263</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">65, 65, 65, 65, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_lut_div5_chunk_fu_122">lut_div5_chunk, 1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 14, 39</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 321</column>
<column name="Register">-, -, 173, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_lut_div5_chunk_fu_122">lut_div5_chunk, 0, 0, 14, 39</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">197, 45, 1, 45</column>
<column name="grp_lut_div5_chunk_fu_122_d_V">109, 23, 3, 69</column>
<column name="grp_lut_div5_chunk_fu_122_r_in_V">15, 3, 3, 9</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">44, 0, 44, 0</column>
<column name="d_chunk_V_10_reg_452">3, 0, 3, 0</column>
<column name="d_chunk_V_11_reg_457">3, 0, 3, 0</column>
<column name="d_chunk_V_12_reg_462">3, 0, 3, 0</column>
<column name="d_chunk_V_13_reg_467">3, 0, 3, 0</column>
<column name="d_chunk_V_14_reg_472">3, 0, 3, 0</column>
<column name="d_chunk_V_15_reg_477">3, 0, 3, 0</column>
<column name="d_chunk_V_16_reg_482">3, 0, 3, 0</column>
<column name="d_chunk_V_17_reg_487">3, 0, 3, 0</column>
<column name="d_chunk_V_18_reg_492">3, 0, 3, 0</column>
<column name="d_chunk_V_19_reg_497">3, 0, 3, 0</column>
<column name="d_chunk_V_1_reg_407">3, 0, 3, 0</column>
<column name="d_chunk_V_20_reg_502">3, 0, 3, 0</column>
<column name="d_chunk_V_21_reg_507">3, 0, 3, 0</column>
<column name="d_chunk_V_2_reg_412">3, 0, 3, 0</column>
<column name="d_chunk_V_3_reg_417">3, 0, 3, 0</column>
<column name="d_chunk_V_4_reg_422">3, 0, 3, 0</column>
<column name="d_chunk_V_5_reg_427">3, 0, 3, 0</column>
<column name="d_chunk_V_6_reg_432">3, 0, 3, 0</column>
<column name="d_chunk_V_7_reg_437">3, 0, 3, 0</column>
<column name="d_chunk_V_8_reg_442">3, 0, 3, 0</column>
<column name="d_chunk_V_9_reg_447">3, 0, 3, 0</column>
<column name="d_chunk_V_reg_402">1, 0, 3, 2</column>
<column name="grp_lut_div5_chunk_fu_122_ap_start_reg">1, 0, 1, 0</column>
<column name="q_chunk_V_11_reg_567">3, 0, 3, 0</column>
<column name="q_chunk_V_12_reg_572">3, 0, 3, 0</column>
<column name="q_chunk_V_13_reg_577">3, 0, 3, 0</column>
<column name="q_chunk_V_14_reg_582">3, 0, 3, 0</column>
<column name="q_chunk_V_15_reg_587">3, 0, 3, 0</column>
<column name="q_chunk_V_16_reg_592">3, 0, 3, 0</column>
<column name="q_chunk_V_17_reg_597">3, 0, 3, 0</column>
<column name="q_chunk_V_18_reg_602">3, 0, 3, 0</column>
<column name="q_chunk_V_19_reg_607">3, 0, 3, 0</column>
<column name="q_chunk_V_1_reg_522">3, 0, 3, 0</column>
<column name="q_chunk_V_20_reg_612">3, 0, 3, 0</column>
<column name="q_chunk_V_2_reg_527">3, 0, 3, 0</column>
<column name="q_chunk_V_3_reg_532">3, 0, 3, 0</column>
<column name="q_chunk_V_4_reg_537">3, 0, 3, 0</column>
<column name="q_chunk_V_5_reg_542">3, 0, 3, 0</column>
<column name="q_chunk_V_6_reg_547">3, 0, 3, 0</column>
<column name="q_chunk_V_7_reg_552">3, 0, 3, 0</column>
<column name="q_chunk_V_8_reg_557">3, 0, 3, 0</column>
<column name="q_chunk_V_9_reg_562">3, 0, 3, 0</column>
<column name="q_chunk_V_reg_517">3, 0, 3, 0</column>
<column name="reg_149">3, 0, 3, 0</column>
<column name="tmp_1_reg_512">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, operator_long_div5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, operator_long_div5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, operator_long_div5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, operator_long_div5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, operator_long_div5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, operator_long_div5, return value</column>
<column name="ap_return">out, 64, ap_ctrl_hs, operator_long_div5, return value</column>
<column name="in_r">in, 64, ap_none, in_r, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.26</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'in'">read, 0.00, 0.00, -, -, -, wire, read, &apos;in_r&apos;, -, -, -, -, -</column>
<column name="'tmp', test.cpp:152->test.cpp:222">bitselect, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'d_chunk.V', test.cpp:152->test.cpp:222">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'call_ret1_i', test.cpp:153->test.cpp:222">call, 3.26, 3.26, -, -, -, -, -, -, -, -, -, lut_div5_chunk, -</column>
</table>
</item>
</section>
</profile>
