|ROMuse
dis_out[0] <= TRAN1:inst6.dis_out[0]
dis_out[1] <= TRAN1:inst6.dis_out[1]
dis_out[2] <= TRAN1:inst6.dis_out[2]
dis_out[3] <= TRAN1:inst6.dis_out[3]
dis_out[4] <= TRAN1:inst6.dis_out[4]
dis_out[5] <= TRAN1:inst6.dis_out[5]
dis_out[6] <= TRAN1:inst6.dis_out[6]
clk => ID1ID2:inst3.clock
clk => ROMuse_count2:inst5.clk
clk => rom5:inst10.clock
clk => ROMuse_count:inst9.clk
clk => rom5:inst.clock
clk => ROMuse_count:inst2.clk
p0[0] <= TRAN1:inst13.dis_out[0]
p0[1] <= TRAN1:inst13.dis_out[1]
p0[2] <= TRAN1:inst13.dis_out[2]
p0[3] <= TRAN1:inst13.dis_out[3]
p0[4] <= TRAN1:inst13.dis_out[4]
p0[5] <= TRAN1:inst13.dis_out[5]
p0[6] <= TRAN1:inst13.dis_out[6]
p1[0] <= TRAN1:inst12.dis_out[0]
p1[1] <= TRAN1:inst12.dis_out[1]
p1[2] <= TRAN1:inst12.dis_out[2]
p1[3] <= TRAN1:inst12.dis_out[3]
p1[4] <= TRAN1:inst12.dis_out[4]
p1[5] <= TRAN1:inst12.dis_out[5]
p1[6] <= TRAN1:inst12.dis_out[6]
p2[0] <= TRAN1:inst11.dis_out[0]
p2[1] <= TRAN1:inst11.dis_out[1]
p2[2] <= TRAN1:inst11.dis_out[2]
p2[3] <= TRAN1:inst11.dis_out[3]
p2[4] <= TRAN1:inst11.dis_out[4]
p2[5] <= TRAN1:inst11.dis_out[5]
p2[6] <= TRAN1:inst11.dis_out[6]
q[0] <= rom5:inst.q[0]
q[1] <= rom5:inst.q[1]
q[2] <= rom5:inst.q[2]
q[3] <= rom5:inst.q[3]
q[4] <= rom5:inst.q[4]
q[5] <= rom5:inst.q[5]
q[6] <= rom5:inst.q[6]
q[7] <= rom5:inst.q[7]


|ROMuse|TRAN1:inst6
data_in[0] => Mux0.IN19
data_in[0] => Mux1.IN19
data_in[0] => Mux2.IN19
data_in[0] => Mux3.IN19
data_in[0] => Mux4.IN19
data_in[0] => Mux5.IN19
data_in[0] => Mux6.IN19
data_in[1] => Mux0.IN18
data_in[1] => Mux1.IN18
data_in[1] => Mux2.IN18
data_in[1] => Mux3.IN18
data_in[1] => Mux4.IN18
data_in[1] => Mux5.IN18
data_in[1] => Mux6.IN18
data_in[2] => Mux0.IN17
data_in[2] => Mux1.IN17
data_in[2] => Mux2.IN17
data_in[2] => Mux3.IN17
data_in[2] => Mux4.IN17
data_in[2] => Mux5.IN17
data_in[2] => Mux6.IN17
data_in[3] => Mux0.IN16
data_in[3] => Mux1.IN16
data_in[3] => Mux2.IN16
data_in[3] => Mux3.IN16
data_in[3] => Mux4.IN16
data_in[3] => Mux5.IN16
data_in[3] => Mux6.IN16
dis_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dis_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dis_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dis_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dis_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dis_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dis_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ROMuse|ID1ID2:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|ROMuse|ID1ID2:inst3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l091:auto_generated.address_a[0]
address_a[1] => altsyncram_l091:auto_generated.address_a[1]
address_a[2] => altsyncram_l091:auto_generated.address_a[2]
address_a[3] => altsyncram_l091:auto_generated.address_a[3]
address_a[4] => altsyncram_l091:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l091:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l091:auto_generated.q_a[0]
q_a[1] <= altsyncram_l091:auto_generated.q_a[1]
q_a[2] <= altsyncram_l091:auto_generated.q_a[2]
q_a[3] <= altsyncram_l091:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ROMuse|ID1ID2:inst3|altsyncram:altsyncram_component|altsyncram_l091:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT


|ROMuse|ROMuse_count2:inst5
clk => COUT~reg0.CLK
clk => Q1[0].CLK
clk => Q1[1].CLK
clk => Q1[2].CLK
clk => Q1[3].CLK
clk => Q1[4].CLK
RST => COUT~reg0.ACLR
RST => Q1[0].ACLR
RST => Q1[1].ACLR
RST => Q1[2].ACLR
RST => Q1[3].ACLR
RST => Q1[4].ACLR
DOUT[0] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= Q1[4].DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ROMuse|TRAN1:inst13
data_in[0] => Mux0.IN19
data_in[0] => Mux1.IN19
data_in[0] => Mux2.IN19
data_in[0] => Mux3.IN19
data_in[0] => Mux4.IN19
data_in[0] => Mux5.IN19
data_in[0] => Mux6.IN19
data_in[1] => Mux0.IN18
data_in[1] => Mux1.IN18
data_in[1] => Mux2.IN18
data_in[1] => Mux3.IN18
data_in[1] => Mux4.IN18
data_in[1] => Mux5.IN18
data_in[1] => Mux6.IN18
data_in[2] => Mux0.IN17
data_in[2] => Mux1.IN17
data_in[2] => Mux2.IN17
data_in[2] => Mux3.IN17
data_in[2] => Mux4.IN17
data_in[2] => Mux5.IN17
data_in[2] => Mux6.IN17
data_in[3] => Mux0.IN16
data_in[3] => Mux1.IN16
data_in[3] => Mux2.IN16
data_in[3] => Mux3.IN16
data_in[3] => Mux4.IN16
data_in[3] => Mux5.IN16
data_in[3] => Mux6.IN16
dis_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dis_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dis_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dis_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dis_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dis_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dis_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ROMuse|parkinglot:inst8
bitCode[0] => num_0[0].DATAIN
bitCode[1] => LessThan6.IN8
bitCode[1] => Add6.IN8
bitCode[1] => num_0.DATAA
bitCode[2] => LessThan4.IN8
bitCode[2] => Add4.IN8
bitCode[2] => num_0.DATAA
bitCode[3] => LessThan2.IN8
bitCode[3] => Add2.IN8
bitCode[3] => num_0.DATAA
bitCode[4] => LessThan1.IN8
bitCode[4] => Add1.IN8
bitCode[4] => num_0.DATAA
bitCode[5] => LessThan0.IN6
bitCode[5] => Add0.IN6
bitCode[5] => num_0.DATAA
bitCode[6] => LessThan0.IN5
bitCode[6] => Add0.IN5
bitCode[6] => num_0.DATAA
bitCode[7] => LessThan0.IN4
bitCode[7] => Add0.IN4
bitCode[7] => num_0.DATAA
num_2[0] <= num_1.DB_MAX_OUTPUT_PORT_TYPE
num_2[1] <= num_1.DB_MAX_OUTPUT_PORT_TYPE
num_2[2] <= <GND>
num_2[3] <= <GND>
num_1[0] <= num_0.DB_MAX_OUTPUT_PORT_TYPE
num_1[1] <= num_1.DB_MAX_OUTPUT_PORT_TYPE
num_1[2] <= num_1.DB_MAX_OUTPUT_PORT_TYPE
num_1[3] <= num_1.DB_MAX_OUTPUT_PORT_TYPE
num_0[0] <= bitCode[0].DB_MAX_OUTPUT_PORT_TYPE
num_0[1] <= num_0.DB_MAX_OUTPUT_PORT_TYPE
num_0[2] <= num_0.DB_MAX_OUTPUT_PORT_TYPE
num_0[3] <= num_0.DB_MAX_OUTPUT_PORT_TYPE


|ROMuse|rom5:inst10
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ROMuse|rom5:inst10|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5sr3:auto_generated.address_a[0]
address_a[1] => altsyncram_5sr3:auto_generated.address_a[1]
address_a[2] => altsyncram_5sr3:auto_generated.address_a[2]
address_a[3] => altsyncram_5sr3:auto_generated.address_a[3]
address_a[4] => altsyncram_5sr3:auto_generated.address_a[4]
address_a[5] => altsyncram_5sr3:auto_generated.address_a[5]
address_a[6] => altsyncram_5sr3:auto_generated.address_a[6]
address_a[7] => altsyncram_5sr3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5sr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5sr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_5sr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_5sr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_5sr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_5sr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_5sr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_5sr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_5sr3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ROMuse|rom5:inst10|altsyncram:altsyncram_component|altsyncram_5sr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|ROMuse|ROMuse_count:inst9
clk => COUT~reg0.CLK
clk => Q1[0].CLK
clk => Q1[1].CLK
clk => Q1[2].CLK
clk => Q1[3].CLK
clk => Q1[4].CLK
clk => Q1[5].CLK
clk => Q1[6].CLK
clk => Q1[7].CLK
RST => COUT~reg0.ACLR
RST => Q1[0].ACLR
RST => Q1[1].ACLR
RST => Q1[2].ACLR
RST => Q1[3].ACLR
RST => Q1[4].ACLR
RST => Q1[5].ACLR
RST => Q1[6].ACLR
RST => Q1[7].ACLR
DOUT[0] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= Q1[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= Q1[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= Q1[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= Q1[7].DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ROMuse|TRAN1:inst12
data_in[0] => Mux0.IN19
data_in[0] => Mux1.IN19
data_in[0] => Mux2.IN19
data_in[0] => Mux3.IN19
data_in[0] => Mux4.IN19
data_in[0] => Mux5.IN19
data_in[0] => Mux6.IN19
data_in[1] => Mux0.IN18
data_in[1] => Mux1.IN18
data_in[1] => Mux2.IN18
data_in[1] => Mux3.IN18
data_in[1] => Mux4.IN18
data_in[1] => Mux5.IN18
data_in[1] => Mux6.IN18
data_in[2] => Mux0.IN17
data_in[2] => Mux1.IN17
data_in[2] => Mux2.IN17
data_in[2] => Mux3.IN17
data_in[2] => Mux4.IN17
data_in[2] => Mux5.IN17
data_in[2] => Mux6.IN17
data_in[3] => Mux0.IN16
data_in[3] => Mux1.IN16
data_in[3] => Mux2.IN16
data_in[3] => Mux3.IN16
data_in[3] => Mux4.IN16
data_in[3] => Mux5.IN16
data_in[3] => Mux6.IN16
dis_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dis_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dis_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dis_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dis_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dis_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dis_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ROMuse|TRAN1:inst11
data_in[0] => Mux0.IN19
data_in[0] => Mux1.IN19
data_in[0] => Mux2.IN19
data_in[0] => Mux3.IN19
data_in[0] => Mux4.IN19
data_in[0] => Mux5.IN19
data_in[0] => Mux6.IN19
data_in[1] => Mux0.IN18
data_in[1] => Mux1.IN18
data_in[1] => Mux2.IN18
data_in[1] => Mux3.IN18
data_in[1] => Mux4.IN18
data_in[1] => Mux5.IN18
data_in[1] => Mux6.IN18
data_in[2] => Mux0.IN17
data_in[2] => Mux1.IN17
data_in[2] => Mux2.IN17
data_in[2] => Mux3.IN17
data_in[2] => Mux4.IN17
data_in[2] => Mux5.IN17
data_in[2] => Mux6.IN17
data_in[3] => Mux0.IN16
data_in[3] => Mux1.IN16
data_in[3] => Mux2.IN16
data_in[3] => Mux3.IN16
data_in[3] => Mux4.IN16
data_in[3] => Mux5.IN16
data_in[3] => Mux6.IN16
dis_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dis_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dis_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dis_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dis_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dis_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dis_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ROMuse|rom5:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ROMuse|rom5:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5sr3:auto_generated.address_a[0]
address_a[1] => altsyncram_5sr3:auto_generated.address_a[1]
address_a[2] => altsyncram_5sr3:auto_generated.address_a[2]
address_a[3] => altsyncram_5sr3:auto_generated.address_a[3]
address_a[4] => altsyncram_5sr3:auto_generated.address_a[4]
address_a[5] => altsyncram_5sr3:auto_generated.address_a[5]
address_a[6] => altsyncram_5sr3:auto_generated.address_a[6]
address_a[7] => altsyncram_5sr3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5sr3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5sr3:auto_generated.q_a[0]
q_a[1] <= altsyncram_5sr3:auto_generated.q_a[1]
q_a[2] <= altsyncram_5sr3:auto_generated.q_a[2]
q_a[3] <= altsyncram_5sr3:auto_generated.q_a[3]
q_a[4] <= altsyncram_5sr3:auto_generated.q_a[4]
q_a[5] <= altsyncram_5sr3:auto_generated.q_a[5]
q_a[6] <= altsyncram_5sr3:auto_generated.q_a[6]
q_a[7] <= altsyncram_5sr3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ROMuse|rom5:inst|altsyncram:altsyncram_component|altsyncram_5sr3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|ROMuse|ROMuse_count:inst2
clk => COUT~reg0.CLK
clk => Q1[0].CLK
clk => Q1[1].CLK
clk => Q1[2].CLK
clk => Q1[3].CLK
clk => Q1[4].CLK
clk => Q1[5].CLK
clk => Q1[6].CLK
clk => Q1[7].CLK
RST => COUT~reg0.ACLR
RST => Q1[0].ACLR
RST => Q1[1].ACLR
RST => Q1[2].ACLR
RST => Q1[3].ACLR
RST => Q1[4].ACLR
RST => Q1[5].ACLR
RST => Q1[6].ACLR
RST => Q1[7].ACLR
DOUT[0] <= Q1[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= Q1[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= Q1[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= Q1[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= Q1[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= Q1[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= Q1[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= Q1[7].DB_MAX_OUTPUT_PORT_TYPE
COUT <= COUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


