$date
	Tue Dec 16 00:06:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_mdu_debug $end
$var wire 32 ! dwb_dat_i [31:0] $end
$var wire 1 " dwb_err_i $end
$var wire 32 # iwb_dat_i [31:0] $end
$var wire 1 $ iwb_stb_o $end
$var wire 1 % iwb_cyc_o $end
$var wire 32 & iwb_adr_o [31:0] $end
$var wire 1 ' dwb_we_o $end
$var wire 1 ( dwb_stb_o $end
$var wire 4 ) dwb_sel_o [3:0] $end
$var wire 32 * dwb_dat_o [31:0] $end
$var wire 1 + dwb_cyc_o $end
$var wire 32 , dwb_adr_o [31:0] $end
$var reg 1 - clk $end
$var reg 1 . dmem_ack $end
$var reg 32 / dmem_data [31:0] $end
$var reg 1 0 imem_ack $end
$var reg 32 1 imem_data [31:0] $end
$var reg 32 2 interrupts [31:0] $end
$var reg 1 3 rst_n $end
$scope module dut $end
$var wire 1 - clk $end
$var wire 1 . dwb_ack_i $end
$var wire 32 4 dwb_adr_o [31:0] $end
$var wire 1 + dwb_cyc_o $end
$var wire 32 5 dwb_dat_i [31:0] $end
$var wire 32 6 dwb_dat_o [31:0] $end
$var wire 1 " dwb_err_i $end
$var wire 4 7 dwb_sel_o [3:0] $end
$var wire 1 ( dwb_stb_o $end
$var wire 1 ' dwb_we_o $end
$var wire 1 8 interrupt_req $end
$var wire 32 9 interrupts [31:0] $end
$var wire 1 : is_zpec $end
$var wire 1 0 iwb_ack_i $end
$var wire 32 ; iwb_adr_o [31:0] $end
$var wire 1 % iwb_cyc_o $end
$var wire 32 < iwb_dat_i [31:0] $end
$var wire 1 $ iwb_stb_o $end
$var wire 1 = rd_wen $end
$var wire 1 3 rst_n $end
$var wire 1 > stall $end
$var wire 32 ? trap_vector [31:0] $end
$var wire 32 @ rs2_data [31:0] $end
$var wire 5 A rs2_addr [4:0] $end
$var wire 32 B rs1_data [31:0] $end
$var wire 5 C rs1_addr [4:0] $end
$var wire 1 D reg_write $end
$var wire 32 E rd_data [31:0] $end
$var wire 5 F rd_addr [4:0] $end
$var wire 7 G opcode [6:0] $end
$var wire 1 H mem_write $end
$var wire 1 I mem_read $end
$var wire 32 J mdu_remainder [31:0] $end
$var wire 32 K mdu_quotient [31:0] $end
$var wire 64 L mdu_product [63:0] $end
$var wire 1 M mdu_done $end
$var wire 1 N mdu_busy $end
$var wire 1 O load_sign_bit $end
$var wire 16 P load_halfword [15:0] $end
$var wire 32 Q load_data_processed [31:0] $end
$var wire 8 R load_byte [7:0] $end
$var wire 2 S load_addr_offset [1:0] $end
$var wire 1 T is_system $end
$var wire 1 U is_mret $end
$var wire 1 V is_m $end
$var wire 1 W is_jump $end
$var wire 1 X is_ecall $end
$var wire 1 Y is_ebreak $end
$var wire 1 Z is_branch $end
$var wire 1 [ interrupt_pending $end
$var wire 1 \ interrupt_enabled $end
$var wire 32 ] interrupt_cause [31:0] $end
$var wire 1 ^ instr_retired $end
$var wire 32 _ immediate [31:0] $end
$var wire 1 ` illegal_instr $end
$var wire 7 a funct7 [6:0] $end
$var wire 3 b funct3 [2:0] $end
$var wire 32 c exception_val [31:0] $end
$var wire 1 d exception_taken $end
$var wire 32 e exception_cause [31:0] $end
$var wire 32 f epc_out [31:0] $end
$var wire 32 g csr_wdata [31:0] $end
$var wire 1 h csr_valid $end
$var wire 32 i csr_rdata [31:0] $end
$var wire 3 j csr_op [2:0] $end
$var wire 12 k csr_addr [11:0] $end
$var wire 1 l alu_zero $end
$var wire 1 m alu_src_imm $end
$var wire 32 n alu_result [31:0] $end
$var wire 32 o alu_operand_b [31:0] $end
$var wire 32 p alu_operand_a [31:0] $end
$var wire 4 q alu_op [3:0] $end
$var parameter 32 r RESET_VECTOR $end
$var parameter 3 s STATE_DECODE $end
$var parameter 3 t STATE_EXECUTE $end
$var parameter 3 u STATE_FETCH $end
$var parameter 3 v STATE_MEM $end
$var parameter 3 w STATE_MULDIV $end
$var parameter 3 x STATE_TRAP $end
$var parameter 3 y STATE_WRITEBACK $end
$var reg 32 z alu_result_reg [31:0] $end
$var reg 32 { dwb_adr_reg [31:0] $end
$var reg 1 | dwb_cyc_reg $end
$var reg 32 } dwb_dat_reg [31:0] $end
$var reg 4 ~ dwb_sel_reg [3:0] $end
$var reg 1 !" dwb_stb_reg $end
$var reg 1 "" dwb_we_reg $end
$var reg 32 #" instruction [31:0] $end
$var reg 1 $" iwb_cyc_reg $end
$var reg 1 %" iwb_stb_reg $end
$var reg 1 &" mdu_ack $end
$var reg 3 '" mdu_funct3 [2:0] $end
$var reg 2 (" mdu_pending [1:0] $end
$var reg 32 )" mdu_result_reg [31:0] $end
$var reg 32 *" mdu_selected_temp [31:0] $end
$var reg 1 +" mdu_start $end
$var reg 32 ," mem_data_reg [31:0] $end
$var reg 32 -" pc [31:0] $end
$var reg 3 ." state [2:0] $end
$var reg 32 /" trap_cause [31:0] $end
$var reg 1 0" trap_entry $end
$var reg 32 1" trap_pc [31:0] $end
$var reg 1 2" trap_return $end
$var reg 32 3" trap_val [31:0] $end
$scope module alu_inst $end
$var wire 32 4" operand_a [31:0] $end
$var wire 32 5" operand_b [31:0] $end
$var wire 1 l zero $end
$var wire 4 6" alu_op [3:0] $end
$var reg 32 7" result [31:0] $end
$upscope $end
$scope module csr_inst $end
$var wire 1 - clk $end
$var wire 12 8" csr_addr [11:0] $end
$var wire 3 9" csr_op [2:0] $end
$var wire 1 h csr_valid $end
$var wire 32 :" csr_wdata [31:0] $end
$var wire 32 ;" epc_out [31:0] $end
$var wire 1 ^ instr_retired $end
$var wire 1 \ interrupt_enabled $end
$var wire 1 [ interrupt_pending $end
$var wire 32 <" interrupts_i [31:0] $end
$var wire 32 =" pending_and_enabled [31:0] $end
$var wire 1 3 rst_n $end
$var wire 32 >" trap_cause [31:0] $end
$var wire 1 0" trap_entry $end
$var wire 32 ?" trap_pc [31:0] $end
$var wire 1 2" trap_return $end
$var wire 32 @" trap_val [31:0] $end
$var wire 2 A" mtvec_mode [1:0] $end
$var wire 32 B" mtvec_base [31:0] $end
$var wire 1 C" mpie_bit $end
$var wire 1 D" mie_bit $end
$var wire 1 E" csr_write $end
$var parameter 32 F" MARCHID $end
$var parameter 32 G" MHARTID $end
$var parameter 32 H" MIMPID $end
$var parameter 32 I" MISA $end
$var parameter 32 J" MVENDORID $end
$var reg 32 K" csr_rdata [31:0] $end
$var reg 32 L" csr_wdata_final [31:0] $end
$var reg 32 M" interrupt_cause [31:0] $end
$var reg 32 N" mcause [31:0] $end
$var reg 64 O" mcycle [63:0] $end
$var reg 32 P" mepc [31:0] $end
$var reg 32 Q" mie [31:0] $end
$var reg 64 R" minstret [63:0] $end
$var reg 32 S" mip [31:0] $end
$var reg 32 T" mscratch [31:0] $end
$var reg 32 U" mstatus [31:0] $end
$var reg 32 V" mtval [31:0] $end
$var reg 32 W" mtvec [31:0] $end
$var reg 32 X" trap_vector [31:0] $end
$var reg 1 Y" valid $end
$var integer 32 Z" i [31:0] $end
$upscope $end
$scope module decoder_inst $end
$var wire 32 [" instruction [31:0] $end
$var wire 1 : is_zpec $end
$var wire 5 \" rs2_addr [4:0] $end
$var wire 5 ]" rs1_addr [4:0] $end
$var wire 5 ^" rd_addr [4:0] $end
$var wire 7 _" opcode [6:0] $end
$var wire 7 `" funct7 [6:0] $end
$var wire 3 a" funct3 [2:0] $end
$var reg 4 b" alu_op [3:0] $end
$var reg 1 m alu_src_imm $end
$var reg 1 ` illegal_instr $end
$var reg 32 c" immediate [31:0] $end
$var reg 1 Z is_branch $end
$var reg 1 Y is_ebreak $end
$var reg 1 X is_ecall $end
$var reg 1 W is_jump $end
$var reg 1 V is_m $end
$var reg 1 U is_mret $end
$var reg 1 T is_system $end
$var reg 1 d" is_wfi $end
$var reg 1 I mem_read $end
$var reg 1 H mem_write $end
$var reg 1 D reg_write $end
$upscope $end
$scope module exc_unit $end
$var wire 1 " bus_error $end
$var wire 1 Y ebreak $end
$var wire 1 X ecall $end
$var wire 3 e" funct3 [2:0] $end
$var wire 1 ` illegal_instr $end
$var wire 32 f" instruction [31:0] $end
$var wire 32 g" mem_addr [31:0] $end
$var wire 1 I mem_read $end
$var wire 1 H mem_write $end
$var wire 32 h" pc [31:0] $end
$var reg 32 i" exception_cause [31:0] $end
$var reg 1 d exception_taken $end
$var reg 32 j" exception_val [31:0] $end
$upscope $end
$scope module mdu_inst $end
$var wire 1 &" ack $end
$var wire 1 - clk $end
$var wire 3 k" funct3 [2:0] $end
$var wire 1 l" is_div $end
$var wire 1 m" is_mul $end
$var wire 1 n" mul_signed_a $end
$var wire 1 3 rst_n $end
$var wire 1 +" start $end
$var wire 1 o" mul_signed_b $end
$var wire 2 p" div_op_sel [1:0] $end
$var wire 32 q" b [31:0] $end
$var wire 32 r" a [31:0] $end
$var parameter 2 s" DIV $end
$var parameter 2 t" DIV2 $end
$var parameter 2 u" IDLE $end
$var parameter 2 v" MUL $end
$var reg 32 w" a_latched [31:0] $end
$var reg 64 x" acc [63:0] $end
$var reg 32 y" b_latched [31:0] $end
$var reg 1 N busy $end
$var reg 1 M done $end
$var reg 6 z" mul_count [5:0] $end
$var reg 1 {" mul_sign $end
$var reg 64 |" multiplicand [63:0] $end
$var reg 32 }" multiplier [31:0] $end
$var reg 3 ~" op_latched [2:0] $end
$var reg 64 !# product [63:0] $end
$var reg 32 "# quotient [31:0] $end
$var reg 32 ## remainder [31:0] $end
$var reg 2 $# state [1:0] $end
$upscope $end
$scope module regfile_inst $end
$var wire 1 - clk $end
$var wire 5 %# rd_addr [4:0] $end
$var wire 32 &# rd_data [31:0] $end
$var wire 1 = rd_wen $end
$var wire 5 '# rs1_addr [4:0] $end
$var wire 5 (# rs2_addr [4:0] $end
$var wire 1 3 rst_n $end
$var wire 32 )# rs2_data [31:0] $end
$var wire 32 *# rs1_data [31:0] $end
$var integer 32 +# i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 v"
b0 u"
b11 t"
b10 s"
b0 J"
b1000000000000000000000100000000 I"
b1 H"
b0 G"
b0 F"
b100 y
b110 x
b101 w
b11 v
b0 u
b10 t
b1 s
b0 r
$end
#0
$dumpvars
b100000 +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
x{"
b0 z"
b0 y"
b0 x"
b0 w"
bx r"
bx q"
b11 p"
0o"
0n"
1m"
0l"
bx k"
b0 j"
b0 i"
b0 h"
bx g"
bx f"
bx e"
xd"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
b11111111111111111111111111111111 Z"
0Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
xE"
0D"
0C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
b0 3"
02"
b0 1"
00"
b0 /"
b0 ."
b0 -"
b0 ,"
0+"
bx *"
b0 )"
b0 ("
bx '"
0&"
0%"
0$"
bx #"
x""
0!"
bx ~
bx }
0|
bx {
bx z
bx q
bx p
bx o
bx n
xm
xl
bx k
bx j
b0 i
0h
bx g
b0 f
b0 e
0d
b0 c
bx b
bx a
x`
bx _
0^
b0 ]
0\
0[
xZ
xY
xX
xW
xV
xU
xT
bx S
b0 R
b0 Q
b0 P
0O
0N
0M
b0 L
b0 K
b0 J
xI
xH
bx G
bx F
bx E
xD
bx C
bx B
bx A
bx @
b0 ?
0>
0=
b10011 <
b0 ;
0:
b0 9
08
bx 7
bx 6
b0 5
bx 4
03
b0 2
b10011 1
00
b0 /
0.
0-
bx ,
0+
bx *
bx )
0(
x'
b0 &
0%
0$
b10011 #
0"
b0 !
$end
#5000
b100000 +#
1-
#10000
0-
#15000
b100000 +#
1-
#20000
0-
#25000
b100000 +#
1-
#30000
0-
#35000
b100000 +#
1-
#40000
0-
#45000
0h
0Y"
1$
1%"
1%
1$"
b1 O"
13
1-
#50000
0-
#55000
0h
0Y"
b10 O"
10
b10100000000000100010011 #
b10100000000000100010011 <
b10100000000000100010011 1
1-
#60000
0-
#65000
0l
b101 n
b101 7"
b101 g"
b0 p
b0 4"
b0 g
b0 :"
b101 o
b101 5"
0E"
b0 j
b0 9"
b0 B
b0 r"
b0 *#
b0 @
b0 q"
b0 )#
b101 k
b101 8"
0`
0d"
0U
0Y
0X
0T
0W
0Z
1D
0H
0I
1m
b0 q
b0 6"
b0 b"
b101 _
b101 c"
b10011 G
b10011 _"
b0 b
b0 a"
b0 e"
b0 k"
b0 a
b0 `"
b0 C
b0 ]"
b0 '#
b101 A
b101 \"
b101 (#
b10 F
b10 ^"
b10 %#
0h
0Y"
00
b1 ."
0$
0%"
0%
0$"
b10100000000000100010011 #"
b10100000000000100010011 ["
b10100000000000100010011 f"
b11 O"
1-
#70000
0-
#75000
0h
0Y"
b100 O"
b10 ."
1-
#80000
0-
#85000
b101 E
b101 &#
1=
b1 S
0h
0Y"
1^
b100 ."
b101 z
b101 O"
1-
#90000
0-
#95000
0=
0h
0Y"
b1 R"
b110 O"
0^
b0 ."
b100 &
b100 ;
b100 -"
b100 h"
1-
#100000
0-
#105000
0h
0Y"
1$
1%"
1%
1$"
b111 O"
1-
#110000
0-
#115000
0h
0Y"
b1000 O"
10
b11000000000000110010011 #
b11000000000000110010011 <
b11000000000000110010011 1
1-
#120000
0-
#125000
b110 n
b110 7"
b110 g"
b110 o
b110 5"
b110 k
b110 8"
1D
1m
b110 _
b110 c"
b110 A
b110 \"
b110 (#
b11 F
b11 ^"
b11 %#
0h
0Y"
00
b1 ."
0$
0%"
0%
0$"
b11000000000000110010011 #"
b11000000000000110010011 ["
b11000000000000110010011 f"
b1001 O"
1-
#130000
0-
#135000
0h
0Y"
b1010 O"
b10 ."
1-
#140000
0-
#145000
b110 E
b110 &#
1=
b10 S
0h
0Y"
1^
b100 ."
b110 z
b1011 O"
1-
#150000
0-
#155000
0=
0h
0Y"
b10 R"
b1100 O"
0^
b0 ."
b1000 &
b1000 ;
b1000 -"
b1000 h"
1-
#160000
0-
#165000
0h
0Y"
1$
1%"
1%
1$"
b1101 O"
1-
#170000
0-
#175000
0h
0Y"
b1110 O"
10
b10001100010000000010110011 #
b10001100010000000010110011 <
b10001100010000000010110011 1
1-
#180000
0-
#185000
b101 p
b101 4"
b101 g
b101 :"
xl
bx n
bx 7"
bx g"
b101 B
b101 r"
b101 *#
b110 @
b110 q"
b110 )#
b100011 k
b100011 8"
b1010 q
b1010 6"
b1010 b"
1V
1D
0m
b0 _
b0 c"
b110011 G
b110011 _"
b1 a
b1 `"
b10 C
b10 ]"
b10 '#
b11 A
b11 \"
b11 (#
b1 F
b1 ^"
b1 %#
0h
0Y"
00
b1 ."
0$
0%"
0%
0$"
b10001100010000000010110011 #"
b10001100010000000010110011 ["
b10001100010000000010110011 f"
b1111 O"
1-
#190000
0-
#195000
0h
0Y"
b10000 O"
b10 ."
1-
#200000
0-
#205000
0h
0Y"
b101 ."
b0 '"
1+"
b10001 O"
1-
#210000
0-
#215000
0h
0Y"
b10010 O"
b1 $#
1N
b110 }"
b101 |"
0{"
b110 y"
b101 w"
0+"
1-
#220000
0-
#225000
0h
0Y"
b1 z"
b11 }"
b1010 |"
b10011 O"
1-
#230000
0-
#235000
0h
0Y"
b10100 O"
b10 z"
b1 }"
b10100 |"
b1010 x"
1-
#240000
0-
#245000
0h
0Y"
b11 z"
b0 }"
b101000 |"
b11110 x"
b10101 O"
1-
#250000
0-
#255000
0h
0Y"
b10110 O"
b100 z"
b1010000 |"
1-
#260000
0-
#265000
0h
0Y"
b101 z"
b10100000 |"
b10111 O"
1-
#270000
0-
#275000
0h
0Y"
b11000 O"
b110 z"
b101000000 |"
1-
#280000
0-
#285000
0h
0Y"
b111 z"
b1010000000 |"
b11001 O"
1-
#290000
0-
#295000
0h
0Y"
b11010 O"
b1000 z"
b10100000000 |"
1-
#300000
0-
#305000
0h
0Y"
b1001 z"
b101000000000 |"
b11011 O"
1-
#310000
0-
#315000
0h
0Y"
b11100 O"
b1010 z"
b1010000000000 |"
1-
#320000
0-
#325000
0h
0Y"
b1011 z"
b10100000000000 |"
b11101 O"
1-
#330000
0-
#335000
0h
0Y"
b11110 O"
b1100 z"
b101000000000000 |"
1-
#340000
0-
#345000
0h
0Y"
b1101 z"
b1010000000000000 |"
b11111 O"
1-
#350000
0-
#355000
0h
0Y"
b100000 O"
b1110 z"
b10100000000000000 |"
1-
#360000
0-
#365000
0h
0Y"
b1111 z"
b101000000000000000 |"
b100001 O"
1-
#370000
0-
#375000
0h
0Y"
b100010 O"
b10000 z"
b1010000000000000000 |"
1-
#380000
0-
#385000
0h
0Y"
b10001 z"
b10100000000000000000 |"
b100011 O"
1-
#390000
0-
#395000
0h
0Y"
b100100 O"
b10010 z"
b101000000000000000000 |"
1-
#400000
0-
#405000
0h
0Y"
b10011 z"
b1010000000000000000000 |"
b100101 O"
1-
#410000
0-
#415000
0h
0Y"
b100110 O"
b10100 z"
b10100000000000000000000 |"
1-
#420000
0-
#425000
0h
0Y"
b10101 z"
b101000000000000000000000 |"
b100111 O"
1-
#430000
0-
#435000
0h
0Y"
b101000 O"
b10110 z"
b1010000000000000000000000 |"
1-
#440000
0-
#445000
0h
0Y"
b10111 z"
b10100000000000000000000000 |"
b101001 O"
1-
#450000
0-
#455000
0h
0Y"
b101010 O"
b11000 z"
b101000000000000000000000000 |"
1-
#460000
0-
#465000
0h
0Y"
b11001 z"
b1010000000000000000000000000 |"
b101011 O"
1-
#470000
0-
#475000
0h
0Y"
b101100 O"
b11010 z"
b10100000000000000000000000000 |"
1-
#480000
0-
#485000
0h
0Y"
b11011 z"
b101000000000000000000000000000 |"
b101101 O"
1-
#490000
0-
#495000
0h
0Y"
b101110 O"
b11100 z"
b1010000000000000000000000000000 |"
1-
#500000
0-
#505000
0h
0Y"
b11101 z"
b10100000000000000000000000000000 |"
b101111 O"
1-
#510000
0-
#515000
0h
0Y"
b110000 O"
b11110 z"
b101000000000000000000000000000000 |"
1-
#520000
0-
#525000
0h
0Y"
b11111 z"
b1010000000000000000000000000000000 |"
b110001 O"
1-
#530000
0-
#535000
0h
0Y"
b110010 O"
b100000 z"
b10100000000000000000000000000000000 |"
1-
#540000
0-
#545000
0h
0Y"
b0 $#
1M
0N
b11110 L
b11110 !#
b110011 O"
1-
#550000
0-
#555000
0h
0Y"
b110100 O"
b1 ("
1-
#560000
0-
#565000
0h
0Y"
b10 ("
b11110 )"
b110101 O"
b11110 *"
1-
#570000
0-
#575000
b11110 E
b11110 &#
1=
0h
0Y"
b110110 O"
1^
b100 ."
1&"
b0 ("
b11110 z
1-
#580000
0-
#585000
0=
0h
0Y"
0^
b0 ."
b1100 &
b1100 ;
b1100 -"
b1100 h"
0&"
0M
b11 R"
b110111 O"
1-
#590000
0-
#595000
0h
0Y"
b111000 O"
1$
1%"
1%
1$"
1-
#600000
0-
#605000
0h
0Y"
10
b1110011 #
b1110011 <
b1110011 1
b111001 O"
1-
#610000
0-
#615000
b0 p
b0 4"
b0 E
b0 &#
b0 g
b0 :"
b0 o
b0 5"
b1011 e
b1011 i"
1d
1l
b0 n
b0 7"
b0 g"
b0 B
b0 r"
b0 *#
b0 @
b0 q"
b0 )#
0h
0Y"
b0 k
b0 8"
1X
1T
0D
b0 q
b0 6"
b0 b"
b1110011 G
b1110011 _"
b0 a
b0 `"
b0 C
b0 ]"
b0 '#
b0 A
b0 \"
b0 (#
b0 F
b0 ^"
b0 %#
b111010 O"
b1 ."
0$
0%"
0%
0$"
b1110011 #"
b1110011 ["
b1110011 f"
00
1-
#620000
0-
#625000
0h
0Y"
b10 ."
b111011 O"
1-
#630000
0-
#635000
0h
0Y"
b111100 O"
b110 ."
b1011 /"
b1011 >"
b1100 1"
b1100 ?"
10"
1-
#640000
0-
#645000
b1011 e
b1011 i"
1d
0h
0Y"
b0 ."
00"
b0 &
b0 ;
b0 -"
b0 h"
b1100000000000 U"
b1011 N"
b1100 f
b1100 ;"
b1100 P"
b111101 O"
1-
#650000
0-
#655000
0h
0Y"
b111110 O"
1$
1%"
1%
1$"
1-
#660000
0-
#665000
0h
0Y"
10
b10100000000000100010011 #
b10100000000000100010011 <
b10100000000000100010011 1
b111111 O"
1-
#670000
0-
#675000
0l
b101 n
b101 7"
b101 g"
b11110 E
b11110 &#
b101 o
b101 5"
0h
0Y"
b101 k
b101 8"
1D
1m
0X
0T
b101 _
b101 c"
b10011 G
b10011 _"
b101 A
b101 \"
b101 (#
b10 F
b10 ^"
b10 %#
b0 e
b0 i"
0d
b1000000 O"
b1 ."
0$
0%"
0%
0$"
b10100000000000100010011 #"
b10100000000000100010011 ["
b10100000000000100010011 f"
00
1-
#680000
0-
#685000
0h
0Y"
b10 ."
b1000001 O"
1-
#690000
0-
#695000
0h
0Y"
b1000010 O"
b101 ."
1+"
1-
#700000
0-
#705000
0h
0Y"
0+"
b1 $#
1N
b0 z"
b0 x"
b0 |"
b0 y"
b0 w"
b1000011 O"
1-
#710000
0-
#715000
0h
0Y"
b1000100 O"
b1 z"
1-
#720000
0-
#725000
0h
0Y"
b10 z"
b1000101 O"
1-
#730000
0-
#735000
0h
0Y"
b1000110 O"
b11 z"
1-
#740000
0-
#745000
0h
0Y"
b100 z"
b1000111 O"
1-
#750000
0-
#755000
0h
0Y"
b1001000 O"
b101 z"
1-
#760000
0-
#765000
0h
0Y"
b110 z"
b1001001 O"
1-
#770000
0-
#775000
0h
0Y"
b1001010 O"
b111 z"
1-
#780000
0-
#785000
0h
0Y"
b1000 z"
b1001011 O"
1-
#790000
0-
#795000
0h
0Y"
b1001100 O"
b1001 z"
1-
#800000
0-
#805000
0h
0Y"
b1010 z"
b1001101 O"
1-
#810000
0-
#815000
0h
0Y"
b1001110 O"
b1011 z"
1-
#820000
0-
#825000
0h
0Y"
b1100 z"
b1001111 O"
1-
#830000
0-
#835000
0h
0Y"
b1010000 O"
b1101 z"
1-
#840000
0-
#845000
0h
0Y"
b1110 z"
b1010001 O"
1-
#850000
0-
#855000
0h
0Y"
b1010010 O"
b1111 z"
1-
#860000
0-
#865000
0h
0Y"
b10000 z"
b1010011 O"
1-
#870000
0-
#875000
0h
0Y"
b1010100 O"
b10001 z"
1-
#880000
0-
#885000
0h
0Y"
b10010 z"
b1010101 O"
1-
#890000
0-
#895000
0h
0Y"
b1010110 O"
b10011 z"
1-
#900000
0-
#905000
0h
0Y"
b10100 z"
b1010111 O"
1-
#910000
0-
#915000
0h
0Y"
b1011000 O"
b10101 z"
1-
#920000
0-
#925000
0h
0Y"
b10110 z"
b1011001 O"
1-
#930000
0-
#935000
0h
0Y"
b1011010 O"
b10111 z"
1-
#940000
0-
#945000
0h
0Y"
b11000 z"
b1011011 O"
1-
#950000
0-
#955000
0h
0Y"
b1011100 O"
b11001 z"
1-
#960000
0-
#965000
0h
0Y"
b11010 z"
b1011101 O"
1-
#970000
0-
#975000
0h
0Y"
b1011110 O"
b11011 z"
1-
#980000
0-
#985000
0h
0Y"
b11100 z"
b1011111 O"
1-
#990000
0-
#995000
0h
0Y"
b1100000 O"
b11101 z"
1-
#1000000
0-
#1005000
0h
0Y"
b11110 z"
b1100001 O"
1-
#1010000
0-
#1015000
0h
0Y"
b1100010 O"
b11111 z"
1-
#1020000
0-
#1025000
0h
0Y"
b100000 z"
b1100011 O"
1-
#1030000
0-
#1035000
0h
0Y"
b1100100 O"
b0 $#
1M
0N
b0 L
b0 !#
1-
#1040000
0-
#1045000
0h
0Y"
b1 ("
b1100101 O"
1-
