
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/diffeq1.v
# synth_design -part xc7z020clg484-3 -top diffeq_paj_convert -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top diffeq_paj_convert -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 223306 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.539 ; gain = 26.895 ; free physical = 246833 ; free virtual = 314580
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'diffeq_paj_convert' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/diffeq1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'diffeq_paj_convert' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/diffeq1.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 246822 ; free virtual = 314570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 246811 ; free virtual = 314559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.656 ; free physical = 246811 ; free virtual = 314559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/diffeq1.v:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.305 ; gain = 88.660 ; free physical = 246725 ; free virtual = 314473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 2x32  Multipliers := 2     
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module diffeq_paj_convert 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 2x32  Multipliers := 2     
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/diffeq1.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/diffeq1.v:42]
DSP Report: Generating DSP u_var2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: Generating DSP u_var2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: Generating DSP u_var2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: Generating DSP u_var2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: Generating DSP u_var1, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: Generating DSP u_var1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: Generating DSP u_var1, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: Generating DSP u_var1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: Generating DSP temp, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.035 ; gain = 220.391 ; free physical = 246365 ; free virtual = 314115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|diffeq_paj_convert | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|diffeq_paj_convert | (PCIN>>17)+A*B2 | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|diffeq_paj_convert | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|diffeq_paj_convert | (PCIN>>17)+A*B2 | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|diffeq_paj_convert | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|diffeq_paj_convert | (PCIN>>17)+A*B2 | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|diffeq_paj_convert | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|diffeq_paj_convert | (PCIN>>17)+A*B2 | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|diffeq_paj_convert | A*B2            | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|diffeq_paj_convert | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|diffeq_paj_convert | (PCIN>>17)+A2*B | 15     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.039 ; gain = 220.395 ; free physical = 246341 ; free virtual = 314090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.051 ; gain = 230.406 ; free physical = 246343 ; free virtual = 314092
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.055 ; gain = 230.410 ; free physical = 246338 ; free virtual = 314088
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.055 ; gain = 230.410 ; free physical = 246337 ; free virtual = 314087
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.055 ; gain = 230.410 ; free physical = 246337 ; free virtual = 314087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.055 ; gain = 230.410 ; free physical = 246337 ; free virtual = 314087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.055 ; gain = 230.410 ; free physical = 246337 ; free virtual = 314087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.055 ; gain = 230.410 ; free physical = 246337 ; free virtual = 314086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    72|
|2     |DSP48E1 |     9|
|3     |LUT1    |     2|
|4     |LUT2    |   232|
|5     |LUT3    |   130|
|6     |LUT4    |   126|
|7     |LUT6    |     1|
|8     |FDRE    |   194|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   766|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.055 ; gain = 230.410 ; free physical = 246337 ; free virtual = 314086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.055 ; gain = 230.410 ; free physical = 246338 ; free virtual = 314088
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.059 ; gain = 230.410 ; free physical = 246338 ; free virtual = 314088
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.223 ; gain = 0.000 ; free physical = 246186 ; free virtual = 313936
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1845.223 ; gain = 371.676 ; free physical = 246248 ; free virtual = 313997
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2377.879 ; gain = 532.656 ; free physical = 245593 ; free virtual = 313344
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2377.879 ; gain = 0.000 ; free physical = 245593 ; free virtual = 313345
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2401.891 ; gain = 0.000 ; free physical = 245587 ; free virtual = 313340
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq1/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246537 ; free virtual = 314287

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ad509768

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246536 ; free virtual = 314286

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ad509768

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246496 ; free virtual = 314246
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7363a67c

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246496 ; free virtual = 314246
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 59d5200c

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246497 ; free virtual = 314247
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 59d5200c

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246497 ; free virtual = 314247
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 6d55e8ea

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246492 ; free virtual = 314242
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 6d55e8ea

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246492 ; free virtual = 314241
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246490 ; free virtual = 314240
Ending Logic Optimization Task | Checksum: 6d55e8ea

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246490 ; free virtual = 314239

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6d55e8ea

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246485 ; free virtual = 314234

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6d55e8ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246485 ; free virtual = 314234

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246485 ; free virtual = 314234
Ending Netlist Obfuscation Task | Checksum: 6d55e8ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246485 ; free virtual = 314234
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2473.953 ; gain = 0.000 ; free physical = 246485 ; free virtual = 314234
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 6d55e8ea
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module diffeq_paj_convert ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2489.945 ; gain = 0.000 ; free physical = 246421 ; free virtual = 314171
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2492.934 ; gain = 2.988 ; free physical = 246401 ; free virtual = 314151
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.041 | TNS=-162.324 |
PSMgr Creation: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2493.934 ; gain = 3.988 ; free physical = 246376 ; free virtual = 314126
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2693.125 ; gain = 200.191 ; free physical = 246343 ; free virtual = 314093
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2693.125 ; gain = 203.180 ; free physical = 246342 ; free virtual = 314092

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246358 ; free virtual = 314107


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design diffeq_paj_convert ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 194
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 6d55e8ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246356 ; free virtual = 314106
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 6d55e8ea
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2693.125 ; gain = 219.172 ; free physical = 246347 ; free virtual = 314097
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 18051080 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6d55e8ea

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246319 ; free virtual = 314068
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 6d55e8ea

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246315 ; free virtual = 314065
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 6d55e8ea

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246307 ; free virtual = 314056
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 6d55e8ea

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246304 ; free virtual = 314053
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 6d55e8ea

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246299 ; free virtual = 314049

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246299 ; free virtual = 314048
Ending Netlist Obfuscation Task | Checksum: 6d55e8ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246297 ; free virtual = 314047
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246070 ; free virtual = 313820
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0f14fd68

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246070 ; free virtual = 313820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246069 ; free virtual = 313819

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0f14fd68

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246066 ; free virtual = 313815

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 3294e91b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246047 ; free virtual = 313796

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 3294e91b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246047 ; free virtual = 313796
Phase 1 Placer Initialization | Checksum: 3294e91b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246046 ; free virtual = 313795

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9f1d87f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246029 ; free virtual = 313778

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell temp. 15 registers were pushed out.
INFO: [Physopt 32-666] Processed cell temp__1. No change.
INFO: [Physopt 32-666] Processed cell temp__0. No change.
INFO: [Physopt 32-457] Pass 2. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell temp. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245843 ; free virtual = 313592
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245804 ; free virtual = 313553

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |           15  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           15  |              0  |                     1  |           0  |           5  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 17e3f2d74

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245797 ; free virtual = 313546
Phase 2 Global Placement | Checksum: c09e6f41

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245822 ; free virtual = 313571

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c09e6f41

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245821 ; free virtual = 313571

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1046570db

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245805 ; free virtual = 313556

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 33fe806d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245806 ; free virtual = 313557

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: eca0af37

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245806 ; free virtual = 313557

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2be728de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245783 ; free virtual = 313533

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1210b1f93

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245840 ; free virtual = 313589

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f8066cf8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245845 ; free virtual = 313595

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17fff8124

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245850 ; free virtual = 313600

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1052a029d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245834 ; free virtual = 313583
Phase 3 Detail Placement | Checksum: 1052a029d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245834 ; free virtual = 313583

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11183ec9c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 11183ec9c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245825 ; free virtual = 313575
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.402. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 86b9303e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246685 ; free virtual = 314458
Phase 4.1 Post Commit Optimization | Checksum: 86b9303e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246686 ; free virtual = 314459

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 86b9303e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246678 ; free virtual = 314452

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 86b9303e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246677 ; free virtual = 314451

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246678 ; free virtual = 314452
Phase 4.4 Final Placement Cleanup | Checksum: 86b9303e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246692 ; free virtual = 314465
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 86b9303e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246691 ; free virtual = 314464
Ending Placer Task | Checksum: 40d0283d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246705 ; free virtual = 314478
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246704 ; free virtual = 314478
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246666 ; free virtual = 314439

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.402 | TNS=-192.112 |
Phase 1 Physical Synthesis Initialization | Checksum: b8ce930a

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246644 ; free virtual = 314417
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.402 | TNS=-192.112 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: b8ce930a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246636 ; free virtual = 314410

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 85 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_var[31].  Did not re-place instance u_var[31]_i_1
INFO: [Physopt 32-662] Processed net u_var[31]_i_3_n_0.  Did not re-place instance u_var[31]_i_3
INFO: [Physopt 32-662] Processed net psdsp_n.  Did not re-place instance psdsp
INFO: [Physopt 32-662] Processed net u_var2_i_32_n_0.  Did not re-place instance u_var2_i_32
INFO: [Physopt 32-662] Processed net u_var2_i_62_n_0.  Did not re-place instance u_var2_i_62
INFO: [Physopt 32-663] Processed net u_var[23]_i_15_n_0.  Re-placed instance u_var[23]_i_15
INFO: [Physopt 32-662] Processed net u_var[31]_i_7_n_0.  Did not re-place instance u_var[31]_i_7
INFO: [Physopt 32-662] Processed net u_var_reg_n_0_[31].  Did not re-place instance u_var_reg[31]
INFO: [Physopt 32-662] Processed net u_var[23]_i_3_n_0.  Did not re-place instance u_var[23]_i_3
INFO: [Physopt 32-662] Processed net u_var[29].  Did not re-place instance u_var[29]_i_1
INFO: [Physopt 32-663] Processed net psdsp_n_2.  Re-placed instance psdsp_2
INFO: [Physopt 32-662] Processed net u_var[23]_i_7_n_0.  Did not re-place instance u_var[23]_i_7
INFO: [Physopt 32-662] Processed net u_var2_i_30__0_n_0.  Did not re-place instance u_var2_i_30__0
INFO: [Physopt 32-662] Processed net u_var2_i_35_n_0.  Did not re-place instance u_var2_i_35
INFO: [Physopt 32-662] Processed net u_var[27]_i_3_n_0.  Did not re-place instance u_var[27]_i_3
INFO: [Physopt 32-662] Processed net u_var[27]_i_7_n_0.  Did not re-place instance u_var[27]_i_7
INFO: [Physopt 32-662] Processed net u_var[23]_i_6_n_0.  Did not re-place instance u_var[23]_i_6
INFO: [Physopt 32-662] Processed net u_var[23]_i_10_n_0.  Did not re-place instance u_var[23]_i_10
INFO: [Physopt 32-662] Processed net u_var2_i_37_n_0.  Did not re-place instance u_var2_i_37
INFO: [Physopt 32-662] Processed net u_var2_i_61_n_0.  Did not re-place instance u_var2_i_61
INFO: [Physopt 32-662] Processed net u_var2_i_60_n_0.  Did not re-place instance u_var2_i_60
INFO: [Physopt 32-662] Processed net u_var2_i_27__0_n_0.  Did not re-place instance u_var2_i_27__0
INFO: [Physopt 32-662] Processed net u_var[23]_i_5_n_0.  Did not re-place instance u_var[23]_i_5
INFO: [Physopt 32-662] Processed net u_var[25].  Did not re-place instance u_var[25]_i_1
INFO: [Physopt 32-663] Processed net psdsp_n_6.  Re-placed instance psdsp_6
INFO: [Physopt 32-662] Processed net u_var[23]_i_9_n_0.  Did not re-place instance u_var[23]_i_9
INFO: [Physopt 32-662] Processed net u_var[27]_i_15_n_0.  Did not re-place instance u_var[27]_i_15
INFO: [Physopt 32-662] Processed net u_var2_i_33_n_0.  Did not re-place instance u_var2_i_33
INFO: [Physopt 32-662] Processed net u_var2_i_38_n_0.  Did not re-place instance u_var2_i_38
INFO: [Physopt 32-662] Processed net u_var[19]_i_3_n_0.  Did not re-place instance u_var[19]_i_3
INFO: [Physopt 32-662] Processed net u_var[19]_i_7_n_0.  Did not re-place instance u_var[19]_i_7
INFO: [Physopt 32-662] Processed net u_var[27]_i_4_n_0.  Did not re-place instance u_var[27]_i_4
INFO: [Physopt 32-662] Processed net u_var[27]_i_8_n_0.  Did not re-place instance u_var[27]_i_8
INFO: [Physopt 32-662] Processed net u_var[23]_i_4_n_0.  Did not re-place instance u_var[23]_i_4
INFO: [Physopt 32-662] Processed net u_var[23]_i_8_n_0.  Did not re-place instance u_var[23]_i_8
INFO: [Physopt 32-662] Processed net u_var2_i_58_n_0.  Did not re-place instance u_var2_i_58
INFO: [Physopt 32-662] Processed net u_var2_i_39_n_0.  Did not re-place instance u_var2_i_39
INFO: [Physopt 32-662] Processed net u_var[30].  Did not re-place instance u_var[30]_i_1
INFO: [Physopt 32-662] Processed net psdsp_n_1.  Did not re-place instance psdsp_1
INFO: [Physopt 32-662] Processed net u_var_reg_n_0_[30].  Did not re-place instance u_var_reg[30]
INFO: [Physopt 32-662] Processed net u_var[31]_i_5_n_0.  Did not re-place instance u_var[31]_i_5
INFO: [Physopt 32-662] Processed net u_var[31]_i_9_n_0.  Did not re-place instance u_var[31]_i_9
INFO: [Physopt 32-662] Processed net u_var[28].  Did not re-place instance u_var[28]_i_1
INFO: [Physopt 32-662] Processed net psdsp_n_3.  Did not re-place instance psdsp_3
INFO: [Physopt 32-662] Processed net u_var_reg_n_0_[28].  Did not re-place instance u_var_reg[28]
INFO: [Physopt 32-662] Processed net u_var2_i_28__0_n_0.  Did not re-place instance u_var2_i_28__0
INFO: [Physopt 32-662] Processed net u_var[31]_i_24_n_0.  Did not re-place instance u_var[31]_i_24
INFO: [Physopt 32-662] Processed net u_var2_i_57_n_0.  Did not re-place instance u_var2_i_57
INFO: [Physopt 32-662] Processed net u_var2_i_56_n_0.  Did not re-place instance u_var2_i_56
INFO: [Physopt 32-662] Processed net u_var2_i_31_n_0.  Did not re-place instance u_var2_i_31
INFO: [Physopt 32-662] Processed net u_var2_i_36_n_0.  Did not re-place instance u_var2_i_36
INFO: [Physopt 32-662] Processed net u_var[23]_i_13_n_0.  Did not re-place instance u_var[23]_i_13
INFO: [Physopt 32-662] Processed net u_var2_i_59_n_0.  Did not re-place instance u_var2_i_59
INFO: [Physopt 32-662] Processed net u_var[27]_i_16_n_0.  Did not re-place instance u_var[27]_i_16
INFO: [Physopt 32-662] Processed net u_var[31]_i_4_n_0.  Did not re-place instance u_var[31]_i_4
INFO: [Physopt 32-662] Processed net u_var[31]_i_8_n_0.  Did not re-place instance u_var[31]_i_8
INFO: [Physopt 32-662] Processed net u_var[27].  Did not re-place instance u_var[27]_i_1
INFO: [Physopt 32-662] Processed net psdsp_n_4.  Did not re-place instance psdsp_4
INFO: [Physopt 32-662] Processed net u_var_reg_n_0_[27].  Did not re-place instance u_var_reg[27]
INFO: [Physopt 32-662] Processed net u_var2_i_25__0_n_0.  Did not re-place instance u_var2_i_25__0
INFO: [Physopt 32-662] Processed net u_var_reg_n_0_[29].  Did not re-place instance u_var_reg[29]
INFO: [Physopt 32-662] Processed net u_var[27]_i_13_n_0.  Did not re-place instance u_var[27]_i_13
INFO: [Physopt 32-662] Processed net u_var[23]_i_14_n_0.  Did not re-place instance u_var[23]_i_14
INFO: [Physopt 32-662] Processed net u_var[24].  Did not re-place instance u_var[24]_i_1
INFO: [Physopt 32-662] Processed net u_var_reg_n_0_[24].  Did not re-place instance u_var_reg[24]
INFO: [Physopt 32-662] Processed net u_var[23].  Did not re-place instance u_var[23]_i_1
INFO: [Physopt 32-662] Processed net psdsp_n_8.  Did not re-place instance psdsp_8
INFO: [Physopt 32-663] Processed net u_var[31]_i_23_n_0.  Re-placed instance u_var[31]_i_23
INFO: [Physopt 32-662] Processed net u_var[21].  Did not re-place instance u_var[21]_i_1
INFO: [Physopt 32-662] Processed net psdsp_n_7.  Did not re-place instance psdsp_7
INFO: [Physopt 32-662] Processed net u_var_reg_n_0_[21].  Did not re-place instance u_var_reg[21]
INFO: [Physopt 32-662] Processed net psdsp_n_10.  Did not re-place instance psdsp_10
INFO: [Physopt 32-662] Processed net u_var2_i_40_n_0.  Did not re-place instance u_var2_i_40
INFO: [Physopt 32-663] Processed net u_var[31]_i_25_n_0.  Re-placed instance u_var[31]_i_25
INFO: [Physopt 32-662] Processed net u_var2_i_54_n_0.  Did not re-place instance u_var2_i_54
INFO: [Physopt 32-662] Processed net u_var[27]_i_5_n_0.  Did not re-place instance u_var[27]_i_5
INFO: [Physopt 32-662] Processed net u_var[27]_i_9_n_0.  Did not re-place instance u_var[27]_i_9
INFO: [Physopt 32-662] Processed net u_var[26].  Did not re-place instance u_var[26]_i_1
INFO: [Physopt 32-662] Processed net u_var_reg_n_0_[26].  Did not re-place instance u_var_reg[26]
INFO: [Physopt 32-662] Processed net psdsp_n_5.  Did not re-place instance psdsp_5
INFO: [Physopt 32-662] Processed net u_var2_i_26__0_n_0.  Did not re-place instance u_var2_i_26__0
INFO: [Physopt 32-662] Processed net u_var[31]_i_22_n_0.  Did not re-place instance u_var[31]_i_22
INFO: [Physopt 32-662] Processed net u_var[27]_i_14_n_0.  Did not re-place instance u_var[27]_i_14
INFO: [Physopt 32-662] Processed net u_var_reg_n_0_[25].  Did not re-place instance u_var_reg[25]
INFO: [Physopt 32-662] Processed net u_var2_i_55_n_0.  Did not re-place instance u_var2_i_55
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.310 | TNS=-189.090 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246659 ; free virtual = 314432
Phase 3 Placement Based Optimization | Checksum: 5e957461

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246659 ; free virtual = 314432

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246659 ; free virtual = 314432
Phase 4 Rewire | Checksum: 5e957461

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246659 ; free virtual = 314432

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 15 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net u_var[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net u_var[23]_i_6_n_0 was not replicated.
INFO: [Physopt 32-572] Net u_var[25] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net u_var[31]_i_5_n_0 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246658 ; free virtual = 314431
Phase 5 Critical Cell Optimization | Checksum: d3a21927

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246658 ; free virtual = 314431

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: d3a21927

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246658 ; free virtual = 314431

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: d3a21927

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246658 ; free virtual = 314431

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: d3a21927

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246657 ; free virtual = 314430

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: d3a21927

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246657 ; free virtual = 314431

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 66 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 17 nets.  Swapped 230 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 230 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.219 | TNS=-188.708 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246658 ; free virtual = 314431
Phase 10 Critical Pin Optimization | Checksum: d3a21927

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246658 ; free virtual = 314431

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: d3a21927

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246658 ; free virtual = 314431

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: d3a21927

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246658 ; free virtual = 314431
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246658 ; free virtual = 314432
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.219 | TNS=-188.708 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.092  |          3.022  |            0  |              0  |                     5  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.091  |          0.382  |            0  |              0  |                    17  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.183  |          3.404  |            0  |              0  |                    22  |           0  |          11  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246658 ; free virtual = 314432
Ending Physical Synthesis Task | Checksum: 117519ca6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246657 ; free virtual = 314431
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246659 ; free virtual = 314433
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246657 ; free virtual = 314430
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 246637 ; free virtual = 314413
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq1/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c2772eaa ConstDB: 0 ShapeSum: 3bc69bce RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "DXport[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "DXport[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Yinport[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Yinport[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Uinport[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Uinport[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Xinport[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Xinport[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 16468001b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245718 ; free virtual = 313493
Post Restoration Checksum: NetGraph: 6610d800 NumContArr: fe57281b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16468001b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245713 ; free virtual = 313488

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16468001b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245676 ; free virtual = 313451

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16468001b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245676 ; free virtual = 313451
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: db57d5f6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245693 ; free virtual = 313469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.177 | TNS=-182.571| WHS=0.069  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1225ed59f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245688 ; free virtual = 313464

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15a0f164f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245684 ; free virtual = 313459

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.332 | TNS=-194.417| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 75577c6d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245653 ; free virtual = 313428

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.287 | TNS=-193.884| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: bcc8e354

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245615 ; free virtual = 313390

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.301 | TNS=-194.104| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2463e0b15

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245578 ; free virtual = 313354
Phase 4 Rip-up And Reroute | Checksum: 2463e0b15

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245579 ; free virtual = 313354

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2463e0b15

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245574 ; free virtual = 313350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.287 | TNS=-193.884| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 12bceb811

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245543 ; free virtual = 313318

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12bceb811

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245541 ; free virtual = 313316
Phase 5 Delay and Skew Optimization | Checksum: 12bceb811

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245538 ; free virtual = 313314

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11f4023cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245507 ; free virtual = 313283
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.287 | TNS=-186.497| WHS=0.124  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11f4023cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245504 ; free virtual = 313280
Phase 6 Post Hold Fix | Checksum: 11f4023cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245503 ; free virtual = 313279

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.118308 %
  Global Horizontal Routing Utilization  = 0.0887424 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17b4b2f28

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245458 ; free virtual = 313233

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17b4b2f28

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245449 ; free virtual = 313224

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2400e6fcd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245396 ; free virtual = 313172

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.287 | TNS=-186.497| WHS=0.124  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2400e6fcd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245386 ; free virtual = 313161
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245408 ; free virtual = 313184

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245403 ; free virtual = 313178
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245419 ; free virtual = 313195
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245393 ; free virtual = 313169
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2693.125 ; gain = 0.000 ; free physical = 245397 ; free virtual = 313174
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq1/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/diffeq1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2694.504 ; gain = 0.000 ; free physical = 245129 ; free virtual = 312904
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:17:41 2022...
