TRACE::2022-11-08.12:03:22::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:22::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:22::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:22::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:22::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-08.12:03:24::SCWPlatform::Opened new HwDB with name sys_wrapper_3
TRACE::2022-11-08.12:03:24::SCWWriter::formatted JSON is {
	"platformName":	"ARM",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARM",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-11-08.12:03:24::SCWWriter::formatted JSON is {
	"platformName":	"ARM",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARM",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARM",
	"systems":	[{
			"systemName":	"ARM",
			"systemDesc":	"ARM",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARM"
		}]
}
TRACE::2022-11-08.12:03:24::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-11-08.12:03:24::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.12:03:24::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-08.12:03:24::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.12:03:24::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:24::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:24::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:24::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:24::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:24::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:24::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:24::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:24::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:24::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:24::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:24::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:24::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-11-08.12:03:24::SCWPlatform::Generating the sources  .
TRACE::2022-11-08.12:03:24::SCWBDomain::Generating boot domain sources.
TRACE::2022-11-08.12:03:24::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-11-08.12:03:24::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:24::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:24::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:24::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:24::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:24::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:24::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:24::SCWMssOS::mss does not exists at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:24::SCWMssOS::Creating sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:24::SCWMssOS::Adding the swdes entry, created swdb I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:24::SCWMssOS::updating the scw layer changes to swdes at   I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:24::SCWMssOS::Writing mss at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:24::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-11-08.12:03:24::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.12:03:24::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.12:03:24::SCWBDomain::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-11-08.12:03:30::SCWPlatform::Generating sources Done.
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:30::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:30::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:30::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::mss exists loading the mss file  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::Opened the sw design from mss  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::Adding the swdes entry I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2022-11-08.12:03:30::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.12:03:30::SCWMssOS::Opened the sw design.  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:30::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:30::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:30::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:30::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:30::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:30::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:30::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:30::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:30::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:30::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWWriter::formatted JSON is {
	"platformName":	"ARM",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARM",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARM",
	"systems":	[{
			"systemName":	"ARM",
			"systemDesc":	"ARM",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARM",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.12:03:30::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:30::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:30::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:30::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:30::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:30::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:30::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:30::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:30::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:30::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:30::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWWriter::formatted JSON is {
	"platformName":	"ARM",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARM",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARM",
	"systems":	[{
			"systemName":	"ARM",
			"systemDesc":	"ARM",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARM",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:30::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:30::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.12:03:30::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-08.12:03:30::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:30::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:30::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:30::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:30::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:30::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:30::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:30::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::mss does not exists at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::Creating sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::Adding the swdes entry, created swdb I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::updating the scw layer changes to swdes at   I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::Writing mss at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:30::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-08.12:03:30::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.12:03:30::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.12:03:30::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-08.12:03:30::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-11-08.12:03:32::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:32::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:32::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2022-11-08.12:03:32::SCWMssOS::Writing the mss file completed I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWWriter::formatted JSON is {
	"platformName":	"ARM",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARM",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARM",
	"systems":	[{
			"systemName":	"ARM",
			"systemDesc":	"ARM",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARM",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3f7641a58cee9761bda3adfe216a5f38",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-11-08.12:03:32::SCWPlatform::Started generating the artifacts platform ARM
TRACE::2022-11-08.12:03:32::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-08.12:03:32::SCWPlatform::Started generating the artifacts for system configuration ARM
LOG::2022-11-08.12:03:32::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-11-08.12:03:32::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-11-08.12:03:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.12:03:32::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-11-08.12:03:32::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-11-08.12:03:32::SCWSystem::Not a boot domain 
LOG::2022-11-08.12:03:32::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-11-08.12:03:32::SCWDomain::Generating domain artifcats
TRACE::2022-11-08.12:03:32::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-08.12:03:32::SCWMssOS::Copying the qemu file from  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt To I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/export/ARM/sw/ARM/qemu/
TRACE::2022-11-08.12:03:32::SCWMssOS::Copying the qemu file from  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt To I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/export/ARM/sw/ARM/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-11-08.12:03:32::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-08.12:03:32::SCWMssOS::Mss edits present, copying mssfile into export location I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-08.12:03:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-11-08.12:03:32::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-11-08.12:03:32::SCWMssOS::skipping the bsp build ... 
TRACE::2022-11-08.12:03:32::SCWMssOS::Copying to export directory.
TRACE::2022-11-08.12:03:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-08.12:03:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-11-08.12:03:32::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-11-08.12:03:32::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-11-08.12:03:32::SCWSystem::Completed Processing the sysconfig ARM
LOG::2022-11-08.12:03:32::SCWPlatform::Completed generating the artifacts for system configuration ARM
TRACE::2022-11-08.12:03:32::SCWPlatform::Started preparing the platform 
TRACE::2022-11-08.12:03:32::SCWSystem::Writing the bif file for system config ARM
TRACE::2022-11-08.12:03:32::SCWSystem::dir created 
TRACE::2022-11-08.12:03:32::SCWSystem::Writing the bif 
TRACE::2022-11-08.12:03:32::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-08.12:03:32::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-08.12:03:32::SCWPlatform::Completed generating the platform
TRACE::2022-11-08.12:03:32::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:32::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:32::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:32::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWWriter::formatted JSON is {
	"platformName":	"ARM",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARM",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARM",
	"systems":	[{
			"systemName":	"ARM",
			"systemDesc":	"ARM",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARM",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3f7641a58cee9761bda3adfe216a5f38",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-08.12:03:32::SCWPlatform::updated the xpfm file.
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:32::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:32::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:32::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWWriter::formatted JSON is {
	"platformName":	"ARM",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARM",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARM",
	"systems":	[{
			"systemName":	"ARM",
			"systemDesc":	"ARM",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARM",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3f7641a58cee9761bda3adfe216a5f38",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:32::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:32::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:32::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWWriter::formatted JSON is {
	"platformName":	"ARM",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARM",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARM",
	"systems":	[{
			"systemName":	"ARM",
			"systemDesc":	"ARM",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARM",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3f7641a58cee9761bda3adfe216a5f38",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-11-08.12:03:32::SCWPlatform::Started generating the artifacts platform ARM
TRACE::2022-11-08.12:03:32::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-08.12:03:32::SCWPlatform::Started generating the artifacts for system configuration ARM
LOG::2022-11-08.12:03:32::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-11-08.12:03:32::SCWDomain::Generating domain artifcats
TRACE::2022-11-08.12:03:32::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-08.12:03:32::SCWMssOS::Copying the qemu file from  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt To I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/export/ARM/sw/ARM/qemu/
TRACE::2022-11-08.12:03:32::SCWMssOS::Copying the qemu file from  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt To I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/export/ARM/sw/ARM/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-11-08.12:03:32::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-08.12:03:32::SCWMssOS::Mss edits present, copying mssfile into export location I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-08.12:03:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-11-08.12:03:32::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-11-08.12:03:32::SCWMssOS::skipping the bsp build ... 
TRACE::2022-11-08.12:03:32::SCWMssOS::Copying to export directory.
TRACE::2022-11-08.12:03:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-08.12:03:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-11-08.12:03:32::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-11-08.12:03:32::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-11-08.12:03:32::SCWSystem::Completed Processing the sysconfig ARM
LOG::2022-11-08.12:03:32::SCWPlatform::Completed generating the artifacts for system configuration ARM
TRACE::2022-11-08.12:03:32::SCWPlatform::Started preparing the platform 
TRACE::2022-11-08.12:03:32::SCWSystem::Writing the bif file for system config ARM
TRACE::2022-11-08.12:03:32::SCWSystem::dir created 
TRACE::2022-11-08.12:03:32::SCWSystem::Writing the bif 
TRACE::2022-11-08.12:03:32::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-08.12:03:32::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-08.12:03:32::SCWPlatform::Completed generating the platform
TRACE::2022-11-08.12:03:32::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:32::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:32::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:32::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:32::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:32::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Opened existing hwdb sys_wrapper_3
TRACE::2022-11-08.12:03:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:32::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:32::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:32::SCWWriter::formatted JSON is {
	"platformName":	"ARM",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARM",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARM",
	"systems":	[{
			"systemName":	"ARM",
			"systemDesc":	"ARM",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARM",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3f7641a58cee9761bda3adfe216a5f38",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-08.12:03:32::SCWPlatform::updated the xpfm file.
TRACE::2022-11-08.12:03:47::SCWPlatform::Clearing the existing platform
TRACE::2022-11-08.12:03:47::SCWSystem::Clearing the existing sysconfig
TRACE::2022-11-08.12:03:47::SCWBDomain::clearing the fsbl build
TRACE::2022-11-08.12:03:47::SCWMssOS::Removing the swdes entry for  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:47::SCWMssOS::Removing the swdes entry for  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:47::SCWSystem::Clearing the domains completed.
TRACE::2022-11-08.12:03:47::SCWPlatform::Clearing the opened hw db.
TRACE::2022-11-08.12:03:47::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:47::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:47::SCWPlatform:: Platform location is I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:47::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:47::SCWPlatform::Removing the HwDB with name I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:47::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:47::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:47::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:47::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:47::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-08.12:03:50::SCWPlatform::Opened new HwDB with name sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWReader::Active system found as  ARM
TRACE::2022-11-08.12:03:50::SCWReader::Handling sysconfig ARM
TRACE::2022-11-08.12:03:50::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.12:03:50::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-08.12:03:50::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:50::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:50::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:50::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS::mss exists loading the mss file  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS::Opened the sw design from mss  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS::Adding the swdes entry I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2022-11-08.12:03:50::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.12:03:50::SCWMssOS::Opened the sw design.  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:50::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:50::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:50::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:50::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-11-08.12:03:50::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:50::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:50::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-08.12:03:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:50::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:50::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWReader::No isolation master present  
TRACE::2022-11-08.12:03:50::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.12:03:50::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-08.12:03:50::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:50::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:50::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:50::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:50::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS::mss exists loading the mss file  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS::Opened the sw design from mss  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:50::SCWMssOS::Adding the swdes entry I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2022-11-08.12:03:50::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.12:03:51::SCWMssOS::Opened the sw design.  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:51::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:51::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-08.12:03:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-08.12:03:51::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:51::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:51::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:51::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:51::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:51::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:51::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:51::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:51::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:51::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:51::SCWReader::No isolation master present  
TRACE::2022-11-08.12:03:53::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:53::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:53::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:53::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:53::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:53::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:53::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:53::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:53::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:53::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:53::SCWMssOS::In reload Mss file.
TRACE::2022-11-08.12:03:53::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:53::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:53::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:53::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:53::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:53::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:53::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:53::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:53::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:53::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:53::SCWMssOS::mss exists loading the mss file  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:53::SCWMssOS::Opened the sw design from mss  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:53::SCWMssOS::Adding the swdes entry I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2022-11-08.12:03:53::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.12:03:53::SCWMssOS::Opened the sw design.  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:53::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:03:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:03:53::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:03:53::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:53::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:53::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:53::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:53::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:53::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:53::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:53::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:53::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:53::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:53::SCWMssOS::Removing the swdes entry for  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:54::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:54::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:54::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:54::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:54::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:54::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:54::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:54::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:54::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:54::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:54::SCWMssOS::mss exists loading the mss file  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:54::SCWMssOS::Opened the sw design from mss  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:54::SCWMssOS::Adding the swdes entry I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2022-11-08.12:03:54::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.12:03:54::SCWMssOS::Opened the sw design.  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:59::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:59::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:59::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:59::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:59::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:59::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:59::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:59::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:59::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:59::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:59::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:59::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:59::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:59::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:59::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:59::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:59::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:59::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:59::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:59::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:59::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:59::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:59::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:59::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:59::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:59::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:59::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:59::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:59::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:03:59::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:03:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:03:59::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:03:59::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:03:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:03:59::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:03:59::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:03:59::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:01::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:01::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:01::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:01::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:01::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:01::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:01::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:01::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:01::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:01::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:01::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:01::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:01::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:01::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:01::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:01::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:01::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:01::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:01::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:01::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:01::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:01::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:01::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:01::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:01::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:01::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:01::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:01::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:01::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:01::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:01::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:01::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:01::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:01::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:01::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:05::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:05::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:05::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:05::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:05::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:05::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:05::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:05::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:05::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:05::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:05::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:05::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:05::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:05::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:06::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:06::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:06::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:06::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:06::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:06::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:06::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:06::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:06::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:06::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:06::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:06::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:06::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:06::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:06::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:06::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:06::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:06::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:06::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:06::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:06::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:06::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:06::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:06::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:06::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:06::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:06::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:06::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:06::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:06::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:06::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:06::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:06::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:06::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:06::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:06::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:07::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:07::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:07::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:07::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:07::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:07::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:07::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:07::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:07::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:07::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:07::SCWMssOS::Adding Library:  xilffs:4.7
TRACE::2022-11-08.12:04:07::SCWMssOS::Added Library:  xilffs
TRACE::2022-11-08.12:04:07::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:07::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:07::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:07::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:07::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:07::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:07::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:07::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:07::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:07::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:09::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:09::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:09::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:09::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:09::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:09::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:09::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:09::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:09::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:09::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:09::SCWMssOS::Adding Library:  lwip211:1.7
TRACE::2022-11-08.12:04:09::SCWMssOS::Added Library:  lwip211
TRACE::2022-11-08.12:04:09::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:09::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:09::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:09::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:09::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:09::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:09::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:09::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:09::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:09::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:04:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:04:11::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:04:11::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:04:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:04:11::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWWriter::formatted JSON is {
	"platformName":	"ARM",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARM",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARM",
	"systems":	[{
			"systemName":	"ARM",
			"systemDesc":	"ARM",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARM",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3f7641a58cee9761bda3adfe216a5f38",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "lwip211:1.7"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"none",
							"stdout":	"none",
							"xil_interrupt":	"false",
							"libOptionNames":	["stdin", "stdout", "xil_interrupt"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.12:04:11::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:04:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:04:11::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::Removing the swdes entry for  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::In reload Mss file.
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::mss exists loading the mss file  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::Opened the sw design from mss  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::Adding the swdes entry I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2022-11-08.12:04:11::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.12:04:11::SCWMssOS::Opened the sw design.  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS:: library already available in sw design:  lwip211:1.7
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:04:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:04:11::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::Removing the swdes entry for  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:04:11::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:04:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:04:11::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:04:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:04:11::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:04:11::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::mss exists loading the mss file  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::Opened the sw design from mss  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::Adding the swdes entry I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2022-11-08.12:04:11::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.12:04:11::SCWMssOS::Opened the sw design.  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:04:11::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-08.12:04:11::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2022-11-08.12:04:13::SCWMssOS::Removing file I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp\system_2.mss
LOG::2022-11-08.12:05:03::SCWPlatform::Started generating the artifacts platform ARM
TRACE::2022-11-08.12:05:03::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-08.12:05:03::SCWPlatform::Started generating the artifacts for system configuration ARM
LOG::2022-11-08.12:05:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-11-08.12:05:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-11-08.12:05:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.12:05:03::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-11-08.12:05:03::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:05:03::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:05:03::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:05:03::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:05:03::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:05:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:05:03::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:05:03::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:05:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:05:03::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:05:03::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:05:03::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:05:03::SCWBDomain::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-11-08.12:05:03::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-08.12:05:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.12:05:03::SCWBDomain::System Command Ran  I:&  cd  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-11-08.12:05:03::SCWBDomain::make: Entering directory 'I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-11-08.12:05:03::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-11-08.12:05:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-11-08.12:05:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-11-08.12:05:06::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-11-08.12:05:06::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-11-08.12:05:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-11-08.12:05:06::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-11-08.12:05:06::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-11-08.12:05:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:06::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-11-08.12:05:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-11-08.12:05:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:07::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-11-08.12:05:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:05:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:05:07::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-11-08.12:05:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-11-08.12:05:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:07::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-11-08.12:05:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-08.12:05:08::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-08.12:05:08::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-11-08.12:05:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:08::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-11-08.12:05:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:08::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:08::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-11-08.12:05:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-08.12:05:09::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-08.12:05:09::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-11-08.12:05:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:05:11::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:05:11::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-11-08.12:05:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:11::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-11-08.12:05:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:11::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:05:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:05:12::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-11-08.12:05:12::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-11-08.12:05:12::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-11-08.12:05:12::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-11-08.12:05:12::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-11-08.12:05:12::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:12::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:12::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:05:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:05:12::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-08.12:05:12::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-08.12:05:12::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:12::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-08.12:05:12::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-08.12:05:12::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:05:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:05:12::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-11-08.12:05:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-11-08.12:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:13::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-11-08.12:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:13::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-11-08.12:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-08.12:05:13::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-08.12:05:13::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-11-08.12:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-08.12:05:13::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-08.12:05:13::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-11-08.12:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-11-08.12:05:13::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-11-08.12:05:13::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-11-08.12:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:05:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:05:13::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-11-08.12:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-11-08.12:05:13::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-11-08.12:05:13::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-11-08.12:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-11-08.12:05:13::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-11-08.12:05:13::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-11-08.12:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:05:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:05:13::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-11-08.12:05:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:05:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:05:14::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-11-08.12:05:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:14::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-11-08.12:05:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:05:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:05:15::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-11-08.12:05:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-11-08.12:05:15::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-11-08.12:05:15::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-11-08.12:05:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:05:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:05:16::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-11-08.12:05:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-11-08.12:05:16::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-11-08.12:05:16::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-11-08.12:05:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:05:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:05:16::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-11-08.12:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:05:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:05:17::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:20::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-11-08.12:05:20::SCWBDomain::make --no-print-directory archive

TRACE::2022-11-08.12:05:20::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-11-08.12:05:20::SCWBDomain::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_co
TRACE::2022-11-08.12:05:20::SCWBDomain::rtexa9_0/lib/print.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0
TRACE::2022-11-08.12:05:20::SCWBDomain::/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xad
TRACE::2022-11-08.12:05:20::SCWBDomain::cps_intr.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortex
TRACE::2022-11-08.12:05:20::SCWBDomain::a9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.
TRACE::2022-11-08.12:05:20::SCWBDomain::o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o p
TRACE::2022-11-08.12:05:20::SCWBDomain::s7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/l
TRACE::2022-11-08.12:05:20::SCWBDomain::ib/cpputest_time.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2022-11-08.12:05:20::SCWBDomain::9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/
TRACE::2022-11-08.12:05:20::SCWBDomain::lib/xsdps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/
TRACE::2022-11-08.12:05:20::SCWBDomain::lib/xqspips_selftest.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cor
TRACE::2022-11-08.12:05:20::SCWBDomain::texa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_
TRACE::2022-11-08.12:05:20::SCWBDomain::0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/l
TRACE::2022-11-08.12:05:20::SCWBDomain::ib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/outbyte.o
TRACE::2022-11-08.12:05:20::SCWBDomain:: ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o
TRACE::2022-11-08.12:05:20::SCWBDomain:: ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.
TRACE::2022-11-08.12:05:20::SCWBDomain::o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o
TRACE::2022-11-08.12:05:20::SCWBDomain:: ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqspips_g.o ps7
TRACE::2022-11-08.12:05:20::SCWBDomain::_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortex
TRACE::2022-11-08.12:05:20::SCWBDomain::a9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cort
TRACE::2022-11-08.12:05:20::SCWBDomain::exa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib
TRACE::2022-11-08.12:05:20::SCWBDomain::/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xil_sleept
TRACE::2022-11-08.12:05:20::SCWBDomain::imer.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/
TRACE::2022-11-08.12:05:20::SCWBDomain::putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0
TRACE::2022-11-08.12:05:20::SCWBDomain::/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_
TRACE::2022-11-08.12:05:20::SCWBDomain::0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7
TRACE::2022-11-08.12:05:20::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-11-08.12:05:20::SCWBDomain::'Finished building libraries'

TRACE::2022-11-08.12:05:20::SCWBDomain::make: Leaving directory 'I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-11-08.12:05:20::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-11-08.12:05:20::SCWBDomain::exa9_0/include -I.

TRACE::2022-11-08.12:05:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-11-08.12:05:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-11-08.12:05:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-11-08.12:05:21::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-11-08.12:05:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-11-08.12:05:21::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-11-08.12:05:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-11-08.12:05:21::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-11-08.12:05:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-11-08.12:05:21::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-11-08.12:05:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-11-08.12:05:22::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-11-08.12:05:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-11-08.12:05:22::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-11-08.12:05:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-11-08.12:05:22::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-11-08.12:05:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-11-08.12:05:22::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-11-08.12:05:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-11-08.12:05:22::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-11-08.12:05:23::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-11-08.12:05:23::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-11-08.12:05:23::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-11-08.12:05:23::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-11-08.12:05:23::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-11-08.12:05:23::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                 -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7
TRACE::2022-11-08.12:05:23::SCWBDomain::_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-11-08.12:05:23::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-11-08.12:05:23::SCWSystem::Not a boot domain 
LOG::2022-11-08.12:05:23::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-11-08.12:05:23::SCWDomain::Generating domain artifcats
TRACE::2022-11-08.12:05:23::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-08.12:05:23::SCWMssOS::Copying the qemu file from  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt To I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/export/ARM/sw/ARM/qemu/
TRACE::2022-11-08.12:05:23::SCWMssOS::Copying the qemu file from  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt To I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/export/ARM/sw/ARM/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-11-08.12:05:23::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-08.12:05:23::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:05:23::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:05:23::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:05:23::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:05:23::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:05:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:05:23::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:05:23::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:05:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:05:23::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:05:23::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:05:23::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:05:23::SCWMssOS::mss exists loading the mss file  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:05:23::SCWMssOS::Opened the sw design from mss  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:05:23::SCWMssOS::Adding the swdes entry I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2022-11-08.12:05:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.12:05:23::SCWMssOS::Opened the sw design.  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:05:23::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-08.12:05:23::SCWMssOS::Mss edits present, copying mssfile into export location I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:05:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-08.12:05:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-11-08.12:05:23::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-11-08.12:05:23::SCWMssOS::doing bsp build ... 
TRACE::2022-11-08.12:05:23::SCWMssOS::System Command Ran  I: & cd  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-11-08.12:05:23::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-11-08.12:05:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-11-08.12:05:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-11-08.12:05:23::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-11-08.12:05:23::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-11-08.12:05:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-11-08.12:05:23::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-11-08.12:05:23::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-11-08.12:05:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:23::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-11-08.12:05:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-11-08.12:05:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:24::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-11-08.12:05:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:05:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:05:24::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_7/src"

TRACE::2022-11-08.12:05:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:05:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:05:24::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-11-08.12:05:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-11-08.12:05:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-11-08.12:05:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-08.12:05:33::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-08.12:05:33::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-11-08.12:05:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-11-08.12:05:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-11-08.12:05:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-08.12:05:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-08.12:05:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-11-08.12:05:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:05:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:05:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-11-08.12:05:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:37::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-11-08.12:05:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_7/src"

TRACE::2022-11-08.12:05:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-11-08.12:05:38::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-11-08.12:05:38::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:38::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2022-11-08.12:05:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-11-08.12:05:48::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-11-08.12:05:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-11-08.12:05:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-11-08.12:05:48::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-11-08.12:05:48::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-11-08.12:05:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-11-08.12:05:48::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-11-08.12:05:48::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-11-08.12:05:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:48::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-11-08.12:05:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:48::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-11-08.12:05:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:48::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-11-08.12:05:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:05:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:05:48::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_7/src"

TRACE::2022-11-08.12:05:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-11-08.12:05:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:05:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:05:49::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-11-08.12:05:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-11-08.12:05:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-08.12:05:49::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-08.12:05:49::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-11-08.12:05:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-11-08.12:05:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:49::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-11-08.12:05:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-08.12:05:49::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-08.12:05:49::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-11-08.12:05:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:05:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:05:49::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-11-08.12:05:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-11-08.12:05:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:05:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:05:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-11-08.12:05:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-08.12:05:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-08.12:05:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-11-08.12:05:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-08.12:05:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-08.12:05:57::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-11-08.12:05:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-11-08.12:05:57::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-11-08.12:05:57::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-11-08.12:05:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:05:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:05:57::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-11-08.12:05:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-11-08.12:05:57::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-11-08.12:05:57::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-11-08.12:05:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-11-08.12:05:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-11-08.12:05:57::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-11-08.12:05:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:05:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:05:58::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-11-08.12:05:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:05:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:05:58::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-11-08.12:05:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:05:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:05:58::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-11-08.12:05:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:05:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:05:59::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:05:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-11-08.12:05:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-11-08.12:05:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-11-08.12:05:59::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-11-08.12:06:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:06:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:06:00::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-11-08.12:06:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-11-08.12:06:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-11-08.12:06:00::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-11-08.12:06:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:06:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:06:00::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-11-08.12:06:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:06:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:06:00::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:06:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-11-08.12:06:04::SCWMssOS::make --no-print-directory archive

TRACE::2022-11-08.12:06:04::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-11-08.12:06:04::SCWMssOS::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_co
TRACE::2022-11-08.12:06:04::SCWMssOS::rtexa9_0/lib/print.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0
TRACE::2022-11-08.12:06:04::SCWMssOS::/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/
TRACE::2022-11-08.12:06:04::SCWMssOS::lib/xuartps_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_co
TRACE::2022-11-08.12:06:04::SCWMssOS::rtexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscut
TRACE::2022-11-08.12:06:04::SCWMssOS::imer_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_op
TRACE::2022-11-08.12:06:04::SCWMssOS::tions.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cor
TRACE::2022-11-08.12:06:04::SCWMssOS::texa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_co
TRACE::2022-11-08.12:06:04::SCWMssOS::rtexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0
TRACE::2022-11-08.12:06:04::SCWMssOS::/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7
TRACE::2022-11-08.12:06:04::SCWMssOS::_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cor
TRACE::2022-11-08.12:06:04::SCWMssOS::texa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_
TRACE::2022-11-08.12:06:04::SCWMssOS::0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/l
TRACE::2022-11-08.12:06:04::SCWMssOS::ib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/outbyte.o
TRACE::2022-11-08.12:06:04::SCWMssOS:: ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o
TRACE::2022-11-08.12:06:04::SCWMssOS:: ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.
TRACE::2022-11-08.12:06:04::SCWMssOS::o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o
TRACE::2022-11-08.12:06:04::SCWMssOS:: ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqspips_g.o ps7
TRACE::2022-11-08.12:06:04::SCWMssOS::_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortex
TRACE::2022-11-08.12:06:04::SCWMssOS::a9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cort
TRACE::2022-11-08.12:06:04::SCWMssOS::exa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib
TRACE::2022-11-08.12:06:04::SCWMssOS::/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xil_sleept
TRACE::2022-11-08.12:06:04::SCWMssOS::imer.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/
TRACE::2022-11-08.12:06:04::SCWMssOS::putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0
TRACE::2022-11-08.12:06:04::SCWMssOS::/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_
TRACE::2022-11-08.12:06:04::SCWMssOS::0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7
TRACE::2022-11-08.12:06:04::SCWMssOS::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-11-08.12:06:04::SCWMssOS::'Finished building libraries'

TRACE::2022-11-08.12:06:05::SCWMssOS::Copying to export directory.
TRACE::2022-11-08.12:06:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-08.12:06:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-11-08.12:06:05::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-11-08.12:06:05::SCWSystem::Completed Processing the sysconfig ARM
LOG::2022-11-08.12:06:05::SCWPlatform::Completed generating the artifacts for system configuration ARM
TRACE::2022-11-08.12:06:05::SCWPlatform::Started preparing the platform 
TRACE::2022-11-08.12:06:05::SCWSystem::Writing the bif file for system config ARM
TRACE::2022-11-08.12:06:05::SCWSystem::dir created 
TRACE::2022-11-08.12:06:05::SCWSystem::Writing the bif 
TRACE::2022-11-08.12:06:05::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-08.12:06:05::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-08.12:06:05::SCWPlatform::Completed generating the platform
TRACE::2022-11-08.12:06:05::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:06:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:06:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:06:05::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:06:05::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:06:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:06:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:06:05::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:06:05::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:05::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:05::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:05::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:06:05::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:06:05::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:06:05::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:06:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:06:05::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:06:05::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:06:05::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:06:05::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:05::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:05::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:05::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:06:05::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:06:05::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:06:05::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:06:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:06:05::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:06:05::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:06:05::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:06:05::SCWWriter::formatted JSON is {
	"platformName":	"ARM",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARM",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARM",
	"systems":	[{
			"systemName":	"ARM",
			"systemDesc":	"ARM",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARM",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3595ed27a60ceaa517e32e802987a8fd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "lwip211:1.7"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"none",
							"stdout":	"none",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-08.12:06:05::SCWPlatform::updated the xpfm file.
TRACE::2022-11-08.12:06:05::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:05::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:05::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:05::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:06:05::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:06:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:06:05::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:06:05::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:06:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:06:05::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:06:05::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:06:05::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:44::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:44::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:44::SCWPlatform:: Platform location is I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa
TRACE::2022-11-08.12:20:44::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:47::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-11-08.12:20:47::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:47::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:47::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:20:47::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:47::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:47::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:47::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:20:47::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:47::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:47::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:47::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:47::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa
TRACE::2022-11-08.12:20:47::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:47::SCWPlatform::update - Opened existing hwdb sys_wrapper_10
TRACE::2022-11-08.12:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:47::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-11-08.12:20:47::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:47::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:47::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:20:47::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:47::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:47::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:47::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_5
TRACE::2022-11-08.12:20:47::SCWPlatform::Opened existing hwdb sys_wrapper_5
TRACE::2022-11-08.12:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:47::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:47::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:47::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:47::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa
TRACE::2022-11-08.12:20:47::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/tempdsa/sys_wrapper.xsa
TRACE::2022-11-08.12:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:47::SCWPlatform::update - Opened existing hwdb sys_wrapper_10
TRACE::2022-11-08.12:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:47::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:20:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:20:47::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:20:47::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-11-08.12:20:47::SCWMssOS::Removing the swdes entry for  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:47::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:20:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:20:47::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:20:47::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-11-08.12:20:47::SCWMssOS::Removing the swdes entry for  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:48::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:48::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:48::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:48::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:48::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-08.12:20:51::SCWPlatform::Opened new HwDB with name sys_wrapper_11
TRACE::2022-11-08.12:20:51::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2022-11-08.12:20:51::SCWMssOS::Writing the mss file completed I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:51::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:20:51::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2022-11-08.12:20:51::SCWMssOS::Writing the mss file completed I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:51::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:20:51::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:51::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:51::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:51::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:51::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:51::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_11
TRACE::2022-11-08.12:20:51::SCWPlatform::Opened existing hwdb sys_wrapper_11
TRACE::2022-11-08.12:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:51::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:51::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:51::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:51::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:51::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:51::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:51::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:51::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:51::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_11
TRACE::2022-11-08.12:20:51::SCWPlatform::Opened existing hwdb sys_wrapper_11
TRACE::2022-11-08.12:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:51::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:51::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:51::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:51::SCWWriter::formatted JSON is {
	"platformName":	"ARM",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARM",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARM",
	"systems":	[{
			"systemName":	"ARM",
			"systemDesc":	"ARM",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARM",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3595ed27a60ceaa517e32e802987a8fd1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "lwip211:1.7"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"none",
							"stdout":	"none",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.12:20:53::SCWPlatform::Clearing the existing platform
TRACE::2022-11-08.12:20:53::SCWSystem::Clearing the existing sysconfig
TRACE::2022-11-08.12:20:53::SCWBDomain::clearing the fsbl build
TRACE::2022-11-08.12:20:53::SCWMssOS::Removing the swdes entry for  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:53::SCWMssOS::Removing the swdes entry for  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:53::SCWSystem::Clearing the domains completed.
TRACE::2022-11-08.12:20:53::SCWPlatform::Clearing the opened hw db.
TRACE::2022-11-08.12:20:53::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:53::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:53::SCWPlatform:: Platform location is I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:53::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:53::SCWPlatform::Removing the HwDB with name I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:53::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:53::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:53::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:53::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:53::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened new HwDB with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWReader::Active system found as  ARM
TRACE::2022-11-08.12:20:57::SCWReader::Handling sysconfig ARM
TRACE::2022-11-08.12:20:57::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.12:20:57::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-08.12:20:57::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:57::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::mss exists loading the mss file  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::Opened the sw design from mss  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::Adding the swdes entry I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2022-11-08.12:20:57::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.12:20:57::SCWMssOS::Opened the sw design.  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:57::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:57::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-11-08.12:20:57::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:20:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:20:57::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:20:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-08.12:20:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:57::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWReader::No isolation master present  
TRACE::2022-11-08.12:20:57::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.12:20:57::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-08.12:20:57::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:57::SCWMssOS::No sw design opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::mss exists loading the mss file  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::Opened the sw design from mss  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::Adding the swdes entry I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2022-11-08.12:20:57::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.12:20:57::SCWMssOS::Opened the sw design.  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:57::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:57::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS:: library already available in sw design:  lwip211:1.7
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:57::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:57::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:57::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:57::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:20:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:20:57::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:20:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-08.12:20:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:20:57::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:20:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:20:57::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Opened existing hwdb sys_wrapper_12
TRACE::2022-11-08.12:20:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:20:57::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:20:57::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:20:57::SCWReader::No isolation master present  
LOG::2022-11-08.12:21:02::SCWPlatform::Started generating the artifacts platform ARM
TRACE::2022-11-08.12:21:02::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-08.12:21:02::SCWPlatform::Started generating the artifacts for system configuration ARM
LOG::2022-11-08.12:21:02::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-11-08.12:21:02::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-11-08.12:21:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.12:21:02::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-11-08.12:21:02::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-11-08.12:21:02::SCWSystem::Not a boot domain 
LOG::2022-11-08.12:21:02::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-11-08.12:21:02::SCWDomain::Generating domain artifcats
TRACE::2022-11-08.12:21:02::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-08.12:21:02::SCWMssOS::Copying the qemu file from  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt To I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/export/ARM/sw/ARM/qemu/
TRACE::2022-11-08.12:21:02::SCWMssOS::Copying the qemu file from  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt To I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/export/ARM/sw/ARM/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-11-08.12:21:02::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-08.12:21:02::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:02::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:02::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:02::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:21:02::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:21:02::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_12
TRACE::2022-11-08.12:21:02::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2022-11-08.12:21:02::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2022-11-08.12:21:02::SCWPlatform::Opened new HwDB with name sys_wrapper_13
TRACE::2022-11-08.12:21:02::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:21:02::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:21:02::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:21:02::SCWMssOS::Completed writing the mss file at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-08.12:21:02::SCWMssOS::Mss edits present, copying mssfile into export location I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:21:02::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-11-08.12:21:04::SCWMssOS::doing bsp build ... 
TRACE::2022-11-08.12:21:04::SCWMssOS::System Command Ran  I: & cd  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-11-08.12:21:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-11-08.12:21:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-11-08.12:21:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-11-08.12:21:04::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-11-08.12:21:04::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-11-08.12:21:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-11-08.12:21:04::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-11-08.12:21:04::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-11-08.12:21:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:21:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:21:04::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-11-08.12:21:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:21:05::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:21:05::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-11-08.12:21:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:21:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:21:05::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-11-08.12:21:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:21:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:21:05::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_7/src"

TRACE::2022-11-08.12:21:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:21:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:21:05::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-11-08.12:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:21:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:21:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-11-08.12:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:21:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:21:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-11-08.12:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-08.12:21:14::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-08.12:21:14::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-11-08.12:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:21:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:21:15::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-11-08.12:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:21:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:21:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-11-08.12:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-08.12:21:15::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-08.12:21:15::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-11-08.12:21:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:21:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:21:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-11-08.12:21:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:21:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:21:19::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-11-08.12:21:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:21:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:21:19::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_7/src"

TRACE::2022-11-08.12:21:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-11-08.12:21:19::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-11-08.12:21:19::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:19::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2022-11-08.12:21:29::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-11-08.12:21:29::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2022-11-08.12:21:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-11-08.12:21:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-11-08.12:21:29::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-11-08.12:21:29::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-11-08.12:21:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-11-08.12:21:29::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-11-08.12:21:29::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:21:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:21:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:21:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:21:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:21:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:21:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:21:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:21:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_7/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:21:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:21:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:21:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:21:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:21:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:21:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-08.12:21:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-08.12:21:30::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:21:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:21:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:21:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:21:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-08.12:21:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-08.12:21:30::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:21:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:21:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:21:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:21:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-11-08.12:21:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-08.12:21:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-08.12:21:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-11-08.12:21:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-08.12:21:39::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-08.12:21:39::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-11-08.12:21:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-08.12:21:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-08.12:21:39::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-11-08.12:21:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-11-08.12:21:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-11-08.12:21:39::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-11-08.12:21:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:21:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:21:39::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-11-08.12:21:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-11-08.12:21:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-11-08.12:21:39::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2022-11-08.12:21:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-11-08.12:21:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-11-08.12:21:39::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2022-11-08.12:21:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:21:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:21:39::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2022-11-08.12:21:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:21:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:21:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2022-11-08.12:21:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-08.12:21:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-08.12:21:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-11-08.12:21:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:21:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:21:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2022-11-08.12:21:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-11-08.12:21:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-11-08.12:21:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2022-11-08.12:21:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-08.12:21:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-08.12:21:42::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-11-08.12:21:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-11-08.12:21:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-11-08.12:21:42::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-11-08.12:21:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:21:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:21:42::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2022-11-08.12:21:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-11-08.12:21:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-11-08.12:21:43::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-08.12:21:46::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-11-08.12:21:46::SCWMssOS::make --no-print-directory archive

TRACE::2022-11-08.12:21:46::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-11-08.12:21:46::SCWMssOS::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xqspips_options.o ps7_co
TRACE::2022-11-08.12:21:46::SCWMssOS::rtexa9_0/lib/print.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0
TRACE::2022-11-08.12:21:46::SCWMssOS::/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/
TRACE::2022-11-08.12:21:46::SCWMssOS::lib/xuartps_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_co
TRACE::2022-11-08.12:21:46::SCWMssOS::rtexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscut
TRACE::2022-11-08.12:21:46::SCWMssOS::imer_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xsdps_op
TRACE::2022-11-08.12:21:46::SCWMssOS::tions.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cor
TRACE::2022-11-08.12:21:46::SCWMssOS::texa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_co
TRACE::2022-11-08.12:21:46::SCWMssOS::rtexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0
TRACE::2022-11-08.12:21:46::SCWMssOS::/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7
TRACE::2022-11-08.12:21:46::SCWMssOS::_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cor
TRACE::2022-11-08.12:21:46::SCWMssOS::texa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_
TRACE::2022-11-08.12:21:46::SCWMssOS::0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/l
TRACE::2022-11-08.12:21:46::SCWMssOS::ib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/outbyte.o
TRACE::2022-11-08.12:21:46::SCWMssOS:: ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xqspips_hw.o
TRACE::2022-11-08.12:21:46::SCWMssOS:: ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.
TRACE::2022-11-08.12:21:46::SCWMssOS::o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr.o
TRACE::2022-11-08.12:21:46::SCWMssOS:: ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xqspips_g.o ps7
TRACE::2022-11-08.12:21:46::SCWMssOS::_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortex
TRACE::2022-11-08.12:21:46::SCWMssOS::a9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cort
TRACE::2022-11-08.12:21:46::SCWMssOS::exa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib
TRACE::2022-11-08.12:21:46::SCWMssOS::/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xil_sleept
TRACE::2022-11-08.12:21:46::SCWMssOS::imer.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/
TRACE::2022-11-08.12:21:46::SCWMssOS::putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0
TRACE::2022-11-08.12:21:46::SCWMssOS::/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_
TRACE::2022-11-08.12:21:46::SCWMssOS::0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7
TRACE::2022-11-08.12:21:46::SCWMssOS::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-11-08.12:21:46::SCWMssOS::'Finished building libraries'

TRACE::2022-11-08.12:21:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-08.12:21:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-11-08.12:21:47::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-11-08.12:21:47::SCWSystem::Completed Processing the sysconfig ARM
LOG::2022-11-08.12:21:47::SCWPlatform::Completed generating the artifacts for system configuration ARM
TRACE::2022-11-08.12:21:47::SCWPlatform::Started preparing the platform 
TRACE::2022-11-08.12:21:47::SCWSystem::Writing the bif file for system config ARM
TRACE::2022-11-08.12:21:47::SCWSystem::dir created 
TRACE::2022-11-08.12:21:47::SCWSystem::Writing the bif 
TRACE::2022-11-08.12:21:47::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-08.12:21:47::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-08.12:21:47::SCWPlatform::Completed generating the platform
TRACE::2022-11-08.12:21:47::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:21:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.12:21:47::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.12:21:47::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:21:47::SCWMssOS::Saving the mss changes I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:21:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_2
TRACE::2022-11-08.12:21:47::SCWMssOS::Writing the mss file completed I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:21:47::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.12:21:47::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:47::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:47::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:47::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:21:47::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:21:47::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_13
TRACE::2022-11-08.12:21:47::SCWPlatform::Opened existing hwdb sys_wrapper_13
TRACE::2022-11-08.12:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:21:47::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:21:47::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:21:47::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-08.12:21:47::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:47::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:47::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:47::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:21:47::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:21:47::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_13
TRACE::2022-11-08.12:21:47::SCWPlatform::Opened existing hwdb sys_wrapper_13
TRACE::2022-11-08.12:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:21:47::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:21:47::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:21:47::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:21:47::SCWWriter::formatted JSON is {
	"platformName":	"ARM",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ARM",
	"platHandOff":	"I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/sys_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/sys_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ARM",
	"systems":	[{
			"systemName":	"ARM",
			"systemDesc":	"ARM",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ARM",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1e9d2c8ffe51114aaf6bf5dedbdf2b9f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/ARM/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"3595ed27a60ceaa517e32e802987a8fd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "lwip211:1.7"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"none",
							"stdout":	"none",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-08.12:21:47::SCWPlatform::updated the xpfm file.
TRACE::2022-11-08.12:21:47::SCWPlatform::Trying to open the hw design at I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:47::SCWPlatform::DSA given I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:47::SCWPlatform::DSA absoulate path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:47::SCWPlatform::DSA directory I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw
TRACE::2022-11-08.12:21:47::SCWPlatform:: Platform Path I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/hw/sys_wrapper.xsa
TRACE::2022-11-08.12:21:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-11-08.12:21:47::SCWPlatform::Trying to set the existing hwdb with name sys_wrapper_13
TRACE::2022-11-08.12:21:47::SCWPlatform::Opened existing hwdb sys_wrapper_13
TRACE::2022-11-08.12:21:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.12:21:47::SCWMssOS::Checking the sw design at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-08.12:21:47::SCWMssOS::DEBUG:  swdes dump  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/microblaze_0/freertos10_xilinx_microblaze_0/bsp/system.mss|system_0||
I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/microblaze/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.12:21:47::SCWMssOS::Sw design exists and opened at  I:/FPGA/OurEDA_P1K/micro_blaze_ps_v1/skd_Micro_a_A9_v3/ARM/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
