//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35404655
// Cuda compilation tools, release 12.8, V12.8.61
// Based on NVVM 7.0.1
//

.version 8.7
.target sm_90a
.address_size 64

	// .globl	dequant

.visible .func  (.param .align 16 .b8 func_retval0[16]) dequant(
	.param .b32 dequant_param_0
)
{
	.reg .f32 	%f<5>;
	.reg .b32 	%r<23>;


	ld.param.u32 	%r2, [dequant_param_0];
	shr.u32 	%r8, %r2, 8;
	// begin inline asm
	lop3.b32 %r1, %r2, 983055, 1677747200, 234;

	// end inline asm
	// begin inline asm
	lop3.b32 %r3, %r2, 15728880, 1677747200, 234;

	// end inline asm
	// begin inline asm
	lop3.b32 %r5, %r8, 983055, 1677747200, 234;

	// end inline asm
	// begin inline asm
	lop3.b32 %r7, %r8, 15728880, 1677747200, 234;

	// end inline asm
	mov.u32 	%r18, 1678271496;
	// begin inline asm
	sub.f16x2 %r9, %r1, %r18;

	// end inline asm
	mov.u32 	%r21, 738208768;
	mov.u32 	%r22, -729754496;
	// begin inline asm
	fma.rn.f16x2 %r12, %r3, %r21, %r22;

	// end inline asm
	// begin inline asm
	sub.f16x2 %r16, %r5, %r18;

	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r19, %r7, %r21, %r22;

	// end inline asm
	mov.b32 	%f1, %r19;
	mov.b32 	%f2, %r12;
	mov.b32 	%f3, %r16;
	mov.b32 	%f4, %r9;
	st.param.f32 	[func_retval0+0], %f4;
	st.param.f32 	[func_retval0+4], %f2;
	st.param.f32 	[func_retval0+8], %f3;
	st.param.f32 	[func_retval0+12], %f1;
	ret;

}

