Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v2_00_a/devl/projnav/tb_plbdac200a_ul_isim_beh.exe" -prj "F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v2_00_a/devl/projnav/tb_plbdac200a_ul_beh.prj" "work.tb_plbdac200a_ul" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v2_00_a/devl/projnav/../../hdl/verilog/user_logic.v" into library work
Analyzing Verilog file "F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v2_00_a/devl/projnav/../../vsim/tb_plbdac200a_ul.v" into library work
Analyzing Verilog file "G:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 192772 KB
Fuse CPU Usage: 640 ms
Compiling module rect_wave_gen
Compiling module saw_wave_gen
Compiling module sine_wave_gen
Compiling module user_logic
Compiling module tb_plbdac200a_ul
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v2_00_a/devl/projnav/tb_plbdac200a_ul_isim_beh.exe
Fuse Memory Usage: 199108 KB
Fuse CPU Usage: 796 ms
