{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 06 22:24:25 2021 " "Info: Processing started: Mon Dec 06 22:24:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off problem2_17201066 -c problem2_17201066 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off problem2_17201066 -c problem2_17201066 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Y.D_287 " "Warning: Node \"Y.D_287\" is a latch" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y.C_315 " "Warning: Node \"Y.C_315\" is a latch" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y.A_371 " "Warning: Node \"Y.A_371\" is a latch" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Y.B_343 " "Warning: Node \"Y.B_343\" is a latch" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\$latch " "Warning: Node \"Q\$latch\" is a latch" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Ch\[0\]\$latch " "Warning: Node \"Ch\[0\]\$latch\" is a latch" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Ch\[1\]\$latch " "Warning: Node \"Ch\[1\]\$latch\" is a latch" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 2 -1 0 } } { "d:/software/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w\[1\] " "Info: Assuming node \"w\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "w\[2\] " "Info: Assuming node \"w\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Q~33 " "Info: Detected gated clock \"Q~33\" as buffer" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 4 -1 0 } } { "d:/software/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/bin/Assignment Editor.qase" 1 { { 0 "Q~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "comb~0 " "Info: Detected gated clock \"comb~0\" as buffer" {  } { { "d:/software/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "y.C " "Info: Detected ripple clock \"y.C\" as buffer" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 6 -1 0 } } { "d:/software/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus/bin/Assignment Editor.qase" 1 { { 0 "y.C" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clk 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"Clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "y.C Ch\[1\]\$latch Clk 1.937 ns " "Info: Found hold time violation between source  pin or register \"y.C\" and destination pin or register \"Ch\[1\]\$latch\" for clock \"Clk\" (Hold time is 1.937 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.110 ns + Largest " "Info: + Largest clock skew is 3.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 5.821 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 5.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.712 ns) 2.805 ns y.C 2 REG LCFF_X17_Y14_N5 7 " "Info: 2: + IC(1.239 ns) + CELL(0.712 ns) = 2.805 ns; Loc. = LCFF_X17_Y14_N5; Fanout = 7; REG Node = 'y.C'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { Clk y.C } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 3.079 ns Q~33 3 COMB LCCOMB_X17_Y14_N20 1 " "Info: 3: + IC(0.221 ns) + CELL(0.053 ns) = 3.079 ns; Loc. = LCCOMB_X17_Y14_N20; Fanout = 1; COMB Node = 'Q~33'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { y.C Q~33 } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.000 ns) 4.653 ns Q~33clkctrl 4 COMB CLKCTRL_G2 2 " "Info: 4: + IC(1.574 ns) + CELL(0.000 ns) = 4.653 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'Q~33clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { Q~33 Q~33clkctrl } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.228 ns) 5.821 ns Ch\[1\]\$latch 5 REG LCCOMB_X17_Y14_N14 1 " "Info: 5: + IC(0.940 ns) + CELL(0.228 ns) = 5.821 ns; Loc. = LCCOMB_X17_Y14_N14; Fanout = 1; REG Node = 'Ch\[1\]\$latch'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { Q~33clkctrl Ch[1]$latch } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 31.73 % ) " "Info: Total cell delay = 1.847 ns ( 31.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.974 ns ( 68.27 % ) " "Info: Total interconnect delay = 3.974 ns ( 68.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.821 ns" { Clk y.C Q~33 Q~33clkctrl Ch[1]$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "5.821 ns" { Clk {} Clk~combout {} y.C {} Q~33 {} Q~33clkctrl {} Ch[1]$latch {} } { 0.000ns 0.000ns 1.239ns 0.221ns 1.574ns 0.940ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.711 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to source register is 2.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.618 ns) 2.711 ns y.C 2 REG LCFF_X17_Y14_N5 7 " "Info: 2: + IC(1.239 ns) + CELL(0.618 ns) = 2.711 ns; Loc. = LCFF_X17_Y14_N5; Fanout = 7; REG Node = 'y.C'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Clk y.C } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 54.30 % ) " "Info: Total cell delay = 1.472 ns ( 54.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 45.70 % ) " "Info: Total interconnect delay = 1.239 ns ( 45.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { Clk y.C } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { Clk {} Clk~combout {} y.C {} } { 0.000ns 0.000ns 1.239ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.821 ns" { Clk y.C Q~33 Q~33clkctrl Ch[1]$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "5.821 ns" { Clk {} Clk~combout {} y.C {} Q~33 {} Q~33clkctrl {} Ch[1]$latch {} } { 0.000ns 0.000ns 1.239ns 0.221ns 1.574ns 0.940ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.228ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { Clk y.C } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { Clk {} Clk~combout {} y.C {} } { 0.000ns 0.000ns 1.239ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.079 ns - Shortest register register " "Info: - Shortest register to register delay is 1.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.C 1 REG LCFF_X17_Y14_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y14_N5; Fanout = 7; REG Node = 'y.C'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.C } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns Selector2~55 2 COMB LCCOMB_X17_Y14_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X17_Y14_N4; Fanout = 1; COMB Node = 'Selector2~55'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { y.C Selector2~55 } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.225 ns) 1.079 ns Ch\[1\]\$latch 3 REG LCCOMB_X17_Y14_N14 1 " "Info: 3: + IC(0.521 ns) + CELL(0.225 ns) = 1.079 ns; Loc. = LCCOMB_X17_Y14_N14; Fanout = 1; REG Node = 'Ch\[1\]\$latch'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { Selector2~55 Ch[1]$latch } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.558 ns ( 51.71 % ) " "Info: Total cell delay = 0.558 ns ( 51.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.521 ns ( 48.29 % ) " "Info: Total interconnect delay = 0.521 ns ( 48.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { y.C Selector2~55 Ch[1]$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "1.079 ns" { y.C {} Selector2~55 {} Ch[1]$latch {} } { 0.000ns 0.000ns 0.521ns } { 0.000ns 0.333ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 6 -1 0 } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.821 ns" { Clk y.C Q~33 Q~33clkctrl Ch[1]$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "5.821 ns" { Clk {} Clk~combout {} y.C {} Q~33 {} Q~33clkctrl {} Ch[1]$latch {} } { 0.000ns 0.000ns 1.239ns 0.221ns 1.574ns 0.940ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.228ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { Clk y.C } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "2.711 ns" { Clk {} Clk~combout {} y.C {} } { 0.000ns 0.000ns 1.239ns } { 0.000ns 0.854ns 0.618ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { y.C Selector2~55 Ch[1]$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "1.079 ns" { y.C {} Selector2~55 {} Ch[1]$latch {} } { 0.000ns 0.000ns 0.521ns } { 0.000ns 0.333ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Q\$latch w\[1\] w\[2\] 2.874 ns register " "Info: tsu for register \"Q\$latch\" (data pin = \"w\[1\]\", clock pin = \"w\[2\]\") is 2.874 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.644 ns + Longest pin register " "Info: + Longest pin to register delay is 7.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns w\[1\] 1 CLK PIN_C22 9 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_C22; Fanout = 9; CLK Node = 'w\[1\]'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[1] } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.745 ns) + CELL(0.053 ns) 5.628 ns Selector1~120 2 COMB LCCOMB_X17_Y14_N12 1 " "Info: 2: + IC(4.745 ns) + CELL(0.053 ns) = 5.628 ns; Loc. = LCCOMB_X17_Y14_N12; Fanout = 1; COMB Node = 'Selector1~120'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.798 ns" { w[1] Selector1~120 } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.357 ns) 7.644 ns Q\$latch 3 REG LCCOMB_X23_Y26_N16 1 " "Info: 3: + IC(1.659 ns) + CELL(0.357 ns) = 7.644 ns; Loc. = LCCOMB_X23_Y26_N16; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { Selector1~120 Q$latch } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.240 ns ( 16.22 % ) " "Info: Total cell delay = 1.240 ns ( 16.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.404 ns ( 83.78 % ) " "Info: Total interconnect delay = 6.404 ns ( 83.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { w[1] Selector1~120 Q$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { w[1] {} w[1]~combout {} Selector1~120 {} Q$latch {} } { 0.000ns 0.000ns 4.745ns 1.659ns } { 0.000ns 0.830ns 0.053ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.412 ns + " "Info: + Micro setup delay of destination is 0.412 ns" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w\[2\] destination 5.182 ns - Shortest register " "Info: - Shortest clock path from clock \"w\[2\]\" to destination register is 5.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns w\[2\] 1 CLK PIN_B17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B17; Fanout = 9; CLK Node = 'w\[2\]'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2] } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.225 ns) 2.483 ns comb~0 2 COMB LCCOMB_X17_Y14_N2 1 " "Info: 2: + IC(1.401 ns) + CELL(0.225 ns) = 2.483 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'comb~0'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { w[2] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.621 ns) + CELL(0.000 ns) 4.104 ns comb~0clkctrl 3 COMB CLKCTRL_G8 5 " "Info: 3: + IC(1.621 ns) + CELL(0.000 ns) = 4.104 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'comb~0clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.154 ns) 5.182 ns Q\$latch 4 REG LCCOMB_X23_Y26_N16 1 " "Info: 4: + IC(0.924 ns) + CELL(0.154 ns) = 5.182 ns; Loc. = LCCOMB_X23_Y26_N16; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { comb~0clkctrl Q$latch } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.236 ns ( 23.85 % ) " "Info: Total cell delay = 1.236 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.946 ns ( 76.15 % ) " "Info: Total interconnect delay = 3.946 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.182 ns" { w[2] comb~0 comb~0clkctrl Q$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "5.182 ns" { w[2] {} w[2]~combout {} comb~0 {} comb~0clkctrl {} Q$latch {} } { 0.000ns 0.000ns 1.401ns 1.621ns 0.924ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { w[1] Selector1~120 Q$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "7.644 ns" { w[1] {} w[1]~combout {} Selector1~120 {} Q$latch {} } { 0.000ns 0.000ns 4.745ns 1.659ns } { 0.000ns 0.830ns 0.053ns 0.357ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.182 ns" { w[2] comb~0 comb~0clkctrl Q$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "5.182 ns" { w[2] {} w[2]~combout {} comb~0 {} comb~0clkctrl {} Q$latch {} } { 0.000ns 0.000ns 1.401ns 1.621ns 0.924ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.154ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "w\[1\] Q Q\$latch 9.981 ns register " "Info: tco from clock \"w\[1\]\" to destination pin \"Q\" through register \"Q\$latch\" is 9.981 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "w\[1\] source 5.308 ns + Longest register " "Info: + Longest clock path from clock \"w\[1\]\" to source register is 5.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns w\[1\] 1 CLK PIN_C22 9 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_C22; Fanout = 9; CLK Node = 'w\[1\]'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[1] } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.053 ns) 2.609 ns comb~0 2 COMB LCCOMB_X17_Y14_N2 1 " "Info: 2: + IC(1.726 ns) + CELL(0.053 ns) = 2.609 ns; Loc. = LCCOMB_X17_Y14_N2; Fanout = 1; COMB Node = 'comb~0'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { w[1] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.621 ns) + CELL(0.000 ns) 4.230 ns comb~0clkctrl 3 COMB CLKCTRL_G8 5 " "Info: 3: + IC(1.621 ns) + CELL(0.000 ns) = 4.230 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'comb~0clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.154 ns) 5.308 ns Q\$latch 4 REG LCCOMB_X23_Y26_N16 1 " "Info: 4: + IC(0.924 ns) + CELL(0.154 ns) = 5.308 ns; Loc. = LCCOMB_X23_Y26_N16; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { comb~0clkctrl Q$latch } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.037 ns ( 19.54 % ) " "Info: Total cell delay = 1.037 ns ( 19.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.271 ns ( 80.46 % ) " "Info: Total interconnect delay = 4.271 ns ( 80.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { w[1] comb~0 comb~0clkctrl Q$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "5.308 ns" { w[1] {} w[1]~combout {} comb~0 {} comb~0clkctrl {} Q$latch {} } { 0.000ns 0.000ns 1.726ns 1.621ns 0.924ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.673 ns + Longest register pin " "Info: + Longest register to pin delay is 4.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\$latch 1 REG LCCOMB_X23_Y26_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y26_N16; Fanout = 1; REG Node = 'Q\$latch'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q$latch } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.675 ns) + CELL(1.998 ns) 4.673 ns Q 2 PIN PIN_AB13 0 " "Info: 2: + IC(2.675 ns) + CELL(1.998 ns) = 4.673 ns; Loc. = PIN_AB13; Fanout = 0; PIN Node = 'Q'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.673 ns" { Q$latch Q } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 42.76 % ) " "Info: Total cell delay = 1.998 ns ( 42.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.675 ns ( 57.24 % ) " "Info: Total interconnect delay = 2.675 ns ( 57.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.673 ns" { Q$latch Q } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "4.673 ns" { Q$latch {} Q {} } { 0.000ns 2.675ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { w[1] comb~0 comb~0clkctrl Q$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "5.308 ns" { w[1] {} w[1]~combout {} comb~0 {} comb~0clkctrl {} Q$latch {} } { 0.000ns 0.000ns 1.726ns 1.621ns 0.924ns } { 0.000ns 0.830ns 0.053ns 0.000ns 0.154ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.673 ns" { Q$latch Q } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "4.673 ns" { Q$latch {} Q {} } { 0.000ns 2.675ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Ch\[0\]\$latch w\[2\] Clk -0.392 ns register " "Info: th for register \"Ch\[0\]\$latch\" (data pin = \"w\[2\]\", clock pin = \"Clk\") is -0.392 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 5.784 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 5.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clk'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.712 ns) 2.805 ns y.C 2 REG LCFF_X17_Y14_N5 7 " "Info: 2: + IC(1.239 ns) + CELL(0.712 ns) = 2.805 ns; Loc. = LCFF_X17_Y14_N5; Fanout = 7; REG Node = 'y.C'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { Clk y.C } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 3.079 ns Q~33 3 COMB LCCOMB_X17_Y14_N20 1 " "Info: 3: + IC(0.221 ns) + CELL(0.053 ns) = 3.079 ns; Loc. = LCCOMB_X17_Y14_N20; Fanout = 1; COMB Node = 'Q~33'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { y.C Q~33 } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.000 ns) 4.653 ns Q~33clkctrl 4 COMB CLKCTRL_G2 2 " "Info: 4: + IC(1.574 ns) + CELL(0.000 ns) = 4.653 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'Q~33clkctrl'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { Q~33 Q~33clkctrl } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.225 ns) 5.784 ns Ch\[0\]\$latch 5 REG LCCOMB_X17_Y14_N16 1 " "Info: 5: + IC(0.906 ns) + CELL(0.225 ns) = 5.784 ns; Loc. = LCCOMB_X17_Y14_N16; Fanout = 1; REG Node = 'Ch\[0\]\$latch'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { Q~33clkctrl Ch[0]$latch } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 31.88 % ) " "Info: Total cell delay = 1.844 ns ( 31.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.940 ns ( 68.12 % ) " "Info: Total interconnect delay = 3.940 ns ( 68.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.784 ns" { Clk y.C Q~33 Q~33clkctrl Ch[0]$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "5.784 ns" { Clk {} Clk~combout {} y.C {} Q~33 {} Q~33clkctrl {} Ch[0]$latch {} } { 0.000ns 0.000ns 1.239ns 0.221ns 1.574ns 0.906ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.176 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns w\[2\] 1 CLK PIN_B17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B17; Fanout = 9; CLK Node = 'w\[2\]'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2] } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.480 ns) + CELL(0.228 ns) 5.565 ns Selector3~20 2 COMB LCCOMB_X17_Y14_N18 1 " "Info: 2: + IC(4.480 ns) + CELL(0.228 ns) = 5.565 ns; Loc. = LCCOMB_X17_Y14_N18; Fanout = 1; COMB Node = 'Selector3~20'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { w[2] Selector3~20 } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.346 ns) 6.176 ns Ch\[0\]\$latch 3 REG LCCOMB_X17_Y14_N16 1 " "Info: 3: + IC(0.265 ns) + CELL(0.346 ns) = 6.176 ns; Loc. = LCCOMB_X17_Y14_N16; Fanout = 1; REG Node = 'Ch\[0\]\$latch'" {  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { Selector3~20 Ch[0]$latch } "NODE_NAME" } } { "problem2_17201066.v" "" { Text "C:/Users/ASUS/Desktop/CSE460 Lab/Lab Assignment 2/Problem2/problem2_17201066.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.431 ns ( 23.17 % ) " "Info: Total cell delay = 1.431 ns ( 23.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.745 ns ( 76.83 % ) " "Info: Total interconnect delay = 4.745 ns ( 76.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { w[2] Selector3~20 Ch[0]$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "6.176 ns" { w[2] {} w[2]~combout {} Selector3~20 {} Ch[0]$latch {} } { 0.000ns 0.000ns 4.480ns 0.265ns } { 0.000ns 0.857ns 0.228ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.784 ns" { Clk y.C Q~33 Q~33clkctrl Ch[0]$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "5.784 ns" { Clk {} Clk~combout {} y.C {} Q~33 {} Q~33clkctrl {} Ch[0]$latch {} } { 0.000ns 0.000ns 1.239ns 0.221ns 1.574ns 0.906ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.225ns } "" } } { "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { w[2] Selector3~20 Ch[0]$latch } "NODE_NAME" } } { "d:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus/bin/Technology_Viewer.qrui" "6.176 ns" { w[2] {} w[2]~combout {} Selector3~20 {} Ch[0]$latch {} } { 0.000ns 0.000ns 4.480ns 0.265ns } { 0.000ns 0.857ns 0.228ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 06 22:24:26 2021 " "Info: Processing ended: Mon Dec 06 22:24:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
