

================================================================
== Vitis HLS Report for 'scheduler_hls'
================================================================
* Date:           Tue Nov 25 21:53:15 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        scheduler_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.939 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     469|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     460|    -|
|Register         |        -|     -|     150|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     150|     929|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln282_fu_2874_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln334_fu_2659_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln371_fu_2522_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln400_fu_2259_p2   |         +|   0|  0|  39|          32|           1|
    |and_ln204_fu_3110_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln241_fu_2978_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln252_fu_2938_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln272_fu_2834_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln275_fu_2844_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln291_fu_2763_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln302_fu_2723_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln325_fu_2619_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln328_fu_2629_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln342_fu_2415_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln362_fu_2482_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln365_fu_2492_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln382_fu_2367_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln393_fu_2327_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln413_fu_3144_p2   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1016      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1023      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1031      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1064      |       and|   0|  0|   2|           1|           1|
    |ap_condition_136       |       and|   0|  0|   2|           1|           1|
    |ap_condition_142       |       and|   0|  0|   2|           1|           1|
    |ap_condition_155       |       and|   0|  0|   2|           1|           1|
    |ap_condition_167       |       and|   0|  0|   2|           1|           1|
    |ap_condition_180       |       and|   0|  0|   2|           1|           1|
    |ap_condition_192       |       and|   0|  0|   2|           1|           1|
    |ap_condition_211       |       and|   0|  0|   2|           1|           1|
    |ap_condition_224       |       and|   0|  0|   2|           1|           1|
    |ap_condition_236       |       and|   0|  0|   2|           1|           1|
    |ap_condition_249       |       and|   0|  0|   2|           1|           1|
    |ap_condition_261       |       and|   0|  0|   2|           1|           1|
    |ap_condition_271       |       and|   0|  0|   2|           1|           1|
    |ap_condition_284       |       and|   0|  0|   2|           1|           1|
    |ap_condition_296       |       and|   0|  0|   2|           1|           1|
    |ap_condition_309       |       and|   0|  0|   2|           1|           1|
    |ap_condition_321       |       and|   0|  0|   2|           1|           1|
    |ap_condition_338       |       and|   0|  0|   2|           1|           1|
    |ap_condition_355       |       and|   0|  0|   2|           1|           1|
    |ap_condition_367       |       and|   0|  0|   2|           1|           1|
    |ap_condition_382       |       and|   0|  0|   2|           1|           1|
    |ap_condition_391       |       and|   0|  0|   2|           1|           1|
    |ap_condition_397       |       and|   0|  0|   2|           1|           1|
    |ap_condition_412       |       and|   0|  0|   2|           1|           1|
    |ap_condition_421       |       and|   0|  0|   2|           1|           1|
    |ap_condition_428       |       and|   0|  0|   2|           1|           1|
    |ap_condition_436       |       and|   0|  0|   2|           1|           1|
    |ap_condition_444       |       and|   0|  0|   2|           1|           1|
    |ap_condition_457       |       and|   0|  0|   2|           1|           1|
    |ap_condition_466       |       and|   0|  0|   2|           1|           1|
    |ap_condition_473       |       and|   0|  0|   2|           1|           1|
    |icmp_ln259_fu_2796_p2  |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln312_fu_2585_p2  |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln348_fu_2448_p2  |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln400_fu_2275_p2  |      icmp|   0|  0|  38|          31|           1|
    |ap_condition_116       |        or|   0|  0|   2|           1|           1|
    |or_ln237_fu_2966_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln248_fu_2926_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln265_fu_2812_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln279_1_fu_2862_p2  |        or|   0|  0|   2|           1|           1|
    |or_ln279_fu_2856_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln287_fu_2751_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln298_fu_2711_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln318_fu_2597_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln332_1_fu_2647_p2  |        or|   0|  0|   2|           1|           1|
    |or_ln332_fu_2641_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln338_fu_2403_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln355_fu_2460_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln369_1_fu_2510_p2  |        or|   0|  0|   2|           1|           1|
    |or_ln369_fu_2504_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln378_fu_2355_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln389_fu_2315_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln410_fu_3132_p2    |        or|   0|  0|   2|           1|           1|
    |wl_head                |    select|   0|  0|   2|           1|           2|
    |xor_ln237_fu_2960_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln248_fu_2920_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln265_fu_2806_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln279_fu_2850_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln287_fu_2745_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln298_fu_2705_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln318_fu_2591_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln332_fu_2635_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln338_fu_2397_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln355_fu_2454_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln369_fu_2498_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln378_fu_2349_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln389_fu_2309_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln410_fu_3126_p2   |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 469|         331|         105|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_axis_in_ready_new_0_phi_fu_373_p92   |  14|          3|    1|          3|
    |ap_phi_mux_compute_op_new_10_phi_fu_1089_p92    |  65|         12|    5|         60|
    |ap_phi_mux_compute_start_new_10_phi_fu_945_p92  |  14|          3|    1|          3|
    |ap_phi_mux_done_new_0_phi_fu_1376_p92           |  14|          3|    1|          3|
    |ap_phi_mux_empty_6_phi_fu_1907_p92              |  20|          4|    1|          4|
    |ap_phi_mux_empty_phi_fu_1663_p92                |  14|          3|   32|         96|
    |ap_phi_mux_phi_ln165_phi_fu_1763_p92            |  14|          3|    1|          3|
    |ap_phi_mux_storemerge67_phi_fu_1520_p92         |  65|         14|    4|         56|
    |ap_phi_mux_stream_start_new_0_phi_fu_1232_p92   |  14|          3|    1|          3|
    |ap_phi_mux_wl_addr_sel_new_3_phi_fu_661_p92     |  26|          5|    4|         20|
    |ap_phi_mux_wl_start_new_3_phi_fu_517_p92        |  14|          3|    1|          3|
    |ap_phi_mux_wl_tile_new_3_phi_fu_804_p92         |  26|          5|   32|        160|
    |ffn_stage                                       |  26|          5|    2|         10|
    |layer_idx                                       |   9|          2|   32|         64|
    |st                                              |  65|         15|    4|         60|
    |w1_tile                                         |  20|          4|   32|        128|
    |w2_tile                                         |  20|          4|   32|        128|
    |wo_tile                                         |  20|          4|   32|        128|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 460|         95|  218|        932|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |attn_started     |   1|   0|    1|          0|
    |concat_started   |   1|   0|    1|          0|
    |ffn_stage        |   2|   0|    2|          0|
    |ffn_started      |   1|   0|    1|          0|
    |layer_idx        |  32|   0|   32|          0|
    |ln0_started      |   1|   0|    1|          0|
    |ln1_started      |   1|   0|    1|          0|
    |outproj_started  |   1|   0|    1|          0|
    |resid0_started   |   1|   0|    1|          0|
    |resid1_started   |   1|   0|    1|          0|
    |st               |   4|   0|    4|          0|
    |stream_started   |   1|   0|    1|          0|
    |w1_comp_busy     |   1|   0|    1|          0|
    |w1_dma_busy      |   1|   0|    1|          0|
    |w1_tile          |  32|   0|   32|          0|
    |w2_comp_busy     |   1|   0|    1|          0|
    |w2_dma_busy      |   1|   0|    1|          0|
    |w2_tile          |  32|   0|   32|          0|
    |wo_comp_busy     |   1|   0|    1|          0|
    |wo_dma_busy      |   1|   0|    1|          0|
    |wo_tile          |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 150|   0|  150|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|cntrl_start             |   in|    1|     ap_none|      cntrl_start|        scalar|
|cntrl_reset_n           |   in|    1|     ap_none|    cntrl_reset_n|        scalar|
|cntrl_layer_idx         |  out|   32|      ap_vld|  cntrl_layer_idx|       pointer|
|cntrl_layer_idx_ap_vld  |  out|    1|      ap_vld|  cntrl_layer_idx|       pointer|
|cntrl_busy              |  out|    1|      ap_vld|       cntrl_busy|       pointer|
|cntrl_busy_ap_vld       |  out|    1|      ap_vld|       cntrl_busy|       pointer|
|cntrl_start_out         |  out|    1|      ap_vld|  cntrl_start_out|       pointer|
|cntrl_start_out_ap_vld  |  out|    1|      ap_vld|  cntrl_start_out|       pointer|
|axis_in_valid           |   in|    1|     ap_none|    axis_in_valid|        scalar|
|axis_in_last            |   in|    1|     ap_none|     axis_in_last|        scalar|
|axis_in_ready           |  out|    1|      ap_vld|    axis_in_ready|       pointer|
|axis_in_ready_ap_vld    |  out|    1|      ap_vld|    axis_in_ready|       pointer|
|wl_ready                |   in|    1|     ap_none|         wl_ready|        scalar|
|wl_start                |  out|    1|      ap_vld|         wl_start|       pointer|
|wl_start_ap_vld         |  out|    1|      ap_vld|         wl_start|       pointer|
|wl_addr_sel             |  out|   32|      ap_vld|      wl_addr_sel|       pointer|
|wl_addr_sel_ap_vld      |  out|    1|      ap_vld|      wl_addr_sel|       pointer|
|wl_layer                |  out|   32|      ap_vld|         wl_layer|       pointer|
|wl_layer_ap_vld         |  out|    1|      ap_vld|         wl_layer|       pointer|
|wl_head                 |  out|   32|      ap_vld|          wl_head|       pointer|
|wl_head_ap_vld          |  out|    1|      ap_vld|          wl_head|       pointer|
|wl_tile                 |  out|   32|      ap_vld|          wl_tile|       pointer|
|wl_tile_ap_vld          |  out|    1|      ap_vld|          wl_tile|       pointer|
|dma_done                |   in|    1|     ap_none|         dma_done|        scalar|
|compute_ready           |   in|    1|     ap_none|    compute_ready|        scalar|
|compute_done            |   in|    1|     ap_none|     compute_done|        scalar|
|requant_ready           |   in|    1|     ap_none|    requant_ready|        scalar|
|requant_done            |   in|    1|     ap_none|     requant_done|        scalar|
|compute_start           |  out|    1|      ap_vld|    compute_start|       pointer|
|compute_start_ap_vld    |  out|    1|      ap_vld|    compute_start|       pointer|
|compute_op              |  out|   32|      ap_vld|       compute_op|       pointer|
|compute_op_ap_vld       |  out|    1|      ap_vld|       compute_op|       pointer|
|requant_start           |  out|    1|      ap_vld|    requant_start|       pointer|
|requant_start_ap_vld    |  out|    1|      ap_vld|    requant_start|       pointer|
|requant_op              |  out|   32|      ap_vld|       requant_op|       pointer|
|requant_op_ap_vld       |  out|    1|      ap_vld|       requant_op|       pointer|
|stream_ready            |   in|    1|     ap_none|     stream_ready|        scalar|
|stream_start            |  out|    1|      ap_vld|     stream_start|       pointer|
|stream_start_ap_vld     |  out|    1|      ap_vld|     stream_start|       pointer|
|stream_done             |   in|    1|     ap_none|      stream_done|        scalar|
|done                    |  out|    1|      ap_vld|             done|       pointer|
|done_ap_vld             |  out|    1|      ap_vld|             done|       pointer|
|STATE                   |  out|   32|      ap_vld|            STATE|       pointer|
|STATE_ap_vld            |  out|    1|      ap_vld|            STATE|       pointer|
+------------------------+-----+-----+------------+-----------------+--------------+

