// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _udp_entry3_HH_
#define _udp_entry3_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct udp_entry3 : public sc_module {
    // Port declarations 263
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > SocketTable_0_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_1_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_2_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_3_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_4_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_5_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_6_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_7_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_8_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_9_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_10_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_11_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_12_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_13_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_14_theirIP_V;
    sc_in< sc_lv<32> > SocketTable_15_theirIP_V;
    sc_in< sc_lv<16> > SocketTable_0_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_1_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_2_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_3_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_4_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_5_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_6_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_7_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_8_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_9_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_10_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_11_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_12_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_13_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_14_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_15_theirPort_V;
    sc_in< sc_lv<16> > SocketTable_0_myPort_V;
    sc_in< sc_lv<16> > SocketTable_1_myPort_V;
    sc_in< sc_lv<16> > SocketTable_2_myPort_V;
    sc_in< sc_lv<16> > SocketTable_3_myPort_V;
    sc_in< sc_lv<16> > SocketTable_4_myPort_V;
    sc_in< sc_lv<16> > SocketTable_5_myPort_V;
    sc_in< sc_lv<16> > SocketTable_6_myPort_V;
    sc_in< sc_lv<16> > SocketTable_7_myPort_V;
    sc_in< sc_lv<16> > SocketTable_8_myPort_V;
    sc_in< sc_lv<16> > SocketTable_9_myPort_V;
    sc_in< sc_lv<16> > SocketTable_10_myPort_V;
    sc_in< sc_lv<16> > SocketTable_11_myPort_V;
    sc_in< sc_lv<16> > SocketTable_12_myPort_V;
    sc_in< sc_lv<16> > SocketTable_13_myPort_V;
    sc_in< sc_lv<16> > SocketTable_14_myPort_V;
    sc_in< sc_lv<16> > SocketTable_15_myPort_V;
    sc_in< sc_lv<1> > SocketTable_0_valid_V;
    sc_in< sc_lv<1> > SocketTable_1_valid_V;
    sc_in< sc_lv<1> > SocketTable_2_valid_V;
    sc_in< sc_lv<1> > SocketTable_3_valid_V;
    sc_in< sc_lv<1> > SocketTable_4_valid_V;
    sc_in< sc_lv<1> > SocketTable_5_valid_V;
    sc_in< sc_lv<1> > SocketTable_6_valid_V;
    sc_in< sc_lv<1> > SocketTable_7_valid_V;
    sc_in< sc_lv<1> > SocketTable_8_valid_V;
    sc_in< sc_lv<1> > SocketTable_9_valid_V;
    sc_in< sc_lv<1> > SocketTable_10_valid_V;
    sc_in< sc_lv<1> > SocketTable_11_valid_V;
    sc_in< sc_lv<1> > SocketTable_12_valid_V;
    sc_in< sc_lv<1> > SocketTable_13_valid_V;
    sc_in< sc_lv<1> > SocketTable_14_valid_V;
    sc_in< sc_lv<1> > SocketTable_15_valid_V;
    sc_out< sc_lv<32> > SocketTable_0_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_0_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_0_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_1_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_1_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_1_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_2_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_2_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_2_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_3_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_3_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_3_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_4_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_4_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_4_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_5_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_5_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_5_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_6_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_6_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_6_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_7_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_7_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_7_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_8_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_8_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_8_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_9_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_9_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_9_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_10_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_10_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_10_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_11_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_11_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_11_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_12_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_12_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_12_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_13_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_13_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_13_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_14_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_14_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_14_theirIP_V_out_write;
    sc_out< sc_lv<32> > SocketTable_15_theirIP_V_out_din;
    sc_in< sc_logic > SocketTable_15_theirIP_V_out_full_n;
    sc_out< sc_logic > SocketTable_15_theirIP_V_out_write;
    sc_out< sc_lv<16> > SocketTable_0_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_0_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_0_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_1_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_1_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_1_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_2_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_2_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_2_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_3_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_3_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_3_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_4_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_4_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_4_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_5_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_5_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_5_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_6_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_6_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_6_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_7_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_7_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_7_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_8_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_8_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_8_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_9_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_9_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_9_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_10_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_10_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_10_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_11_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_11_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_11_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_12_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_12_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_12_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_13_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_13_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_13_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_14_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_14_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_14_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_15_theirPort_V_out_din;
    sc_in< sc_logic > SocketTable_15_theirPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_15_theirPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_0_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_0_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_0_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_1_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_1_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_1_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_2_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_2_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_2_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_3_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_3_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_3_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_4_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_4_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_4_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_5_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_5_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_5_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_6_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_6_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_6_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_7_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_7_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_7_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_8_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_8_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_8_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_9_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_9_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_9_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_10_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_10_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_10_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_11_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_11_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_11_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_12_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_12_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_12_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_13_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_13_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_13_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_14_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_14_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_14_myPort_V_out_write;
    sc_out< sc_lv<16> > SocketTable_15_myPort_V_out_din;
    sc_in< sc_logic > SocketTable_15_myPort_V_out_full_n;
    sc_out< sc_logic > SocketTable_15_myPort_V_out_write;
    sc_out< sc_lv<1> > SocketTable_0_valid_V_out_din;
    sc_in< sc_logic > SocketTable_0_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_0_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_1_valid_V_out_din;
    sc_in< sc_logic > SocketTable_1_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_1_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_2_valid_V_out_din;
    sc_in< sc_logic > SocketTable_2_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_2_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_3_valid_V_out_din;
    sc_in< sc_logic > SocketTable_3_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_3_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_4_valid_V_out_din;
    sc_in< sc_logic > SocketTable_4_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_4_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_5_valid_V_out_din;
    sc_in< sc_logic > SocketTable_5_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_5_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_6_valid_V_out_din;
    sc_in< sc_logic > SocketTable_6_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_6_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_7_valid_V_out_din;
    sc_in< sc_logic > SocketTable_7_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_7_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_8_valid_V_out_din;
    sc_in< sc_logic > SocketTable_8_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_8_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_9_valid_V_out_din;
    sc_in< sc_logic > SocketTable_9_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_9_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_10_valid_V_out_din;
    sc_in< sc_logic > SocketTable_10_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_10_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_11_valid_V_out_din;
    sc_in< sc_logic > SocketTable_11_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_11_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_12_valid_V_out_din;
    sc_in< sc_logic > SocketTable_12_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_12_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_13_valid_V_out_din;
    sc_in< sc_logic > SocketTable_13_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_13_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_14_valid_V_out_din;
    sc_in< sc_logic > SocketTable_14_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_14_valid_V_out_write;
    sc_out< sc_lv<1> > SocketTable_15_valid_V_out_din;
    sc_in< sc_logic > SocketTable_15_valid_V_out_full_n;
    sc_out< sc_logic > SocketTable_15_valid_V_out_write;


    // Module declarations
    udp_entry3(sc_module_name name);
    SC_HAS_PROCESS(udp_entry3);

    ~udp_entry3();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > SocketTable_0_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_1_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_2_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_3_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_4_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_5_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_6_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_7_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_8_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_9_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_10_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_11_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_12_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_13_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_14_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_15_theirIP_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_0_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_1_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_2_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_3_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_4_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_5_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_6_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_7_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_8_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_9_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_10_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_11_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_12_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_13_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_14_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_15_theirPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_0_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_1_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_2_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_3_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_4_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_5_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_6_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_7_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_8_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_9_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_10_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_11_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_12_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_13_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_14_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_15_myPort_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_0_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_1_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_2_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_3_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_4_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_5_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_6_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_7_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_8_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_9_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_10_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_11_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_12_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_13_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_14_valid_V_out_blk_n;
    sc_signal< sc_logic > SocketTable_15_valid_V_out_blk_n;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_state1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_SocketTable_0_myPort_V_out_blk_n();
    void thread_SocketTable_0_myPort_V_out_din();
    void thread_SocketTable_0_myPort_V_out_write();
    void thread_SocketTable_0_theirIP_V_out_blk_n();
    void thread_SocketTable_0_theirIP_V_out_din();
    void thread_SocketTable_0_theirIP_V_out_write();
    void thread_SocketTable_0_theirPort_V_out_blk_n();
    void thread_SocketTable_0_theirPort_V_out_din();
    void thread_SocketTable_0_theirPort_V_out_write();
    void thread_SocketTable_0_valid_V_out_blk_n();
    void thread_SocketTable_0_valid_V_out_din();
    void thread_SocketTable_0_valid_V_out_write();
    void thread_SocketTable_10_myPort_V_out_blk_n();
    void thread_SocketTable_10_myPort_V_out_din();
    void thread_SocketTable_10_myPort_V_out_write();
    void thread_SocketTable_10_theirIP_V_out_blk_n();
    void thread_SocketTable_10_theirIP_V_out_din();
    void thread_SocketTable_10_theirIP_V_out_write();
    void thread_SocketTable_10_theirPort_V_out_blk_n();
    void thread_SocketTable_10_theirPort_V_out_din();
    void thread_SocketTable_10_theirPort_V_out_write();
    void thread_SocketTable_10_valid_V_out_blk_n();
    void thread_SocketTable_10_valid_V_out_din();
    void thread_SocketTable_10_valid_V_out_write();
    void thread_SocketTable_11_myPort_V_out_blk_n();
    void thread_SocketTable_11_myPort_V_out_din();
    void thread_SocketTable_11_myPort_V_out_write();
    void thread_SocketTable_11_theirIP_V_out_blk_n();
    void thread_SocketTable_11_theirIP_V_out_din();
    void thread_SocketTable_11_theirIP_V_out_write();
    void thread_SocketTable_11_theirPort_V_out_blk_n();
    void thread_SocketTable_11_theirPort_V_out_din();
    void thread_SocketTable_11_theirPort_V_out_write();
    void thread_SocketTable_11_valid_V_out_blk_n();
    void thread_SocketTable_11_valid_V_out_din();
    void thread_SocketTable_11_valid_V_out_write();
    void thread_SocketTable_12_myPort_V_out_blk_n();
    void thread_SocketTable_12_myPort_V_out_din();
    void thread_SocketTable_12_myPort_V_out_write();
    void thread_SocketTable_12_theirIP_V_out_blk_n();
    void thread_SocketTable_12_theirIP_V_out_din();
    void thread_SocketTable_12_theirIP_V_out_write();
    void thread_SocketTable_12_theirPort_V_out_blk_n();
    void thread_SocketTable_12_theirPort_V_out_din();
    void thread_SocketTable_12_theirPort_V_out_write();
    void thread_SocketTable_12_valid_V_out_blk_n();
    void thread_SocketTable_12_valid_V_out_din();
    void thread_SocketTable_12_valid_V_out_write();
    void thread_SocketTable_13_myPort_V_out_blk_n();
    void thread_SocketTable_13_myPort_V_out_din();
    void thread_SocketTable_13_myPort_V_out_write();
    void thread_SocketTable_13_theirIP_V_out_blk_n();
    void thread_SocketTable_13_theirIP_V_out_din();
    void thread_SocketTable_13_theirIP_V_out_write();
    void thread_SocketTable_13_theirPort_V_out_blk_n();
    void thread_SocketTable_13_theirPort_V_out_din();
    void thread_SocketTable_13_theirPort_V_out_write();
    void thread_SocketTable_13_valid_V_out_blk_n();
    void thread_SocketTable_13_valid_V_out_din();
    void thread_SocketTable_13_valid_V_out_write();
    void thread_SocketTable_14_myPort_V_out_blk_n();
    void thread_SocketTable_14_myPort_V_out_din();
    void thread_SocketTable_14_myPort_V_out_write();
    void thread_SocketTable_14_theirIP_V_out_blk_n();
    void thread_SocketTable_14_theirIP_V_out_din();
    void thread_SocketTable_14_theirIP_V_out_write();
    void thread_SocketTable_14_theirPort_V_out_blk_n();
    void thread_SocketTable_14_theirPort_V_out_din();
    void thread_SocketTable_14_theirPort_V_out_write();
    void thread_SocketTable_14_valid_V_out_blk_n();
    void thread_SocketTable_14_valid_V_out_din();
    void thread_SocketTable_14_valid_V_out_write();
    void thread_SocketTable_15_myPort_V_out_blk_n();
    void thread_SocketTable_15_myPort_V_out_din();
    void thread_SocketTable_15_myPort_V_out_write();
    void thread_SocketTable_15_theirIP_V_out_blk_n();
    void thread_SocketTable_15_theirIP_V_out_din();
    void thread_SocketTable_15_theirIP_V_out_write();
    void thread_SocketTable_15_theirPort_V_out_blk_n();
    void thread_SocketTable_15_theirPort_V_out_din();
    void thread_SocketTable_15_theirPort_V_out_write();
    void thread_SocketTable_15_valid_V_out_blk_n();
    void thread_SocketTable_15_valid_V_out_din();
    void thread_SocketTable_15_valid_V_out_write();
    void thread_SocketTable_1_myPort_V_out_blk_n();
    void thread_SocketTable_1_myPort_V_out_din();
    void thread_SocketTable_1_myPort_V_out_write();
    void thread_SocketTable_1_theirIP_V_out_blk_n();
    void thread_SocketTable_1_theirIP_V_out_din();
    void thread_SocketTable_1_theirIP_V_out_write();
    void thread_SocketTable_1_theirPort_V_out_blk_n();
    void thread_SocketTable_1_theirPort_V_out_din();
    void thread_SocketTable_1_theirPort_V_out_write();
    void thread_SocketTable_1_valid_V_out_blk_n();
    void thread_SocketTable_1_valid_V_out_din();
    void thread_SocketTable_1_valid_V_out_write();
    void thread_SocketTable_2_myPort_V_out_blk_n();
    void thread_SocketTable_2_myPort_V_out_din();
    void thread_SocketTable_2_myPort_V_out_write();
    void thread_SocketTable_2_theirIP_V_out_blk_n();
    void thread_SocketTable_2_theirIP_V_out_din();
    void thread_SocketTable_2_theirIP_V_out_write();
    void thread_SocketTable_2_theirPort_V_out_blk_n();
    void thread_SocketTable_2_theirPort_V_out_din();
    void thread_SocketTable_2_theirPort_V_out_write();
    void thread_SocketTable_2_valid_V_out_blk_n();
    void thread_SocketTable_2_valid_V_out_din();
    void thread_SocketTable_2_valid_V_out_write();
    void thread_SocketTable_3_myPort_V_out_blk_n();
    void thread_SocketTable_3_myPort_V_out_din();
    void thread_SocketTable_3_myPort_V_out_write();
    void thread_SocketTable_3_theirIP_V_out_blk_n();
    void thread_SocketTable_3_theirIP_V_out_din();
    void thread_SocketTable_3_theirIP_V_out_write();
    void thread_SocketTable_3_theirPort_V_out_blk_n();
    void thread_SocketTable_3_theirPort_V_out_din();
    void thread_SocketTable_3_theirPort_V_out_write();
    void thread_SocketTable_3_valid_V_out_blk_n();
    void thread_SocketTable_3_valid_V_out_din();
    void thread_SocketTable_3_valid_V_out_write();
    void thread_SocketTable_4_myPort_V_out_blk_n();
    void thread_SocketTable_4_myPort_V_out_din();
    void thread_SocketTable_4_myPort_V_out_write();
    void thread_SocketTable_4_theirIP_V_out_blk_n();
    void thread_SocketTable_4_theirIP_V_out_din();
    void thread_SocketTable_4_theirIP_V_out_write();
    void thread_SocketTable_4_theirPort_V_out_blk_n();
    void thread_SocketTable_4_theirPort_V_out_din();
    void thread_SocketTable_4_theirPort_V_out_write();
    void thread_SocketTable_4_valid_V_out_blk_n();
    void thread_SocketTable_4_valid_V_out_din();
    void thread_SocketTable_4_valid_V_out_write();
    void thread_SocketTable_5_myPort_V_out_blk_n();
    void thread_SocketTable_5_myPort_V_out_din();
    void thread_SocketTable_5_myPort_V_out_write();
    void thread_SocketTable_5_theirIP_V_out_blk_n();
    void thread_SocketTable_5_theirIP_V_out_din();
    void thread_SocketTable_5_theirIP_V_out_write();
    void thread_SocketTable_5_theirPort_V_out_blk_n();
    void thread_SocketTable_5_theirPort_V_out_din();
    void thread_SocketTable_5_theirPort_V_out_write();
    void thread_SocketTable_5_valid_V_out_blk_n();
    void thread_SocketTable_5_valid_V_out_din();
    void thread_SocketTable_5_valid_V_out_write();
    void thread_SocketTable_6_myPort_V_out_blk_n();
    void thread_SocketTable_6_myPort_V_out_din();
    void thread_SocketTable_6_myPort_V_out_write();
    void thread_SocketTable_6_theirIP_V_out_blk_n();
    void thread_SocketTable_6_theirIP_V_out_din();
    void thread_SocketTable_6_theirIP_V_out_write();
    void thread_SocketTable_6_theirPort_V_out_blk_n();
    void thread_SocketTable_6_theirPort_V_out_din();
    void thread_SocketTable_6_theirPort_V_out_write();
    void thread_SocketTable_6_valid_V_out_blk_n();
    void thread_SocketTable_6_valid_V_out_din();
    void thread_SocketTable_6_valid_V_out_write();
    void thread_SocketTable_7_myPort_V_out_blk_n();
    void thread_SocketTable_7_myPort_V_out_din();
    void thread_SocketTable_7_myPort_V_out_write();
    void thread_SocketTable_7_theirIP_V_out_blk_n();
    void thread_SocketTable_7_theirIP_V_out_din();
    void thread_SocketTable_7_theirIP_V_out_write();
    void thread_SocketTable_7_theirPort_V_out_blk_n();
    void thread_SocketTable_7_theirPort_V_out_din();
    void thread_SocketTable_7_theirPort_V_out_write();
    void thread_SocketTable_7_valid_V_out_blk_n();
    void thread_SocketTable_7_valid_V_out_din();
    void thread_SocketTable_7_valid_V_out_write();
    void thread_SocketTable_8_myPort_V_out_blk_n();
    void thread_SocketTable_8_myPort_V_out_din();
    void thread_SocketTable_8_myPort_V_out_write();
    void thread_SocketTable_8_theirIP_V_out_blk_n();
    void thread_SocketTable_8_theirIP_V_out_din();
    void thread_SocketTable_8_theirIP_V_out_write();
    void thread_SocketTable_8_theirPort_V_out_blk_n();
    void thread_SocketTable_8_theirPort_V_out_din();
    void thread_SocketTable_8_theirPort_V_out_write();
    void thread_SocketTable_8_valid_V_out_blk_n();
    void thread_SocketTable_8_valid_V_out_din();
    void thread_SocketTable_8_valid_V_out_write();
    void thread_SocketTable_9_myPort_V_out_blk_n();
    void thread_SocketTable_9_myPort_V_out_din();
    void thread_SocketTable_9_myPort_V_out_write();
    void thread_SocketTable_9_theirIP_V_out_blk_n();
    void thread_SocketTable_9_theirIP_V_out_din();
    void thread_SocketTable_9_theirIP_V_out_write();
    void thread_SocketTable_9_theirPort_V_out_blk_n();
    void thread_SocketTable_9_theirPort_V_out_din();
    void thread_SocketTable_9_theirPort_V_out_write();
    void thread_SocketTable_9_valid_V_out_blk_n();
    void thread_SocketTable_9_valid_V_out_din();
    void thread_SocketTable_9_valid_V_out_write();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
