m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
!s11f vlog 2023.2_1 2023.05, May 12 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 d/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2
vALU
Z3 2/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/EX_MEM_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/HazardDetectionUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/flag_register.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/PSA_16bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_8bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RED_Unit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ALU.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Execute.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BTB.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BHT.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/DynamicBranchPredictor.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Fetch.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/IF_ID_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/memory.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ID_EX_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CPU_Register.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/MEM_WB_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ForwardingUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/WriteDecoder_4_16.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/dff.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BitCell.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Register.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Shifter.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ReadDecoder_4_16.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RegisterFile.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ControlUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_4bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_16bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Branch_control.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Decode.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/cpu.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/project_phase2_tb.v
Z4 !s110 1744080213
!i10b 1
!s100 EndRQldi8XaaZT?>oJhcB0
I<QoR@P7Xd]1EP7@c6@bba1
R2
Z5 w1743647596
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ALU.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ALU.v
!i122 1
L0 8 116
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OE;L;2023.2_1;77
r1
!s85 0
31
Z8 !s108 1744080213.000000
Z9 !s107 /filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/project_phase2_tb.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/cpu.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Decode.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Branch_control.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_16bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_4bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ControlUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RegisterFile.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ReadDecoder_4_16.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Shifter.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Register.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BitCell.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/dff.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/WriteDecoder_4_16.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ForwardingUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/MEM_WB_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CPU_Register.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ID_EX_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/memory.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/IF_ID_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Fetch.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/DynamicBranchPredictor.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BHT.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BTB.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Execute.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ALU.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RED_Unit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_8bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/PSA_16bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/flag_register.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/HazardDetectionUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/EX_MEM_pipe_reg.v|
Z10 !s90 +acc|-logfile|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/output/logs/compilation/project_phase2_tb_compilation.log|-work|./tests/WORK/project_phase2_tb|-stats=none|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/EX_MEM_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/HazardDetectionUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/flag_register.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/PSA_16bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_8bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RED_Unit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ALU.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Execute.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BTB.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BHT.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/DynamicBranchPredictor.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Fetch.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/IF_ID_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/memory.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ID_EX_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CPU_Register.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/MEM_WB_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ForwardingUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/WriteDecoder_4_16.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/dff.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BitCell.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Register.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Shifter.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ReadDecoder_4_16.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RegisterFile.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ControlUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_4bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_16bit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Branch_control.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Decode.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/cpu.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/project_phase2_tb.v|
!i113 0
Z11 o+acc -work ./tests/WORK/project_phase2_tb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 tCvgOpt 0
n@a@l@u
vBHT
Z13 2/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/HazardDetectionUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/EX_MEM_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/dff.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BHT.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Fetch.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ForwardingUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/cpu.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/project_phase2_tb.v
Z14 !s110 1744082365
!i10b 1
!s100 5_D`UAU8D>abaB20?Bzz_0
I05Pf0MnD056DFBgL992O90
R2
Z15 w1744082350
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BHT.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BHT.v
!i122 3
L0 10 87
R6
R7
r1
!s85 0
31
Z16 !s108 1744082365.000000
Z17 !s107 /filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/project_phase2_tb.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/cpu.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ForwardingUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Fetch.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BHT.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/dff.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/EX_MEM_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/HazardDetectionUnit.v|
Z18 !s90 +acc|-logfile|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/output/logs/compilation/project_phase2_tb_compilation.log|-work|./tests/WORK/project_phase2_tb|-stats=none|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/HazardDetectionUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/EX_MEM_pipe_reg.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/dff.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BHT.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Fetch.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ForwardingUnit.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/cpu.v|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/project_phase2_tb.v|
!i113 0
R11
R12
n@b@h@t
vBitCell
R3
R4
!i10b 1
!s100 0YQidVA=fclSFGTbUH>8[3
IM`E]8`G5:5k<eQ73[QiVD2
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BitCell.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BitCell.v
!i122 1
L0 15 27
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@bit@cell
vBranch_Control
R3
R4
!i10b 1
!s100 dW6AP<;[BI7IihD;jXmog0
I4D`;jh[MHCI]c86O?=ED^3
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Branch_control.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Branch_control.v
!i122 1
L0 18 74
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@branch_@control
vBTB
R3
R4
!i10b 1
!s100 AcQaSV<R@Mg5a5U8n^O0J3
I@VAKN?jJz=:_Xa5[8[8QN1
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BTB.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/BTB.v
!i122 1
L0 11 35
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@b@t@b
vCLA_16bit
R3
R4
!i10b 1
!s100 eg?l^540JeF7g`F<`nj1X0
I5O<9AJMEblaDe2C3ERnEm2
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_16bit.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_16bit.v
!i122 1
L0 14 43
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@c@l@a_16bit
vCLA_4bit
R3
R4
!i10b 1
!s100 `fLTM>n<3YgMI`_0[:CRT0
ILR;Obc`O:>TWaGeL5N>VG3
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_4bit.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_4bit.v
!i122 1
L0 13 63
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@c@l@a_4bit
vCLA_8bit
R3
R4
!i10b 1
!s100 fNTG7c7]XbOQg__oGPjKl2
I@Eiz48m9LLQUaXago`R1g0
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_8bit.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CLA_8bit.v
!i122 1
L0 14 41
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@c@l@a_8bit
vControlUnit
R3
R4
!i10b 1
!s100 aZ_Pzj]ARfjSWf?dC?8M:0
I]h7dAB;UiTze`TlOYZJLI3
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ControlUnit.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ControlUnit.v
!i122 1
L0 12 78
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@control@unit
vcpu
R13
R14
!i10b 1
!s100 LFHn`U6gG8b81I49JZcUH2
IC]8mfWUdSQTfil8AVRCCj3
R2
Z19 w1744082351
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/cpu.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/cpu.v
!i122 3
L0 12 345
R6
R7
r1
!s85 0
31
R16
R17
R18
!i113 0
R11
R12
vCPU_Register
R3
R4
!i10b 1
!s100 ]VKXfK9>=ZNcHz=j;S]C>1
Ig[VgO6>K9Tcn57`]M16hO3
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CPU_Register.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/CPU_Register.v
!i122 1
L0 13 16
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@c@p@u_@register
vDecode
R3
R4
!i10b 1
!s100 mHjih`ML5DUQ`F_JFQK^m3
Imf@?M0TGBDDQ:@H]J>M@12
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Decode.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Decode.v
!i122 1
L0 13 197
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@decode
vdff
R13
R14
!i10b 1
!s100 GPkooLjk<d<^mBZg??8oj3
I<YJWzI4JLNFA8hNd1Gl:?3
R2
R19
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/dff.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/dff.v
!i122 3
L0 3 17
R6
R7
r1
!s85 0
31
R16
R17
R18
!i113 0
R11
R12
vDynamicBranchPredictor
R3
R4
!i10b 1
!s100 GRWd4QhbP^SU0l4aZ<Von1
I0hc748:g<Wk_]3=D1h?^G0
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/DynamicBranchPredictor.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/DynamicBranchPredictor.v
!i122 1
L0 12 53
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@dynamic@branch@predictor
vEX_MEM_pipe_reg
R13
R14
!i10b 1
!s100 ;O5@9gkdcC^5CIVNjX]mD3
IS<1?5h[gEIVL>aFl6z_O@1
R2
R15
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/EX_MEM_pipe_reg.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/EX_MEM_pipe_reg.v
!i122 3
L0 11 91
R6
R7
r1
!s85 0
31
R16
R17
R18
!i113 0
R11
R12
n@e@x_@m@e@m_pipe_reg
vExecute
R3
R4
!i10b 1
!s100 Eo5ndLH3hC>OM8o4Sm7fk0
I?l^ZiQXi3mfQ=Vmb6c8JV1
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Execute.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Execute.v
!i122 1
L0 12 76
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@execute
vFetch
R13
R14
!i10b 1
!s100 ;k2Vj6kXnJH3z`h5O__1W0
I;Xf<PDUdl=L73Zz0ULc?22
R2
R15
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Fetch.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Fetch.v
!i122 3
L0 13 78
R6
R7
r1
!s85 0
31
R16
R17
R18
!i113 0
R11
R12
n@fetch
vFlag_Register
R3
R4
!i10b 1
!s100 WRLSQ@;7hcLQ?;k01FoLS0
II2JDz40bjLO6RbFL;S>P31
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/flag_register.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/flag_register.v
!i122 1
L0 8 21
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@flag_@register
vForwardingUnit
R13
R14
!i10b 1
!s100 `ARc^C4fFg]Z6;GD=oIJc0
IUY1^oRf0`:ZeZBOI=bXR32
R2
R15
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ForwardingUnit.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ForwardingUnit.v
!i122 3
L0 13 81
R6
R7
r1
!s85 0
31
R16
R17
R18
!i113 0
R11
R12
n@forwarding@unit
vHazardDetectionUnit
R13
R14
!i10b 1
!s100 dd=:V4_m7@E7:PZm[13AV0
I33<=79Z@:b150oYo4VzKW1
R2
R15
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/HazardDetectionUnit.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/HazardDetectionUnit.v
!i122 3
L0 10 90
R6
R7
r1
!s85 0
31
R16
R17
R18
!i113 0
R11
R12
n@hazard@detection@unit
vID_EX_pipe_reg
R3
R4
!i10b 1
!s100 BT<[@f;MhiI2XbhPX>;i;3
IJf4eU8XZmiRj5gA5?`?<j0
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ID_EX_pipe_reg.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ID_EX_pipe_reg.v
!i122 1
L0 11 124
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@i@d_@e@x_pipe_reg
vIF_ID_pipe_reg
R3
R4
!i10b 1
!s100 kcj>F1mmTnJaQzI@I;?J71
I4S6A`dj71fYcTdmN9JbTC1
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/IF_ID_pipe_reg.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/IF_ID_pipe_reg.v
!i122 1
L0 12 50
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@i@f_@i@d_pipe_reg
vMEM_WB_pipe_reg
R3
R4
!i10b 1
!s100 LUSa[fRQOY3mX78a^JoO=0
IG44hzRDFK[_nbQOc]3Fzh1
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/MEM_WB_pipe_reg.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/MEM_WB_pipe_reg.v
!i122 1
L0 11 66
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@m@e@m_@w@b_pipe_reg
vmemory1c
R3
R4
!i10b 1
!s100 aQ:WLaHH^F4_`8DhH0;=Y0
IKiiOlYfP@dj9j<O1beaIY2
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/memory.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/memory.v
!i122 1
L0 31 42
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
vproject_phase2_tb
2/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/project_phase2_tb.v
!s110 1744082650
!i10b 1
!s100 e0BJPzj`Zc_E0aUMoBA_B2
Im8kXj5T:HKgm4gh7TNm392
R2
w1744082633
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/project_phase2_tb.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/project_phase2_tb.v
!i122 4
L0 1 150
R6
R7
r1
!s85 0
31
!s108 1744082649.000000
!s107 /filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/project_phase2_tb.v|
!s90 +acc|-logfile|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/output/logs/compilation/project_phase2_tb_compilation.log|-work|./tests/WORK/project_phase2_tb|-stats=none|/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/tests/project_phase2_tb.v|
!i113 0
R11
R12
vPSA_16bit
R3
R4
!i10b 1
!s100 3S[8OXaZGM<9XK0ck16C03
I^jUL6:DUOXCYJ;UMT>dCd2
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/PSA_16bit.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/PSA_16bit.v
!i122 1
L0 15 33
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@p@s@a_16bit
vReadDecoder_4_16
R3
R4
!i10b 1
!s100 m6h2B@Gh>Wa_9<`8^?EXz3
IhM5Rz3jXJ7CfDRY`YUQTo2
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ReadDecoder_4_16.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/ReadDecoder_4_16.v
!i122 1
L0 10 12
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@read@decoder_4_16
vRED_Unit
R3
R4
!i10b 1
!s100 >U6RVnA:3K>KR1a3ENYBV2
I136jElVYo7[elFKLHc9SZ3
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RED_Unit.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RED_Unit.v
!i122 1
L0 21 62
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@r@e@d_@unit
vRegister
R3
R4
!i10b 1
!s100 K[WhTFhAhh[mY74O@Q_UC3
IdQDl7[2zz6mb=2oKaEDDj3
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Register.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Register.v
!i122 1
L0 12 17
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@register
vRegisterFile
R3
R4
!i10b 1
!s100 i9l4POBjAeDM1IAcSh5ig2
IcOJa>kBLTi2J9SKfG[09W0
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RegisterFile.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/RegisterFile.v
!i122 1
L0 14 42
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@register@file
vShifter
R3
R4
!i10b 1
!s100 CSj;VC<6GXGZED:2;2ZaE1
IY^R^W7eoZM`<e==nLjM@60
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Shifter.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/Shifter.v
!i122 1
L0 12 54
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@shifter
vWriteDecoder_4_16
R3
R4
!i10b 1
!s100 j>Og7881i[Q5g;@GoSPLC1
IKJDRMmkED_P6_cWi]fgK91
R2
R5
8/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/WriteDecoder_4_16.v
F/filespace/j/jmlaker/ECE552/WISC-S25-MIPS-CPU/Phase-2/designs/WriteDecoder_4_16.v
!i122 1
L0 10 22
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
n@write@decoder_4_16
