{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698251119217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698251119218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 00:25:19 2023 " "Processing started: Thu Oct 26 00:25:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698251119218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698251119218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DFF8 -c DFF8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DFF8 -c DFF8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698251119218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698251119502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698251119502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/remi/seven_segment/seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /remi/seven_segment/seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment " "Found entity 1: Seven_Segment" {  } { { "../Seven_Segment/Seven_Segment.v" "" { Text "D:/remi/Seven_Segment/Seven_Segment.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698251126204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698251126204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff8.v 1 1 " "Found 1 design units, including 1 entities, in source file dff8.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF8 " "Found entity 1: DFF8" {  } { { "DFF8.v" "" { Text "D:/remi/DFF8/DFF8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698251126205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698251126205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc8.v 1 1 " "Found 1 design units, including 1 entities, in source file acc8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Acc8 " "Found entity 1: Acc8" {  } { { "Acc8.v" "" { Text "D:/remi/DFF8/Acc8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698251126208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698251126208 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "Dout packed DFF8.v(9) " "Verilog HDL Port Declaration warning at DFF8.v(9): port declaration for \"Dout\" declares packed dimensions but the data type declaration does not" {  } { { "DFF8.v" "" { Text "D:/remi/DFF8/DFF8.v" 9 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1698251126208 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Dout DFF8.v(7) " "HDL info at DFF8.v(7): see declaration for object \"Dout\"" {  } { { "DFF8.v" "" { Text "D:/remi/DFF8/DFF8.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698251126208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DFF8 " "Elaborating entity \"DFF8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698251126232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 DFF8.v(14) " "Verilog HDL assignment warning at DFF8.v(14): truncated value with size 8 to match size of target (1)" {  } { { "DFF8.v" "" { Text "D:/remi/DFF8/DFF8.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698251126232 "|DFF8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 DFF8.v(18) " "Verilog HDL assignment warning at DFF8.v(18): truncated value with size 8 to match size of target (1)" {  } { { "DFF8.v" "" { Text "D:/remi/DFF8/DFF8.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698251126233 "|DFF8"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698251126519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698251126828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698251126828 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[1\] " "No output dependent on input pin \"Din\[1\]\"" {  } { { "DFF8.v" "" { Text "D:/remi/DFF8/DFF8.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698251126848 "|DFF8|Din[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[2\] " "No output dependent on input pin \"Din\[2\]\"" {  } { { "DFF8.v" "" { Text "D:/remi/DFF8/DFF8.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698251126848 "|DFF8|Din[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[3\] " "No output dependent on input pin \"Din\[3\]\"" {  } { { "DFF8.v" "" { Text "D:/remi/DFF8/DFF8.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698251126848 "|DFF8|Din[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[4\] " "No output dependent on input pin \"Din\[4\]\"" {  } { { "DFF8.v" "" { Text "D:/remi/DFF8/DFF8.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698251126848 "|DFF8|Din[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[5\] " "No output dependent on input pin \"Din\[5\]\"" {  } { { "DFF8.v" "" { Text "D:/remi/DFF8/DFF8.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698251126848 "|DFF8|Din[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[6\] " "No output dependent on input pin \"Din\[6\]\"" {  } { { "DFF8.v" "" { Text "D:/remi/DFF8/DFF8.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698251126848 "|DFF8|Din[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[7\] " "No output dependent on input pin \"Din\[7\]\"" {  } { { "DFF8.v" "" { Text "D:/remi/DFF8/DFF8.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698251126848 "|DFF8|Din[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698251126848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698251126848 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698251126848 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698251126848 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698251126848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698251126862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 00:25:26 2023 " "Processing ended: Thu Oct 26 00:25:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698251126862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698251126862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698251126862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698251126862 ""}
