Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,22
design__inferred_latch__count,0
design__instance__count,9702
design__instance__area,72185.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,39
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,38
design__max_cap_violation__count__corner:nom_tt_025C_1v80,4
power__internal__total,0.0011168583296239376
power__switching__total,0.0004559860681183636
power__leakage__total,7.84071261250574e-08
power__total,0.0015729228034615517
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.246636
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.246636
timing__hold__ws__corner:nom_tt_025C_1v80,0.356608
timing__setup__ws__corner:nom_tt_025C_1v80,2.270607
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.356608
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,2.270607
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,476
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,38
design__max_cap_violation__count__corner:nom_ss_100C_1v60,7
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.420338
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.420338
timing__hold__ws__corner:nom_ss_100C_1v60,0.95889
timing__setup__ws__corner:nom_ss_100C_1v60,-14.695442
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-144.290649
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-14.695442
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.95889
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,10
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-14.695442
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,10
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,5
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,38
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,4
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.173196
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.173196
timing__hold__ws__corner:nom_ff_n40C_1v95,0.132207
timing__setup__ws__corner:nom_ff_n40C_1v95,8.990469
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.132207
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,8.990469
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,649
design__max_fanout_violation__count,38
design__max_cap_violation__count,12
clock__skew__worst_hold,0.440802
clock__skew__worst_setup,0.164556
timing__hold__ws,0.129616
timing__setup__ws,-15.465877
timing__hold__tns,0.0
timing__setup__tns,-152.005005
timing__hold__wns,0.0
timing__setup__wns,-15.465877
timing__hold_vio__count,0
timing__hold_r2r__ws,0.129616
timing__hold_r2r_vio__count,0
timing__setup_vio__count,30
timing__setup_r2r__ws,-15.465877
timing__setup_r2r_vio__count,30
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,9702
design__instance__area__stdcell,72185.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.65106
design__instance__utilization__stdcell,0.65106
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,340601
design__violations,0
design__instance__count__setup_buffer,59
design__instance__count__hold_buffer,18
antenna__violating__nets,55
antenna__violating__pins,63
route__antenna_violation__count,55
route__net,8144
route__net__special,2
route__drc_errors__iter:1,13512
route__wirelength__iter:1,417366
route__drc_errors__iter:2,8447
route__wirelength__iter:2,412416
route__drc_errors__iter:3,7908
route__wirelength__iter:3,411195
route__drc_errors__iter:4,3274
route__wirelength__iter:4,411317
route__drc_errors__iter:5,1783
route__wirelength__iter:5,411326
route__drc_errors__iter:6,1080
route__wirelength__iter:6,411434
route__drc_errors__iter:7,659
route__wirelength__iter:7,411373
route__drc_errors__iter:8,502
route__wirelength__iter:8,411432
route__drc_errors__iter:9,391
route__wirelength__iter:9,411432
route__drc_errors__iter:10,337
route__wirelength__iter:10,411396
route__drc_errors__iter:11,137
route__wirelength__iter:11,411591
route__drc_errors__iter:12,115
route__wirelength__iter:12,411603
route__drc_errors__iter:13,70
route__wirelength__iter:13,411607
route__drc_errors__iter:14,70
route__wirelength__iter:14,411607
route__drc_errors__iter:15,70
route__wirelength__iter:15,411607
route__drc_errors__iter:16,61
route__wirelength__iter:16,411626
route__drc_errors__iter:17,61
route__wirelength__iter:17,411626
route__drc_errors__iter:18,205
route__wirelength__iter:18,411440
route__drc_errors__iter:19,51
route__wirelength__iter:19,411535
route__drc_errors__iter:20,29
route__wirelength__iter:20,411544
route__drc_errors__iter:21,28
route__wirelength__iter:21,411547
route__drc_errors__iter:22,12
route__wirelength__iter:22,411566
route__drc_errors__iter:23,1
route__wirelength__iter:23,411561
route__drc_errors__iter:24,0
route__wirelength__iter:24,411558
route__drc_errors,0
route__wirelength,411558
route__vias,79818
route__vias__singlecut,79818
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,1192.49
timing__unannotated_net__count__corner:nom_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,10
design__max_fanout_violation__count__corner:min_tt_025C_1v80,38
design__max_cap_violation__count__corner:min_tt_025C_1v80,2
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.235645
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.235645
timing__hold__ws__corner:min_tt_025C_1v80,0.348756
timing__setup__ws__corner:min_tt_025C_1v80,2.607852
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.348756
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,2.607852
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,326
design__max_fanout_violation__count__corner:min_ss_100C_1v60,38
design__max_cap_violation__count__corner:min_ss_100C_1v60,4
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.402395
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.402395
timing__hold__ws__corner:min_ss_100C_1v60,0.941384
timing__setup__ws__corner:min_ss_100C_1v60,-13.824942
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-135.592728
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-13.824942
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.941384
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,10
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-13.824942
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,10
timing__unannotated_net__count__corner:min_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,2
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,38
design__max_cap_violation__count__corner:min_ff_n40C_1v95,2
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.164556
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.164556
timing__hold__ws__corner:min_ff_n40C_1v95,0.129616
timing__setup__ws__corner:min_ff_n40C_1v95,9.239086
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.129616
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,9.239086
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,64
design__max_fanout_violation__count__corner:max_tt_025C_1v80,38
design__max_cap_violation__count__corner:max_tt_025C_1v80,9
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.261358
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.261358
timing__hold__ws__corner:max_tt_025C_1v80,0.36533
timing__setup__ws__corner:max_tt_025C_1v80,1.96124
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.36533
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,1.96124
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,649
design__max_fanout_violation__count__corner:max_ss_100C_1v60,38
design__max_cap_violation__count__corner:max_ss_100C_1v60,12
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.440802
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.440802
timing__hold__ws__corner:max_ss_100C_1v60,0.977878
timing__setup__ws__corner:max_ss_100C_1v60,-15.465877
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-152.005005
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-15.465877
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.977878
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,10
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-15.465877
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,10
timing__unannotated_net__count__corner:max_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,5
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,38
design__max_cap_violation__count__corner:max_ff_n40C_1v95,9
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.186003
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.186003
timing__hold__ws__corner:max_ff_n40C_1v95,0.13419
timing__setup__ws__corner:max_ff_n40C_1v95,8.759624
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.13419
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,8.759624
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79972
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000276808
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000243437
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000239879
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000243437
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002470000000000000068222337501477881005484960041940212249755859375
ir__drop__worst,0.000277000000000000010970391262077328065061010420322418212890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
