Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Prob1/ --output-directory=C:/Prob1/problema1/ --report-file=bsf:C:/Prob1/problema1.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Prob1/problema1.qsys
Progress: Loading Prob1/problema1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding processor [altera_nios2_qsys 13.1]
Progress: Parameterizing module processor
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding buttons [altera_avalon_pio 13.1]
Progress: Parameterizing module buttons
Progress: Adding linhas [altera_avalon_pio 13.1]
Progress: Parameterizing module linhas
Progress: Adding display_0 [display 1.0]
Progress: Parameterizing module display_0
Progress: Adding coluna [altera_avalon_pio 13.1]
Progress: Parameterizing module coluna
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 13.0]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: problema1.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Prob1/ --output-directory=C:/Prob1/problema1/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Prob1/problema1.html --report-file=sopcinfo:C:/Prob1/problema1.sopcinfo --report-file=cmp:C:/Prob1/problema1.cmp --report-file=qip:C:/Prob1/problema1/synthesis/problema1.qip --report-file=svd --report-file=regmap:C:/Prob1/problema1/synthesis/problema1.regmap --report-file=debuginfo:C:/Prob1/problema1/synthesis/problema1.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Prob1/problema1.qsys --language=VERILOG
Progress: Loading Prob1/problema1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding processor [altera_nios2_qsys 13.1]
Progress: Parameterizing module processor
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag
Progress: Adding buttons [altera_avalon_pio 13.1]
Progress: Parameterizing module buttons
Progress: Adding linhas [altera_avalon_pio 13.1]
Progress: Parameterizing module linhas
Progress: Adding display_0 [display 1.0]
Progress: Parameterizing module display_0
Progress: Adding coluna [altera_avalon_pio 13.1]
Progress: Parameterizing module coluna
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 13.0]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: problema1.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: problema1: Generating problema1 "problema1" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 44 connections
Info: merlin_custom_instruction_transform: After transform: 13 modules, 47 connections
Info: merlin_initial_interconnect_transform: After transform: 9 modules, 40 connections
Info: merlin_translator_transform: After transform: 19 modules, 80 connections
Info: merlin_domain_transform: After transform: 38 modules, 202 connections
Info: merlin_router_transform: After transform: 48 modules, 242 connections
Info: merlin_network_to_switch_transform: After transform: 67 modules, 304 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 69 modules, 372 connections
Info: merlin_hierarchy_transform: After transform: 14 modules, 44 connections
Info: merlin_mm_transform: After transform: 14 modules, 44 connections
Info: merlin_interrupt_mapper_transform: After transform: 15 modules, 48 connections
Info: reset_adaptation_transform: After transform: 17 modules, 50 connections
Warning: problema1: "No matching role found for processor_custom_instruction_master_translator:ci_slave:ci_slave_ipending (ipending)"
Warning: problema1: "No matching role found for processor_custom_instruction_master_translator:ci_slave:ci_slave_estatus (estatus)"
Warning: problema1: "No matching role found for processor_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: problema1: "No matching role found for processor_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning: problema1: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: problema1: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: processor: Starting RTL generation for module 'problema1_processor'
Info: processor:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=problema1_processor --dir=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0001_processor_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0001_processor_gen//problema1_processor_processor_configuration.pl  --do_build_sim=0  ]
Info: processor: # 2019.07.21 20:15:38 (*) Starting Nios II generation
Info: processor: # 2019.07.21 20:15:38 (*)   Checking for plaintext license.
Info: processor: # 2019.07.21 20:15:41 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: processor: # 2019.07.21 20:15:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: processor: # 2019.07.21 20:15:41 (*)   LM_LICENSE_FILE environment variable is empty
Info: processor: # 2019.07.21 20:15:41 (*)   Plaintext license not found.
Info: processor: # 2019.07.21 20:15:41 (*)   No license required to generate encrypted Nios II/e.
Info: processor: # 2019.07.21 20:15:41 (*)   Elaborating CPU configuration settings
Info: processor: # 2019.07.21 20:15:41 (*)   Creating all objects for CPU
Info: processor: # 2019.07.21 20:15:44 (*)   Generating RTL from CPU objects
Info: processor: # 2019.07.21 20:15:44 (*)   Creating plain-text RTL
Info: processor: # 2019.07.21 20:15:47 (*) Done Nios II generation
Info: processor: Done RTL generation for module 'problema1_processor'
Info: processor: "problema1" instantiated altera_nios2_qsys "processor"
Info: memory: Starting RTL generation for module 'problema1_memory'
Info: memory:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=problema1_memory --dir=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0002_memory_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0002_memory_gen//problema1_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'problema1_memory'
Info: memory: "problema1" instantiated altera_avalon_onchip_memory2 "memory"
Info: jtag: Starting RTL generation for module 'problema1_jtag'
Info: jtag:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=problema1_jtag --dir=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0003_jtag_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0003_jtag_gen//problema1_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'problema1_jtag'
Info: jtag: "problema1" instantiated altera_avalon_jtag_uart "jtag"
Info: buttons: Starting RTL generation for module 'problema1_buttons'
Info: buttons:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=problema1_buttons --dir=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0004_buttons_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0004_buttons_gen//problema1_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: buttons: Done RTL generation for module 'problema1_buttons'
Info: buttons: "problema1" instantiated altera_avalon_pio "buttons"
Info: linhas: Starting RTL generation for module 'problema1_linhas'
Info: linhas:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=problema1_linhas --dir=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0005_linhas_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0005_linhas_gen//problema1_linhas_component_configuration.pl  --do_build_sim=0  ]
Info: linhas: Done RTL generation for module 'problema1_linhas'
Info: linhas: "problema1" instantiated altera_avalon_pio "linhas"
Info: display_0: "problema1" instantiated display "display_0"
Info: coluna: Starting RTL generation for module 'problema1_coluna'
Info: coluna:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=problema1_coluna --dir=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0007_coluna_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0007_coluna_gen//problema1_coluna_component_configuration.pl  --do_build_sim=0  ]
Info: coluna: Done RTL generation for module 'problema1_coluna'
Info: coluna: "problema1" instantiated altera_avalon_pio "coluna"
Info: uart_0: Starting RTL generation for module 'problema1_uart_0'
Info: uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=problema1_uart_0 --dir=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0008_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/csacl/AppData/Local/Temp/alt8098_674253523666179175.dir/0008_uart_0_gen//problema1_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'problema1_uart_0'
Info: uart_0: "problema1" instantiated altera_avalon_uart "uart_0"
Info: rs232_0: Starting Generation of RS232 UART
Info: rs232_0: "problema1" instantiated altera_up_avalon_rs232 "rs232_0"
Info: processor_custom_instruction_master_translator: "problema1" instantiated altera_customins_master_translator "processor_custom_instruction_master_translator"
Info: processor_custom_instruction_master_multi_xconnect: "problema1" instantiated altera_customins_xconnect "processor_custom_instruction_master_multi_xconnect"
Info: processor_custom_instruction_master_multi_slave_translator0: "problema1" instantiated altera_customins_slave_translator "processor_custom_instruction_master_multi_slave_translator0"
Info: pipeline_bridge_swap_transform: After transform: 60 modules, 213 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 60 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 60 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 60 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 60 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 60 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 60 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 60 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 60 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 60 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 60 modules, 213 connections
Info: mm_interconnect_0: "problema1" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "problema1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "problema1" instantiated altera_reset_controller "rst_controller"
Info: processor_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "processor_instruction_master_translator"
Info: processor_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "processor_jtag_debug_module_translator"
Info: processor_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "processor_instruction_master_translator_avalon_universal_master_0_agent"
Info: processor_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "processor_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Prob1/problema1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: problema1: Done "problema1" with 27 modules, 45 files, 1050867 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
