git clone --depth 1 --no-tags https://github.com/RuiGuo-2019/caravel_test_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527382312
git clone --depth 1 --no-tags https://github.com/david81982/Microprocessor-Architecture-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527046694
git clone --depth 1 --no-tags https://github.com/PE-611/SDRAM_DEBUG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528505013
git clone --depth 1 --no-tags https://github.com/HDO504/e200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529548928
git clone --depth 1 --no-tags https://github.com/ZhaoZiHao1998/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530029816
git clone --depth 1 --no-tags https://github.com/mennamohamed0207/Randomizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529961429
git clone --depth 1 --no-tags https://github.com/H-S-S-11/caravel_AMS_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529953906
git clone --depth 1 --no-tags https://github.com/aoayhan/Egg-Timer-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527912962
git clone --depth 1 --no-tags https://github.com/Ali-Sabir2/user_proj_dummy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527960948
git clone --depth 1 --no-tags https://github.com/rhsuanwang/ICLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527589466
git clone --depth 1 --no-tags https://github.com/WazaAbdulkadir/Debounce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527603831
git clone --depth 1 --no-tags https://github.com/azzeloof/tinytapeout-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530372234
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530177383
git clone --depth 1 --no-tags https://github.com/jainparas386/Digital-Watermarking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530135425
git clone --depth 1 --no-tags https://github.com/urielcho/crypto_aes128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530453688
git clone --depth 1 --no-tags https://github.com/eusanchez/Digitales-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530910161
git clone --depth 1 --no-tags https://github.com/yanxwang/TINY-REDUCED-INSTRUCTION-SET-COMPUTER-TRISC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530768404
git clone --depth 1 --no-tags https://github.com/Mahnoor-ismail01/tinytapeout-chromatic-3-to-8-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530786546
git clone --depth 1 --no-tags https://github.com/jorden3502/eMemory_intern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530949386
git clone --depth 1 --no-tags https://github.com/andrewtkh1/EE2026_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530872555
git clone --depth 1 --no-tags https://github.com/Amreen-Kaur/Communication-Protocols.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530648697
git clone --depth 1 --no-tags https://github.com/BinhHo351/8_bit_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528219585
git clone --depth 1 --no-tags https://github.com/MohanMoki/mohang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528846933
git clone --depth 1 --no-tags https://github.com/anindita200/n_bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528917789
git clone --depth 1 --no-tags https://github.com/RahulRanjann/Dsdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528709418
git clone --depth 1 --no-tags https://github.com/ganyunhan/ACOUSTIC-Camera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529145736
git clone --depth 1 --no-tags https://github.com/PriyanshKasyap/Loo-Up-Table-LUT-Optimization-for-Memory-Based-Computations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525158808
git clone --depth 1 --no-tags https://github.com/Mounika129/Brentkung.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525312726
git clone --depth 1 --no-tags https://github.com/nimeshshedge/Dadda-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526313979
git clone --depth 1 --no-tags https://github.com/tejassatpalkar/FPGA-SuperMarioBros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526524476
git clone --depth 1 --no-tags https://github.com/KiprasR/universal-fpga-eth-server.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530605058
git clone --depth 1 --no-tags https://github.com/qigel/MADDNESS_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530567818
git clone --depth 1 --no-tags https://github.com/5hayanB/tinytapeout-bcd-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531175289
git clone --depth 1 --no-tags https://github.com/khanasfar73/configs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525605918
git clone --depth 1 --no-tags https://github.com/AGemstone/pfr-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527890822
git clone --depth 1 --no-tags https://github.com/davidsiaw/atfsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527302051
git clone --depth 1 --no-tags https://github.com/feilongfl/chisel_gowin_mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527067530
git clone --depth 1 --no-tags https://github.com/juan2175606/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527351560
git clone --depth 1 --no-tags https://github.com/bingo123122121/pipelineCPU-group.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530094683
git clone --depth 1 --no-tags https://github.com/nwtechguy/tinytapeout_BCD_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530111134
git clone --depth 1 --no-tags https://github.com/nazaninys/ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530723767
git clone --depth 1 --no-tags https://github.com/nikaemami/MIPS_Processor_MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529217616
git clone --depth 1 --no-tags https://github.com/manavshah-28/blinky-de0-nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529329163
git clone --depth 1 --no-tags https://github.com/TomFinet/risky-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531029126
git clone --depth 1 --no-tags https://github.com/javed-alam01/vedic-multiplier-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527960096
git clone --depth 1 --no-tags https://github.com/anuratb/COAA_sem5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527968189
git clone --depth 1 --no-tags https://github.com/jdrosent/wrapped_mbsFSK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531257706
git clone --depth 1 --no-tags https://github.com/ElectricPotato/tinytapeout-picture-printer-b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531263030
git clone --depth 1 --no-tags https://github.com/naveen473/FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526512052
git clone --depth 1 --no-tags https://github.com/bbttko/Tang9k-lcdled.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526519108
git clone --depth 1 --no-tags https://github.com/213070060/PD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526562841
git clone --depth 1 --no-tags https://github.com/Mmazumde/VHDL-Verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528738400
git clone --depth 1 --no-tags https://github.com/jonchuaenzhe/ban-prototype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528897188
git clone --depth 1 --no-tags https://github.com/NinaP21/cad_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529598628
git clone --depth 1 --no-tags https://github.com/30shubhvish/IITB_RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525101101
git clone --depth 1 --no-tags https://github.com/nehaenkay/wallace_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525406692
git clone --depth 1 --no-tags https://github.com/Mahi36/6-Stage-Pipelined-16-bit-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525417749
git clone --depth 1 --no-tags https://github.com/luchLasarya/UART_TX_-_RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525427907
git clone --depth 1 --no-tags https://github.com/Endeavour-Innovations-Inc/Reaction-TIme-Monitor-with-Averaging-Filter-implemented-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525501024
git clone --depth 1 --no-tags https://github.com/Tauqir-Ahmad/LUT-Optimization-for-Memory-Based-computations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525770774
git clone --depth 1 --no-tags https://github.com/WoolseyWorkshop/Article-Creating-A-Configurable-Multifunction-Logic-Gate-In-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525801611
git clone --depth 1 --no-tags https://github.com/JoelJassan/caravel_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526280173
git clone --depth 1 --no-tags https://github.com/mak-rram/Hardware-Implementation-of-AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527014540
git clone --depth 1 --no-tags https://github.com/HarshadUgale5/Brent_Kung_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526145955
git clone --depth 1 --no-tags https://github.com/A-Sathvik/IEEE-754-Floating-Point-Operations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526615051
git clone --depth 1 --no-tags https://github.com/bizoffermark/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526640622
git clone --depth 1 --no-tags https://github.com/alpsark/shooting_game_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524903458
git clone --depth 1 --no-tags https://github.com/Jihwan-Shin99/SDS_git_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525267836
git clone --depth 1 --no-tags https://github.com/PIYUSHSINGHRANA/WALLACE_MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525406203
git clone --depth 1 --no-tags https://github.com/knirajiitb/Brent-kung-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525663056
git clone --depth 1 --no-tags https://github.com/Ali-Sabir2/Caravel_Ali_Update.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526603695
git clone --depth 1 --no-tags https://github.com/LukJA/mpw_test_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526759134
git clone --depth 1 --no-tags https://github.com/sridharb21/Design-of-an-8-bit-Microcontroller-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528875111
git clone --depth 1 --no-tags https://github.com/vjkr/KoggeStoneAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530160252
git clone --depth 1 --no-tags https://github.com/nathancheek/tinytapeout-loop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529983965
git clone --depth 1 --no-tags https://github.com/neilbluejohn/trial_flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528398209
git clone --depth 1 --no-tags https://github.com/Jayanth-sharma/FIFO-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527926015
git clone --depth 1 --no-tags https://github.com/riser44/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528241984
git clone --depth 1 --no-tags https://github.com/Jump-Wang-111/naive-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528252229
git clone --depth 1 --no-tags https://github.com/hn-on-fire/Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529549761
git clone --depth 1 --no-tags https://github.com/janvlad/Sprint10_Jan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529484474
git clone --depth 1 --no-tags https://github.com/Pankaj-GoSu/M.tech-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526353972
git clone --depth 1 --no-tags https://github.com/naveen473/UART-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526465706
git clone --depth 1 --no-tags https://github.com/k1booshehri/MiniALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526549596
git clone --depth 1 --no-tags https://github.com/mwelling/figure-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530499026
git clone --depth 1 --no-tags https://github.com/gsxgoldenlegendary/codh-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527800309
git clone --depth 1 --no-tags https://github.com/KairosXu/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527814951
git clone --depth 1 --no-tags https://github.com/Ayman-Helal/Washing_Machine_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527815225
git clone --depth 1 --no-tags https://github.com/omarzalah/Automatic-Garage-Door-Controller-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530652263
git clone --depth 1 --no-tags https://github.com/Sirawit7205/tinytapeout-2G97-2G98.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530720209
git clone --depth 1 --no-tags https://github.com/WeiXXXXVVVV/LZ77-DECODER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529898809
git clone --depth 1 --no-tags https://github.com/tcptomato/tinytapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529689538
git clone --depth 1 --no-tags https://github.com/hisham-hariz/NanoJpeg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527135884
git clone --depth 1 --no-tags https://github.com/AsheshPangma/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527034915
git clone --depth 1 --no-tags https://github.com/Gautam-Sahay/Design-of-Asynchronous-FIFO-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526239309
git clone --depth 1 --no-tags https://github.com/MariamELhattab/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527315594
git clone --depth 1 --no-tags https://github.com/PoojithaBachu/Sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527510875
git clone --depth 1 --no-tags https://github.com/NainaJaiswal/Combating-Data-Leakage-Trojans-in-Commercial-and-ASIC-Applications-With-Time-Division-Multiplex--ing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526622640
