INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado Projects/ECE 3300/fhell/fhell.srcs/sources_1/new/ffff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ffff
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado Projects/ECE 3300/fhell/fhell.srcs/sim_1/new/simmy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simmy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado Projects/ECE 3300/fhell/fhell.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
