package common

import chisel3._
import chisel3.util._

case class CoreConfig (
    FPGAPlatform: Boolean = false,
)
