// Seed: 2556699654
module module_0 (
    output uwire id_0,
    input  tri1  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    input  wor   id_5,
    input  tri   id_6,
    input  tri1  id_7
);
  wire id_9;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    inout wire id_2,
    input tri1 id_3,
    input wire id_4,
    output wire id_5,
    input supply1 id_6,
    output tri1 id_7
);
  wire id_9;
  wire id_10;
  assign id_1 = 1;
  module_0(
      id_1, id_0, id_4, id_6, id_4, id_0, id_6, id_4
  );
  wire id_11;
endmodule
