[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2846973 heartbeat IPC: 3.513 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2846973 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2846973 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11676365 heartbeat IPC: 1.133 cumulative IPC: 1.133 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18943161 heartbeat IPC: 1.376 cumulative IPC: 1.243 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 27224699 heartbeat IPC: 1.208 cumulative IPC: 1.231 (Simulation time: 00 hr 02 min 39 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 32071352 cumulative IPC: 1.247 (Simulation time: 00 hr 03 min 21 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 32071352 cumulative IPC: 1.247 (Simulation time: 00 hr 03 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.247 instructions: 40000000 cycles: 32071352
CPU 0 Branch Prediction Accuracy: 94.91% MPKI: 11.49 Average ROB Occupancy at Mispredict: 41.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 9.617
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197817 HIT:     194208 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197817 HIT:     194208 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 165.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568276 HIT:     460333 MISS:     107943 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430588 HIT:     343665 MISS:      86923 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35284 HIT:      21338 MISS:      13946 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95326 HIT:      95076 MISS:        250 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        254 MISS:       6824 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.38 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3205553 HIT:    2937873 MISS:     267680 MSHR_MERGE:      67950
cpu0->cpu0_L1I LOAD         ACCESS:    3205553 HIT:    2937873 MISS:     267680 MSHR_MERGE:      67950
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.599 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13354511 HIT:   12936498 MISS:     418013 MSHR_MERGE:     144787
cpu0->cpu0_L1D LOAD         ACCESS:    7459612 HIT:    7163628 MISS:     295984 MSHR_MERGE:      65124
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5887159 HIT:    5772220 MISS:     114939 MSHR_MERGE:      79651
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        650 MISS:       7090 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.34 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2834906 HIT:    2790958 MISS:      43948 MSHR_MERGE:      28061
cpu0->cpu0_ITLB LOAD         ACCESS:    2834906 HIT:    2790958 MISS:      43948 MSHR_MERGE:      28061
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.646 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12637626 HIT:   12397755 MISS:     239871 MSHR_MERGE:      57941
cpu0->cpu0_DTLB LOAD         ACCESS:   12637626 HIT:   12397755 MISS:     239871 MSHR_MERGE:      57941
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.164 cycles
cpu0->LLC TOTAL        ACCESS:     136470 HIT:     126618 MISS:       9852 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86923 HIT:      81942 MISS:       4981 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13946 HIT:      10759 MISS:       3187 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28777 HIT:      28769 MISS:          8 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6824 HIT:       5148 MISS:       1676 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 167.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        498
  ROW_BUFFER_MISS:       9346
  AVG DBUS CONGESTED CYCLE: 14.1
Channel 0 WQ ROW_BUFFER_HIT:        178
  ROW_BUFFER_MISS:       1133
  FULL:          0
Channel 0 REFRESHES ISSUED:       2672
