// Seed: 3354494446
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri0 id_6
);
  assign module_1._id_1 = 0;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd56
) (
    input supply1 id_0
    , id_7,
    input supply0 _id_1,
    input wor id_2,
    input wire id_3,
    input supply0 id_4,
    input supply1 id_5
);
  wire [-1 : id_1] id_8;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5,
      id_3,
      id_4,
      id_0,
      id_2
  );
  assign id_8#(1 < 1, -1) = -1;
  assign id_7 = id_4;
  assign id_7 = id_2;
endmodule
