$date
	Sat Aug 23 18:25:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_vending_mealy $end
$var wire 1 ! dispense $end
$var wire 1 " chg5 $end
$var reg 1 # clk $end
$var reg 2 $ coin [1:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 2 & coin [1:0] $end
$var wire 1 % rst $end
$var reg 1 " chg5 $end
$var reg 1 ! dispense $end
$var reg 2 ' state [1:0] $end
$upscope $end
$scope task put10 $end
$upscope $end
$scope task put5 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
1%
b0 $
0#
0"
0!
$end
#5
b0 '
1#
#10
0#
0%
#15
1!
b10 '
b10 $
b10 &
1#
#20
0#
#25
b0 '
0!
b0 $
b0 &
1#
#30
0#
#35
1!
b10 '
b10 $
b10 &
1#
#40
0#
#45
b0 '
0!
b0 $
b0 &
1#
#50
0#
#55
1#
1%
#60
0#
#65
b1 '
b1 $
b1 &
1#
0%
#70
0#
#75
b10 '
b0 $
b0 &
1#
#80
0#
#85
b0 '
0!
b10 $
b10 &
1#
#90
0#
#95
b10 '
b0 $
b0 &
1#
#100
0#
#105
b0 '
0!
b10 $
b10 &
1#
#110
0#
#115
b10 '
b0 $
b0 &
1#
#120
0#
#125
1#
