// Seed: 3283080476
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_13;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd85
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  output wire id_5;
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1[id_4] = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_2,
      id_3,
      id_5,
      id_2,
      id_2,
      id_2,
      id_5,
      id_3,
      id_2,
      id_2
  );
endmodule
