//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.


1. PnR Messages

  <Report Title>: PnR Report
  <Design File>: C:\Users\niner\Desktop\test_dot\impl\gwsynthesis\test_dot.vg
  <Physical Constraints File>: C:\Users\niner\Desktop\test_dot\src\port.cst
  <Timing Constraints File>: ---
  <Tool Version>: V1.9.10.03 (64-bit)
  <Part Number>: GW1NSR-LV4CQN48PC7/I6
  <Device>: GW1NSR-4C
  <Created Time>:Tue Nov 19 23:24:10 2024


2. PnR Details

  Running placement:
    Placement Phase 0: CPU time = 0h 0m 0.033s, Elapsed time = 0h 0m 0.032s
    Placement Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.062s
    Placement Phase 2: CPU time = 0h 0m 0.052s, Elapsed time = 0h 0m 0.052s
    Placement Phase 3: CPU time = 0h 0m 0.992s, Elapsed time = 0h 0m 0.992s
    Total Placement: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s
 Running routing:
    Routing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Routing Phase 1: CPU time = 0h 0m 0.043s, Elapsed time = 0h 0m 0.043s
    Routing Phase 2: CPU time = 0h 0m 0.194s, Elapsed time = 0h 0m 0.194s
    Routing Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Total Routing: CPU time = 0h 0m 0.237s, Elapsed time = 0h 0m 0.237s
 Generate output files:
    CPU time = 0h 0m 0.422s, Elapsed time = 0h 0m 0.422s

 Total Time and Memory Usage: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 225MB


3. Resource Usage Summary

  --------------------------------------------------------------------------------
  Resources                   | Usage                               | Utilization
  --------------------------------------------------------------------------------
  Logic                       | 541/4608                            |  12%
    --LUT,ALU,ROM16           | 541(531 LUT, 10 ALU, 0 ROM16)       | -
    --SSRAM(RAM16)            | 0                                   | -
  Register                    | 60/3573                             |  2%
    --Logic Register as Latch | 0/3456                              |  0%
    --Logic Register as FF    | 60/3456                             |  2%
    --I/O Register as Latch   | 0/117                               |  0%
    --I/O Register as FF      | 0/117                               |  0%
  CLS                         | 305/2304                            |  14%
  I/O Port                    | 8/39                                |  21%
  I/O Buf                     | 8                                   | -
    --Input Buf               | 2                                   | -
    --Output Buf              | 6                                   | -
    --Inout Buf               | 0                                   | -
  DSP                         | 1/8                                 | 13%
    --MULTALU36X18            | 1
  ================================================================================



4. I/O Bank Usage Summary

  --------------------------------------
  I/O Bank  | Usage       | Utilization 
  --------------------------------------
  bank 0   | 1/9         | 12%         
  bank 1   | 5/10        | 50%         
  bank 2   | 2/9         | 23%         
  bank 3   | 0/11        | 0%          
  ======================================


5. Clock Resource Usage Summary

  ------------------------------------------
  Clock Resource| Usage         | Utilization 
  ------------------------------------------
  PRIMARY       | 2/8           | 25%
  LW            | 0/8           | 0%
  GCLK_PIN      | 1/5           | 20%
  ==========================================


6. Global Clock Signals

  -------------------------------------------
  Signal         | Global Clock   | Location
  -------------------------------------------
  clk_d          | PRIMARY        |  RIGHT
  n98_6          | PRIMARY        |  LEFT RIGHT
  ===========================================


7. Pinout by Port Name

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Port Name  | Diff Pair | Loc./Bank     | Constraint | Dir.  | Site     | IO Type    | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Vref       | Single Resistor | Diff Resistor | BankVccio 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk        | -         | 45/1          | Y          | in    | IOT13[A] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3       
ech        | -         | 29/2          | Y          | in    | IOR15[B] | LVCMOS25   | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 2.5       
col[0]     | -         | 42/1          | Y          | out   | IOT20[B] | LVCMOS33   | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
col[1]     | -         | 41/1          | Y          | out   | IOT20[A] | LVCMOS33   | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
col[2]     | -         | 40/1          | Y          | out   | IOT26[B] | LVCMOS33   | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
col[3]     | -         | 39/1          | Y          | out   | IOT26[A] | LVCMOS33   | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
col[4]     | -         | 10/0          | Y          | out   | IOT7[A]  | LVCMOS33   | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
tk         | -         | 30/2          | Y          | out   | IOR15[A] | LVCMOS25   | 8     | NONE      | NA        | NA         | OFF        | NA         | OFF             | NA            | 2.5       
==================================================================================================================================================================================================================




8. All Package Pins

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Loc./Bank| Signal  | Dir.  | Site     | IO Type  | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Vref       | Single Resistor | Diff Resistor | Bank Vccio
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3/0      | -       | in    | IOT2[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
4/0      | -       | out   | IOT2[B]  | LVCMOS18 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
6/0      | -       | in    | IOT3[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
7/0      | -       | in    | IOT3[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
8/0      | -       | in    | IOT4[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
9/0      | -       | in    | IOT5[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
10/0     | col[4]  | out   | IOT7[A]  | LVCMOS33 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
1/0      | -       | in    | IOT10[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
2/0      | -       | in    | IOT10[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
48/1     | -       | in    | IOT11[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
47/1     | -       | in    | IOT11[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
45/1     | clk     | in    | IOT13[A] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
46/1     | -       | in    | IOT13[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
43/1     | -       | in    | IOT17[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
44/1     | -       | in    | IOT17[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
41/1     | col[1]  | out   | IOT20[A] | LVCMOS33 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
42/1     | col[0]  | out   | IOT20[B] | LVCMOS33 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
39/1     | col[3]  | out   | IOT26[A] | LVCMOS33 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
40/1     | col[2]  | out   | IOT26[B] | LVCMOS33 | 8     | NONE      | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
13/3     | -       | in    | IOB4[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
14/3     | -       | in    | IOB4[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
15/3     | -       | in    | IOB5[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
16/3     | -       | in    | IOB6[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
17/3     | -       | in    | IOB6[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
18/3     | -       | in    | IOB13[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
19/3     | -       | in    | IOB13[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
20/3     | -       | in    | IOB16[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
21/3     | -       | in    | IOB16[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
22/3     | -       | in    | IOB22[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
23/3     | -       | in    | IOB22[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
35/2     | -       | in    | IOR2[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 2.5  
34/2     | -       | in    | IOR2[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 2.5  
33/2     | -       | in    | IOR9[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 2.5  
32/2     | -       | in    | IOR11[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 2.5  
31/2     | -       | in    | IOR11[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 2.5  
30/2     | tk      | out   | IOR15[A] | LVCMOS25 | 8     | NONE      | NA        | NA         | OFF        | NA         | OFF             | NA            | 2.5  
29/2     | ech     | in    | IOR15[B] | LVCMOS25 | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 2.5  
28/2     | -       | in    | IOR17[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 2.5  
27/2     | -       | in    | IOR17[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 2.5  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
====================================================================================================================================================================================


