$date
	Thu Jun 01 01:22:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module uc_asm_tb $end
$var wire 1 ! pc_next_sel $end
$var wire 1 " pc_adder_sel $end
$var wire 1 # load_pc $end
$var wire 1 $ load_ir $end
$var wire 1 % WE_RF $end
$var wire 1 & WE_MEM $end
$var wire 1 ' ULA_din2_sel $end
$var wire 2 ( RF_din_sel [1:0] $end
$var reg 1 ) clk $end
$var reg 7 * opcode [6:0] $end
$var reg 1 + reset $end
$scope module UUT $end
$var wire 1 ) clk $end
$var wire 7 , opcode [6:0] $end
$var wire 1 + reset $end
$var parameter 4 - DECODE $end
$var parameter 4 . EXECUTE_ADDI $end
$var parameter 4 / EXECUTE_ADDSUB $end
$var parameter 4 0 EXECUTE_LOAD $end
$var parameter 4 1 EXECUTE_STORE $end
$var parameter 4 2 FETCH $end
$var parameter 4 3 WRITE_BACK_ADDI $end
$var parameter 4 4 WRITE_BACK_ADDSUB $end
$var parameter 4 5 WRITE_BACK_LOAD $end
$var parameter 4 6 WRITE_BACK_STORE $end
$var reg 2 7 RF_din_sel [1:0] $end
$var reg 1 ' ULA_din2_sel $end
$var reg 1 & WE_MEM $end
$var reg 1 % WE_RF $end
$var reg 1 8 addr_sel $end
$var reg 3 9 current_state [2:0] $end
$var reg 1 $ load_ir $end
$var reg 1 # load_pc $end
$var reg 3 : next_state [2:0] $end
$var reg 1 " pc_adder_sel $end
$var reg 1 ! pc_next_sel $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 6
b1001 5
b1000 4
b111 3
b1 2
b110 1
b101 0
b11 /
b100 .
b10 -
$end
#0
$dumpvars
b10 :
b1 9
18
b0 7
bx ,
1+
bx *
0)
b0 (
0'
0&
0%
1$
0#
0"
0!
$end
#5
1)
#10
b10 :
0)
b110011 *
b110011 ,
0+
#15
08
0$
b11 :
b10 9
1)
#20
0)
#25
b1 (
b1 7
b0 :
b11 9
1)
#30
0)
b10011 *
b10011 ,
#35
b0 (
b0 7
b0 9
1)
#40
0)
#45
1)
#50
0)
#55
1)
#60
0)
#65
1)
#70
0)
#75
1)
#80
0)
#85
1)
#90
0)
#95
1)
#100
0)
#105
1)
#110
0)
#115
1)
#120
0)
#125
1)
#130
0)
