<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_DB3C1AAB-E8E3-498A-88B6-F326FA9585E0"><title>I2S Host Mode: 1-Load (Add-In Card) Topology</title><body><section id="SECTION_BA075356-C43B-47E0-B127-0C8D0E6860B5"><fig id="FIG_i2s_host_mode__1-load_add-in_card_topology_diagram_1"><title>I2S Host Mode: 1-Load (Add-In Card) Topology Diagram</title><image href="FIG_i2s host mode_ 1-load (add-in card) topology diagram_1.jpg" scalefit="yes" id="IMG_i2s_host_mode__1-load_add-in_card_topology_diagram_1_jpg" /></fig><fig id="FIG_i2s_signal_ganging_with_cnvi_gpio_topology_diagram_1"><title>I2S Signal Ganging with CNVi GPIO Topology Diagram</title><image href="FIG_i2s signal ganging with cnvi gpio topology diagram_1.jpg" scalefit="yes" id="IMG_i2s_signal_ganging_with_cnvi_gpio_topology_diagram_1_jpg" /></fig><table id="TABLE_BA075356-C43B-47E0-B127-0C8D0E6860B5_1"><title>I2S Host Mode: 1-Load (Add-In Card) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>R1</p></entry><entry><p>0 Ω placeholder.</p><p>Recommended to be placed 25.4 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</p></entry></row><row><entry><p>R2</p></entry><entry><p>22 Ω.</p><p>Recommended to be placed 12.7 mm from connector/ header.</p></entry></row><row><entry><p>R3 (applicable to I2S to discrete CNV module topology only)</p></entry><entry><p>1k Ω.</p><p>Used for ganging I2S signals with CNVi GPIO signals.</p><p>Required on the CNVi GPIO signals, to be placed &lt;2" from the ganging point. </p></entry></row><row><entry><p>Additional guidelines for I2S to discrete CNV module topology</p></entry><entry><p>[1] For I2S topology connecting to discrete connectivity module, there is a requirement to share/ gang I2S signals with CNVi GPIO signals (RF_RESET_B and CLKREQ) onto the same physical line:</p><p>     - I2S_SFRM with RF_RESET_B</p><p>     - I2S_TXD with CLKREQ</p><p>[2] A 1k Ω resistor (R3) is required on the CNVi GPIO signals, to be placed &lt;2" from the ganging point. </p><p>[3] Location of the ganging is not restricted and can be implemented anywhere along the bus.</p><p>[4] Refer to "I2S signal ganging with CNVi GPIO" diagram for guidance on the implementation. Note that the I2S series resistors (R1 and R2) are still needed and considered in a separate topology diagram.</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>12.288 MHz</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Device AC timing characteristics </p></entry><entry><p>Data input setup time &lt; 10 ns. </p><p>Data input hold time &lt; 10 ns. </p><p>0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</p></entry></row><row><entry><p>Minimum length, total</p></entry><entry><p>BO + M1 + M2: 50.8 mm.</p></entry></row><row><entry><p>Length matching between CLK and DATA signals</p></entry><entry><p>12.7 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.125 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Trace spacing between port to port</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>CPU buffer driver strength</p></entry><entry><p>[1] GPP_D (I2S0): 50 Ω.</p><p>[2] GPP_S (I2S1/ I2S2): 50 Ω, slew 11. </p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</p></entry></row></tbody></tgroup></table><table id="TABLE_BA075356-C43B-47E0-B127-0C8D0E6860B5_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Rx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_8FA5E6CD-9853-465F-B2CA-4FB305465D76"><title>Segment Lengths</title><table id="TABLE_8FA5E6CD-9853-465F-B2CA-4FB305465D76_1"><title>I2S Host Mode: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL</p></entry><entry><p>342.9</p></entry><entry><p /></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL</p></entry><entry><p>330.2</p></entry><entry><p /></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL</p></entry><entry><p>25.4</p></entry><entry><p /></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M5</p></entry><entry><p>MS, DSL</p></entry><entry><p /></entry><entry><p>Denotes length of the ganging CNVI GPIO signal for I2S discrete connectivity topology. There is no max length restriction for this segment.</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 381</p></section></body></topic>