{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558546936032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558546936040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 19:42:15 2019 " "Processing started: Wed May 22 19:42:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558546936040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546936040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl1 -c digital_cam_impl1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_cam_impl1 -c digital_cam_impl1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546936040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558546937644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558546937644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/camerametnios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camerametnios/synthesis/camerametnios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camerametnios-rtl " "Found design unit 1: camerametnios-rtl" {  } { { "camerametnios/synthesis/camerametnios.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/camerametnios.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956005 ""} { "Info" "ISGN_ENTITY_NAME" "1 camerametnios " "Found entity 1: camerametnios" {  } { { "camerametnios/synthesis/camerametnios.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/camerametnios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "camerametnios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "camerametnios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_irq_mapper " "Found entity 1: camerametnios_irq_mapper" {  } { { "camerametnios/synthesis/submodules/camerametnios_irq_mapper.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0 " "Found entity 1: camerametnios_mm_interconnect_0" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: camerametnios_mm_interconnect_0_avalon_st_adapter" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: camerametnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: camerametnios_mm_interconnect_0_rsp_mux_001" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file camerametnios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "camerametnios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956068 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "camerametnios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_rsp_mux " "Found entity 1: camerametnios_mm_interconnect_0_rsp_mux" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_rsp_demux_001 " "Found entity 1: camerametnios_mm_interconnect_0_rsp_demux_001" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_rsp_demux " "Found entity 1: camerametnios_mm_interconnect_0_rsp_demux" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: camerametnios_mm_interconnect_0_cmd_mux_001" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_cmd_mux " "Found entity 1: camerametnios_mm_interconnect_0_cmd_mux" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: camerametnios_mm_interconnect_0_cmd_demux_001" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_cmd_demux " "Found entity 1: camerametnios_mm_interconnect_0_cmd_demux" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "camerametnios/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file camerametnios/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "camerametnios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956119 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "camerametnios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "camerametnios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "camerametnios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camerametnios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at camerametnios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558546956136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camerametnios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at camerametnios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558546956137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_router_003_default_decode " "Found entity 1: camerametnios_mm_interconnect_0_router_003_default_decode" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956137 ""} { "Info" "ISGN_ENTITY_NAME" "2 camerametnios_mm_interconnect_0_router_003 " "Found entity 2: camerametnios_mm_interconnect_0_router_003" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camerametnios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at camerametnios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558546956141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camerametnios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at camerametnios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558546956141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_router_002_default_decode " "Found entity 1: camerametnios_mm_interconnect_0_router_002_default_decode" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956142 ""} { "Info" "ISGN_ENTITY_NAME" "2 camerametnios_mm_interconnect_0_router_002 " "Found entity 2: camerametnios_mm_interconnect_0_router_002" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camerametnios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at camerametnios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558546956146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camerametnios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at camerametnios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558546956146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_router_001_default_decode " "Found entity 1: camerametnios_mm_interconnect_0_router_001_default_decode" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956147 ""} { "Info" "ISGN_ENTITY_NAME" "2 camerametnios_mm_interconnect_0_router_001 " "Found entity 2: camerametnios_mm_interconnect_0_router_001" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel camerametnios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at camerametnios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558546956152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel camerametnios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at camerametnios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558546956152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_mm_interconnect_0_router_default_decode " "Found entity 1: camerametnios_mm_interconnect_0_router_default_decode" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956153 ""} { "Info" "ISGN_ENTITY_NAME" "2 camerametnios_mm_interconnect_0_router " "Found entity 2: camerametnios_mm_interconnect_0_router" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "camerametnios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "camerametnios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "camerametnios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "camerametnios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "camerametnios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_onchip_memory2_0 " "Found entity 1: camerametnios_onchip_memory2_0" {  } { { "camerametnios/synthesis/submodules/camerametnios_onchip_memory2_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_nios2_gen2_0 " "Found entity 1: camerametnios_nios2_gen2_0" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546956199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546956199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: camerametnios_nios2_gen2_0_cpu_ic_data_module" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "2 camerametnios_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: camerametnios_nios2_gen2_0_cpu_ic_tag_module" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "3 camerametnios_nios2_gen2_0_cpu_bht_module " "Found entity 3: camerametnios_nios2_gen2_0_cpu_bht_module" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "4 camerametnios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: camerametnios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "5 camerametnios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: camerametnios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "6 camerametnios_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: camerametnios_nios2_gen2_0_cpu_dc_tag_module" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "7 camerametnios_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: camerametnios_nios2_gen2_0_cpu_dc_data_module" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "8 camerametnios_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: camerametnios_nios2_gen2_0_cpu_dc_victim_module" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "9 camerametnios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: camerametnios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "10 camerametnios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: camerametnios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "11 camerametnios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: camerametnios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "12 camerametnios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: camerametnios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "13 camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "14 camerametnios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: camerametnios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "15 camerametnios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: camerametnios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "16 camerametnios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: camerametnios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "17 camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "18 camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "19 camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "20 camerametnios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: camerametnios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "21 camerametnios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: camerametnios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "22 camerametnios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: camerametnios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "23 camerametnios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: camerametnios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "24 camerametnios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: camerametnios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "25 camerametnios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: camerametnios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "26 camerametnios_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: camerametnios_nios2_gen2_0_cpu_nios2_oci" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""} { "Info" "ISGN_ENTITY_NAME" "27 camerametnios_nios2_gen2_0_cpu " "Found entity 27: camerametnios_nios2_gen2_0_cpu" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: camerametnios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: camerametnios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_nios2_gen2_0_cpu_mult_cell " "Found entity 1: camerametnios_nios2_gen2_0_cpu_mult_cell" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_nios2_gen2_0_cpu_test_bench " "Found entity 1: camerametnios_nios2_gen2_0_cpu_test_bench" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_jtag_uart_0_sim_scfifo_w " "Found entity 1: camerametnios_jtag_uart_0_sim_scfifo_w" {  } { { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957451 ""} { "Info" "ISGN_ENTITY_NAME" "2 camerametnios_jtag_uart_0_scfifo_w " "Found entity 2: camerametnios_jtag_uart_0_scfifo_w" {  } { { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957451 ""} { "Info" "ISGN_ENTITY_NAME" "3 camerametnios_jtag_uart_0_sim_scfifo_r " "Found entity 3: camerametnios_jtag_uart_0_sim_scfifo_r" {  } { { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957451 ""} { "Info" "ISGN_ENTITY_NAME" "4 camerametnios_jtag_uart_0_scfifo_r " "Found entity 4: camerametnios_jtag_uart_0_scfifo_r" {  } { { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957451 ""} { "Info" "ISGN_ENTITY_NAME" "5 camerametnios_jtag_uart_0 " "Found entity 5: camerametnios_jtag_uart_0" {  } { { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camerametnios/synthesis/submodules/camerametnios_camera_input_0.v 1 1 " "Found 1 design units, including 1 entities, in source file camerametnios/synthesis/submodules/camerametnios_camera_input_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 camerametnios_camera_input_0 " "Found entity 1: camerametnios_camera_input_0" {  } { { "camerametnios/synthesis/submodules/camerametnios_camera_input_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_camera_input_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment-segmentout " "Found design unit 1: segment-segmentout" {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/segment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957460 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/segment.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour_recognition_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colour_recognition_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Colour_Recognition_register-Recognize_register " "Found design unit 1: Colour_Recognition_register-Recognize_register" {  } { { "Colour_Recognition_register.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/Colour_Recognition_register.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957465 ""} { "Info" "ISGN_ENTITY_NAME" "1 Colour_Recognition_register " "Found entity 1: Colour_Recognition_register" {  } { { "Colour_Recognition_register.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/Colour_Recognition_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colour_recognition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colour_recognition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Colour_Recognition-Recognize " "Found design unit 1: Colour_Recognition-Recognize" {  } { { "Colour_Recognition.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/Colour_Recognition.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957469 ""} { "Info" "ISGN_ENTITY_NAME" "1 Colour_Recognition " "Found entity 1: Colour_Recognition" {  } { { "Colour_Recognition.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/Colour_Recognition.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/ov7670_registers.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957473 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/ov7670_registers.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/i2c_sender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957476 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/i2c_sender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "vga.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957481 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_cam_impl1-my_structural " "Found design unit 1: digital_cam_impl1-my_structural" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957492 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_cam_impl1 " "Found entity 1: digital_cam_impl1" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "RGB.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/RGB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957501 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/RGB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/ov7670_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957506 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/ov7670_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/ov7670_capture.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957511 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/ov7670_capture.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frame_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_buffer-SYN " "Found design unit 1: frame_buffer-SYN" {  } { { "frame_buffer.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/frame_buffer.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957517 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/frame_buffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "address_Generator.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/address_Generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "address_Generator.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/address_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_altpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_altpll-SYN " "Found design unit 1: my_altpll-SYN" {  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/my_altpll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957524 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/my_altpll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_frame_buffer_15to0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_frame_buffer_15to0-SYN " "Found design unit 1: my_frame_buffer_15to0-SYN" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/my_frame_buffer_15to0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957527 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_frame_buffer_15to0 " "Found entity 1: my_frame_buffer_15to0" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/my_frame_buffer_15to0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546957527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546957527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_cam_impl1 " "Elaborating entity \"digital_cam_impl1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558546957870 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_group_pixels top_level.vhd(26) " "VHDL Signal Declaration warning at top_level.vhd(26): used implicit default value for signal \"led_group_pixels\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957877 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledR top_level.vhd(54) " "VHDL Signal Declaration warning at top_level.vhd(54): used implicit default value for signal \"ledR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957878 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "group_pixels top_level.vhd(323) " "VHDL Signal Declaration warning at top_level.vhd(323): used explicit default value for signal \"group_pixels\" because signal was never assigned a value" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 323 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1558546957880 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_1 top_level.vhd(326) " "VHDL Signal Declaration warning at top_level.vhd(326): used implicit default value for signal \"vak_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 326 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957880 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_2 top_level.vhd(327) " "VHDL Signal Declaration warning at top_level.vhd(327): used implicit default value for signal \"vak_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 327 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957880 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_3 top_level.vhd(328) " "VHDL Signal Declaration warning at top_level.vhd(328): used implicit default value for signal \"vak_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 328 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957880 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_4 top_level.vhd(329) " "VHDL Signal Declaration warning at top_level.vhd(329): used implicit default value for signal \"vak_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 329 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957880 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_5 top_level.vhd(330) " "VHDL Signal Declaration warning at top_level.vhd(330): used implicit default value for signal \"vak_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 330 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957881 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_6 top_level.vhd(331) " "VHDL Signal Declaration warning at top_level.vhd(331): used implicit default value for signal \"vak_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 331 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957881 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_7 top_level.vhd(332) " "VHDL Signal Declaration warning at top_level.vhd(332): used implicit default value for signal \"vak_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 332 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957881 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_8 top_level.vhd(333) " "VHDL Signal Declaration warning at top_level.vhd(333): used implicit default value for signal \"vak_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 333 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957881 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_9 top_level.vhd(334) " "VHDL Signal Declaration warning at top_level.vhd(334): used implicit default value for signal \"vak_9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 334 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957881 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_10 top_level.vhd(335) " "VHDL Signal Declaration warning at top_level.vhd(335): used implicit default value for signal \"vak_10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 335 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957881 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_11 top_level.vhd(336) " "VHDL Signal Declaration warning at top_level.vhd(336): used implicit default value for signal \"vak_11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 336 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957881 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_12 top_level.vhd(337) " "VHDL Signal Declaration warning at top_level.vhd(337): used implicit default value for signal \"vak_12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 337 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957881 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_13 top_level.vhd(338) " "VHDL Signal Declaration warning at top_level.vhd(338): used implicit default value for signal \"vak_13\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 338 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957881 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_14 top_level.vhd(339) " "VHDL Signal Declaration warning at top_level.vhd(339): used implicit default value for signal \"vak_14\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 339 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957881 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_15 top_level.vhd(340) " "VHDL Signal Declaration warning at top_level.vhd(340): used implicit default value for signal \"vak_15\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 340 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957881 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_16 top_level.vhd(341) " "VHDL Signal Declaration warning at top_level.vhd(341): used implicit default value for signal \"vak_16\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 341 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957881 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_17 top_level.vhd(342) " "VHDL Signal Declaration warning at top_level.vhd(342): used implicit default value for signal \"vak_17\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 342 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957882 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_18 top_level.vhd(343) " "VHDL Signal Declaration warning at top_level.vhd(343): used implicit default value for signal \"vak_18\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 343 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957882 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_19 top_level.vhd(344) " "VHDL Signal Declaration warning at top_level.vhd(344): used implicit default value for signal \"vak_19\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 344 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957882 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_20 top_level.vhd(345) " "VHDL Signal Declaration warning at top_level.vhd(345): used implicit default value for signal \"vak_20\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 345 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957882 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_21 top_level.vhd(346) " "VHDL Signal Declaration warning at top_level.vhd(346): used implicit default value for signal \"vak_21\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 346 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957882 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_22 top_level.vhd(347) " "VHDL Signal Declaration warning at top_level.vhd(347): used implicit default value for signal \"vak_22\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 347 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957882 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_23 top_level.vhd(348) " "VHDL Signal Declaration warning at top_level.vhd(348): used implicit default value for signal \"vak_23\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 348 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957883 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_24 top_level.vhd(349) " "VHDL Signal Declaration warning at top_level.vhd(349): used implicit default value for signal \"vak_24\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 349 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957883 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_25 top_level.vhd(350) " "VHDL Signal Declaration warning at top_level.vhd(350): used implicit default value for signal \"vak_25\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 350 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957883 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_26 top_level.vhd(351) " "VHDL Signal Declaration warning at top_level.vhd(351): used implicit default value for signal \"vak_26\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 351 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957883 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_27 top_level.vhd(352) " "VHDL Signal Declaration warning at top_level.vhd(352): used implicit default value for signal \"vak_27\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 352 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957883 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_28 top_level.vhd(353) " "VHDL Signal Declaration warning at top_level.vhd(353): used implicit default value for signal \"vak_28\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 353 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957883 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_29 top_level.vhd(354) " "VHDL Signal Declaration warning at top_level.vhd(354): used implicit default value for signal \"vak_29\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 354 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957883 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_30 top_level.vhd(355) " "VHDL Signal Declaration warning at top_level.vhd(355): used implicit default value for signal \"vak_30\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 355 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957884 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_31 top_level.vhd(356) " "VHDL Signal Declaration warning at top_level.vhd(356): used implicit default value for signal \"vak_31\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 356 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957884 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_32 top_level.vhd(357) " "VHDL Signal Declaration warning at top_level.vhd(357): used implicit default value for signal \"vak_32\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 357 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957884 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_33 top_level.vhd(358) " "VHDL Signal Declaration warning at top_level.vhd(358): used implicit default value for signal \"vak_33\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 358 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957884 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_34 top_level.vhd(359) " "VHDL Signal Declaration warning at top_level.vhd(359): used implicit default value for signal \"vak_34\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 359 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957884 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_35 top_level.vhd(360) " "VHDL Signal Declaration warning at top_level.vhd(360): used implicit default value for signal \"vak_35\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 360 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957884 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_36 top_level.vhd(361) " "VHDL Signal Declaration warning at top_level.vhd(361): used implicit default value for signal \"vak_36\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 361 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957885 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_37 top_level.vhd(362) " "VHDL Signal Declaration warning at top_level.vhd(362): used implicit default value for signal \"vak_37\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 362 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957885 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_38 top_level.vhd(363) " "VHDL Signal Declaration warning at top_level.vhd(363): used implicit default value for signal \"vak_38\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 363 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957885 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_39 top_level.vhd(364) " "VHDL Signal Declaration warning at top_level.vhd(364): used implicit default value for signal \"vak_39\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 364 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957885 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_40 top_level.vhd(365) " "VHDL Signal Declaration warning at top_level.vhd(365): used implicit default value for signal \"vak_40\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 365 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957885 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_41 top_level.vhd(366) " "VHDL Signal Declaration warning at top_level.vhd(366): used implicit default value for signal \"vak_41\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 366 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957885 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_42 top_level.vhd(367) " "VHDL Signal Declaration warning at top_level.vhd(367): used implicit default value for signal \"vak_42\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 367 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957886 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_43 top_level.vhd(368) " "VHDL Signal Declaration warning at top_level.vhd(368): used implicit default value for signal \"vak_43\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 368 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957886 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_44 top_level.vhd(369) " "VHDL Signal Declaration warning at top_level.vhd(369): used implicit default value for signal \"vak_44\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 369 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957886 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_45 top_level.vhd(370) " "VHDL Signal Declaration warning at top_level.vhd(370): used implicit default value for signal \"vak_45\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 370 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957886 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_46 top_level.vhd(371) " "VHDL Signal Declaration warning at top_level.vhd(371): used implicit default value for signal \"vak_46\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 371 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957886 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_47 top_level.vhd(372) " "VHDL Signal Declaration warning at top_level.vhd(372): used implicit default value for signal \"vak_47\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 372 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957886 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_48 top_level.vhd(373) " "VHDL Signal Declaration warning at top_level.vhd(373): used implicit default value for signal \"vak_48\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 373 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957887 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_49 top_level.vhd(374) " "VHDL Signal Declaration warning at top_level.vhd(374): used implicit default value for signal \"vak_49\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 374 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957887 "|digital_cam_impl1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vak_50 top_level.vhd(375) " "VHDL Signal Declaration warning at top_level.vhd(375): used implicit default value for signal \"vak_50\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 375 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546957887 "|digital_cam_impl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios camerametnios:u0 " "Elaborating entity \"camerametnios\" for hierarchy \"camerametnios:u0\"" {  } { { "top_level.vhd" "u0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546957945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_camera_input_0 camerametnios:u0\|camerametnios_camera_input_0:camera_input_0 " "Elaborating entity \"camerametnios_camera_input_0\" for hierarchy \"camerametnios:u0\|camerametnios_camera_input_0:camera_input_0\"" {  } { { "camerametnios/synthesis/camerametnios.vhd" "camera_input_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/camerametnios.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546958007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_jtag_uart_0 camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"camerametnios_jtag_uart_0\" for hierarchy \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\"" {  } { { "camerametnios/synthesis/camerametnios.vhd" "jtag_uart_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/camerametnios.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546958059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_jtag_uart_0_scfifo_w camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w " "Elaborating entity \"camerametnios_jtag_uart_0_scfifo_w\" for hierarchy \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "the_camerametnios_jtag_uart_0_scfifo_w" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546958083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "wfifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546958474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546958487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546958488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546958488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546958488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546958488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546958488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546958488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546958488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546958488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546958488 ""}  } { { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558546958488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546958564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546958564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546958566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546958603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546958603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546958604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546958640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546958640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546958642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546958734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546958734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546958736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546958838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546958838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546958840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546958950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546958950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_w:the_camerametnios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546958952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_jtag_uart_0_scfifo_r camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_r:the_camerametnios_jtag_uart_0_scfifo_r " "Elaborating entity \"camerametnios_jtag_uart_0_scfifo_r\" for hierarchy \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|camerametnios_jtag_uart_0_scfifo_r:the_camerametnios_jtag_uart_0_scfifo_r\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "the_camerametnios_jtag_uart_0_scfifo_r" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546958972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "camerametnios_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546959693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546959737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546959737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546959737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546959737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546959737 ""}  } { { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558546959737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546959812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546959828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546959855 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"camerametnios:u0\|camerametnios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:camerametnios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546959880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0 camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"camerametnios_nios2_gen2_0\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\"" {  } { { "camerametnios/synthesis/camerametnios.vhd" "nios2_gen2_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/camerametnios.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546959887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0.v" "cpu" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546959960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_test_bench camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_test_bench:the_camerametnios_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_test_bench\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_test_bench:the_camerametnios_nios2_gen2_0_cpu_test_bench\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 5971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546960663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_ic_data_module camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_ic_data_module:camerametnios_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_ic_data_module:camerametnios_nios2_gen2_0_cpu_ic_data\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "camerametnios_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 6973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546960754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_ic_data_module:camerametnios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_ic_data_module:camerametnios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546960858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546960952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546960952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_ic_data_module:camerametnios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_ic_data_module:camerametnios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546960952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_ic_tag_module camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_ic_tag_module:camerametnios_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_ic_tag_module:camerametnios_nios2_gen2_0_cpu_ic_tag\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "camerametnios_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 7039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546961029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_ic_tag_module:camerametnios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_ic_tag_module:camerametnios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546961068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bad1 " "Found entity 1: altsyncram_bad1" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_bad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546961278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546961278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bad1 camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_ic_tag_module:camerametnios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated " "Elaborating entity \"altsyncram_bad1\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_ic_tag_module:camerametnios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546961280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_bht_module camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_bht_module:camerametnios_nios2_gen2_0_cpu_bht " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_bht_module\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_bht_module:camerametnios_nios2_gen2_0_cpu_bht\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "camerametnios_nios2_gen2_0_cpu_bht" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 7237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546961401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_bht_module:camerametnios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_bht_module:camerametnios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546961431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546961533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546961533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_bht_module:camerametnios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_bht_module:camerametnios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546961534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_register_bank_a_module camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_register_bank_a_module:camerametnios_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_register_bank_a_module:camerametnios_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "camerametnios_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 8185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546961607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_register_bank_a_module:camerametnios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_register_bank_a_module:camerametnios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546961637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546961750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546961750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_register_bank_a_module:camerametnios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_register_bank_a_module:camerametnios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546961752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_register_bank_b_module camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_register_bank_b_module:camerametnios_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_register_bank_b_module:camerametnios_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "camerametnios_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 8203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546961836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_mult_cell camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 8788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546961872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546962215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546962215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546962939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546963008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546963031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546963056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546963084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546963117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546963152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_dc_tag_module camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_tag_module:camerametnios_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_tag_module:camerametnios_nios2_gen2_0_cpu_dc_tag\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "camerametnios_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 9210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546964209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_tag_module:camerametnios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_tag_module:camerametnios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546964238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jic1 " "Found entity 1: altsyncram_jic1" {  } { { "db/altsyncram_jic1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_jic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546964342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546964342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jic1 camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_tag_module:camerametnios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jic1:auto_generated " "Elaborating entity \"altsyncram_jic1\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_tag_module:camerametnios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546964343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_dc_data_module camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_data_module:camerametnios_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_data_module:camerametnios_nios2_gen2_0_cpu_dc_data\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "camerametnios_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 9276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546964416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_data_module:camerametnios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_data_module:camerametnios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546964452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546964594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546964594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_data_module:camerametnios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_data_module:camerametnios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546964595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_dc_victim_module camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_victim_module:camerametnios_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_victim_module:camerametnios_nios2_gen2_0_cpu_dc_victim\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "camerametnios_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 9388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546964696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_victim_module:camerametnios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_victim_module:camerametnios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546964732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546964983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546964983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_victim_module:camerametnios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_dc_victim_module:camerametnios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546964984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 10141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546965087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci_debug camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_debug:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_debug:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546965194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_debug:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_debug:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546965242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci_break camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_break:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_break:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546965313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci_xbrk camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546965440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci_dbrk camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546965509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546965581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci_dtrace camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546965650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci_td_mode camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_dtrace\|camerametnios_nios2_gen2_0_cpu_nios2_oci_td_mode:camerametnios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_dtrace\|camerametnios_nios2_gen2_0_cpu_nios2_oci_td_mode:camerametnios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "camerametnios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546965790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546965856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo\|camerametnios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo\|camerametnios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546965969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo\|camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo\|camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo\|camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo\|camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci_pib camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_pib:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_pib:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_oci_im camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_im:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_oci_im:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_avalon_reg camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_avalon_reg:the_camerametnios_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_avalon_reg:the_camerametnios_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_nios2_ocimem camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_ocimem:the_camerametnios_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_ocimem:the_camerametnios_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_ociram_sp_ram_module camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_ocimem:the_camerametnios_nios2_gen2_0_cpu_nios2_ocimem\|camerametnios_nios2_gen2_0_cpu_ociram_sp_ram_module:camerametnios_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_ocimem:the_camerametnios_nios2_gen2_0_cpu_nios2_ocimem\|camerametnios_nios2_gen2_0_cpu_ociram_sp_ram_module:camerametnios_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "camerametnios_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_ocimem:the_camerametnios_nios2_gen2_0_cpu_nios2_ocimem\|camerametnios_nios2_gen2_0_cpu_ociram_sp_ram_module:camerametnios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_ocimem:the_camerametnios_nios2_gen2_0_cpu_nios2_ocimem\|camerametnios_nios2_gen2_0_cpu_ociram_sp_ram_module:camerametnios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546966588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546966588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_ocimem:the_camerametnios_nios2_gen2_0_cpu_nios2_ocimem\|camerametnios_nios2_gen2_0_cpu_ociram_sp_ram_module:camerametnios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_nios2_ocimem:the_camerametnios_nios2_gen2_0_cpu_nios2_ocimem\|camerametnios_nios2_gen2_0_cpu_ociram_sp_ram_module:camerametnios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_debug_slave_tck camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\|camerametnios_nios2_gen2_0_cpu_debug_slave_tck:the_camerametnios_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\|camerametnios_nios2_gen2_0_cpu_debug_slave_tck:the_camerametnios_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_camerametnios_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_nios2_gen2_0_cpu_debug_slave_sysclk camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\|camerametnios_nios2_gen2_0_cpu_debug_slave_sysclk:the_camerametnios_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"camerametnios_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\|camerametnios_nios2_gen2_0_cpu_debug_slave_sysclk:the_camerametnios_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_camerametnios_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camerametnios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camerametnios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "camerametnios_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camerametnios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camerametnios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546966751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camerametnios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camerametnios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546967030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camerametnios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci\|camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper:the_camerametnios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:camerametnios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546967276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_onchip_memory2_0 camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"camerametnios_onchip_memory2_0\" for hierarchy \"camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "camerametnios/synthesis/camerametnios.vhd" "onchip_memory2_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/camerametnios.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546967352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546967385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_onchip_memory2_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546967408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546967408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file camerametnios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"camerametnios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546967408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546967408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546967408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546967408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546967408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546967408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546967408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546967408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546967408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546967408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546967408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546967408 ""}  } { { "camerametnios/synthesis/submodules/camerametnios_onchip_memory2_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558546967408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_psh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_psh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_psh1 " "Found entity 1: altsyncram_psh1" {  } { { "db/altsyncram_psh1.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_psh1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546967651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546967651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_psh1 camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_psh1:auto_generated " "Elaborating entity \"altsyncram_psh1\" for hierarchy \"camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_psh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546967653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546969033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546969033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_psh1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_psh1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_psh1.tdf" "decode3" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_psh1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546969034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/mux_job.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546969110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546969110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_psh1:auto_generated\|mux_job:mux2 " "Elaborating entity \"mux_job\" for hierarchy \"camerametnios:u0\|camerametnios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_psh1:auto_generated\|mux_job:mux2\"" {  } { { "db/altsyncram_psh1.tdf" "mux2" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_psh1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546969111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0 camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"camerametnios_mm_interconnect_0\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "camerametnios/synthesis/camerametnios.vhd" "mm_interconnect_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/camerametnios.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546969470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546970218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546970238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546970260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546970290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546970325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:camera_input_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:camera_input_0_s1_translator\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "camera_input_0_s1_translator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546970353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546970417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 2028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546970447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546970470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "camerametnios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546970506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546970545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_router camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router:router " "Elaborating entity \"camerametnios_mm_interconnect_0_router\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router:router\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "router" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546970822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_router_default_decode camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router:router\|camerametnios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"camerametnios_mm_interconnect_0_router_default_decode\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router:router\|camerametnios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_router_001 camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"camerametnios_mm_interconnect_0_router_001\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router_001:router_001\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "router_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 3685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_router_001_default_decode camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router_001:router_001\|camerametnios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"camerametnios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router_001:router_001\|camerametnios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_router_002 camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"camerametnios_mm_interconnect_0_router_002\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router_002:router_002\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "router_002" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 3701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_router_002_default_decode camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router_002:router_002\|camerametnios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"camerametnios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router_002:router_002\|camerametnios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_router_003 camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"camerametnios_mm_interconnect_0_router_003\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router_003:router_003\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "router_003" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 3717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_router_003_default_decode camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router_003:router_003\|camerametnios_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"camerametnios_mm_interconnect_0_router_003_default_decode\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_router_003:router_003\|camerametnios_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 3943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_cmd_demux camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"camerametnios_mm_interconnect_0_cmd_demux\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_cmd_demux_001 camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"camerametnios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 4105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_cmd_mux camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"camerametnios_mm_interconnect_0_cmd_mux\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 4122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_cmd_mux_001 camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"camerametnios_mm_interconnect_0_cmd_mux_001\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 4145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "camerametnios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_rsp_demux camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"camerametnios_mm_interconnect_0_rsp_demux\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 4355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_rsp_demux_001 camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"camerametnios_mm_interconnect_0_rsp_demux_001\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 4378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_rsp_mux camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"camerametnios_mm_interconnect_0_rsp_mux\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 4660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "camerametnios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_rsp_mux_001 camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"camerametnios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 4683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_avalon_st_adapter camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"camerametnios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0.v" 4712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|camerametnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"camerametnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"camerametnios:u0\|camerametnios_mm_interconnect_0:mm_interconnect_0\|camerametnios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|camerametnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camerametnios_irq_mapper camerametnios:u0\|camerametnios_irq_mapper:irq_mapper " "Elaborating entity \"camerametnios_irq_mapper\" for hierarchy \"camerametnios:u0\|camerametnios_irq_mapper:irq_mapper\"" {  } { { "camerametnios/synthesis/camerametnios.vhd" "irq_mapper" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/camerametnios.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller camerametnios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"camerametnios:u0\|altera_reset_controller:rst_controller\"" {  } { { "camerametnios/synthesis/camerametnios.vhd" "rst_controller" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/camerametnios.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer camerametnios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"camerametnios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "camerametnios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer camerametnios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"camerametnios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "camerametnios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll my_altpll:Inst_vga_pll " "Elaborating entity \"my_altpll\" for hierarchy \"my_altpll:Inst_vga_pll\"" {  } { { "top_level.vhd" "Inst_vga_pll" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546971975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_altpll:Inst_vga_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_altpll:Inst_vga_pll\|altpll:altpll_component\"" {  } { { "my_altpll.vhd" "altpll_component" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/my_altpll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_altpll:Inst_vga_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_altpll:Inst_vga_pll\|altpll:altpll_component\"" {  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/my_altpll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_altpll:Inst_vga_pll\|altpll:altpll_component " "Instantiated megafunction \"my_altpll:Inst_vga_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_altpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972088 ""}  } { { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/my_altpll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558546972088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_altpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll_altpll " "Found entity 1: my_altpll_altpll" {  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/my_altpll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546972159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546972159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_altpll_altpll my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated " "Elaborating entity \"my_altpll_altpll\" for hierarchy \"my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:Inst_VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA:Inst_VGA\"" {  } { { "top_level.vhd" "Inst_VGA" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:Inst_ov7670_controller " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\"" {  } { { "top_level.vhd" "Inst_ov7670_controller" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.vhd" "Inst_i2c_sender" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/ov7670_controller.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.vhd" "Inst_ov7670_registers" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/ov7670_controller.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:Inst_ov7670_capture " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:Inst_ov7670_capture\"" {  } { { "top_level.vhd" "Inst_ov7670_capture" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:Inst_frame_buffer " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:Inst_frame_buffer\"" {  } { { "top_level.vhd" "Inst_frame_buffer" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_frame_buffer_15to0 frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top " "Elaborating entity \"my_frame_buffer_15to0\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\"" {  } { { "frame_buffer.vhd" "Inst_buffer_top" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/frame_buffer.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.vhd" "altsyncram_component" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/my_frame_buffer_15to0.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\"" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/my_frame_buffer_15to0.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component " "Instantiated megafunction \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558546972394 ""}  } { { "my_frame_buffer_15to0.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/my_frame_buffer_15to0.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558546972394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iip3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iip3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iip3 " "Found entity 1: altsyncram_iip3" {  } { { "db/altsyncram_iip3.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_iip3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546972513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546972513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iip3 frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated " "Elaborating entity \"altsyncram_iip3\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546972673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546972673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_iip3.tdf" "decode2" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_iip3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546972766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546972766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|decode_k8a:rden_decode_b " "Elaborating entity \"decode_k8a\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|decode_k8a:rden_decode_b\"" {  } { { "db/altsyncram_iip3.tdf" "rden_decode_b" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_iip3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mob " "Found entity 1: mux_mob" {  } { { "db/mux_mob.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/mux_mob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546972970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546972970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mob frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|mux_mob:mux3 " "Elaborating entity \"mux_mob\" for hierarchy \"frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_top\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|mux_mob:mux3\"" {  } { { "db/altsyncram_iip3.tdf" "mux3" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_iip3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546972971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:Inst_RGB " "Elaborating entity \"RGB\" for hierarchy \"RGB:Inst_RGB\"" {  } { { "top_level.vhd" "Inst_RGB" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546973064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:Inst_Address_Generator " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:Inst_Address_Generator\"" {  } { { "top_level.vhd" "Inst_Address_Generator" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546973078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Colour_Recognition_register Colour_Recognition_register:Inst_Colour_Recognition_register " "Elaborating entity \"Colour_Recognition_register\" for hierarchy \"Colour_Recognition_register:Inst_Colour_Recognition_register\"" {  } { { "top_level.vhd" "Inst_Colour_Recognition_register" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546973092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Colour_Recognition Colour_Recognition_register:Inst_Colour_Recognition_register\|Colour_Recognition:\\gen:0:Inst_Colour_Recognition " "Elaborating entity \"Colour_Recognition\" for hierarchy \"Colour_Recognition_register:Inst_Colour_Recognition_register\|Colour_Recognition:\\gen:0:Inst_Colour_Recognition\"" {  } { { "Colour_Recognition_register.vhd" "\\gen:0:Inst_Colour_Recognition" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/Colour_Recognition_register.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546973417 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_blue Colour_Recognition.vhd(37) " "Verilog HDL or VHDL warning at Colour_Recognition.vhd(37): object \"temp_blue\" assigned a value but never read" {  } { { "Colour_Recognition.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/Colour_Recognition.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558546973418 "|digital_cam_impl1|Colour_Recognition_register:Inst_Colour_Recognition_register|Colour_Recognition:\gen:0:Inst_Colour_Recognition"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:Inst_segment " "Elaborating entity \"segment\" for hierarchy \"segment:Inst_segment\"" {  } { { "top_level.vhd" "Inst_segment" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558546973541 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex1 segment.vhd(10) " "VHDL Signal Declaration warning at segment.vhd(10): used implicit default value for signal \"hex1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/segment.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546973542 "|digital_cam_impl1|segment:Inst_segment"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex2 segment.vhd(11) " "VHDL Signal Declaration warning at segment.vhd(11): used implicit default value for signal \"hex2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/segment.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546973542 "|digital_cam_impl1|segment:Inst_segment"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex3 segment.vhd(12) " "VHDL Signal Declaration warning at segment.vhd(12): used implicit default value for signal \"hex3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/segment.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546973542 "|digital_cam_impl1|segment:Inst_segment"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex4 segment.vhd(13) " "VHDL Signal Declaration warning at segment.vhd(13): used implicit default value for signal \"hex4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/segment.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546973542 "|digital_cam_impl1|segment:Inst_segment"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex5 segment.vhd(14) " "VHDL Signal Declaration warning at segment.vhd(14): used implicit default value for signal \"hex5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/segment.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546973542 "|digital_cam_impl1|segment:Inst_segment"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex6 segment.vhd(15) " "VHDL Signal Declaration warning at segment.vhd(15): used implicit default value for signal \"hex6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "segment.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/segment.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558546973543 "|digital_cam_impl1|segment:Inst_segment"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "the_camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1558546976500 "|digital_cam_impl1|camerametnios:u0|camerametnios_nios2_gen2_0:nios2_gen2_0|camerametnios_nios2_gen2_0_cpu:cpu|camerametnios_nios2_gen2_0_cpu_nios2_oci:the_camerametnios_nios2_gen2_0_cpu_nios2_oci|camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace:the_camerametnios_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558546978131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.22.19:43:06 Progress: Loading sld3417974f/alt_sld_fab_wrapper_hw.tcl " "2019.05.22.19:43:06 Progress: Loading sld3417974f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546986133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546991876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546992210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546996943 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546997195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546997459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546997771 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546997786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546997788 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558546998567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3417974f/alt_sld_fab.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/ip/sld3417974f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546999119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546999119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546999333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546999333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546999337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546999337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546999493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546999493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546999707 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546999707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546999707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/ip/sld3417974f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558546999862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558546999862 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558547010514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558547010514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558547010514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558547010514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558547010514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558547010514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE digital_cam_impl1.digital_cam_impl10.rtl.mif " "Parameter INIT_FILE set to digital_cam_impl1.digital_cam_impl10.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558547010514 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558547010514 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558547010514 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558547010519 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558547010519 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558547010519 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558547010519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558547010583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE digital_cam_impl1.digital_cam_impl10.rtl.mif " "Parameter \"INIT_FILE\" = \"digital_cam_impl1.digital_cam_impl10.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010583 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558547010583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6h11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6h11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6h11 " "Found entity 1: altsyncram_6h11" {  } { { "db/altsyncram_6h11.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/altsyncram_6h11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558547010689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558547010689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558547010811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010811 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558547010811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558547010875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558547010875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558547010923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"camerametnios:u0\|camerametnios_nios2_gen2_0:nios2_gen2_0\|camerametnios_nios2_gen2_0_cpu:cpu\|camerametnios_nios2_gen2_0_cpu_mult_cell:the_camerametnios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558547010924 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558547010924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558547011001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558547011001 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1558547012706 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1558547012706 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1558547012795 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1558547012795 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1558547012795 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1558547012795 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1558547012795 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558547012829 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_jtag_uart_0.v" 352 -1 0 } } { "camerametnios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 7634 -1 0 } } { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "camerametnios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 5895 -1 0 } } { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 7643 -1 0 } } { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 4044 -1 0 } } { "camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/camerametnios/synthesis/submodules/camerametnios_nios2_gen2_0_cpu.v" 5814 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558547013113 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558547013113 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_group_pixels GND " "Pin \"led_group_pixels\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|led_group_pixels"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_N VCC " "Pin \"vga_sync_N\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vga_sync_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_pwdn GND " "Pin \"ov7670_pwdn\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|ov7670_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_reset VCC " "Pin \"ov7670_reset\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|ov7670_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledR GND " "Pin \"ledR\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|ledR"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak1\[0\] GND " "Pin \"vak1\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak1\[1\] GND " "Pin \"vak1\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak1\[2\] GND " "Pin \"vak1\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak2\[0\] GND " "Pin \"vak2\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak2\[1\] GND " "Pin \"vak2\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak2\[2\] GND " "Pin \"vak2\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak3\[0\] GND " "Pin \"vak3\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak3\[1\] GND " "Pin \"vak3\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak3\[2\] GND " "Pin \"vak3\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak4\[0\] GND " "Pin \"vak4\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak4\[1\] GND " "Pin \"vak4\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak4\[2\] GND " "Pin \"vak4\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak5\[0\] GND " "Pin \"vak5\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak5\[1\] GND " "Pin \"vak5\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak5\[2\] GND " "Pin \"vak5\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak6\[0\] GND " "Pin \"vak6\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak6\[1\] GND " "Pin \"vak6\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak6\[2\] GND " "Pin \"vak6\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak7\[0\] GND " "Pin \"vak7\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak7\[1\] GND " "Pin \"vak7\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak7\[2\] GND " "Pin \"vak7\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak8\[0\] GND " "Pin \"vak8\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak8\[1\] GND " "Pin \"vak8\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak8\[2\] GND " "Pin \"vak8\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak9\[0\] GND " "Pin \"vak9\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak9[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak9\[1\] GND " "Pin \"vak9\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak9[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak9\[2\] GND " "Pin \"vak9\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak9[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak10\[0\] GND " "Pin \"vak10\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak10[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak10\[1\] GND " "Pin \"vak10\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak10[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak10\[2\] GND " "Pin \"vak10\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak10[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak11\[0\] GND " "Pin \"vak11\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak11[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak11\[1\] GND " "Pin \"vak11\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak11[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak11\[2\] GND " "Pin \"vak11\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak11[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak12\[0\] GND " "Pin \"vak12\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak12[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak12\[1\] GND " "Pin \"vak12\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak12[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak12\[2\] GND " "Pin \"vak12\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak12[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak13\[0\] GND " "Pin \"vak13\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak13[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak13\[1\] GND " "Pin \"vak13\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak13[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak13\[2\] GND " "Pin \"vak13\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak13[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak14\[0\] GND " "Pin \"vak14\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak14[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak14\[1\] GND " "Pin \"vak14\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak14[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak14\[2\] GND " "Pin \"vak14\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak14[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak15\[0\] GND " "Pin \"vak15\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak15[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak15\[1\] GND " "Pin \"vak15\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak15[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak15\[2\] GND " "Pin \"vak15\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak15[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak16\[0\] GND " "Pin \"vak16\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak16[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak16\[1\] GND " "Pin \"vak16\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak16[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak16\[2\] GND " "Pin \"vak16\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak16[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak17\[0\] GND " "Pin \"vak17\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak17[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak17\[1\] GND " "Pin \"vak17\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak17[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak17\[2\] GND " "Pin \"vak17\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak17[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak18\[0\] GND " "Pin \"vak18\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak18[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak18\[1\] GND " "Pin \"vak18\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak18[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak18\[2\] GND " "Pin \"vak18\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak18[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak19\[0\] GND " "Pin \"vak19\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak19[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak19\[1\] GND " "Pin \"vak19\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak19[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak19\[2\] GND " "Pin \"vak19\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak19[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak20\[0\] GND " "Pin \"vak20\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak20[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak20\[1\] GND " "Pin \"vak20\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak20[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak20\[2\] GND " "Pin \"vak20\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak20[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak21\[0\] GND " "Pin \"vak21\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak21[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak21\[1\] GND " "Pin \"vak21\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak21[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak21\[2\] GND " "Pin \"vak21\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak21[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak22\[0\] GND " "Pin \"vak22\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak22[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak22\[1\] GND " "Pin \"vak22\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak22[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak22\[2\] GND " "Pin \"vak22\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak22[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak23\[0\] GND " "Pin \"vak23\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak23[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak23\[1\] GND " "Pin \"vak23\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak23[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak23\[2\] GND " "Pin \"vak23\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak23[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak24\[0\] GND " "Pin \"vak24\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak24[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak24\[1\] GND " "Pin \"vak24\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak24[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak24\[2\] GND " "Pin \"vak24\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak24[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak25\[0\] GND " "Pin \"vak25\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak25[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak25\[1\] GND " "Pin \"vak25\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak25[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak25\[2\] GND " "Pin \"vak25\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak25[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak26\[0\] GND " "Pin \"vak26\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak26[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak26\[1\] GND " "Pin \"vak26\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak26[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak26\[2\] GND " "Pin \"vak26\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak26[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak27\[0\] GND " "Pin \"vak27\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak27[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak27\[1\] GND " "Pin \"vak27\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak27[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak27\[2\] GND " "Pin \"vak27\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak27[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak28\[0\] GND " "Pin \"vak28\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak28[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak28\[1\] GND " "Pin \"vak28\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak28[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak28\[2\] GND " "Pin \"vak28\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak28[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak29\[0\] GND " "Pin \"vak29\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak29[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak29\[1\] GND " "Pin \"vak29\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak29[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak29\[2\] GND " "Pin \"vak29\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak29[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak30\[0\] GND " "Pin \"vak30\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak30[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak30\[1\] GND " "Pin \"vak30\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak30[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak30\[2\] GND " "Pin \"vak30\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak30[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak31\[0\] GND " "Pin \"vak31\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak31[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak31\[1\] GND " "Pin \"vak31\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak31[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak31\[2\] GND " "Pin \"vak31\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak31[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak32\[0\] GND " "Pin \"vak32\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak32[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak32\[1\] GND " "Pin \"vak32\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak32[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak32\[2\] GND " "Pin \"vak32\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak32[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak33\[0\] GND " "Pin \"vak33\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak33[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak33\[1\] GND " "Pin \"vak33\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak33[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak33\[2\] GND " "Pin \"vak33\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak33[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak34\[0\] GND " "Pin \"vak34\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak34[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak34\[1\] GND " "Pin \"vak34\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak34[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak34\[2\] GND " "Pin \"vak34\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak34[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak35\[0\] GND " "Pin \"vak35\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak35[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak35\[1\] GND " "Pin \"vak35\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak35[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak35\[2\] GND " "Pin \"vak35\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak35[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak36\[0\] GND " "Pin \"vak36\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak36[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak36\[1\] GND " "Pin \"vak36\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak36[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak36\[2\] GND " "Pin \"vak36\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak36[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak37\[0\] GND " "Pin \"vak37\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak37[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak37\[1\] GND " "Pin \"vak37\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak37[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak37\[2\] GND " "Pin \"vak37\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak37[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak38\[0\] GND " "Pin \"vak38\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak38[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak38\[1\] GND " "Pin \"vak38\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak38[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak38\[2\] GND " "Pin \"vak38\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak38[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak39\[0\] GND " "Pin \"vak39\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak39[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak39\[1\] GND " "Pin \"vak39\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak39[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak39\[2\] GND " "Pin \"vak39\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak39[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak40\[0\] GND " "Pin \"vak40\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak40[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak40\[1\] GND " "Pin \"vak40\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak40[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak40\[2\] GND " "Pin \"vak40\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak40[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak41\[0\] GND " "Pin \"vak41\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak41[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak41\[1\] GND " "Pin \"vak41\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak41[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak41\[2\] GND " "Pin \"vak41\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak41[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak42\[0\] GND " "Pin \"vak42\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak42[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak42\[1\] GND " "Pin \"vak42\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak42[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak42\[2\] GND " "Pin \"vak42\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak42[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak43\[0\] GND " "Pin \"vak43\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak43[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak43\[1\] GND " "Pin \"vak43\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak43[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak43\[2\] GND " "Pin \"vak43\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak43[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak44\[0\] GND " "Pin \"vak44\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak44[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak44\[1\] GND " "Pin \"vak44\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak44[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak44\[2\] GND " "Pin \"vak44\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak44[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak45\[0\] GND " "Pin \"vak45\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak45[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak45\[1\] GND " "Pin \"vak45\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak45[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak45\[2\] GND " "Pin \"vak45\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak45[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak46\[0\] GND " "Pin \"vak46\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak46[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak46\[1\] GND " "Pin \"vak46\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak46[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak46\[2\] GND " "Pin \"vak46\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak46[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak47\[0\] GND " "Pin \"vak47\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak47[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak47\[1\] GND " "Pin \"vak47\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak47[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak47\[2\] GND " "Pin \"vak47\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak47[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak48\[0\] GND " "Pin \"vak48\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak48[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak48\[1\] GND " "Pin \"vak48\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak48[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak48\[2\] GND " "Pin \"vak48\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak48[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak49\[0\] GND " "Pin \"vak49\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak49[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak49\[1\] GND " "Pin \"vak49\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak49[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak49\[2\] GND " "Pin \"vak49\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak49[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak50\[0\] GND " "Pin \"vak50\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak50[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak50\[1\] GND " "Pin \"vak50\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak50[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vak50\[2\] GND " "Pin \"vak50\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558547016318 "|digital_cam_impl1|vak50[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558547016318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558547016899 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "944 " "944 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558547021753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558547022507 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "digital_cam_impl2 24 " "Ignored 24 assignments for entity \"digital_cam_impl2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity digital_cam_impl2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity digital_cam_impl2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558547023281 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558547023281 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/output_files/digital_cam_impl1.map.smsg " "Generated suppressed messages file C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/output_files/digital_cam_impl1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558547024229 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558547029269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558547029269 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_group_pixels " "No output dependent on input pin \"btn_group_pixels\"" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSTANKV5/digital_cam_impl1/top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558547030473 "|digital_cam_impl1|btn_group_pixels"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558547030473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5237 " "Implemented 5237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558547030475 ""} { "Info" "ICUT_CUT_TM_OPINS" "229 " "Implemented 229 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558547030475 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1558547030475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4411 " "Implemented 4411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558547030475 ""} { "Info" "ICUT_CUT_TM_RAMS" "571 " "Implemented 571 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558547030475 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1558547030475 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1558547030475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558547030475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 294 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 294 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5029 " "Peak virtual memory: 5029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558547030659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 19:43:50 2019 " "Processing ended: Wed May 22 19:43:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558547030659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558547030659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558547030659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558547030659 ""}
