{
  "design": {
    "design_info": {
      "boundary_crc": "0x1E34284BD97FA288",
      "device": "xc7z020clg484-1",
      "name": "test_VPG_bd",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "video_pattern_genera_0": ""
    },
    "interface_ports": {
      "AXIS_out": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "test_VPG_bd_aclk_40MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "40000000"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "3",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "1",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "1",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "1",
            "value_src": "const_prop"
          }
        }
      }
    },
    "ports": {
      "aclk_40MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "AXIS_out"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn_0"
          },
          "CLK_DOMAIN": {
            "value": "test_VPG_bd_aclk_40MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "40000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ap_start": {
        "direction": "I"
      },
      "aresetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "video_pattern_genera_0": {
        "vlnv": "xilinx.com:hls:video_pattern_generator:1.0",
        "xci_name": "test_VPG_bd_video_pattern_genera_0_0"
      }
    },
    "interface_nets": {
      "video_pattern_genera_0_m_axis_video": {
        "interface_ports": [
          "AXIS_out",
          "video_pattern_genera_0/m_axis_video"
        ]
      }
    },
    "nets": {
      "aclk_40MHz_1": {
        "ports": [
          "aclk_40MHz",
          "video_pattern_genera_0/ap_clk"
        ]
      },
      "ap_start_0_1": {
        "ports": [
          "ap_start",
          "video_pattern_genera_0/ap_start"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "aresetn_0",
          "video_pattern_genera_0/ap_rst_n"
        ]
      }
    }
  }
}