// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    assign( out, and_gate ); {
        a <= in1;
        b <= in2;
    }


            
//end of and_gate.cpp
endmodule
