// Seed: 3647347592
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always @(posedge 1 or posedge id_1) begin : LABEL_0
    id_1 <= 1'd0;
    id_2 = #id_3 1;
  end
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input tri id_2,
    output wor id_3
    , id_12,
    input uwire id_4,
    output wire id_5,
    input tri id_6,
    output wor id_7,
    input supply1 id_8,
    input uwire id_9
    , id_13,
    output tri1 id_10
);
  reg id_14 = id_12;
  always @(*) id_12 = #1 id_14;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  assign modCall_1.id_3 = 0;
endmodule
