module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_3;
  always @(posedge id_3 or posedge id_2) begin
    {id_1} <= id_2;
  end
  id_4 id_5 (
      .id_6(id_7),
      .id_6(id_6)
  );
  logic id_8 (
      .id_5(id_6),
      .id_6(id_9),
      .id_6(1),
      .id_7(id_5)
  );
  logic id_10 (
      id_8,
      id_8,
      id_8
  );
  id_11 id_12 (
      .id_5 (1'b0),
      .id_10(id_6),
      .id_6 (id_8)
  );
  id_13 id_14 (
      .id_10(id_7),
      .id_5 (id_12)
  );
  id_15 id_16 (
      .id_6 (id_9),
      .id_6 (1),
      .id_7 (1),
      .id_17(id_5),
      .id_10(id_7),
      .id_6 (id_10),
      .id_9 (id_17),
      .id_12(id_8)
  );
  id_18 id_19 (
      .id_16(1'b0),
      .id_16((id_8[id_9]))
  );
endmodule
