<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 572, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 372, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 281, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 304, user inline pragmas are applied</column>
            <column name="">(4) simplification, 304, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 235, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 235, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 235, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 235, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 241, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 241, loop and instruction simplification</column>
            <column name="">(2) parallelization, 238, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 238, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 238, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 283, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 363, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="FFN" col1="kernel_FFN.cpp:70" col2="572" col3="304" col4="241" col5="238" col6="363">
                    <row id="4" col0="push_tensor1d" col1="kernel_FFN.cpp:11" col2="34" col2_disp=" 34 (2 calls)" col3="18" col3_disp=" 18 (2 calls)" col4="20" col4_disp=" 20 (2 calls)" col5="20" col5_disp=" 20 (2 calls)" col6=""/>
                    <row id="1" col0="push_tensor2d_bycol" col1="kernel_FFN.cpp:23" col2="84" col2_disp=" 84 (3 calls)" col3="75" col3_disp=" 75 (3 calls)" col4="48" col4_disp=" 48 (3 calls)" col5="48" col5_disp=" 48 (3 calls)" col6=""/>
                    <row id="3" col0="Multiply_VecMat" col1="kernel_FFN.cpp:30" col2="264" col2_disp="264 (3 calls)" col3="132" col3_disp="132 (3 calls)" col4="93" col4_disp=" 93 (3 calls)" col5="90" col5_disp=" 90 (3 calls)" col6=""/>
                    <row id="2" col0="Swish" col1="kernel_FFN.cpp:50" col2="42" col3="16" col4="16" col5="16" col6=""/>
                    <row id="6" col0="Multiply_Vec" col1="kernel_FFN.cpp:59" col2="48" col3="10" col4="10" col5="10" col6=""/>
                    <row id="5" col0="pull_tensor1d" col1="kernel_FFN.cpp:17" col2="26" col3="9" col4="10" col5="10" col6="18"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

