// Seed: 3799647005
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  output wor id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_23 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd61,
    parameter id_13 = 32'd94,
    parameter id_4  = 32'd42,
    parameter id_5  = 32'd30,
    parameter id_6  = 32'd91
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    _id_13
);
  input wire _id_13;
  output wire id_12;
  output wire _id_11;
  inout wire id_10;
  output logic [7:0] id_9;
  input wire id_8;
  input wire id_7;
  input wire _id_6;
  input wire _id_5;
  inout wire _id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [-1 : 1 'b0] id_14;
  ;
  assign id_9[1] = 1;
  assign id_14[id_6===1-:id_5] = id_6;
  module_0 modCall_1 (
      id_1,
      id_10,
      id_10,
      id_1,
      id_2,
      id_10,
      id_7,
      id_10,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_10,
      id_10,
      id_1,
      id_12,
      id_2,
      id_10,
      id_2,
      id_2,
      id_2,
      id_12,
      id_3,
      id_1,
      id_1,
      id_10
  );
  parameter id_15 = 1;
  wire  [id_13 : id_4] id_16;
  logic [  -1 : id_11] id_17;
  ;
endmodule
