/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_6z[10] & 1'h0);
  assign celloutsig_0_4z = !(celloutsig_0_1z[4] ? celloutsig_0_2z[3] : celloutsig_0_2z[0]);
  assign celloutsig_0_0z = ~((in_data[64] | in_data[10]) & (in_data[18] | in_data[40]));
  assign celloutsig_1_18z = ~((celloutsig_1_11z | 1'h0) & (1'h1 | celloutsig_1_8z[12]));
  assign celloutsig_0_30z = celloutsig_0_20z | celloutsig_0_6z[4];
  assign celloutsig_0_5z = ~(celloutsig_0_0z ^ in_data[23]);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_2z = { in_data[37:36], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[69:67] };
  assign celloutsig_1_0z = in_data[134:121] == in_data[112:99];
  assign celloutsig_0_15z = ! { in_data[24], celloutsig_0_2z };
  assign celloutsig_0_38z = { celloutsig_0_25z[7:6], celloutsig_0_30z } != { celloutsig_0_20z, celloutsig_0_33z, celloutsig_0_24z };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_10z } != in_data[118:106];
  assign celloutsig_0_9z = { in_data[50:47], celloutsig_0_4z, celloutsig_0_8z } != celloutsig_0_1z[5:0];
  assign celloutsig_1_6z = - { in_data[144:136], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = - in_data[134:132];
  assign celloutsig_0_12z = - { celloutsig_0_3z[4:1], celloutsig_0_10z };
  assign celloutsig_0_25z = - { celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_6z = ~ { in_data[40:36], celloutsig_0_5z };
  assign celloutsig_0_33z = & { celloutsig_0_12z[4], celloutsig_0_3z };
  assign celloutsig_0_7z = & { celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_10z = & { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, in_data[22:18] };
  assign celloutsig_1_5z = | { celloutsig_1_4z[9:3], celloutsig_1_0z };
  assign celloutsig_0_37z = ~^ { celloutsig_0_2z[2], celloutsig_0_9z, _00_, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_24z = ~^ in_data[68:61];
  assign celloutsig_0_13z = { in_data[15:14], celloutsig_0_9z } >> in_data[41:39];
  assign celloutsig_1_4z = { in_data[161:156], celloutsig_1_0z, 3'h0 } <<< { in_data[191:188], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2] };
  assign celloutsig_1_19z = { celloutsig_1_15z[3:2], 3'h0 } <<< { celloutsig_1_15z[2], 4'hf };
  assign celloutsig_0_3z = in_data[89:84] >>> { celloutsig_0_1z[4:0], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z[2], celloutsig_1_3z[2], celloutsig_1_3z[2] } >>> { celloutsig_1_5z, celloutsig_1_5z, 1'h0 };
  assign celloutsig_0_1z = in_data[82:76] >>> in_data[59:53];
  assign celloutsig_1_15z = { celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_9z } ^ celloutsig_1_4z[3:0];
  assign celloutsig_0_8z = ~((celloutsig_0_4z & celloutsig_0_7z) | (celloutsig_0_7z & celloutsig_0_1z[0]));
  assign celloutsig_0_20z = ~((celloutsig_0_5z & celloutsig_0_10z) | (celloutsig_0_1z[0] & celloutsig_0_9z));
  assign { celloutsig_1_8z[8:6], celloutsig_1_8z[9], celloutsig_1_8z[15:10] } = { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z[8:3] } ~^ { in_data[176:175], celloutsig_1_5z, in_data[177], in_data[183:178] };
  assign celloutsig_1_3z[2] = ~ celloutsig_1_0z;
  assign celloutsig_1_3z[1:0] = { celloutsig_1_3z[2], celloutsig_1_3z[2] };
  assign celloutsig_1_8z[5:0] = 6'h3f;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
