Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle pa -incremental -L work -L secureip -o kadai56.exe --prj C:/VHDL/project_3/project_3.sim/sim_1/behav/kadai56.prj -top work.kadai56 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "C:/VHDL/project_3/project_3.srcs/sources_1/imports/new/kadai3.vhd" into library work
Parsing VHDL file "C:/VHDL/project_3/project_3.srcs/sim_1/new/kadai56.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity kadai3 [kadai3_default]
Compiling architecture behavioral of entity kadai56
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable kadai56.exe
Fuse Memory Usage: 38356 KB
Fuse CPU Usage: 529 ms
