<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script>var __ezHttpConsent={setByCat:function(src,tagType,attributes,category,force){var setScript=function(){if(force||window.ezTcfConsent[category]){var scriptElement=document.createElement(tagType);scriptElement.src=src;attributes.forEach(function(attr){for(var key in attr){if(attr.hasOwnProperty(key)){scriptElement.setAttribute(key,attr[key]);}}});var firstScript=document.getElementsByTagName(tagType)[0];firstScript.parentNode.insertBefore(scriptElement,firstScript);}};if(force||(window.ezTcfConsent&&window.ezTcfConsent.loaded)){setScript();}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){setScript();}else{console.error("cannot get ez consent data");force=true;setScript();}});}else{force=true;setScript();console.error("getEzConsentData is not a function");}},};</script>
<script>var ezTcfConsent=window.ezTcfConsent?window.ezTcfConsent:{loaded:false,store_info:false,develop_and_improve_services:false,measure_ad_performance:false,measure_content_performance:false,select_basic_ads:false,create_ad_profile:false,select_personalized_ads:false,create_content_profile:false,select_personalized_content:false,understand_audiences:false,use_limited_data_to_select_content:false,};function getEzConsentData(){return new Promise(function(resolve){document.addEventListener("ezConsentEvent",function(event){var ezTcfConsent=event.detail.ezTcfConsent;resolve(ezTcfConsent);});});}</script>
<script>function _setEzCookies(ezConsentData){var cookies=[{name:"ezoab_86609",value:"mod295; Path=/; Domain=wikichip.org; Expires=Thu, 25 Jul 2024 20:55:45 UTC",tcfCategory:"store_info",isEzoic:"true",},{name:"ezoadgid_86609",value:"-1; Path=/; Domain=wikichip.org; Expires=Thu, 25 Jul 2024 19:25:45 UTC",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezosuibasgeneris-1",value:"7dd99814-3832-429c-72e0-44c635e6e978; Path=/; Domain=wikichip.org; Expires=Fri, 25 Jul 2025 18:55:45 UTC; Secure; SameSite=None",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"active_template::86609",value:"pub_site.1721933745; Path=/; Domain=wikichip.org; Expires=Sat, 27 Jul 2024 18:55:45 UTC",tcfCategory:"store_info",isEzoic:"true",}];for(var i=0;i<cookies.length;i++){var cookie=cookies[i];if(ezConsentData&&ezConsentData.loaded&&ezConsentData[cookie.tcfCategory]){document.cookie=cookie.name+"="+cookie.value;}}}
if(window.ezTcfConsent&&window.ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else{console.error("cannot get ez consent data");_setEzCookies(window.ezTcfConsent);}});}else{console.error("getEzConsentData is not a function");_setEzCookies(window.ezTcfConsent);}</script>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;window.__ezScriptHost="//www.ezojs.com";__ez.queue=function(){var e=0,i=0,t=[],n=!1,o=[],r=[],s=!0,a=function(e,i,n,o,r,s,a){var l=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,d=this;this.name=e,this.funcName=i,this.parameters=null===n?null:w(n)?n:[n],this.isBlock=o,this.blockedBy=r,this.deleteWhenComplete=s,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.fWindow=l,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),d.isInitialized=!0,d.isComplete=!0,u("... func.apply: "+e);var i=d.funcName.split("."),n=null,o=this.fWindow||window;i.length>3||(n=3===i.length?o[i[0]][i[1]][i[2]]:2===i.length?o[i[0]][i[1]]:o[d.funcName]),null!=n&&n.apply(null,this.parameters),!0===d.deleteWhenComplete&&delete t[e],!0===d.isBlock&&(u("----- F'D: "+d.name),m())}},l=function(e,i,t,n,o,r,s){var a=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,l=this;this.name=e,this.path=i,this.async=o,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=s,this.fWindow=a,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)&&"banger.js"!==this.name?window.__ezScriptHost+e:e},this.process=function(){l.isInitialized=!0,u("... file = "+e);var i=this.fWindow?this.fWindow.document:document,t=i.createElement("script");t.src=this.getSrc(this.path),!0===o?t.async=!0:!0===r&&(t.defer=!0),t.onerror=function(){var e={url:window.location.href,name:l.name,path:l.path,user_agent:window.navigator.userAgent};"undefined"!=typeof _ezaq&&(e.pageview_id=_ezaq.page_view_id);var i=encodeURIComponent(JSON.stringify(e)),t=new XMLHttpRequest;t.open("GET","//g.ezoic.net/ezqlog?d="+i,!0),t.send(),u("----- ERR'D: "+l.name),l.isError=!0,!0===l.isBlock&&m()},t.onreadystatechange=t.onload=function(){var e=t.readyState;u("----- F'D: "+l.name),e&&!/loaded|complete/.test(e)||(l.isComplete=!0,!0===l.isBlock&&m())},i.getElementsByTagName("head")[0].appendChild(t)}},d=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function c(e,i,n,s,a,d,c,f,u){var m=new l(e,i,n,s,a,d,c,u);!0===f?o[e]=m:r[e]=m,t[e]=m,h(m)}function h(e){!0!==f(e)&&0!=s&&e.process()}function f(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(w(e.blockedBy))for(var i=0;i<e.blockedBy.length;i++){var o=e.blockedBy[i];if(!1===t.hasOwnProperty(o))return u(e.name+" blocked = "+o),!0;if(!0===e.proceedIfError&&!0===t[o].isError)return!1;if(!1===t[o].isComplete)return u(e.name+" blocked = "+o),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function m(){++e>200||(u("let's go"),p(o),p(r))}function p(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||f(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}function w(e){return"[object Array]"==Object.prototype.toString.call(e)}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),m()}),5e3)}),!1),{addFile:c,addFileOnce:function(e,i,n,o,r,s,a,l,d){t[e]||c(e,i,n,o,r,s,a,l,d)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,h(n)},addFunc:function(e,n,s,l,d,c,f,u,m,p){!0===c&&(e=e+"_"+i++);var w=new a(e,n,s,l,d,f,u,p);!0===m?o[e]=w:r[e]=w,t[e]=w,h(w)},addDelayFunc:function(e,i,n){var o=new a(e,i,n,!1,[],!0,!0);o.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=o,t[e]=o,h(o)},items:t,processAll:m,setallowLoad:function(e){s=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new d(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&f(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=5', true, [], true, false, true, false);__ez.queue.addFile('/parsonsmaize/abilene.js', '/parsonsmaize/abilene.js?gcb=195-3&cb=35', true, [], true, false, true, false);</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">window._ezaq = Object.assign({}, typeof window._ezaq !== "undefined" ? window._ezaq : {}, {"ad_cache_level":1,"adpicker_placement_cnt":0,"ai_placeholder_cache_level":1,"ai_placeholder_placement_cnt":-1,"domain_id":86609,"ezcache_level":0,"ezcache_skip_code":0,"has_bad_image":0,"has_bad_words":0,"is_sitespeed":0,"lt_cache_level":0,"response_size":79774,"response_size_orig":74356,"response_time_orig":203,"template_id":5,"url":"/wiki/intel/process","word_count":0,"worst_bad_word_level":0});__ez.queue.markLoaded('ezaqBaseReady');</script>
<script type='text/javascript' data-ezscrex='false' data-cfasync='false'>
window.ezAnalyticsStatic = true;

function analyticsAddScript(script) {
	var ezDynamic = document.createElement('script');
	ezDynamic.type = 'text/javascript';
	ezDynamic.innerHTML = script;
	document.head.appendChild(ezDynamic);
}
function getCookiesWithPrefix() {
    var allCookies = document.cookie.split(';');
    var cookiesWithPrefix = {};

    for (var i = 0; i < allCookies.length; i++) {
        var cookie = allCookies[i].trim();

        for (var j = 0; j < arguments.length; j++) {
            var prefix = arguments[j];
            if (cookie.indexOf(prefix) === 0) {
                var cookieParts = cookie.split('=');
                var cookieName = cookieParts[0];
                var cookieValue = cookieParts.slice(1).join('=');
                cookiesWithPrefix[cookieName] = decodeURIComponent(cookieValue);
                break; // Once matched, no need to check other prefixes
            }
        }
    }

    return cookiesWithPrefix;
}
function productAnalytics() {
	var d = {"ab":"mod295"};
	d.u = _ezaq.url;
	d.p = _ezaq.page_view_id;
	d.v = _ezaq.visit_uuid;
	d.e = JSON.stringify(_ezaq);
	d.ref = document.referrer;
	d.c = getCookiesWithPrefix('active_template', 'ez', 'lp_');

	var dataText = JSON.stringify(d);
	var xhr = new XMLHttpRequest();
	xhr.open('POST','/ezais/analytics?cb=1', true);
	xhr.onload = function () {
		if (xhr.status!=200) {
            return;
		}

        if(document.readyState !== 'loading') {
            analyticsAddScript(xhr.response);
            return;
        }

        var eventFunc = function() {
            if(document.readyState === 'loading') {
                return;
            }
            document.removeEventListener('readystatechange', eventFunc, false);
            analyticsAddScript(xhr.response);
        };

        document.addEventListener('readystatechange', eventFunc, false);
	};
	xhr.setRequestHeader('Content-Type','text/plain');
	xhr.send(dataText);
}
__ez.queue.addFunc("productAnalytics", "productAnalytics", null, true, ['ezaqBaseReady'], false, false, false, true);
</script><base href="/wiki/intel/process"/>

<title>Process Technology History  - Intel - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"intel/process","wgTitle":"intel/process","wgCurRevisionId":99788,"wgRevisionId":99788,"wgArticleId":18072,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Pages using duplicate arguments in template calls","intel"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"intel/process","wgRelevantArticleId":18072,"wgRequestId":"8d009d313a43edbad6a4868e","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="intel/process" href="/w/index.php?title=Special:ExportRDF/intel/process&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=intel/process&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=intel/process&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="/w/api.php?action=rsd"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:image" content="/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:title" content="Process Technology History  - Intel - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="This article details Intel&#39;s semiconductor process technology history for research and posterity."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type='text/javascript'>
var ezoTemplate = 'orig_site';
var ezouid = '1';
var ezoFormfactor = '1';
</script><script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-intel_process rootpage-intel skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel">Intel</a></li>
                                    <li><a href="/wiki/amd">AMD</a></li>
                                    <li><a href="/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/intel/process">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:intel/process"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=intel/process&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=intel/process&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=intel%2Fprocess"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/intel/process"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/intel/process"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=intel/process&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=intel/process&amp;oldid=99788"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=intel/process&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:intel-2Fprocess"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Process Technology History  - Intel    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/intel" title="intel">intel</a></span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><p>This article details <b><a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>&#39;s <a href="/w/index.php?title=semiconductor_process_technology&amp;action=edit&amp;redlink=1" class="new" title="semiconductor process technology (page does not exist)">semiconductor process technology</a></b> history for research and posterity.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Nomenclature"><span class="tocnumber">2</span> <span class="toctext">Nomenclature</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Timeline"><span class="tocnumber">3</span> <span class="toctext">Timeline</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#SRAM_Scaling"><span class="tocnumber">4</span> <span class="toctext">SRAM Scaling</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Other_processes"><span class="tocnumber">5</span> <span class="toctext">Other processes</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#See_also"><span class="tocnumber">6</span> <span class="toctext">See also</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/process&amp;action=edit&amp;section=1" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The table below shows the history of Intel&#39;s process scaling. Values were taken from various Intel documents including IDF presentations, ISSCC papers, and IEDM papers. Note that while a great deal of effort was put into ensuring the accuracy of the values, some numbers vary to a small degree between Intel&#39;s own documents and therefore discrepancies may exist. <a href="/wiki/SRAM" class="mw-redirect" title="SRAM">SRAM</a> bitcell areas refer to a high-density 6T bitcell with the exception of the very first few processes where smaller cell designs were used. Additionally, the metal layer count is for the client dies (example consumer mobile &amp; desktop); server models utilize considerably more layers. Finally, from the <a href="/wiki/45_nm" class="mw-redirect" title="45 nm">45 nm</a> node, Intel has switched to utilizing a <a href="/w/index.php?title=high-%CE%BA&amp;action=edit&amp;redlink=1" class="new" title="high-κ (page does not exist)">high-κ</a> material, therefore the oxide thickness shown refers to the <a href="/wiki/equivalent_oxide_thickness" title="equivalent oxide thickness">equivalent oxide thickness</a> instead.
</p>
<h2><span class="mw-headline" id="Nomenclature">Nomenclature</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/process&amp;action=edit&amp;section=2" title="Edit section: Nomenclature">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Intel has been using the same naming scheme for decades. All process technologies (including packaging technologies) begin with a &#39;P&#39; followed by the <a href="/wiki/wafer_size" title="wafer size">wafer size</a> and the process ID. Generally, the process ID is an auto-increment value with odd values generally reserved for SoC and I/O (low power) devices while the even values have been used for Intel premier line of high-performance processors.
</p><p><a href="/wiki/File:intel_process_naming_scheme.svg" class="image"><img alt="intel process naming scheme.svg" src="/w/images/thumb/3/3e/intel_process_naming_scheme.svg/400px-intel_process_naming_scheme.svg.png" width="400" height="385" srcset="/w/images/thumb/3/3e/intel_process_naming_scheme.svg/600px-intel_process_naming_scheme.svg.png 1.5x, /w/images/thumb/3/3e/intel_process_naming_scheme.svg/800px-intel_process_naming_scheme.svg.png 2x"/></a>
</p><p><br/>
</p>
<h2><span class="mw-headline" id="Timeline">Timeline</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/process&amp;action=edit&amp;section=3" title="Edit section: Timeline">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:252px;"><a href="/wiki/File:intel_1micron_yield.png" class="image"><img alt="" src="/w/images/thumb/b/bc/intel_1micron_yield.png/250px-intel_1micron_yield.png" width="250" height="187" class="thumbimage" srcset="/w/images/thumb/b/bc/intel_1micron_yield.png/375px-intel_1micron_yield.png 1.5x, /w/images/thumb/b/bc/intel_1micron_yield.png/500px-intel_1micron_yield.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:intel_1micron_yield.png" class="internal" title="Enlarge"></a></div><a href="/wiki/1_%C2%B5m" class="mw-redirect" title="1 µm">1 µm</a> vs <a href="/wiki/500_nm" class="mw-redirect" title="500 nm">500 nm</a> yield</div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:252px;"><a href="/wiki/File:intel_historical_2yr_process.png" class="image"><img alt="" src="/w/images/thumb/9/9c/intel_historical_2yr_process.png/250px-intel_historical_2yr_process.png" width="250" height="130" class="thumbimage" srcset="/w/images/thumb/9/9c/intel_historical_2yr_process.png/375px-intel_historical_2yr_process.png 1.5x, /w/images/thumb/9/9c/intel_historical_2yr_process.png/500px-intel_historical_2yr_process.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:intel_historical_2yr_process.png" class="internal" title="Enlarge"></a></div>historical roadmap</div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:252px;"><a href="/wiki/File:intel_tech_ramps_1um_to_65nm.png" class="image"><img alt="" src="/w/images/thumb/3/3c/intel_tech_ramps_1um_to_65nm.png/250px-intel_tech_ramps_1um_to_65nm.png" width="250" height="188" class="thumbimage" srcset="/w/images/thumb/3/3c/intel_tech_ramps_1um_to_65nm.png/375px-intel_tech_ramps_1um_to_65nm.png 1.5x, /w/images/thumb/3/3c/intel_tech_ramps_1um_to_65nm.png/500px-intel_tech_ramps_1um_to_65nm.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:intel_tech_ramps_1um_to_65nm.png" class="internal" title="Enlarge"></a></div>Ramps from <a href="/wiki/1_%C2%B5m" class="mw-redirect" title="1 µm">1 µm</a> to <a href="/wiki/65_nm" class="mw-redirect" title="65 nm">65 nm</a></div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:252px;"><a href="/wiki/File:intel_roadmap_past_180nm.png" class="image"><img alt="" src="/w/images/thumb/6/6c/intel_roadmap_past_180nm.png/250px-intel_roadmap_past_180nm.png" width="250" height="188" class="thumbimage" srcset="/w/images/thumb/6/6c/intel_roadmap_past_180nm.png/375px-intel_roadmap_past_180nm.png 1.5x, /w/images/thumb/6/6c/intel_roadmap_past_180nm.png/500px-intel_roadmap_past_180nm.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:intel_roadmap_past_180nm.png" class="internal" title="Enlarge"></a></div>Roadmap past <a href="/wiki/180_nm" class="mw-redirect" title="180 nm">180 nm</a></div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:252px;"><a href="/wiki/File:intel_sram_tests_130nm_to_45nm.png" class="image"><img alt="" src="/w/images/thumb/c/c5/intel_sram_tests_130nm_to_45nm.png/250px-intel_sram_tests_130nm_to_45nm.png" width="250" height="188" class="thumbimage" srcset="/w/images/thumb/c/c5/intel_sram_tests_130nm_to_45nm.png/375px-intel_sram_tests_130nm_to_45nm.png 1.5x, /w/images/thumb/c/c5/intel_sram_tests_130nm_to_45nm.png/500px-intel_sram_tests_130nm_to_45nm.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:intel_sram_tests_130nm_to_45nm.png" class="internal" title="Enlarge"></a></div>SRAM test chips from <a href="/wiki/130_nm" class="mw-redirect" title="130 nm">130 nm</a> to <a href="/wiki/45_nm" class="mw-redirect" title="45 nm">45 nm</a></div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:252px;"><a href="/wiki/File:intel_fab_roadmap_from_2003.png" class="image"><img alt="" src="/w/images/thumb/7/79/intel_fab_roadmap_from_2003.png/250px-intel_fab_roadmap_from_2003.png" width="250" height="188" class="thumbimage" srcset="/w/images/thumb/7/79/intel_fab_roadmap_from_2003.png/375px-intel_fab_roadmap_from_2003.png 1.5x, /w/images/thumb/7/79/intel_fab_roadmap_from_2003.png/500px-intel_fab_roadmap_from_2003.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:intel_fab_roadmap_from_2003.png" class="internal" title="Enlarge"></a></div>Intel&#39;s fab roadmap from 2003. Intel had to switch to FinFET after gate length scaling stalled due to subpar electrical characteristics.</div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:252px;"><a href="/wiki/File:intel_sram_density_scaling.png" class="image"><img alt="" src="/w/images/thumb/5/5f/intel_sram_density_scaling.png/250px-intel_sram_density_scaling.png" width="250" height="188" class="thumbimage" srcset="/w/images/thumb/5/5f/intel_sram_density_scaling.png/375px-intel_sram_density_scaling.png 1.5x, /w/images/thumb/5/5f/intel_sram_density_scaling.png/500px-intel_sram_density_scaling.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:intel_sram_density_scaling.png" class="internal" title="Enlarge"></a></div><a href="/wiki/65_nm" class="mw-redirect" title="65 nm">65 nm</a> to <a href="/wiki/32_nm" class="mw-redirect" title="32 nm">32 nm</a> SRAM scaling</div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:252px;"><a href="/wiki/File:intel_90nm_32nm_yield.png" class="image"><img alt="" src="/w/images/thumb/7/77/intel_90nm_32nm_yield.png/250px-intel_90nm_32nm_yield.png" width="250" height="187" class="thumbimage" srcset="/w/images/thumb/7/77/intel_90nm_32nm_yield.png/375px-intel_90nm_32nm_yield.png 1.5x, /w/images/thumb/7/77/intel_90nm_32nm_yield.png/500px-intel_90nm_32nm_yield.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:intel_90nm_32nm_yield.png" class="internal" title="Enlarge"></a></div><a href="/wiki/90_nm" class="mw-redirect" title="90 nm">90 nm</a> to <a href="/wiki/32_nm" class="mw-redirect" title="32 nm">32 nm</a></div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:252px;"><a href="/wiki/File:intel_scaling_from_45nm_to_10nm.png" class="image"><img alt="" src="/w/images/thumb/8/87/intel_scaling_from_45nm_to_10nm.png/250px-intel_scaling_from_45nm_to_10nm.png" width="250" height="141" class="thumbimage" srcset="/w/images/thumb/8/87/intel_scaling_from_45nm_to_10nm.png/375px-intel_scaling_from_45nm_to_10nm.png 1.5x, /w/images/thumb/8/87/intel_scaling_from_45nm_to_10nm.png/500px-intel_scaling_from_45nm_to_10nm.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:intel_scaling_from_45nm_to_10nm.png" class="internal" title="Enlarge"></a></div>Intel scaling from <a href="/wiki/45_nm" class="mw-redirect" title="45 nm">45 nm</a> to <a href="/wiki/10_nm" class="mw-redirect" title="10 nm">10 nm</a></div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:252px;"><a href="/wiki/File:intel_scaling_roadmap_to_5nm.png" class="image"><img alt="" src="/w/images/thumb/0/09/intel_scaling_roadmap_to_5nm.png/250px-intel_scaling_roadmap_to_5nm.png" width="250" height="139" class="thumbimage" srcset="/w/images/thumb/0/09/intel_scaling_roadmap_to_5nm.png/375px-intel_scaling_roadmap_to_5nm.png 1.5x, /w/images/thumb/0/09/intel_scaling_roadmap_to_5nm.png/500px-intel_scaling_roadmap_to_5nm.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:intel_scaling_roadmap_to_5nm.png" class="internal" title="Enlarge"></a></div>Intel roadmap from <a href="/wiki/10_nm" class="mw-redirect" title="10 nm">10 nm</a> to <a href="/wiki/5_nm" class="mw-redirect" title="5 nm">5 nm</a> and an advance packaging roadmap.</div></div></div>
<div style="overflow-x: scroll; white-space: nowrap; min-width: 300px" class="scrollable">
<table class="wikitable" style="text-align: center;">
<tbody><tr><th>Year</th><th>Process</th><th><a href="/wiki/technology_node" title="technology node">Node</a></th><th>MLayers</th><th>µarchs</th><th>Gate</th><th>Interconnects</th><th colspan="4">Attributes</th></tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="2">1972</td>
<td rowspan="2">PMOS I</td>
<td rowspan="2"><a href="/wiki/10_%C2%B5m" class="mw-redirect" title="10 µm">10 µm</a></td>
<td rowspan="2">1</td>
<td rowspan="2"><a href="/w/index.php?title=intel/microarchitectures/4004&amp;action=edit&amp;redlink=1" class="new" title="intel/microarchitectures/4004 (page does not exist)">4004</a></td>
<td rowspan="2"></td>
<td rowspan="2"></td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>L<sub>g</sub></th><td>10.0 µm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="2">1974</td>
<td rowspan="2">HMOS I</td>
<td rowspan="2"><a href="/wiki/8_%C2%B5m" class="mw-redirect" title="8 µm">8 µm</a></td>
<td rowspan="2">1</td>
<td rowspan="2"></td>
<td rowspan="2"></td>
<td rowspan="2"></td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>L<sub>g</sub></th><td>8.0 µm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="2">1976</td>
<td rowspan="2">HMOS II/III</td>
<td rowspan="2"><a href="/wiki/6_%C2%B5m" class="mw-redirect" title="6 µm">6 µm</a></td>
<td rowspan="2">1</td>
<td rowspan="2"><a href="/w/index.php?title=intel/microarchitectures/8080&amp;action=edit&amp;redlink=1" class="new" title="intel/microarchitectures/8080 (page does not exist)">8080</a></td>
<td rowspan="2"></td>
<td rowspan="2"></td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>L<sub>g</sub></th><td>6.0 µm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">1977</td>
<td rowspan="4">CHMOS I</td>
<td rowspan="4"><a href="/wiki/3_%C2%B5m" class="mw-redirect" title="3 µm">3 µm</a></td>
<td rowspan="4">1</td>
<td rowspan="4"><a href="/w/index.php?title=intel/microarchitectures/8085&amp;action=edit&amp;redlink=1" class="new" title="intel/microarchitectures/8085 (page does not exist)">8085</a>,<br/><a href="/w/index.php?title=intel/microarchitectures/8086&amp;action=edit&amp;redlink=1" class="new" title="intel/microarchitectures/8086 (page does not exist)"> 8086</a>,<br/><a href="/w/index.php?title=intel/microarchitectures/8088&amp;action=edit&amp;redlink=1" class="new" title="intel/microarchitectures/8088 (page does not exist)"> 8088</a>,<br/><a href="/w/index.php?title=intel/microarchitectures/80186&amp;action=edit&amp;redlink=1" class="new" title="intel/microarchitectures/80186 (page does not exist)"> 80186</a></td>
<td rowspan="4"></td>
<td rowspan="4"></td><th>T<sub>ox</sub></th><td>70 nm</td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td>5 V</td><th>SRAM</th><td>1120 µm²</td></tr><tr><th>L<sub>g</sub></th><td>3.0 µm</td></tr><tr><th>CPP</th><td>7 µm</td><th>MMP</th><td>11 µm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">1979</td>
<td rowspan="4">CHMOS II</td>
<td rowspan="4"><a href="/wiki/2_%C2%B5m" class="mw-redirect" title="2 µm">2 µm</a></td>
<td rowspan="4">1</td>
<td rowspan="4"></td>
<td rowspan="4"></td>
<td rowspan="4"></td><th>T<sub>ox</sub></th><td>40 nm</td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td>5 V</td><th>SRAM</th><td>1740 µm²</td></tr><tr><th>L<sub>g</sub></th><td>2.0 µm</td></tr><tr><th>CPP</th><td>5.6 µm</td><th>MMP</th><td>8 µm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">1982</td>
<td rowspan="4">P646<br/>(CHMOS III)</td>
<td rowspan="4"><a href="/wiki/1.5_%C2%B5m" class="mw-redirect" title="1.5 µm">1.5 µm</a></td>
<td rowspan="4">1</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/80286" title="intel/microarchitectures/80286">80286</a>,<br/><a href="/wiki/intel/microarchitectures/80386" title="intel/microarchitectures/80386"> 80386</a></td>
<td rowspan="4"></td>
<td rowspan="4"></td><th>T<sub>ox</sub></th><td>25 nm</td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td>5 V</td><th>SRAM</th><td>951.7 µm²</td></tr><tr><th>L<sub>g</sub></th><td>1.5 µm</td></tr><tr><th>CPP</th><td>4.0 µm</td><th>MMP</th><td>6.4 µm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">1987</td>
<td rowspan="4">P648</td>
<td rowspan="4"><a href="/wiki/1.0_%C2%B5m" class="mw-redirect" title="1.0 µm">1.0 µm</a></td>
<td rowspan="4">2</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/80486" title="intel/microarchitectures/80486">80486</a></td>
<td rowspan="4"></td>
<td rowspan="4"></td><th>T<sub>ox</sub></th><td></td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td>5 V</td><th>SRAM</th><td>220 µm²</td></tr><tr><th>L<sub>g</sub></th><td>1.0 µm</td></tr><tr><th>CPP</th><td></td><th>MMP</th><td></td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">1989</td>
<td rowspan="4">P650</td>
<td rowspan="4"><a href="/wiki/0.8_%C2%B5m" class="mw-redirect" title="0.8 µm">0.8 µm</a></td>
<td rowspan="4">3</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/80486" title="intel/microarchitectures/80486">80486</a></td>
<td rowspan="4"></td>
<td rowspan="4"></td><th>T<sub>ox</sub></th><td>15 nm</td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td>4 V</td><th>SRAM</th><td>111 µm²</td></tr><tr><th>L<sub>g</sub></th><td>800 nm</td></tr><tr><th>CPP</th><td>1.7 µm</td><th>MMP</th><td>2 µm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">1991</td>
<td rowspan="4">P652</td>
<td rowspan="4"><a href="/wiki/0.6_%C2%B5m" class="mw-redirect" title="0.6 µm">0.6 µm</a></td>
<td rowspan="4">4</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/80486" title="intel/microarchitectures/80486">80486</a>,<br/><a href="/wiki/intel/microarchitectures/p5" title="intel/microarchitectures/p5"> P5</a></td>
<td rowspan="4"></td>
<td rowspan="4"></td><th>T<sub>ox</sub></th><td>8 nm</td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td>3.3 V</td><th>SRAM</th><td></td></tr><tr><th>L<sub>g</sub></th><td>600 nm</td></tr><tr><th>CPP</th><td></td><th>MMP</th><td>1.4 µm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">1993</td>
<td rowspan="4">P852</td>
<td rowspan="4"><a href="/wiki/0.5_%C2%B5m" class="mw-redirect" title="0.5 µm">0.5 µm</a></td>
<td rowspan="4">4</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/p5" title="intel/microarchitectures/p5">P5</a></td>
<td rowspan="4"></td>
<td rowspan="4"></td><th>T<sub>ox</sub></th><td>8 nm</td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td>3.3 V</td><th>SRAM</th><td>44 µm²</td></tr><tr><th>L<sub>g</sub></th><td>500 nm</td></tr><tr><th>CPP</th><td></td><th>MMP</th><td></td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">1995</td>
<td rowspan="4">P854</td>
<td rowspan="4"><a href="/wiki/0.35_%C2%B5m" class="mw-redirect" title="0.35 µm">0.35 µm</a></td>
<td rowspan="4">4</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/p6" title="intel/microarchitectures/p6">P6</a></td>
<td rowspan="4"></td>
<td rowspan="4"></td><th>T<sub>ox</sub></th><td>6 nm</td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td>2.5 V</td><th>SRAM</th><td>20.5 µm²</td></tr><tr><th>L<sub>g</sub></th><td>350 nm</td></tr><tr><th>CPP</th><td>920 nm</td><th>MMP</th><td>880 nm</td>
</tr>

<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">1997</td>
<td rowspan="4">P856</td>
<td rowspan="4"><a href="/wiki/0.25_%C2%B5m" class="mw-redirect" title="0.25 µm">0.25 µm</a></td>
<td rowspan="4">5</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/p6" title="intel/microarchitectures/p6">P6</a></td>
<td rowspan="4"></td>
<td rowspan="4"></td><th>T<sub>ox</sub></th><td>4.08 nm</td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td>1.8 V</td><th>SRAM</th><td>10.26 µm²</td></tr><tr><th>L<sub>g</sub></th><td>200 nm</td></tr><tr><th>CPP</th><td>500 nm</td><th>MMP</th><td>640 nm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">1998</td>
<td rowspan="4">P856.5</td>
<td rowspan="4"><a href="/wiki/0.25_%C2%B5m" class="mw-redirect" title="0.25 µm">0.25 µm</a></td>
<td rowspan="4">5</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/p6" title="intel/microarchitectures/p6">P6</a></td>
<td rowspan="4"></td>
<td rowspan="4"></td><th>T<sub>ox</sub></th><td>4.08 nm</td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td>1.8 V</td><th>SRAM</th><td>9.26 µm²</td></tr><tr><th>L<sub>g</sub></th><td>200 nm</td></tr><tr><th>CPP</th><td>475 nm</td><th>MMP</th><td>608 nm</td>
</tr>

<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">1999</td>
<td rowspan="4">P858</td>
<td rowspan="4"><a href="/wiki/0.18_%C2%B5m" class="mw-redirect" title="0.18 µm">0.18 µm</a></td>
<td rowspan="4">6</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/netburst" class="mw-redirect" title="intel/microarchitectures/netburst">NetBurst</a></td>
<td rowspan="4"><a href="/wiki/File:intel_180nm_gate.png" class="image"><img alt="intel 180nm gate.png" src="/w/images/thumb/b/b1/intel_180nm_gate.png/150px-intel_180nm_gate.png" width="150" height="97" srcset="/w/images/thumb/b/b1/intel_180nm_gate.png/225px-intel_180nm_gate.png 1.5x, /w/images/thumb/b/b1/intel_180nm_gate.png/300px-intel_180nm_gate.png 2x"/></a></td>
<td rowspan="4"></td><th>T<sub>ox</sub></th><td>2.0 nm</td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td>1.6 V</td><th>SRAM</th><td>5.59 µm²</td></tr><tr><th>L<sub>g</sub></th><td>130 nm</td></tr><tr><th>CPP</th><td>480 nm</td><th>MMP</th><td>500 nm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">2001</td>
<td rowspan="4">P860</td>
<td rowspan="4"><a href="/wiki/0.13_%C2%B5m" class="mw-redirect" title="0.13 µm">0.13 µm</a></td>
<td rowspan="4">6</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/pentium_m" title="intel/microarchitectures/pentium m">Pentium M</a></td>
<td rowspan="4"><a href="/wiki/File:intel_130nm_gate.png" class="image"><img alt="intel 130nm gate.png" src="/w/images/thumb/f/f1/intel_130nm_gate.png/150px-intel_130nm_gate.png" width="150" height="133" srcset="/w/images/thumb/f/f1/intel_130nm_gate.png/225px-intel_130nm_gate.png 1.5x, /w/images/thumb/f/f1/intel_130nm_gate.png/300px-intel_130nm_gate.png 2x"/></a></td>
<td rowspan="4"><a href="/wiki/File:intel_130nm_gate_interconnect.png" class="image"><img alt="intel 130nm gate interconnect.png" src="/w/images/thumb/4/4a/intel_130nm_gate_interconnect.png/150px-intel_130nm_gate_interconnect.png" width="150" height="149" srcset="/w/images/thumb/4/4a/intel_130nm_gate_interconnect.png/225px-intel_130nm_gate_interconnect.png 1.5x, /w/images/thumb/4/4a/intel_130nm_gate_interconnect.png/300px-intel_130nm_gate_interconnect.png 2x"/></a></td><th>T<sub>ox</sub></th><td>1.4 nm</td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td>1.4 V</td><th>SRAM</th><td>2.45 µm²</td></tr><tr><th>L<sub>g</sub></th><td>70 nm</td></tr><tr><th>CPP</th><td>336 nm</td><th>MMP</th><td>345 nm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">2003</td>
<td rowspan="4">P1262 (CPU)<br/>P1263 (SoC, I/O)</td>
<td rowspan="4"><a href="/wiki/90_nm" class="mw-redirect" title="90 nm">90 nm</a></td>
<td rowspan="4">7</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/pentium_m" title="intel/microarchitectures/pentium m">Pentium M</a></td>
<td rowspan="4"><a href="/wiki/File:intel_90nm_gate.png" class="image"><img alt="intel 90nm gate.png" src="/w/images/thumb/2/27/intel_90nm_gate.png/150px-intel_90nm_gate.png" width="150" height="134" srcset="/w/images/thumb/2/27/intel_90nm_gate.png/225px-intel_90nm_gate.png 1.5x, /w/images/thumb/2/27/intel_90nm_gate.png/300px-intel_90nm_gate.png 2x"/></a></td>
<td rowspan="4"><a href="/wiki/File:intel_90nm_gate_interconnect.png" class="image"><img alt="intel 90nm gate interconnect.png" src="/w/images/thumb/7/7f/intel_90nm_gate_interconnect.png/150px-intel_90nm_gate_interconnect.png" width="150" height="150" srcset="/w/images/thumb/7/7f/intel_90nm_gate_interconnect.png/225px-intel_90nm_gate_interconnect.png 1.5x, /w/images/thumb/7/7f/intel_90nm_gate_interconnect.png/300px-intel_90nm_gate_interconnect.png 2x"/></a></td><th>T<sub>ox</sub></th><td>1.2 nm</td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td>1.2 V</td><th>SRAM</th><td>1.00 µm²</td></tr><tr><th>L<sub>g</sub></th><td>50 nm</td></tr><tr><th>CPP</th><td>260 nm</td><th>MMP</th><td>220 nm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">2005</td>
<td rowspan="4">P1264 (CPU)<br/>P1265 (SoC, I/O)</td>
<td rowspan="4"><a href="/wiki/65_nm" class="mw-redirect" title="65 nm">65 nm</a></td>
<td rowspan="4">8</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/core" class="mw-redirect" title="intel/microarchitectures/core">Core</a>,<br/><a href="/wiki/intel/microarchitectures/modified_pentium_m" title="intel/microarchitectures/modified pentium m"> Modified Pentium M</a></td>
<td rowspan="4"><a href="/wiki/File:intel_65nm_gate.png" class="image"><img alt="intel 65nm gate.png" src="/w/images/thumb/0/08/intel_65nm_gate.png/150px-intel_65nm_gate.png" width="150" height="132" srcset="/w/images/thumb/0/08/intel_65nm_gate.png/225px-intel_65nm_gate.png 1.5x, /w/images/thumb/0/08/intel_65nm_gate.png/300px-intel_65nm_gate.png 2x"/></a></td>
<td rowspan="4"><a href="/wiki/File:intel_65nm_gate_interconnect.png" class="image"><img alt="intel 65nm gate interconnect.png" src="/w/images/thumb/a/ac/intel_65nm_gate_interconnect.png/149px-intel_65nm_gate_interconnect.png" width="149" height="150" srcset="/w/images/thumb/a/ac/intel_65nm_gate_interconnect.png/224px-intel_65nm_gate_interconnect.png 1.5x, /w/images/thumb/a/ac/intel_65nm_gate_interconnect.png/299px-intel_65nm_gate_interconnect.png 2x"/></a></td><th>T<sub>ox</sub></th><td>1.2 nm</td><th>Gate Dielectric</th><td>SiO<sub>2</sub></td></tr><tr><th>V<sub>dd</sub></th><td></td><th>SRAM</th><td>0.570 µm²</td></tr><tr><th>L<sub>g</sub></th><td>35 nm</td></tr><tr><th>CPP</th><td>220 nm</td><th>MMP</th><td>210 nm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">2007</td>
<td rowspan="4">P1266 (CPU)<br/>P1267 (SoC, I/O)</td>
<td rowspan="4"><a href="/wiki/45_nm" class="mw-redirect" title="45 nm">45 nm</a></td>
<td rowspan="4">9</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/penryn" class="mw-redirect" title="intel/microarchitectures/penryn">Penryn</a>,<br/><a href="/wiki/intel/microarchitectures/nehalem" class="mw-redirect" title="intel/microarchitectures/nehalem"> Nehalem</a></td>
<td rowspan="4"><a href="/wiki/File:intel_45nm_gate.png" class="image"><img alt="intel 45nm gate.png" src="/w/images/thumb/c/cc/intel_45nm_gate.png/148px-intel_45nm_gate.png" width="148" height="150" srcset="/w/images/thumb/c/cc/intel_45nm_gate.png/222px-intel_45nm_gate.png 1.5x, /w/images/thumb/c/cc/intel_45nm_gate.png/296px-intel_45nm_gate.png 2x"/></a></td>
<td rowspan="4"><a href="/wiki/File:intel_45nm_gate_interconnects.png" class="image"><img alt="intel 45nm gate interconnects.png" src="/w/images/thumb/5/57/intel_45nm_gate_interconnects.png/149px-intel_45nm_gate_interconnects.png" width="149" height="150" srcset="/w/images/thumb/5/57/intel_45nm_gate_interconnects.png/223px-intel_45nm_gate_interconnects.png 1.5x, /w/images/thumb/5/57/intel_45nm_gate_interconnects.png/298px-intel_45nm_gate_interconnects.png 2x"/></a></td><th>T<sub>oxe</sub></th><td>1 nm</td><th>Gate Dielectric</th><td>High-κ</td></tr><tr><th>V<sub>dd</sub></th><td></td><th>SRAM</th><td>0.346 µm²</td></tr><tr><th>L<sub>g</sub></th><td>25 nm</td></tr><tr><th>CPP</th><td>160 nm</td><th>MMP</th><td>180 nm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="4">2009</td>
<td rowspan="4">P1268 (CPU)<br/>P1269 (SoC, I/O)</td>
<td rowspan="4"><a href="/wiki/32_nm" class="mw-redirect" title="32 nm">32 nm</a></td>
<td rowspan="4">10</td>
<td rowspan="4"><a href="/wiki/intel/microarchitectures/westmere" class="mw-redirect" title="intel/microarchitectures/westmere">Westmere</a>,<br/><a href="/wiki/intel/microarchitectures/sandy_bridge" class="mw-redirect" title="intel/microarchitectures/sandy bridge"> Sandy Bridge</a></td>
<td rowspan="4"><a href="/wiki/File:intel_32nm_gate.png" class="image"><img alt="intel 32nm gate.png" src="/w/images/thumb/9/90/intel_32nm_gate.png/150px-intel_32nm_gate.png" width="150" height="150" srcset="/w/images/thumb/9/90/intel_32nm_gate.png/225px-intel_32nm_gate.png 1.5x, /w/images/thumb/9/90/intel_32nm_gate.png/300px-intel_32nm_gate.png 2x"/></a></td>
<td rowspan="4"><a href="/wiki/File:intel_32nm_gate_interconnect.png" class="image"><img alt="intel 32nm gate interconnect.png" src="/w/images/thumb/8/80/intel_32nm_gate_interconnect.png/149px-intel_32nm_gate_interconnect.png" width="149" height="150" srcset="/w/images/thumb/8/80/intel_32nm_gate_interconnect.png/224px-intel_32nm_gate_interconnect.png 1.5x, /w/images/thumb/8/80/intel_32nm_gate_interconnect.png/298px-intel_32nm_gate_interconnect.png 2x"/></a></td><th>T<sub>oxe</sub></th><td>1 nm</td><th>Gate Dielectric</th><td>High-κ</td></tr><tr><th>V<sub>dd</sub></th><td>0.75 V</td><th>SRAM</th><td>0.148 µm²</td></tr><tr><th>L<sub>g</sub></th><td>30 nm</td></tr><tr><th>CPP</th><td>112.5 nm</td><th>MMP</th><td>112.5 nm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="6">2011</td>
<td rowspan="6">P1270 (CPU)<br/>P1271 (SoC, I/O)</td>
<td rowspan="6"><a href="/wiki/22_nm" class="mw-redirect" title="22 nm">22 nm</a></td>
<td rowspan="6">11</td>
<td rowspan="6"><a href="/wiki/intel/microarchitectures/ivy_bridge" class="mw-redirect" title="intel/microarchitectures/ivy bridge">Ivy Bridge</a>,<br/><a href="/wiki/intel/microarchitectures/haswell" class="mw-redirect" title="intel/microarchitectures/haswell"> Haswell</a></td>
<td rowspan="6"><a href="/wiki/File:intel_22nm_gate.png" class="image"><img alt="intel 22nm gate.png" src="/w/images/thumb/b/bf/intel_22nm_gate.png/133px-intel_22nm_gate.png" width="133" height="150" srcset="/w/images/thumb/b/bf/intel_22nm_gate.png/200px-intel_22nm_gate.png 1.5x, /w/images/thumb/b/bf/intel_22nm_gate.png/267px-intel_22nm_gate.png 2x"/></a></td>
<td rowspan="6"><a href="/wiki/File:intel_22nm_gate_interconnect.png" class="image"><img alt="intel 22nm gate interconnect.png" src="/w/images/thumb/d/d0/intel_22nm_gate_interconnect.png/150px-intel_22nm_gate_interconnect.png" width="150" height="128" srcset="/w/images/thumb/d/d0/intel_22nm_gate_interconnect.png/225px-intel_22nm_gate_interconnect.png 1.5x, /w/images/thumb/d/d0/intel_22nm_gate_interconnect.png/300px-intel_22nm_gate_interconnect.png 2x"/></a></td><th>T<sub>oxe</sub></th><td>0.9 nm</td><th>Gate Dielectric</th><td>High-κ</td></tr><tr><th>V<sub>dd</sub></th><td>0.75 V</td><th>SRAM</th><td>0.092 µm²</td></tr><tr><th>L<sub>g</sub></th><td>26 nm</td></tr><tr><th>CPP</th><td>90 nm</td><th>MMP</th><td>80 nm</td></tr><tr><th>P<sub><i>fin</i></sub></th><td>60 nm</td></tr><tr><th>W<sub><i>fin</i></sub></th><td>8 nm</td><th>H<sub><i>fin</i></sub></th><td>34 nm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="6">2014</td>
<td rowspan="6">P1272 (CPU)<br/>P1273 (SoC, I/O)</td>
<td rowspan="6"><a href="/wiki/14_nm" class="mw-redirect" title="14 nm">14 nm</a></td>
<td rowspan="6">12</td>
<td rowspan="6"><a href="/wiki/intel/microarchitectures/broadwell" class="mw-redirect" title="intel/microarchitectures/broadwell">Broadwell</a>,<br/><a href="/wiki/intel/microarchitectures/skylake" class="mw-redirect" title="intel/microarchitectures/skylake"> Skylake</a>,<br/><a href="/wiki/intel/microarchitectures/kaby_lake" title="intel/microarchitectures/kaby lake"> Kaby Lake</a>,<br/><a href="/wiki/intel/microarchitectures/coffee_lake" title="intel/microarchitectures/coffee lake"> Coffee Lake</a>,<br/><a href="/wiki/intel/microarchitectures/cascade_lake" title="intel/microarchitectures/cascade lake"> Cascade Lake</a>,<br/><a href="/wiki/intel/microarchitectures/comet_lake" title="intel/microarchitectures/comet lake"> Comet Lake</a></td>
<td rowspan="6"><a href="/wiki/File:intel_14nm_gate_top.png" class="image"><img alt="intel 14nm gate top.png" src="/w/images/thumb/4/49/intel_14nm_gate_top.png/145px-intel_14nm_gate_top.png" width="145" height="150" srcset="/w/images/thumb/4/49/intel_14nm_gate_top.png/218px-intel_14nm_gate_top.png 1.5x, /w/images/thumb/4/49/intel_14nm_gate_top.png/290px-intel_14nm_gate_top.png 2x"/></a></td>
<td rowspan="6"><a href="/wiki/File:intel_14nm_gate_interconnect.png" class="image"><img alt="intel 14nm gate interconnect.png" src="/w/images/thumb/2/20/intel_14nm_gate_interconnect.png/150px-intel_14nm_gate_interconnect.png" width="150" height="104" srcset="/w/images/thumb/2/20/intel_14nm_gate_interconnect.png/225px-intel_14nm_gate_interconnect.png 1.5x, /w/images/thumb/2/20/intel_14nm_gate_interconnect.png/300px-intel_14nm_gate_interconnect.png 2x"/></a></td><th>T<sub>oxe</sub></th><td></td><th>Gate Dielectric</th><td>High-κ</td></tr><tr><th>V<sub>dd</sub></th><td>0.70 V</td><th>SRAM</th><td>0.0499 µm²</td></tr><tr><th>L<sub>g</sub></th><td>20 nm</td></tr><tr><th>CPP</th><td>70 nm</td><th>MMP</th><td>52 nm</td></tr><tr><th>P<sub><i>fin</i></sub></th><td>42 nm</td></tr><tr><th>W<sub><i>fin</i></sub></th><td>8 nm</td><th>H<sub><i>fin</i></sub></th><td>42-46 nm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="6">2019</td>
<td rowspan="6">P1274 (CPU)<br/>P1275 (SoC, I/O)</td>
<td rowspan="6"><a href="/wiki/10_nm" class="mw-redirect" title="10 nm">10 nm</a></td>
<td rowspan="6">12-13</td>
<td rowspan="6"><a href="/wiki/intel/microarchitectures/cannon_lake" title="intel/microarchitectures/cannon lake">Cannon Lake</a>,<br/><a href="/wiki/intel/microarchitectures/ice_lake" class="mw-redirect" title="intel/microarchitectures/ice lake"> Ice Lake</a>,<br/><a href="/wiki/intel/microarchitectures/tiger_lake" title="intel/microarchitectures/tiger lake"> Tiger Lake</a>,<br/><a href="/wiki/intel/microarchitectures/alder_lake" title="intel/microarchitectures/alder lake"> Alder Lake</a>,<br/><a href="/wiki/intel/microarchitectures/sapphire_rapids" title="intel/microarchitectures/sapphire rapids"> Sapphire Rapids</a>,<br/><a href="/wiki/intel/microarchitectures/raptor_lake" title="intel/microarchitectures/raptor lake"> Raptor Lake</a></td>
<td rowspan="6"></td>
<td rowspan="6"></td><th>T<sub>oxe</sub></th><td></td><th>Gate Dielectric</th><td>High-κ</td></tr><tr><th>V<sub>dd</sub></th><td>0.70 V</td><th>SRAM</th><td>0.0312 µm²</td></tr><tr><th>L<sub>g</sub></th><td>18 nm</td></tr><tr><th>CPP</th><td>54 nm</td><th>MMP</th><td>36 nm</td></tr><tr><th>P<sub><i>fin</i></sub></th><td>34 nm</td></tr><tr><th>W<sub><i>fin</i></sub></th><td>7 nm</td><th>H<sub><i>fin</i></sub></th><td>44-55 nm</td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="6">2021</td>
<td rowspan="6">P1276 (CPU)<br/>P1277 (SoC, I/O)</td>
<td rowspan="6"><a href="/wiki/7_nm" class="mw-redirect" title="7 nm">7 nm</a></td>
<td rowspan="6"></td>
<td rowspan="6"></td>
<td rowspan="6"></td>
<td rowspan="6"></td><th>T<sub>oxe</sub></th><td></td><th>Gate Dielectric</th><td></td></tr><tr><th>V<sub>dd</sub></th><td></td><th>SRAM</th><td></td></tr><tr><th>L<sub>g</sub></th><td></td></tr><tr><th>CPP</th><td></td><th>MMP</th><td></td></tr><tr><th>P<sub><i>fin</i></sub></th><td></td></tr><tr><th>W<sub><i>fin</i></sub></th><td></td><th>H<sub><i>fin</i></sub></th><td></td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="6">2024</td>
<td rowspan="6">P1278 (CPU)<br/>P1279 (SoC, I/O)</td>
<td rowspan="6"><a href="/wiki/5_nm" class="mw-redirect" title="5 nm">5 nm</a></td>
<td rowspan="6"></td>
<td rowspan="6"></td>
<td rowspan="6"></td>
<td rowspan="6"></td><th>T<sub>oxe</sub></th><td></td><th>Gate Dielectric</th><td></td></tr><tr><th>V<sub>dd</sub></th><td></td><th>SRAM</th><td></td></tr><tr><th>L<sub>g</sub></th><td></td></tr><tr><th>CPP</th><td></td><th>MMP</th><td></td></tr><tr><th>P<sub><i>fin</i></sub></th><td></td></tr><tr><th>W<sub><i>fin</i></sub></th><td></td><th>H<sub><i>fin</i></sub></th><td></td>
</tr>
<tr style="border-top: 1.5px solid #00000F">
<td rowspan="6">2027</td>
<td rowspan="6">P1280 (CPU)<br/>P1281 (SoC, I/O)</td>
<td rowspan="6"><a href="/wiki/3_nm" class="mw-redirect" title="3 nm">3 nm</a></td>
<td rowspan="6"></td>
<td rowspan="6"></td>
<td rowspan="6"></td>
<td rowspan="6"></td><th>T<sub>oxe</sub></th><td></td><th>Gate Dielectric</th><td></td></tr><tr><th>V<sub>dd</sub></th><td></td><th>SRAM</th><td></td></tr><tr><th>L<sub>g</sub></th><td></td></tr><tr><th>CPP</th><td></td><th>MMP</th><td></td></tr><tr><th>P<sub><i>fin</i></sub></th><td></td></tr><tr><th>W<sub><i>fin</i></sub></th><td></td><th>H<sub><i>fin</i></sub></th><td></td>
</tr>
</tbody></table>
</div>
<h2><span class="mw-headline" id="SRAM_Scaling">SRAM Scaling</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/process&amp;action=edit&amp;section=4" title="Edit section: SRAM Scaling">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>For Intel, from <a href="/wiki/2_%C2%B5m" class="mw-redirect" title="2 µm">2 µm</a> to <a href="/wiki/10_nm" class="mw-redirect" title="10 nm">10 nm</a>, SRAM 6T <a href="/w/index.php?title=bit_cells&amp;action=edit&amp;redlink=1" class="new" title="bit cells (page does not exist)">bit cells</a> have had an average shrink of 0.496x in an attempt to maintain <a href="/wiki/Moore%27s_Law" class="mw-redirect" title="Moore&#39;s Law">Moore&#39;s Law</a> double density observation/requirement. Note that SRAM shrunk more significantly prior to the <a href="/wiki/65_nm_process" class="mw-redirect" title="65 nm process">65 nm process</a> node. It should also be noted that logic typically scales better than the typical 6T SRAM cells, so raw logic density scaled more over time. Nonetheless, the size of the SRAM can be as much as three to four times the density of the typical logic cell.
</p><p><br/>
<a href="/wiki/File:intel_sram_bit_cell_scaling.png" class="image"><img alt="intel sram bit cell scaling.png" src="/w/images/thumb/4/4e/intel_sram_bit_cell_scaling.png/900px-intel_sram_bit_cell_scaling.png" width="900" height="483" srcset="/w/images/thumb/4/4e/intel_sram_bit_cell_scaling.png/1350px-intel_sram_bit_cell_scaling.png 1.5x, /w/images/thumb/4/4e/intel_sram_bit_cell_scaling.png/1800px-intel_sram_bit_cell_scaling.png 2x"/></a>
</p>
<h2><span class="mw-headline" id="Other_processes">Other processes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/process&amp;action=edit&amp;section=5" title="Edit section: Other processes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Semiconductor Process history by company:
</p>
<ul><li> <a href="/wiki/dec/process" title="dec/process">DEC</a></li>
<li> <strong class="selflink">Intel</strong></li></ul>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/process&amp;action=edit&amp;section=6" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> <a href="/wiki/intel/copy_exactly!" title="intel/copy exactly!">Copy Exactly!</a></li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:18072-0!*!0!!en!5!* and timestamp 20240725052707 and revision id 99788
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="/w/index.php?title=intel/process&amp;oldid=99788">/w/index.php?title=intel/process&amp;oldid=99788</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:Pages_using_duplicate_arguments_in_template_calls" title="Category:Pages using duplicate arguments in template calls">Pages using duplicate arguments in template calls</a></li><li><a href="/wiki/Category:intel" title="Category:intel">intel</a></li></ul></div></div>				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 4 March 2022, at 03:56.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":151});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<script data-cfasync="false">function _emitEzConsentEvent(){var customEvent=new CustomEvent("ezConsentEvent",{detail:{ezTcfConsent:window.ezTcfConsent},bubbles:true,cancelable:true,});document.dispatchEvent(customEvent);}
(function(window,document){function _setAllEzConsentTrue(){window.ezTcfConsent.loaded=true;window.ezTcfConsent.store_info=true;window.ezTcfConsent.develop_and_improve_services=true;window.ezTcfConsent.measure_ad_performance=true;window.ezTcfConsent.measure_content_performance=true;window.ezTcfConsent.select_basic_ads=true;window.ezTcfConsent.create_ad_profile=true;window.ezTcfConsent.select_personalized_ads=true;window.ezTcfConsent.create_content_profile=true;window.ezTcfConsent.select_personalized_content=true;window.ezTcfConsent.understand_audiences=true;window.ezTcfConsent.use_limited_data_to_select_content=true;window.ezTcfConsent.select_personalized_content=true;}
function _clearEzConsentCookie(){document.cookie="ezCMPCookieConsent=tcf2;Domain=.wikichip.org;Path=/;expires=Thu, 01 Jan 1970 00:00:00 GMT";}
_clearEzConsentCookie();if(typeof window.__tcfapi!=="undefined"){window.ezgconsent=false;var amazonHasRun=false;function _ezAllowed(tcdata,purpose){return(tcdata.purpose.consents[purpose]||tcdata.purpose.legitimateInterests[purpose]);}
function _reloadAds(){if(typeof window.ezorefgsl==="function"&&typeof window.ezslots==="object"){if(typeof __ezapsFetchBids=="function"&&amazonHasRun===false){ezapsFetchBids(__ezaps);if(typeof __ezapsVideo!="undefined"){ezapsFetchBids(__ezapsVideo,"video");}
amazonHasRun=true;}
var slots=[];for(var i=0;i<window.ezslots.length;i++){if(window[window.ezslots[i]]&&typeof window[window.ezslots[i]]==="object"){slots.push(window[window.ezslots[i]]);}else{setTimeout(_reloadAds,100);return false;}}
for(var i=0;i<slots.length;i++){window.ezorefgsl(slots[i]);}}else if(!window.ezadtimeoutset){window.ezadtimeoutset=true;setTimeout(_reloadAds,100);}}
function _handleConsentDecision(tcdata){window.ezTcfConsent.loaded=true;if(!tcdata.vendor.consents["347"]&&!tcdata.vendor.legitimateInterests["347"]){window._emitEzConsentEvent();return;}
window.ezTcfConsent.store_info=_ezAllowed(tcdata,"1");window.ezTcfConsent.develop_and_improve_services=_ezAllowed(tcdata,"10");window.ezTcfConsent.measure_content_performance=_ezAllowed(tcdata,"8");window.ezTcfConsent.select_basic_ads=_ezAllowed(tcdata,"2");window.ezTcfConsent.create_ad_profile=_ezAllowed(tcdata,"3");window.ezTcfConsent.select_personalized_ads=_ezAllowed(tcdata,"4");window.ezTcfConsent.create_content_profile=_ezAllowed(tcdata,"5");window.ezTcfConsent.measure_ad_performance=_ezAllowed(tcdata,"7");window.ezTcfConsent.use_limited_data_to_select_content=_ezAllowed(tcdata,"11");window.ezTcfConsent.select_personalized_content=_ezAllowed(tcdata,"6");window.ezTcfConsent.understand_audiences=_ezAllowed(tcdata,"9");window._emitEzConsentEvent();}
function _handleGoogleConsentV2(tcdata){if(!tcdata||!tcdata.purpose||!tcdata.purpose.consents){return;}
var googConsentV2={};if(tcdata.purpose.consents[1]){googConsentV2.ad_storage='granted';googConsentV2.analytics_storage='granted';}
if(tcdata.purpose.consents[3]&&tcdata.purpose.consents[4]){googConsentV2.ad_personalization='granted';}
if(tcdata.purpose.consents[1]&&tcdata.purpose.consents[7]){googConsentV2.ad_user_data='granted';}
if(googConsentV2.analytics_storage=='denied'){gtag('set','url_passthrough',true);}
gtag('consent','update',googConsentV2);}
__tcfapi("addEventListener",2,function(tcdata,success){if(!success||!tcdata){window._emitEzConsentEvent();return;}
if(!tcdata.gdprApplies){_setAllEzConsentTrue();window._emitEzConsentEvent();return;}
if(tcdata.eventStatus==="useractioncomplete"||tcdata.eventStatus==="tcloaded"){if(typeof gtag!='undefined'){_handleGoogleConsentV2(tcdata);}
_handleConsentDecision(tcdata);if(tcdata.purpose.consents["1"]===true&&tcdata.vendor.consents["755"]!==false){window.ezgconsent=true;(adsbygoogle=window.adsbygoogle||[]).pauseAdRequests=0;_reloadAds();}else{_reloadAds();}
if(window.__ezconsent){__ezconsent.setEzoicConsentSettings(ezConsentCategories);}
__tcfapi("removeEventListener",2,function(success){return null;},tcdata.listenerId);if(!(tcdata.purpose.consents["1"]===true&&_ezAllowed(tcdata,"2")&&_ezAllowed(tcdata,"3")&&_ezAllowed(tcdata,"4"))){if(typeof __ez=="object"&&typeof __ez.bit=="object"&&typeof window["_ezaq"]=="object"&&typeof window["_ezaq"]["page_view_id"]=="string"){__ez.bit.AddAndFire(window["_ezaq"]["page_view_id"],[new __ezDotData("non_personalized_ads",true),]);}}}});}else{_setAllEzConsentTrue();window._emitEzConsentEvent();}})(window,document);</script></body></html>