Classic Timing Analyzer report for full
Sun Dec 15 12:27:03 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+--------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 9.354 ns                                       ; counter:inst6|inst2 ; P1Bit1             ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; counter:inst6|inst  ; counter:inst6|inst ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                     ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+--------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; counter:inst5|inst  ; counter:inst5|inst  ; CLK        ; CLK      ; None                        ; None                      ; 0.643 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; counter:inst6|inst  ; counter:inst6|inst  ; CLK        ; CLK      ; None                        ; None                      ; 0.643 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; counter:inst5|inst2 ; counter:inst5|inst2 ; CLK        ; CLK      ; None                        ; None                      ; 0.642 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; counter:inst6|inst2 ; counter:inst6|inst2 ; CLK        ; CLK      ; None                        ; None                      ; 0.640 ns                ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+---------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To     ; From Clock ;
+-------+--------------+------------+---------------------+--------+------------+
; N/A   ; None         ; 9.354 ns   ; counter:inst6|inst2 ; P1Bit1 ; CLK        ;
; N/A   ; None         ; 7.722 ns   ; counter:inst5|inst  ; P2Bit0 ; CLK        ;
; N/A   ; None         ; 7.312 ns   ; counter:inst5|inst2 ; P2Bit1 ; CLK        ;
; N/A   ; None         ; 7.248 ns   ; counter:inst6|inst  ; P1Bit0 ; CLK        ;
+-------+--------------+------------+---------------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 15 12:27:02 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off full -c full --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst|44" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst|45" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst|43" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst29|45" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst30|45" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst29|46" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst|46" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst29|43" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst29|44" is a latch
    Warning: Node "levelsensitivesrlatch:inst7|74279:inst30|43" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst30|43" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst29|44" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst29|43" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst|46" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst29|46" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst30|45" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst29|45" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst|43" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst|45" as buffer
    Info: Detected ripple clock "levelsensitivesrlatch:inst7|74279:inst|44" as buffer
    Info: Detected gated clock "whowins:inst|inst13" as buffer
    Info: Detected gated clock "whowins:inst|inst20~0" as buffer
    Info: Detected gated clock "whowins:inst|inst12" as buffer
    Info: Detected gated clock "whowins:inst|inst10" as buffer
    Info: Detected gated clock "whowins:inst|inst15" as buffer
    Info: Detected gated clock "whowins:inst|inst21~3" as buffer
    Info: Detected gated clock "whowins:inst|inst19~0" as buffer
    Info: Detected gated clock "whowins:inst|inst13~3" as buffer
    Info: Detected gated clock "whowins:inst|inst21~2" as buffer
    Info: Detected gated clock "whowins:inst|inst21~1" as buffer
    Info: Detected gated clock "whowins:inst|inst21~0" as buffer
    Info: Detected gated clock "whowins:inst|inst18~0" as buffer
    Info: Detected gated clock "whowins:inst|inst12~0" as buffer
    Info: Detected gated clock "whowins:inst|inst13~2" as buffer
    Info: Detected gated clock "whowins:inst|inst15~2" as buffer
    Info: Detected gated clock "counter:inst6|inst1" as buffer
    Info: Detected ripple clock "counter:inst6|inst" as buffer
    Info: Detected gated clock "counter:inst5|inst1" as buffer
    Info: Detected ripple clock "counter:inst5|inst" as buffer
Info: Clock "CLK" Internal fmax is restricted to 405.19 MHz between source register "counter:inst5|inst" and destination register "counter:inst5|inst"
    Info: fmax restricted to Clock High delay (1.234 ns) plus Clock Low delay (1.234 ns) : restricted to 2.468 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.643 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y11_N5; Fanout = 3; REG Node = 'counter:inst5|inst'
            Info: 2: + IC(0.405 ns) + CELL(0.238 ns) = 0.643 ns; Loc. = LC_X24_Y11_N5; Fanout = 3; REG Node = 'counter:inst5|inst'
            Info: Total cell delay = 0.238 ns ( 37.01 % )
            Info: Total interconnect delay = 0.405 ns ( 62.99 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.038 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_73; Fanout = 12; CLK Node = 'CLK'
                Info: 2: + IC(0.924 ns) + CELL(0.088 ns) = 2.142 ns; Loc. = LC_X24_Y11_N2; Fanout = 1; COMB Node = 'counter:inst5|inst1'
                Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.038 ns; Loc. = LC_X24_Y11_N5; Fanout = 3; REG Node = 'counter:inst5|inst'
                Info: Total cell delay = 1.765 ns ( 58.10 % )
                Info: Total interconnect delay = 1.273 ns ( 41.90 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.038 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_73; Fanout = 12; CLK Node = 'CLK'
                Info: 2: + IC(0.924 ns) + CELL(0.088 ns) = 2.142 ns; Loc. = LC_X24_Y11_N2; Fanout = 1; COMB Node = 'counter:inst5|inst1'
                Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.038 ns; Loc. = LC_X24_Y11_N5; Fanout = 3; REG Node = 'counter:inst5|inst'
                Info: Total cell delay = 1.765 ns ( 58.10 % )
                Info: Total interconnect delay = 1.273 ns ( 41.90 % )
        Info: + Micro clock to output delay of source is 0.173 ns
        Info: + Micro setup delay of destination is 0.029 ns
Info: tco from clock "CLK" to destination pin "P1Bit1" through register "counter:inst6|inst2" is 9.354 ns
    Info: + Longest clock path from clock "CLK" to source register is 4.405 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_73; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(0.924 ns) + CELL(0.088 ns) = 2.142 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; COMB Node = 'counter:inst6|inst1'
        Info: 3: + IC(0.554 ns) + CELL(0.720 ns) = 3.416 ns; Loc. = LC_X25_Y11_N5; Fanout = 3; REG Node = 'counter:inst6|inst'
        Info: 4: + IC(0.442 ns) + CELL(0.547 ns) = 4.405 ns; Loc. = LC_X25_Y11_N0; Fanout = 2; REG Node = 'counter:inst6|inst2'
        Info: Total cell delay = 2.485 ns ( 56.41 % )
        Info: Total interconnect delay = 1.920 ns ( 43.59 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Longest register to pin delay is 4.776 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y11_N0; Fanout = 2; REG Node = 'counter:inst6|inst2'
        Info: 2: + IC(3.154 ns) + CELL(1.622 ns) = 4.776 ns; Loc. = PIN_29; Fanout = 0; PIN Node = 'P1Bit1'
        Info: Total cell delay = 1.622 ns ( 33.96 % )
        Info: Total interconnect delay = 3.154 ns ( 66.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Sun Dec 15 12:27:03 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


