INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat Mar 26 16:59:05 2016
# Process ID: 23927
# Log file: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/impl_1/Interface_Master_BD_wrapper.vdi
# Journal file: /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/impl_1/vivado.jou
#-----------------------------------------------------------
ERROR: [Common 17-354] Could not open '/home/steven/.Xilinx/Vivado/tclapp/manifest.tcl' for writing.
ERROR: [Common 17-356] Failed to install all user apps.
source Interface_Master_BD_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_processing_system7_0_0/Interface_Master_BD_processing_system7_0_0.xdc] for cell 'Interface_Master_BD_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_processing_system7_0_0/Interface_Master_BD_processing_system7_0_0.xdc] for cell 'Interface_Master_BD_i/processing_system7_0/inst'
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0_board.xdc] for cell 'Interface_Master_BD_i/clk_wiz_0/U0'
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0_board.xdc] for cell 'Interface_Master_BD_i/clk_wiz_0/U0'
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0.xdc] for cell 'Interface_Master_BD_i/clk_wiz_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1545.555 ; gain = 446.500 ; free physical = 2311 ; free virtual = 12660
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0.xdc] for cell 'Interface_Master_BD_i/clk_wiz_0/U0'
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_rst_processing_system7_0_71M_0/Interface_Master_BD_rst_processing_system7_0_71M_0_board.xdc] for cell 'Interface_Master_BD_i/rst_processing_system7_0_71M'
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_rst_processing_system7_0_71M_0/Interface_Master_BD_rst_processing_system7_0_71M_0_board.xdc] for cell 'Interface_Master_BD_i/rst_processing_system7_0_71M'
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_rst_processing_system7_0_71M_0/Interface_Master_BD_rst_processing_system7_0_71M_0.xdc] for cell 'Interface_Master_BD_i/rst_processing_system7_0_71M'
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_rst_processing_system7_0_71M_0/Interface_Master_BD_rst_processing_system7_0_71M_0.xdc] for cell 'Interface_Master_BD_i/rst_processing_system7_0_71M'
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/ZYBO_Master.xdc]
Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0_late.xdc] for cell 'Interface_Master_BD_i/clk_wiz_0/U0'
Finished Parsing XDC File [/home/steven/Desktop/65816_Interface_System/65816_Interface_System.srcs/sources_1/bd/Interface_Master_BD/ip/Interface_Master_BD_clk_wiz_0_0/Interface_Master_BD_clk_wiz_0_0_late.xdc] for cell 'Interface_Master_BD_i/clk_wiz_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:57 . Memory (MB): peak = 1545.555 ; gain = 688.355 ; free physical = 2316 ; free virtual = 12659
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1554.566 ; gain = 8.000 ; free physical = 1883 ; free virtual = 12321

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fa10f9fa

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1554.566 ; gain = 0.000 ; free physical = 1883 ; free virtual = 12321

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 171 cells.
Phase 2 Constant Propagation | Checksum: 207bd017a

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1554.566 ; gain = 0.000 ; free physical = 1878 ; free virtual = 12317

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1642 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1350 unconnected cells.
Phase 3 Sweep | Checksum: 1e53b3e9f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1554.566 ; gain = 0.000 ; free physical = 1910 ; free virtual = 12347
Ending Logic Optimization Task | Checksum: 1e53b3e9f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1554.566 ; gain = 0.000 ; free physical = 1910 ; free virtual = 12347
Implement Debug Cores | Checksum: dd980a10
Logic Optimization | Checksum: dd980a10

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 1e53b3e9f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1554.566 ; gain = 0.000 ; free physical = 1910 ; free virtual = 12347
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:02:02 . Memory (MB): peak = 1554.566 ; gain = 9.012 ; free physical = 1910 ; free virtual = 12347
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1570.574 ; gain = 0.000 ; free physical = 1907 ; free virtual = 12346
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/impl_1/Interface_Master_BD_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 118f26a25

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1570.586 ; gain = 0.000 ; free physical = 2044 ; free virtual = 12447

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1570.586 ; gain = 0.000 ; free physical = 2044 ; free virtual = 12447
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1570.586 ; gain = 0.000 ; free physical = 2044 ; free virtual = 12447

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1570.586 ; gain = 0.000 ; free physical = 2044 ; free virtual = 12447
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS33
	FIXED_IO_mio[50] of IOStandard LVCMOS33
	FIXED_IO_mio[49] of IOStandard LVCMOS33
	FIXED_IO_mio[48] of IOStandard LVCMOS33
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1601.586 ; gain = 31.000 ; free physical = 2041 ; free virtual = 12444

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1601.586 ; gain = 31.000 ; free physical = 2041 ; free virtual = 12445

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: a4069ec1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1601.586 ; gain = 31.000 ; free physical = 2041 ; free virtual = 12445
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11ae6a11a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1601.586 ; gain = 31.000 ; free physical = 2041 ; free virtual = 12445

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 149655e98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1601.586 ; gain = 31.000 ; free physical = 2039 ; free virtual = 12442
Phase 2.1.2.1 Place Init Design | Checksum: 17864c90d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1601.586 ; gain = 31.000 ; free physical = 2039 ; free virtual = 12442
Phase 2.1.2 Build Placer Netlist Model | Checksum: 17864c90d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1601.586 ; gain = 31.000 ; free physical = 2039 ; free virtual = 12442

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 17864c90d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1601.586 ; gain = 31.000 ; free physical = 2039 ; free virtual = 12442
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 17864c90d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1601.586 ; gain = 31.000 ; free physical = 2039 ; free virtual = 12442
Phase 2.1 Placer Initialization Core | Checksum: 17864c90d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1601.586 ; gain = 31.000 ; free physical = 2039 ; free virtual = 12442
Phase 2 Placer Initialization | Checksum: 17864c90d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1601.586 ; gain = 31.000 ; free physical = 2039 ; free virtual = 12442

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1bc58b2aa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2028 ; free virtual = 12435

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1bc58b2aa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2027 ; free virtual = 12434

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 23f2e59f8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2020 ; free virtual = 12426

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 22b942028

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2019 ; free virtual = 12426

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 22b942028

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2019 ; free virtual = 12426

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1f9e34a7b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2019 ; free virtual = 12426

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 26c774fc3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2019 ; free virtual = 12426

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 210cc5a75

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2018 ; free virtual = 12425
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 210cc5a75

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2019 ; free virtual = 12425

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 210cc5a75

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2019 ; free virtual = 12426

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 210cc5a75

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2019 ; free virtual = 12426
Phase 4.6 Small Shape Detail Placement | Checksum: 210cc5a75

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2019 ; free virtual = 12426

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 210cc5a75

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2019 ; free virtual = 12425
Phase 4 Detail Placement | Checksum: 210cc5a75

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2018 ; free virtual = 12425

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1cfe99bbf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2019 ; free virtual = 12426

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1cfe99bbf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2019 ; free virtual = 12426

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.501. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 114d4cb66

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2018 ; free virtual = 12425
Phase 5.2.2 Post Placement Optimization | Checksum: 114d4cb66

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2018 ; free virtual = 12425
Phase 5.2 Post Commit Optimization | Checksum: 114d4cb66

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2018 ; free virtual = 12425

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 114d4cb66

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2018 ; free virtual = 12425

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 114d4cb66

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2018 ; free virtual = 12425

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 114d4cb66

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2018 ; free virtual = 12425
Phase 5.5 Placer Reporting | Checksum: 114d4cb66

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2018 ; free virtual = 12425

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1510d894f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2017 ; free virtual = 12424
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1510d894f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2018 ; free virtual = 12424
Ending Placer Task | Checksum: 112def528

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.602 ; gain = 63.016 ; free physical = 2018 ; free virtual = 12424
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:02:12 . Memory (MB): peak = 1633.602 ; gain = 63.023 ; free physical = 2018 ; free virtual = 12424
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1633.602 ; gain = 0.000 ; free physical = 2012 ; free virtual = 12424
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1633.602 ; gain = 0.000 ; free physical = 2016 ; free virtual = 12418
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1633.602 ; gain = 0.000 ; free physical = 2014 ; free virtual = 12416
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1633.602 ; gain = 0.000 ; free physical = 2015 ; free virtual = 12418
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS33; FIXED_IO_mio[50] of IOStandard LVCMOS33; FIXED_IO_mio[49] of IOStandard LVCMOS33; FIXED_IO_mio[48] of IOStandard LVCMOS33; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS18; FIXED_IO_mio[5] of IOStandard LVCMOS18; FIXED_IO_mio[4] of IOStandard LVCMOS18; FIXED_IO_mio[3] of IOStandard LVCMOS18; FIXED_IO_mio[2] of IOStandard LVCMOS18; FIXED_IO_mio[1] of IOStandard LVCMOS18; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 119ebe3c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1661.602 ; gain = 28.000 ; free physical = 1929 ; free virtual = 12335

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 119ebe3c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1665.602 ; gain = 32.000 ; free physical = 1928 ; free virtual = 12334

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 119ebe3c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1679.602 ; gain = 46.000 ; free physical = 1917 ; free virtual = 12322
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1cb683dca

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1901 ; free virtual = 12306
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.66   | TNS=0      | WHS=-0.182 | THS=-47.9  |

Phase 2 Router Initialization | Checksum: 2122bf0cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1900 ; free virtual = 12306

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1621a1637

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1902 ; free virtual = 12308

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 258
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 187a0a797

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1900 ; free virtual = 12307
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.01   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 195fef7a8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1900 ; free virtual = 12306

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1f024b27b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1899 ; free virtual = 12306
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.01   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1eb293eaf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1899 ; free virtual = 12306
Phase 4 Rip-up And Reroute | Checksum: 1eb293eaf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1899 ; free virtual = 12306

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1783b37a3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1899 ; free virtual = 12306
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.12   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1783b37a3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1899 ; free virtual = 12306

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1783b37a3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1898 ; free virtual = 12305

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1d4e46193

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1899 ; free virtual = 12305
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.12   | TNS=0      | WHS=0.038  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 26abc7503

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1899 ; free virtual = 12306

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.845298 %
  Global Horizontal Routing Utilization  = 1.142 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1d5f7229e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1899 ; free virtual = 12306

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1d5f7229e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1900 ; free virtual = 12307

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21d3bbc55

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1897 ; free virtual = 12304

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.12   | TNS=0      | WHS=0.038  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 21d3bbc55

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1898 ; free virtual = 12304
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1896 ; free virtual = 12302
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:02:28 . Memory (MB): peak = 1692.602 ; gain = 59.000 ; free physical = 1896 ; free virtual = 12302
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1692.602 ; gain = 0.000 ; free physical = 1893 ; free virtual = 12305
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/impl_1/Interface_Master_BD_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Interface_Master_BD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/steven/Desktop/65816_Interface_System/65816_Interface_System.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Mar 26 17:09:20 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:02:25 . Memory (MB): peak = 1998.012 ; gain = 286.387 ; free physical = 1499 ; free virtual = 11911
WARNING: [Vivado_Tcl 4-319] File Interface_Master_BD_wrapper.mmi does not exist
INFO: [Common 17-206] Exiting Vivado at Sat Mar 26 17:09:20 2016...
