/* 
 * Copyright (c) 2016 Renesas Electronics Corporation
 * Released under the MIT license
 * http://opensource.org/licenses/mit-license.php
 */

#ifndef __RCAR_DU_DRM_H__
#define __RCAR_DU_DRM_H__

/* DRM_RCAR_DU_CMM_SET_CLU: DU-CMM set CLU */
/* DRM_RCAR_DU_CMM_GET_HGO: DU-CMM get histogram */
struct rcar_du_cmm_table {
	unsigned int	crtc_id;
	unsigned int	buff;
	unsigned int	buff_len;
	unsigned long	user_data;
};

/* DRM_RCAR_DU_CMM_SET_HGO: DU-CMM set HGO */
struct rcar_du_cmm_hgo_config {
	unsigned int	crtc_id;
	unsigned int	x_offset;
	unsigned int	y_offset;
	unsigned int	width;
	unsigned int	height;
	unsigned int	mode;
	unsigned int	ctrl;
};

/* DRM_RCAR_DU_CMM_WAIT_EVENT: DU-CMM get event */
struct rcar_du_cmm_event {
	unsigned int	crtc_id;
	unsigned int	event;
	unsigned long	callback_data;
};

/* DRM_RCAR_DU_CMM_CONFIG: DU-CMM set config */
struct rcar_du_cmm_config {
	unsigned int	crtc_id;
	int		csc;
	int		lut_buf;
};


/* DRM_RCAR_DU_CMM_WAIT_EVENT: DU-CMM done event */
#define CMM_EVENT_CLU_DONE	1
#define CMM_EVENT_HGO_DONE	2
#define CMM_EVENT_HGO_START	3
#define CMM_EVENT_LUT_DONE	4



/* DRM_RCAR_DU_CMM_SET_HGO: DU-CMM set HGO mode */
#define HGO_MODE_MAXRGB			(1 << 7)
#define HGO_MODE_OFSB_R			(1 << 6)
#define HGO_MODE_OFSB_G			(1 << 5)
#define HGO_MODE_OFSB_B			(1 << 4)
#define HGO_MODE_HRATIO_NO_SKIPP	(0 << 2)
#define HGO_MODE_HRATIO_HALF_SKIPP	(1 << 2)
#define HGO_MODE_HRATIO_QUARTER_SKIPP	(2 << 2)
#define HGO_MODE_VRATIO_NO_SKIPP	(0 << 0)
#define HGO_MODE_VRATIO_HALF_SKIPP	(1 << 0)
#define HGO_MODE_VRATIO_QUARTER_SKIPP	(2 << 0)

#define HGO_CTRL_BEFORE_CLU		(0 << 0)
#define HGO_CTRL_BEFORE_LUT		(1 << 0)


/* DRM_RCAR_DU_CMM_CONFIG: DU-CMM config */
#define CSC_CONVERT_NONE		0
#define CSC_CONVERT_BT601_YCbCr240	1
#define CSC_CONVERT_BT601_YCbCr255	2
#define CSC_CONVERT_BT709_RGB255	3
#define CSC_CONVERT_BT709_RGB235	4

#define LUT_DOUBLE_BUFFER_AUTO		0
#define LUT_DOUBLE_BUFFER_A		1
#define LUT_DOUBLE_BUFFER_B		2
#define LUT_SINGLE_BUFFER		3


/* rcar-du + vspd specific ioctls */
/* DU-CMM ioctl */
#define DRM_RCAR_DU_CMM_FUNC_BASE	(1)
#define DRM_RCAR_DU_CMM_SET_CLU		(DRM_RCAR_DU_CMM_FUNC_BASE + 0)
#define DRM_RCAR_DU_CMM_SET_HGO		(DRM_RCAR_DU_CMM_FUNC_BASE + 1)
#define DRM_RCAR_DU_CMM_GET_HGO		(DRM_RCAR_DU_CMM_FUNC_BASE + 2)
#define DRM_RCAR_DU_CMM_START_HGO	(DRM_RCAR_DU_CMM_FUNC_BASE + 3)
#define DRM_RCAR_DU_CMM_WAIT_EVENT	(DRM_RCAR_DU_CMM_FUNC_BASE + 4)
#define DRM_RCAR_DU_CMM_CONFIG		(DRM_RCAR_DU_CMM_FUNC_BASE + 5)
#define DRM_RCAR_DU_CMM_SET_LUT		(DRM_RCAR_DU_CMM_FUNC_BASE + 6)

/* DU-CMM ioctl */
#define DRM_IOCTL_RCAR_DU_CMM_SET_CLU \
	DRM_IOW(DRM_COMMAND_BASE + DRM_RCAR_DU_CMM_SET_CLU, \
		struct rcar_du_cmm_table)

#define DRM_IOCTL_RCAR_DU_CMM_SET_HGO \
	DRM_IOW(DRM_COMMAND_BASE + DRM_RCAR_DU_CMM_SET_HGO, \
		struct rcar_du_cmm_hgo_config)

#define DRM_IOCTL_RCAR_DU_CMM_GET_HGO \
	DRM_IOW(DRM_COMMAND_BASE + DRM_RCAR_DU_CMM_GET_HGO, \
		struct rcar_du_cmm_table)

#define DRM_IOCTL_RCAR_DU_CMM_START_HGO \
	DRM_IOW(DRM_COMMAND_BASE + DRM_RCAR_DU_CMM_START_HGO, \
		int)

#define DRM_IOCTL_RCAR_DU_CMM_WAIT_EVENT \
	DRM_IOWR(DRM_COMMAND_BASE + DRM_RCAR_DU_CMM_WAIT_EVENT, \
		struct rcar_du_cmm_event)

#define DRM_IOCTL_RCAR_DU_CMM_CONFIG \
	DRM_IOWR(DRM_COMMAND_BASE + DRM_RCAR_DU_CMM_CONFIG, \
		struct rcar_du_cmm_config)

#define DRM_IOCTL_RCAR_DU_CMM_SET_LUT \
	DRM_IOW(DRM_COMMAND_BASE + DRM_RCAR_DU_CMM_SET_LUT, \
		struct rcar_du_cmm_table)

#endif /* __RCAR_DU_DRM_H__ */
