Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto da19d399e0d444af83c93e11777035b2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AES_TB_behav xil_defaultlib.AES_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port finalout on this module [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sim_1/new/AES_TB.v:41]
ERROR: [VRFC 10-426] cannot find port reset on this module [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sim_1/new/AES_TB.v:39]
ERROR: [VRFC 10-2063] Module <aescipher> not found while processing module instance <u1> [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/AES_TOP.v:18]
ERROR: [VRFC 10-2063] Module <uart_tx> not found while processing module instance <T1> [C:/College/Thesis/AES_2018/aes256 - pipetest/aes128.srcs/sources_1/new/AES_TOP.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
