Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May  4 14:06:08 2022
| Host         : DESKTOP-EQ8SOC6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     3 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             311 |           98 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              96 |           31 |
| Yes          | No                    | No                     |             539 |          133 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             167 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                                                                  Enable Signal                                                                 |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[3]_2 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg             |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0           | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[2]_0 |                2 |              4 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                              | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                |                1 |              4 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0      | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                              |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                     | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                              |                2 |              5 |         2.50 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                | system_i/rst_0/U0/EXT_LPF/lpf_int                                                                                                              |                4 |              6 |         1.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/rst_0/U0/SEQ/seq_cnt_en                                                                                                               | system_i/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                        |                2 |              6 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/writer_0/inst/int_awvalid_next17_out                                                                                                  | system_i/writer_0/inst/RST0                                                                                                                    |                3 |              6 |         2.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                                  |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                            | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                        |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                   |                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE0                                                                                                                        | system_i/cfg_0/inst/R0                                                                                                                         |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE03_out                                                                                                                   | system_i/cfg_0/inst/R0                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/WORDS[0].BITS[0].FDRE_inst_i_2_n_0                                                                                         | system_i/cfg_0/inst/R0                                                                                                                         |                2 |              8 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/cfg_0/inst/CE06_out                                                                                                                   | system_i/cfg_0/inst/R0                                                                                                                         |                1 |              8 |         8.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                            |                4 |             12 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0           |                                                                                                                                                |                4 |             12 |         3.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                |                                                                                                                                                |                4 |             13 |         3.25 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[3]_2 |                                                                                                                                                |                5 |             13 |         2.60 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                              |                7 |             14 |         2.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                        |                                                                                                                                                |                3 |             14 |         4.67 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                 |                                                                                                                                                |                4 |             14 |         3.50 |
|  system_i/pll_0/inst/clk_out1 | system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                             |                                                                                                                                                |                3 |             16 |         5.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[15]_i_1_n_0                                                               |                                                                                                                                                |                3 |             16 |         5.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg_n_0_[0]                                                                  |                                                                                                                                                |                4 |             16 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[63]_i_1_n_0                                                               |                                                                                                                                                |                2 |             16 |         8.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[47]_i_1_n_0                                       |                                                                                                                                                |                3 |             16 |         5.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                              |                                                                                                                                                |                5 |             18 |         3.60 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[1]                                                 | system_i/sts_0/inst/p_0_in                                                                                                                     |                6 |             20 |         3.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/writer_0/inst/int_rden_wire                                                                                                           | system_i/writer_0/inst/RST0                                                                                                                    |                5 |             20 |         4.00 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                       | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                            |                7 |             21 |         3.00 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                | system_i/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0                                                                                        |                9 |             28 |         3.11 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                | system_i/dac_reg_0/inst/out_r[13]                                                                                                              |                5 |             28 |         5.60 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[0]                                                 | system_i/cfg_0/inst/R0                                                                                                                         |                6 |             32 |         5.33 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                   |                                                                                                                                                |                9 |             34 |         3.78 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                             |                                                                                                                                                |                8 |             35 |         4.38 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                        |                                                                                                                                                |                8 |             47 |         5.88 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                 |                                                                                                                                                |               13 |             47 |         3.62 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]        |                                                                                                                                                |               15 |             47 |         3.13 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                      |                                                                                                                                                |               15 |             47 |         3.13 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                      |                                                                                                                                                |               11 |             47 |         4.27 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                      |                                                                                                                                                |               12 |             47 |         3.92 |
|  system_i/pll_0/inst/clk_out1 | system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[3]_1 |                                                                                                                                                |               12 |             63 |         5.25 |
|  system_i/pll_0/inst/clk_out1 |                                                                                                                                                |                                                                                                                                                |               99 |            312 |         3.15 |
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


