Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Oct  8 21:10:41 2023
| Host         : DESKTOP-0QC1VIS running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z035ffg676-2
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 866
+----------+----------+------------------------+------------+
| Rule     | Severity | Description            | Violations |
+----------+----------+------------------------+------------+
| DPIP-1   | Warning  | Input pipelining       | 576        |
| DPOP-2   | Warning  | MREG Output pipelining | 288        |
| PLCK-12  | Warning  | Clock Placer Checks    | 1          |
| REQP-181 | Advisory | writefirst             | 1          |
+----------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#159 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#160 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#161 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#162 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#163 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#164 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#165 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#166 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#167 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#168 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#169 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#170 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#171 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#172 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#173 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#174 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#175 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#176 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#177 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#178 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#179 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#180 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#181 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#182 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#183 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#184 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#185 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#186 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#187 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#188 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#189 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#190 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#191 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#192 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#193 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#194 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#195 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#196 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#197 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#198 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#199 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#200 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#201 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#202 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#203 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#204 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#205 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#206 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#207 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#208 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#209 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#210 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#211 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#212 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#213 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#214 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#215 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#216 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#217 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#218 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#219 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#220 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#221 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#222 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#223 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#224 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#225 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#226 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#227 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#228 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#229 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#230 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#231 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#232 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#233 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#234 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#235 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#236 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#237 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#238 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#239 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#240 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#241 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#242 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#243 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#244 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#245 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#246 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#247 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#248 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#249 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#250 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#251 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#252 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#253 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#254 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#255 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#256 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#257 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#258 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#259 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#260 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#261 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#262 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#263 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#264 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#265 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#266 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#267 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#268 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#269 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#270 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#271 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#272 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#273 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#274 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#275 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#276 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#277 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#278 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#279 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#280 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#281 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#282 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#283 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#284 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#285 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#286 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#287 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#288 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#289 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#290 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#291 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#292 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#293 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#294 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#295 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#296 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#297 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#298 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#299 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#300 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#301 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#302 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#303 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#304 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#305 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#306 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#307 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#308 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#309 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#310 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#311 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#312 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#313 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#314 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#315 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#316 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#317 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#318 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#319 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#320 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#321 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#322 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#323 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#324 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#325 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#326 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#327 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#328 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#329 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#330 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#331 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#332 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#333 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#334 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#335 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#336 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#337 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#338 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#339 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#340 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#341 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#342 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#343 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#344 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#345 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#346 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#347 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#348 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#349 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#350 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#351 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#352 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#353 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#354 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#355 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#356 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#357 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#358 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#359 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#360 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#361 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#362 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#363 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#364 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#365 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#366 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#367 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#368 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#369 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#370 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#371 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#372 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#373 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#374 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#375 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#376 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#377 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#378 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#379 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#380 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#381 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#382 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#383 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#384 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#385 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#386 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#387 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#388 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#389 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#390 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#391 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#392 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#393 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#394 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#395 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#396 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#397 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#398 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#399 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#400 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#401 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#402 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#403 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#404 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#405 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#406 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#407 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#408 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#409 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#410 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#411 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#412 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#413 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#414 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#415 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#416 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#417 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#418 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#419 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#420 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#421 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#422 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#423 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#424 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#425 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#426 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#427 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#428 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#429 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#430 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#431 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#432 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#433 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#434 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#435 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#436 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#437 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#438 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#439 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#440 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#441 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#442 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#443 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#444 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#445 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#446 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#447 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#448 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#449 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#450 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#451 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#452 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#453 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#454 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#455 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#456 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#457 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#458 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#459 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#460 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#461 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#462 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#463 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#464 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#465 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#466 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#467 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#468 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#469 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#470 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#471 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#472 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#473 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#474 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#475 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#476 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#477 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#478 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#479 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#480 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#481 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#482 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#483 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#484 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#485 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#486 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#487 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#488 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#489 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#490 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#491 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#492 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#493 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#494 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#495 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#496 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#497 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#498 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#499 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#500 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#501 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#502 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#503 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#504 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#505 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#506 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#507 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#508 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#509 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#510 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#511 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#512 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#513 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#514 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#515 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#516 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#517 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#518 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#519 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#520 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#521 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#522 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#523 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#524 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#525 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#526 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#527 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#528 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#529 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#530 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#531 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#532 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#533 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#534 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#535 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#536 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#537 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#538 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#539 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#540 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#541 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#542 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#543 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#544 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#545 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#546 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#547 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#548 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#549 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#550 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#551 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#552 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#553 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#554 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#555 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#556 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#557 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#558 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#559 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#560 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#561 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#562 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#563 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#564 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#565 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#566 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#567 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#568 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#569 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#570 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#571 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#572 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#573 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#574 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#575 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/DOUT_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#576 Warning
Input pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg input design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_0/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#103 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#104 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#105 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#106 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#107 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#108 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#109 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#110 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#111 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#112 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#113 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#114 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#115 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#116 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#117 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#118 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#119 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#120 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#121 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#122 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#123 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#124 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#125 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#126 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#127 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#128 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#129 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#130 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#131 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#132 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#133 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#134 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#135 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#136 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#137 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#138 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#139 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#140 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#141 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#142 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#143 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#144 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_1/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#145 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#146 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#147 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#148 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#149 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#150 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#151 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#152 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#153 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#154 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#155 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#156 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#157 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#158 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#159 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#160 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#161 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#162 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#163 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#164 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#165 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#166 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#167 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#168 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#169 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#170 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#171 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#172 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#173 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#174 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#175 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#176 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#177 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#178 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#179 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#180 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#181 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#182 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#183 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#184 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#185 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#186 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#187 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#188 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#189 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#190 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#191 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#192 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#193 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#194 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#195 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#196 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#197 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#198 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#199 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#200 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#201 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#202 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#203 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#204 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#205 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#206 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#207 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#208 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#209 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#210 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#211 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#212 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#213 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#214 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#215 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#216 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_2/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#217 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#218 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#219 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#220 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#221 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#222 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#223 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#224 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#225 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_0/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#226 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#227 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#228 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#229 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#230 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#231 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#232 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#233 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#234 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_1/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#235 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#236 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#237 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#238 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#239 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#240 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#241 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#242 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#243 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_2/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#244 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#245 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#246 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#247 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#248 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#249 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#250 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#251 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#252 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_3/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#253 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#254 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#255 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#256 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#257 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#258 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#259 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#260 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#261 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_4/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#262 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#263 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#264 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#265 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#266 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#267 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#268 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#269 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#270 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_5/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#271 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#272 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#273 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#274 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#275 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#276 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#277 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#278 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#279 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_6/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#280 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#281 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#282 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_1_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#283 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#284 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#285 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_2_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#286 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_1/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#287 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_2/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#288 Warning
MREG Output pipelining  
DSP design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg multiplier stage design_1_i/Accel_Conv_0/inst/u_accel_top/u_module_conv_kernel_1x2x8x4/u_module_conv_kernel_1x2x8_3/u_module_conv_kernel_1x2_7/u_cal_mult_int8_x2_3_3/u_cal_mult_int8_x2_dsp/MULT_RES_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PLCK-12#1 Warning
Clock Placer Checks  
Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cmos1_pclk_IBUF_inst (IBUF.O) is locked to AB11
	cmos1_pclk_IBUF_BUFG_inst (BUFG.I) cannot be placed

Related violations: <none>

REQP-181#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


