

================================================================
== Vivado HLS Report for 'dijkstra'
================================================================
* Date:           Thu Jun 16 22:11:31 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        dijkstra_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.50|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- reset             |    8|    8|         1|          -|          -|     8|    no    |
        |- input_copy_o      |  144|  144|        18|          -|          -|     8|    no    |
        | + input_copy_i     |   16|   16|         2|          -|          -|     8|    no    |
        |- main_loop         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + max_values_o     |   24|   88|  3 ~ 11  |          -|          -|     8|    no    |
        |  ++ max_values_i   |    8|    8|         1|          -|          -|     8|    no    |
        | + min_o            |   24|  160|  3 ~ 20  |          -|          -|     8|    no    |
        |  ++ min_i          |   16|   16|         2|          -|          -|     8|    no    |
        | + substract_o      |   24|  152|  3 ~ 19  |          -|          -|     8|    no    |
        |  ++ substract_i    |   16|   16|         2|          -|          -|     8|    no    |
        | + mark_vertex_o    |   24|  152|  3 ~ 19  |          -|          -|     8|    no    |
        |  ++ mark_vertex_i  |   16|   16|         2|          -|          -|     8|    no    |
        | + check            |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- send_result       |   16|   16|         2|          -|          -|     8|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    198|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      26|     10|
|Multiplexer      |        -|      -|       -|    121|
|Register         |        -|      -|     187|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     213|    329|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |matrix_U  |dijkstra_matrix  |        0|  16|   8|    64|    8|     1|          512|
    |result_U  |dijkstra_result  |        0|   8|   1|     8|    4|     1|           32|
    |vector_U  |dijkstra_vector  |        0|   2|   1|     8|    1|     1|            8|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total     |                 |        0|  26|  10|    80|   13|     3|          552|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |e_5_fu_519_p2           |     +    |      0|  0|   4|           4|           1|
    |e_6_fu_579_p2           |     +    |      0|  0|   4|           4|           1|
    |e_7_fu_642_p2           |     +    |      0|  0|   4|           4|           1|
    |e_8_fu_711_p2           |     +    |      0|  0|   4|           4|           1|
    |e_9_fu_773_p2           |     +    |      0|  0|   4|           4|           1|
    |i_10_fu_613_p2          |     +    |      0|  0|   4|           4|           1|
    |i_11_fu_682_p2          |     +    |      0|  0|   4|           4|           1|
    |i_12_fu_744_p2          |     +    |      0|  0|   4|           4|           1|
    |i_14_fu_558_p2          |     +    |      0|  0|   4|           4|           1|
    |i_16_fu_818_p2          |     +    |      0|  0|   4|           4|           1|
    |i_17_fu_836_p2          |     +    |      0|  0|   4|           4|           1|
    |i_8_fu_466_p2           |     +    |      0|  0|   4|           4|           1|
    |i_9_fu_483_p2           |     +    |      0|  0|   4|           4|           1|
    |matrix_addr1_fu_543_p2  |     +    |      0|  0|   8|           8|           8|
    |matrix_addr2_fu_783_p2  |     +    |      0|  0|   8|           8|           8|
    |matrix_addr4_fu_721_p2  |     +    |      0|  0|   8|           8|           8|
    |matrix_addr6_fu_652_p2  |     +    |      0|  0|   8|           8|           8|
    |matrix_addr8_fu_597_p2  |     +    |      0|  0|   8|           8|           8|
    |tmp_8_fu_529_p2         |     +    |      0|  0|   6|           6|           6|
    |tmp_19_fu_731_p2        |     -    |      0|  0|   8|           8|           8|
    |min_4_min_1_fu_668_p3   |  Select  |      0|  0|   8|           1|           8|
    |exitcond10_fu_705_p2    |   icmp   |      0|  0|   5|           4|           5|
    |exitcond11_fu_767_p2    |   icmp   |      0|  0|   5|           4|           5|
    |exitcond1_fu_460_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond2_fu_477_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond3_fu_513_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond4_fu_552_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond5_fu_607_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond6_fu_573_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond7_fu_676_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond8_fu_636_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond9_fu_738_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_fu_830_p2      |   icmp   |      0|  0|   5|           4|           5|
    |out_last_V_d0           |   icmp   |      0|  0|   4|           4|           3|
    |tmp_14_fu_662_p2        |   icmp   |      0|  0|   8|           8|           8|
    |tmp_22_fu_824_p2        |   icmp   |      0|  0|   4|           4|           3|
    |tmp_24_fu_799_p2        |   icmp   |      0|  0|   8|           8|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 198|         179|         150|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  21|         27|    1|         27|
    |e_1_reg_313      |   4|          2|    4|          8|
    |e_2_reg_348      |   4|          2|    4|          8|
    |e_3_reg_395      |   4|          2|    4|          8|
    |e_4_reg_419      |   4|          2|    4|          8|
    |e_reg_290        |   4|          2|    4|          8|
    |i_1_reg_279      |   4|          2|    4|          8|
    |i_2_reg_301      |   4|          2|    4|          8|
    |i_3_reg_324      |   4|          2|    4|          8|
    |i_4_reg_383      |   4|          2|    4|          8|
    |i_5_reg_406      |   4|          2|    4|          8|
    |i_6_reg_431      |   4|          2|    4|          8|
    |i_7_reg_443      |   4|          2|    4|          8|
    |i_reg_268        |   4|          2|    4|          8|
    |matrix_address0  |   6|          7|    6|         42|
    |matrix_d0        |   8|          4|    8|         32|
    |min_1_reg_359    |   8|          2|    8|         16|
    |min_3_reg_370    |   8|          2|    8|         16|
    |min_reg_336      |   8|          2|    8|         16|
    |result_address0  |   3|          3|    3|          9|
    |vector_address0  |   6|          9|    3|         27|
    |vector_d0        |   1|          3|    1|          3|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 121|         85|   98|        292|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  26|   0|   26|          0|
    |e_1_reg_313                 |   4|   0|    4|          0|
    |e_2_reg_348                 |   4|   0|    4|          0|
    |e_3_reg_395                 |   4|   0|    4|          0|
    |e_4_reg_419                 |   4|   0|    4|          0|
    |e_5_reg_889                 |   4|   0|    4|          0|
    |e_7_reg_958                 |   4|   0|    4|          0|
    |e_8_reg_998                 |   4|   0|    4|          0|
    |e_9_reg_1033                |   4|   0|    4|          0|
    |e_reg_290                   |   4|   0|    4|          0|
    |i_10_reg_937                |   4|   0|    4|          0|
    |i_11_reg_976                |   4|   0|    4|          0|
    |i_12_reg_1011               |   4|   0|    4|          0|
    |i_14_reg_907                |   4|   0|    4|          0|
    |i_17_reg_1069               |   4|   0|    4|          0|
    |i_1_reg_279                 |   4|   0|    4|          0|
    |i_2_reg_301                 |   4|   0|    4|          0|
    |i_3_reg_324                 |   4|   0|    4|          0|
    |i_4_reg_383                 |   4|   0|    4|          0|
    |i_5_reg_406                 |   4|   0|    4|          0|
    |i_6_reg_431                 |   4|   0|    4|          0|
    |i_7_reg_443                 |   4|   0|    4|          0|
    |i_9_reg_871                 |   4|   0|    4|          0|
    |i_reg_268                   |   4|   0|    4|          0|
    |matrix_addr1_cast_reg_1025  |   4|   0|    8|          4|
    |matrix_addr1_reg_899        |   8|   0|    8|          0|
    |matrix_addr3_cast_reg_990   |   4|   0|    8|          4|
    |matrix_addr5_cast_reg_950   |   4|   0|    8|          4|
    |matrix_addr9_cast_reg_881   |   4|   0|    8|          4|
    |matrix_addr_3_reg_1003      |   6|   0|    6|          0|
    |min_1_reg_359               |   8|   0|    8|          0|
    |min_3_reg_370               |   8|   0|    8|          0|
    |min_reg_336                 |   8|   0|    8|          0|
    |tmp_20_reg_1046             |   1|   0|    1|          0|
    |tmp_25_reg_1074             |   4|   0|   64|         60|
    |tmp_2_trn_cast_reg_921      |   4|   0|    8|          4|
    |tmp_4_reg_876               |   3|   0|    6|          3|
    |vector_load_2_reg_986       |   1|   0|    1|          0|
    |vector_load_3_reg_1021      |   1|   0|    1|          0|
    |vector_load_reg_917         |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 187|   0|  270|         83|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    dijkstra   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    dijkstra   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    dijkstra   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    dijkstra   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    dijkstra   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    dijkstra   | return value |
|in_data_V_address0   | out |    6|  ap_memory |   in_data_V   |     array    |
|in_data_V_ce0        | out |    1|  ap_memory |   in_data_V   |     array    |
|in_data_V_q0         |  in |    8|  ap_memory |   in_data_V   |     array    |
|in_last_V_address0   | out |    6|  ap_memory |   in_last_V   |     array    |
|in_last_V_ce0        | out |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_we0        | out |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_d0         | out |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_q0         |  in |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_address1   | out |    6|  ap_memory |   in_last_V   |     array    |
|in_last_V_ce1        | out |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_we1        | out |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_d1         | out |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_q1         |  in |    1|  ap_memory |   in_last_V   |     array    |
|start_point_V        |  in |    8|   ap_none  | start_point_V |    scalar    |
|out_data_V_address0  | out |    3|  ap_memory |   out_data_V  |     array    |
|out_data_V_ce0       | out |    1|  ap_memory |   out_data_V  |     array    |
|out_data_V_we0       | out |    1|  ap_memory |   out_data_V  |     array    |
|out_data_V_d0        | out |    8|  ap_memory |   out_data_V  |     array    |
|out_last_V_address0  | out |    3|  ap_memory |   out_last_V  |     array    |
|out_last_V_ce0       | out |    1|  ap_memory |   out_last_V  |     array    |
|out_last_V_we0       | out |    1|  ap_memory |   out_last_V  |     array    |
|out_last_V_d0        | out |    1|  ap_memory |   out_last_V  |     array    |
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond1)
	2  / (!exitcond1)
3 --> 
	6  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond4)
	10  / (exitcond4)
8 --> 
	9  / true
9 --> 
	9  / (vector_load & !exitcond6)
	7  / (!vector_load) | (exitcond6)
10 --> 
	11  / (!exitcond5)
	15  / (exitcond5)
11 --> 
	14  / (!vector_load_1)
	12  / (vector_load_1)
12 --> 
	13  / (!exitcond8)
	14  / (exitcond8)
13 --> 
	12  / true
14 --> 
	10  / true
15 --> 
	16  / (!exitcond7)
	19  / (exitcond7)
16 --> 
	17  / true
17 --> 
	18  / (vector_load_2 & !exitcond10)
	15  / (!vector_load_2) | (exitcond10)
18 --> 
	17  / true
19 --> 
	20  / (!exitcond9)
	23  / (exitcond9)
20 --> 
	21  / true
21 --> 
	22  / (vector_load_3 & !exitcond11)
	19  / (!vector_load_3) | (exitcond11)
22 --> 
	21  / true
23 --> 
	24  / true
24 --> 
	23  / (!tmp_20 & vector_load_4)
	25  / (tmp_20 & tmp_22) | (!vector_load_4 & tmp_22)
	6  / (tmp_20 & !tmp_22) | (!vector_load_4 & !tmp_22)
25 --> 
	26  / (!exitcond)
26 --> 
	25  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_27 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i8]* %in_data_V), !map !7

ST_1: stg_28 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i1]* %in_last_V), !map !13

ST_1: stg_29 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %start_point_V), !map !17

ST_1: stg_30 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([8 x i8]* %out_data_V), !map !23

ST_1: stg_31 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([8 x i1]* %out_last_V), !map !29

ST_1: stg_32 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: start_point_V_read [1/1] 0.00ns
:6  %start_point_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %start_point_V)

ST_1: tmp [1/1] 0.00ns
:7  %tmp = zext i8 %start_point_V_read to i64

ST_1: vector_addr [1/1] 0.00ns
:8  %vector_addr = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp

ST_1: stg_36 [1/1] 2.39ns
:9  store i1 true, i1* %vector_addr, align 1

ST_1: stg_37 [1/1] 1.57ns
:10  br label %1


 <State 2>: 3.45ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_8, %2 ]

ST_2: exitcond1 [1/1] 1.88ns
:1  %exitcond1 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_8 [1/1] 0.80ns
:3  %i_8 = add i4 %i, 1

ST_2: stg_42 [1/1] 1.57ns
:4  br i1 %exitcond1, label %.preheader55, label %2

ST_2: stg_43 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = zext i4 %i to i64

ST_2: vector_addr_1 [1/1] 0.00ns
:2  %vector_addr_1 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_1

ST_2: stg_46 [1/1] 2.39ns
:3  store i1 false, i1* %vector_addr_1, align 1

ST_2: stg_47 [1/1] 0.00ns
:4  br label %1


 <State 3>: 1.88ns
ST_3: i_1 [1/1] 0.00ns
.preheader55:0  %i_1 = phi i4 [ %i_9, %6 ], [ 0, %1 ]

ST_3: exitcond2 [1/1] 1.88ns
.preheader55:1  %exitcond2 = icmp eq i4 %i_1, -8

ST_3: empty_2 [1/1] 0.00ns
.preheader55:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: i_9 [1/1] 0.80ns
.preheader55:3  %i_9 = add i4 %i_1, 1

ST_3: stg_52 [1/1] 0.00ns
.preheader55:4  br i1 %exitcond2, label %.preheader54, label %3

ST_3: stg_53 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str1) nounwind

ST_3: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1)

ST_3: tmp_5 [1/1] 0.00ns
:2  %tmp_5 = trunc i4 %i_1 to i3

ST_3: tmp_4 [1/1] 0.00ns
:3  %tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_5, i3 0)

ST_3: tmp_12 [1/1] 0.00ns
:4  %tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1, i3 0)

ST_3: matrix_addr9_cast [1/1] 0.00ns
:5  %matrix_addr9_cast = zext i7 %tmp_12 to i8

ST_3: stg_59 [1/1] 1.57ns
:6  br label %4


 <State 4>: 4.11ns
ST_4: e [1/1] 0.00ns
:0  %e = phi i4 [ 0, %3 ], [ %e_5, %5 ]

ST_4: exitcond3 [1/1] 1.88ns
:1  %exitcond3 = icmp eq i4 %e, -8

ST_4: empty_3 [1/1] 0.00ns
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: e_5 [1/1] 0.80ns
:3  %e_5 = add i4 %e, 1

ST_4: stg_64 [1/1] 0.00ns
:4  br i1 %exitcond3, label %6, label %5

ST_4: tmp_7_cast [1/1] 0.00ns
:1  %tmp_7_cast = zext i4 %e to i6

ST_4: tmp_8 [1/1] 1.72ns
:2  %tmp_8 = add i6 %tmp_4, %tmp_7_cast

ST_4: tmp_9 [1/1] 0.00ns
:3  %tmp_9 = zext i6 %tmp_8 to i64

ST_4: in_data_V_addr [1/1] 0.00ns
:4  %in_data_V_addr = getelementptr [64 x i8]* %in_data_V, i64 0, i64 %tmp_9

ST_4: in_data_V_load [2/2] 2.39ns
:5  %in_data_V_load = load i8* %in_data_V_addr, align 1

ST_4: tmp_trn_cast [1/1] 0.00ns
:6  %tmp_trn_cast = zext i4 %e to i8

ST_4: matrix_addr1 [1/1] 1.72ns
:7  %matrix_addr1 = add i8 %matrix_addr9_cast, %tmp_trn_cast

ST_4: empty_4 [1/1] 0.00ns
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1, i32 %tmp_6)

ST_4: stg_73 [1/1] 0.00ns
:1  br label %.preheader55


 <State 5>: 4.78ns
ST_5: stg_74 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

ST_5: in_data_V_load [1/2] 2.39ns
:5  %in_data_V_load = load i8* %in_data_V_addr, align 1

ST_5: tmp_15 [1/1] 0.00ns
:8  %tmp_15 = zext i8 %matrix_addr1 to i64

ST_5: matrix_addr [1/1] 0.00ns
:9  %matrix_addr = getelementptr [64 x i8]* @matrix, i64 0, i64 %tmp_15

ST_5: stg_78 [1/1] 2.39ns
:10  store i8 %in_data_V_load, i8* %matrix_addr, align 1

ST_5: stg_79 [1/1] 0.00ns
:11  br label %4


 <State 6>: 1.57ns
ST_6: stg_80 [1/1] 0.00ns
.preheader54:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

ST_6: tmp_3 [1/1] 0.00ns
.preheader54:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)

ST_6: stg_82 [1/1] 1.57ns
.preheader54:2  br label %7


 <State 7>: 3.45ns
ST_7: i_2 [1/1] 0.00ns
:0  %i_2 = phi i4 [ 0, %.preheader54 ], [ %i_14, %.loopexit53 ]

ST_7: exitcond4 [1/1] 1.88ns
:1  %exitcond4 = icmp eq i4 %i_2, -8

ST_7: empty_5 [1/1] 0.00ns
:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_7: i_14 [1/1] 0.80ns
:3  %i_14 = add i4 %i_2, 1

ST_7: stg_87 [1/1] 1.57ns
:4  br i1 %exitcond4, label %.preheader51, label %8

ST_7: tmp_2 [1/1] 0.00ns
:2  %tmp_2 = zext i4 %i_2 to i64

ST_7: vector_addr_2 [1/1] 0.00ns
:3  %vector_addr_2 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_2

ST_7: vector_load [2/2] 2.39ns
:4  %vector_load = load i1* %vector_addr_2, align 1


 <State 8>: 2.39ns
ST_8: stg_91 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

ST_8: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4)

ST_8: vector_load [1/2] 2.39ns
:4  %vector_load = load i1* %vector_addr_2, align 1

ST_8: stg_94 [1/1] 0.00ns
:5  br i1 %vector_load, label %.preheader52.preheader, label %.loopexit53

ST_8: tmp_2_trn_cast [1/1] 0.00ns
.preheader52.preheader:0  %tmp_2_trn_cast = zext i4 %i_2 to i8

ST_8: stg_96 [1/1] 1.57ns
.preheader52.preheader:1  br label %.preheader52


 <State 9>: 4.11ns
ST_9: e_1 [1/1] 0.00ns
.preheader52:0  %e_1 = phi i4 [ %e_6, %9 ], [ 0, %.preheader52.preheader ]

ST_9: exitcond6 [1/1] 1.88ns
.preheader52:1  %exitcond6 = icmp eq i4 %e_1, -8

ST_9: empty_6 [1/1] 0.00ns
.preheader52:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_9: e_6 [1/1] 0.80ns
.preheader52:3  %e_6 = add i4 %e_1, 1

ST_9: stg_101 [1/1] 0.00ns
.preheader52:4  br i1 %exitcond6, label %.loopexit53, label %9

ST_9: stg_102 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind

ST_9: tmp_27 [1/1] 0.00ns
:1  %tmp_27 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %e_1, i3 0)

ST_9: matrix_addr7_cast [1/1] 0.00ns
:2  %matrix_addr7_cast = zext i7 %tmp_27 to i8

ST_9: matrix_addr8 [1/1] 1.72ns
:3  %matrix_addr8 = add i8 %matrix_addr7_cast, %tmp_2_trn_cast

ST_9: tmp_28 [1/1] 0.00ns
:4  %tmp_28 = zext i8 %matrix_addr8 to i64

ST_9: matrix_addr_1 [1/1] 0.00ns
:5  %matrix_addr_1 = getelementptr [64 x i8]* @matrix, i64 0, i64 %tmp_28

ST_9: stg_108 [1/1] 2.39ns
:6  store i8 -1, i8* %matrix_addr_1, align 1

ST_9: stg_109 [1/1] 0.00ns
:7  br label %.preheader52

ST_9: empty_7 [1/1] 0.00ns
.loopexit53:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_7)

ST_9: stg_111 [1/1] 0.00ns
.loopexit53:1  br label %7


 <State 10>: 3.45ns
ST_10: i_3 [1/1] 0.00ns
.preheader51:0  %i_3 = phi i4 [ %i_10, %.loopexit50 ], [ 0, %7 ]

ST_10: min [1/1] 0.00ns
.preheader51:1  %min = phi i8 [ %min_3, %.loopexit50 ], [ -1, %7 ]

ST_10: exitcond5 [1/1] 1.88ns
.preheader51:2  %exitcond5 = icmp eq i4 %i_3, -8

ST_10: empty_8 [1/1] 0.00ns
.preheader51:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_10: i_10 [1/1] 0.80ns
.preheader51:4  %i_10 = add i4 %i_3, 1

ST_10: stg_117 [1/1] 1.57ns
.preheader51:5  br i1 %exitcond5, label %.preheader48, label %10

ST_10: tmp_10 [1/1] 0.00ns
:2  %tmp_10 = zext i4 %i_3 to i64

ST_10: vector_addr_3 [1/1] 0.00ns
:3  %vector_addr_3 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_10

ST_10: vector_load_1 [2/2] 2.39ns
:4  %vector_load_1 = load i1* %vector_addr_3, align 1


 <State 11>: 3.96ns
ST_11: stg_121 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind

ST_11: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)

ST_11: vector_load_1 [1/2] 2.39ns
:4  %vector_load_1 = load i1* %vector_addr_3, align 1

ST_11: stg_124 [1/1] 1.57ns
:5  br i1 %vector_load_1, label %.preheader49.preheader, label %.loopexit50

ST_11: tmp_18 [1/1] 0.00ns
.preheader49.preheader:0  %tmp_18 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3, i3 0)

ST_11: matrix_addr5_cast [1/1] 0.00ns
.preheader49.preheader:1  %matrix_addr5_cast = zext i7 %tmp_18 to i8

ST_11: stg_127 [1/1] 1.57ns
.preheader49.preheader:2  br label %.preheader49


 <State 12>: 4.11ns
ST_12: e_2 [1/1] 0.00ns
.preheader49:0  %e_2 = phi i4 [ %e_7, %._crit_edge ], [ 0, %.preheader49.preheader ]

ST_12: min_1 [1/1] 0.00ns
.preheader49:1  %min_1 = phi i8 [ %min_4_min_1, %._crit_edge ], [ %min, %.preheader49.preheader ]

ST_12: exitcond8 [1/1] 1.88ns
.preheader49:2  %exitcond8 = icmp eq i4 %e_2, -8

ST_12: empty_9 [1/1] 0.00ns
.preheader49:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_12: e_7 [1/1] 0.80ns
.preheader49:4  %e_7 = add i4 %e_2, 1

ST_12: stg_133 [1/1] 1.57ns
.preheader49:5  br i1 %exitcond8, label %.loopexit50, label %._crit_edge

ST_12: tmp_15_trn_cast [1/1] 0.00ns
._crit_edge:1  %tmp_15_trn_cast = zext i4 %e_2 to i8

ST_12: matrix_addr6 [1/1] 1.72ns
._crit_edge:2  %matrix_addr6 = add i8 %matrix_addr5_cast, %tmp_15_trn_cast

ST_12: tmp_30 [1/1] 0.00ns
._crit_edge:3  %tmp_30 = zext i8 %matrix_addr6 to i64

ST_12: matrix_addr_2 [1/1] 0.00ns
._crit_edge:4  %matrix_addr_2 = getelementptr [64 x i8]* @matrix, i64 0, i64 %tmp_30

ST_12: min_2 [2/2] 2.39ns
._crit_edge:5  %min_2 = load i8* %matrix_addr_2, align 1


 <State 13>: 5.76ns
ST_13: stg_139 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind

ST_13: min_2 [1/2] 2.39ns
._crit_edge:5  %min_2 = load i8* %matrix_addr_2, align 1

ST_13: tmp_14 [1/1] 2.00ns
._crit_edge:6  %tmp_14 = icmp ult i8 %min_2, %min_1

ST_13: min_4_min_1 [1/1] 1.37ns
._crit_edge:7  %min_4_min_1 = select i1 %tmp_14, i8 %min_2, i8 %min_1

ST_13: stg_143 [1/1] 0.00ns
._crit_edge:8  br label %.preheader49


 <State 14>: 0.00ns
ST_14: min_3 [1/1] 0.00ns
.loopexit50:0  %min_3 = phi i8 [ %min, %10 ], [ %min_1, %.preheader49 ]

ST_14: empty_10 [1/1] 0.00ns
.loopexit50:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_s)

ST_14: stg_146 [1/1] 0.00ns
.loopexit50:2  br label %.preheader51


 <State 15>: 3.45ns
ST_15: i_4 [1/1] 0.00ns
.preheader48:0  %i_4 = phi i4 [ %i_11, %.loopexit47 ], [ 0, %.preheader51 ]

ST_15: exitcond7 [1/1] 1.88ns
.preheader48:1  %exitcond7 = icmp eq i4 %i_4, -8

ST_15: empty_11 [1/1] 0.00ns
.preheader48:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_15: i_11 [1/1] 0.80ns
.preheader48:3  %i_11 = add i4 %i_4, 1

ST_15: stg_151 [1/1] 1.57ns
.preheader48:4  br i1 %exitcond7, label %.preheader45, label %11

ST_15: tmp_13 [1/1] 0.00ns
:2  %tmp_13 = zext i4 %i_4 to i64

ST_15: vector_addr_4 [1/1] 0.00ns
:3  %vector_addr_4 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_13

ST_15: vector_load_2 [2/2] 2.39ns
:4  %vector_load_2 = load i1* %vector_addr_4, align 1


 <State 16>: 2.39ns
ST_16: stg_155 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

ST_16: tmp_11 [1/1] 0.00ns
:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_16: vector_load_2 [1/2] 2.39ns
:4  %vector_load_2 = load i1* %vector_addr_4, align 1

ST_16: stg_158 [1/1] 0.00ns
:5  br i1 %vector_load_2, label %.preheader46.preheader, label %.loopexit47

ST_16: tmp_26 [1/1] 0.00ns
.preheader46.preheader:0  %tmp_26 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_4, i3 0)

ST_16: matrix_addr3_cast [1/1] 0.00ns
.preheader46.preheader:1  %matrix_addr3_cast = zext i7 %tmp_26 to i8

ST_16: stg_161 [1/1] 1.57ns
.preheader46.preheader:2  br label %.preheader46


 <State 17>: 4.11ns
ST_17: e_3 [1/1] 0.00ns
.preheader46:0  %e_3 = phi i4 [ %e_8, %12 ], [ 0, %.preheader46.preheader ]

ST_17: exitcond10 [1/1] 1.88ns
.preheader46:1  %exitcond10 = icmp eq i4 %e_3, -8

ST_17: empty_12 [1/1] 0.00ns
.preheader46:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_17: e_8 [1/1] 0.80ns
.preheader46:3  %e_8 = add i4 %e_3, 1

ST_17: stg_166 [1/1] 0.00ns
.preheader46:4  br i1 %exitcond10, label %.loopexit47, label %12

ST_17: tmp_20_trn_cast [1/1] 0.00ns
:1  %tmp_20_trn_cast = zext i4 %e_3 to i8

ST_17: matrix_addr4 [1/1] 1.72ns
:2  %matrix_addr4 = add i8 %matrix_addr3_cast, %tmp_20_trn_cast

ST_17: tmp_31 [1/1] 0.00ns
:3  %tmp_31 = zext i8 %matrix_addr4 to i64

ST_17: matrix_addr_3 [1/1] 0.00ns
:4  %matrix_addr_3 = getelementptr [64 x i8]* @matrix, i64 0, i64 %tmp_31

ST_17: matrix_load [2/2] 2.39ns
:5  %matrix_load = load i8* %matrix_addr_3, align 1

ST_17: empty_13 [1/1] 0.00ns
.loopexit47:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_11)

ST_17: stg_173 [1/1] 0.00ns
.loopexit47:1  br label %.preheader48


 <State 18>: 6.50ns
ST_18: stg_174 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

ST_18: matrix_load [1/2] 2.39ns
:5  %matrix_load = load i8* %matrix_addr_3, align 1

ST_18: tmp_19 [1/1] 1.72ns
:6  %tmp_19 = sub i8 %matrix_load, %min

ST_18: stg_177 [1/1] 2.39ns
:7  store i8 %tmp_19, i8* %matrix_addr_3, align 1

ST_18: stg_178 [1/1] 0.00ns
:8  br label %.preheader46


 <State 19>: 3.45ns
ST_19: i_5 [1/1] 0.00ns
.preheader45:0  %i_5 = phi i4 [ %i_12, %.loopexit44 ], [ 0, %.preheader48 ]

ST_19: exitcond9 [1/1] 1.88ns
.preheader45:1  %exitcond9 = icmp eq i4 %i_5, -8

ST_19: empty_14 [1/1] 0.00ns
.preheader45:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_19: i_12 [1/1] 0.80ns
.preheader45:3  %i_12 = add i4 %i_5, 1

ST_19: stg_183 [1/1] 1.57ns
.preheader45:4  br i1 %exitcond9, label %.preheader42, label %13

ST_19: tmp_17 [1/1] 0.00ns
:2  %tmp_17 = zext i4 %i_5 to i64

ST_19: vector_addr_5 [1/1] 0.00ns
:3  %vector_addr_5 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_17

ST_19: vector_load_3 [2/2] 2.39ns
:4  %vector_load_3 = load i1* %vector_addr_5, align 1


 <State 20>: 2.39ns
ST_20: stg_187 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind

ST_20: tmp_16 [1/1] 0.00ns
:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10)

ST_20: vector_load_3 [1/2] 2.39ns
:4  %vector_load_3 = load i1* %vector_addr_5, align 1

ST_20: stg_190 [1/1] 0.00ns
:5  br i1 %vector_load_3, label %.preheader43.preheader, label %.loopexit44

ST_20: tmp_29 [1/1] 0.00ns
.preheader43.preheader:0  %tmp_29 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_5, i3 0)

ST_20: matrix_addr1_cast [1/1] 0.00ns
.preheader43.preheader:1  %matrix_addr1_cast = zext i7 %tmp_29 to i8

ST_20: stg_193 [1/1] 1.57ns
.preheader43.preheader:2  br label %.preheader43


 <State 21>: 4.11ns
ST_21: e_4 [1/1] 0.00ns
.preheader43:0  %e_4 = phi i4 [ %e_9, %._crit_edge56 ], [ 0, %.preheader43.preheader ]

ST_21: exitcond11 [1/1] 1.88ns
.preheader43:1  %exitcond11 = icmp eq i4 %e_4, -8

ST_21: empty_15 [1/1] 0.00ns
.preheader43:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_21: e_9 [1/1] 0.80ns
.preheader43:3  %e_9 = add i4 %e_4, 1

ST_21: stg_198 [1/1] 0.00ns
.preheader43:4  br i1 %exitcond11, label %.loopexit44, label %14

ST_21: tmp_24_trn_cast [1/1] 0.00ns
:2  %tmp_24_trn_cast = zext i4 %e_4 to i8

ST_21: matrix_addr2 [1/1] 1.72ns
:3  %matrix_addr2 = add i8 %matrix_addr1_cast, %tmp_24_trn_cast

ST_21: tmp_32 [1/1] 0.00ns
:4  %tmp_32 = zext i8 %matrix_addr2 to i64

ST_21: matrix_addr_4 [1/1] 0.00ns
:5  %matrix_addr_4 = getelementptr [64 x i8]* @matrix, i64 0, i64 %tmp_32

ST_21: matrix_load_1 [2/2] 2.39ns
:6  %matrix_load_1 = load i8* %matrix_addr_4, align 1

ST_21: empty_16 [1/1] 0.00ns
.loopexit44:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp_16)

ST_21: stg_205 [1/1] 0.00ns
.loopexit44:1  br label %.preheader45


 <State 22>: 4.39ns
ST_22: stg_206 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str11) nounwind

ST_22: tmp_23 [1/1] 0.00ns
:1  %tmp_23 = zext i4 %e_4 to i64

ST_22: matrix_load_1 [1/2] 2.39ns
:6  %matrix_load_1 = load i8* %matrix_addr_4, align 1

ST_22: tmp_24 [1/1] 2.00ns
:7  %tmp_24 = icmp eq i8 %matrix_load_1, 0

ST_22: stg_210 [1/1] 0.00ns
:8  br i1 %tmp_24, label %15, label %._crit_edge56

ST_22: vector_addr_7 [1/1] 0.00ns
:0  %vector_addr_7 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_23

ST_22: stg_212 [1/1] 2.39ns
:1  store i1 true, i1* %vector_addr_7, align 1

ST_22: result_addr_1 [1/1] 0.00ns
:2  %result_addr_1 = getelementptr [8 x i4]* @result, i64 0, i64 %tmp_23

ST_22: stg_214 [1/1] 2.39ns
:3  store i4 %i_5, i4* %result_addr_1, align 1

ST_22: stg_215 [1/1] 0.00ns
:4  br label %._crit_edge56

ST_22: stg_216 [1/1] 0.00ns
._crit_edge56:0  br label %.preheader43


 <State 23>: 2.39ns
ST_23: i_6 [1/1] 0.00ns
.preheader42:0  %i_6 = phi i4 [ %i_16, %17 ], [ 1, %.preheader45 ]

ST_23: tmp_20 [1/1] 0.00ns
.preheader42:1  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %i_6, i32 3)

ST_23: stg_219 [1/1] 0.00ns
.preheader42:2  br i1 %tmp_20, label %.loopexit, label %16

ST_23: tmp_21 [1/1] 0.00ns
:1  %tmp_21 = zext i4 %i_6 to i64

ST_23: vector_addr_6 [1/1] 0.00ns
:2  %vector_addr_6 = getelementptr [8 x i1]* @vector, i64 0, i64 %tmp_21

ST_23: vector_load_4 [2/2] 2.39ns
:3  %vector_load_4 = load i1* %vector_addr_6, align 1


 <State 24>: 3.45ns
ST_24: stg_223 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str12) nounwind

ST_24: vector_load_4 [1/2] 2.39ns
:3  %vector_load_4 = load i1* %vector_addr_6, align 1

ST_24: stg_225 [1/1] 0.00ns
:4  br i1 %vector_load_4, label %17, label %.loopexit

ST_24: i_16 [1/1] 0.80ns
:0  %i_16 = add i4 %i_6, 1

ST_24: stg_227 [1/1] 0.00ns
:1  br label %.preheader42

ST_24: tmp_22 [1/1] 1.88ns
.loopexit:0  %tmp_22 = icmp ugt i4 %i_6, 6

ST_24: stg_229 [1/1] 1.57ns
.loopexit:1  br i1 %tmp_22, label %.preheader, label %18

ST_24: empty_17 [1/1] 0.00ns
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_3)

ST_24: stg_231 [1/1] 0.00ns
:1  br label %.preheader54


 <State 25>: 4.27ns
ST_25: i_7 [1/1] 0.00ns
.preheader:0  %i_7 = phi i4 [ %i_17, %19 ], [ 0, %.loopexit ]

ST_25: exitcond [1/1] 1.88ns
.preheader:1  %exitcond = icmp eq i4 %i_7, -8

ST_25: empty_18 [1/1] 0.00ns
.preheader:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_25: i_17 [1/1] 0.80ns
.preheader:3  %i_17 = add i4 %i_7, 1

ST_25: stg_236 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %20, label %19

ST_25: tmp_25 [1/1] 0.00ns
:1  %tmp_25 = zext i4 %i_7 to i64

ST_25: result_addr [1/1] 0.00ns
:2  %result_addr = getelementptr [8 x i4]* @result, i64 0, i64 %tmp_25

ST_25: result_load [2/2] 2.39ns
:3  %result_load = load i4* %result_addr, align 1

ST_25: out_last_V_addr [1/1] 0.00ns
:7  %out_last_V_addr = getelementptr [8 x i1]* %out_last_V, i64 0, i64 %tmp_25

ST_25: not_tmp_s [1/1] 1.88ns
:8  %not_tmp_s = icmp ugt i4 %i_7, 6

ST_25: stg_242 [1/1] 2.39ns
:9  store i1 %not_tmp_s, i1* %out_last_V_addr, align 1

ST_25: stg_243 [1/1] 0.00ns
:0  ret void


 <State 26>: 4.78ns
ST_26: stg_244 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind

ST_26: result_load [1/2] 2.39ns
:3  %result_load = load i4* %result_addr, align 1

ST_26: val_assign [1/1] 0.00ns
:4  %val_assign = zext i4 %result_load to i8

ST_26: out_data_V_addr [1/1] 0.00ns
:5  %out_data_V_addr = getelementptr [8 x i8]* %out_data_V, i64 0, i64 %tmp_25

ST_26: stg_248 [1/1] 2.39ns
:6  store i8 %val_assign, i8* %out_data_V_addr, align 1

ST_26: stg_249 [1/1] 0.00ns
:10  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x741cec0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; mode=0x741ce30; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ start_point_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x741c800; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x741cad0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x741cc80; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vector]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x741cbf0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ matrix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x741cb60; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ result]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x741c9b0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_27             (specbitsmap      ) [ 000000000000000000000000000]
stg_28             (specbitsmap      ) [ 000000000000000000000000000]
stg_29             (specbitsmap      ) [ 000000000000000000000000000]
stg_30             (specbitsmap      ) [ 000000000000000000000000000]
stg_31             (specbitsmap      ) [ 000000000000000000000000000]
stg_32             (spectopmodule    ) [ 000000000000000000000000000]
start_point_V_read (read             ) [ 000000000000000000000000000]
tmp                (zext             ) [ 000000000000000000000000000]
vector_addr        (getelementptr    ) [ 000000000000000000000000000]
stg_36             (store            ) [ 000000000000000000000000000]
stg_37             (br               ) [ 011000000000000000000000000]
i                  (phi              ) [ 001000000000000000000000000]
exitcond1          (icmp             ) [ 001000000000000000000000000]
empty              (speclooptripcount) [ 000000000000000000000000000]
i_8                (add              ) [ 011000000000000000000000000]
stg_42             (br               ) [ 001111000000000000000000000]
stg_43             (specloopname     ) [ 000000000000000000000000000]
tmp_1              (zext             ) [ 000000000000000000000000000]
vector_addr_1      (getelementptr    ) [ 000000000000000000000000000]
stg_46             (store            ) [ 000000000000000000000000000]
stg_47             (br               ) [ 011000000000000000000000000]
i_1                (phi              ) [ 000100000000000000000000000]
exitcond2          (icmp             ) [ 000111000000000000000000000]
empty_2            (speclooptripcount) [ 000000000000000000000000000]
i_9                (add              ) [ 001111000000000000000000000]
stg_52             (br               ) [ 000000000000000000000000000]
stg_53             (specloopname     ) [ 000000000000000000000000000]
tmp_6              (specregionbegin  ) [ 000011000000000000000000000]
tmp_5              (trunc            ) [ 000000000000000000000000000]
tmp_4              (bitconcatenate   ) [ 000011000000000000000000000]
tmp_12             (bitconcatenate   ) [ 000000000000000000000000000]
matrix_addr9_cast  (zext             ) [ 000011000000000000000000000]
stg_59             (br               ) [ 000111000000000000000000000]
e                  (phi              ) [ 000010000000000000000000000]
exitcond3          (icmp             ) [ 000111000000000000000000000]
empty_3            (speclooptripcount) [ 000000000000000000000000000]
e_5                (add              ) [ 000111000000000000000000000]
stg_64             (br               ) [ 000000000000000000000000000]
tmp_7_cast         (zext             ) [ 000000000000000000000000000]
tmp_8              (add              ) [ 000000000000000000000000000]
tmp_9              (zext             ) [ 000000000000000000000000000]
in_data_V_addr     (getelementptr    ) [ 000001000000000000000000000]
tmp_trn_cast       (zext             ) [ 000000000000000000000000000]
matrix_addr1       (add              ) [ 000001000000000000000000000]
empty_4            (specregionend    ) [ 000000000000000000000000000]
stg_73             (br               ) [ 001111000000000000000000000]
stg_74             (specloopname     ) [ 000000000000000000000000000]
in_data_V_load     (load             ) [ 000000000000000000000000000]
tmp_15             (zext             ) [ 000000000000000000000000000]
matrix_addr        (getelementptr    ) [ 000000000000000000000000000]
stg_78             (store            ) [ 000000000000000000000000000]
stg_79             (br               ) [ 000111000000000000000000000]
stg_80             (specloopname     ) [ 000000000000000000000000000]
tmp_3              (specregionbegin  ) [ 000000011111111111111111100]
stg_82             (br               ) [ 000000111111111111111111100]
i_2                (phi              ) [ 000000011000000000000000000]
exitcond4          (icmp             ) [ 000000111111111111111111100]
empty_5            (speclooptripcount) [ 000000000000000000000000000]
i_14               (add              ) [ 000000111111111111111111100]
stg_87             (br               ) [ 000000111111111111111111100]
tmp_2              (zext             ) [ 000000000000000000000000000]
vector_addr_2      (getelementptr    ) [ 000000001000000000000000000]
stg_91             (specloopname     ) [ 000000000000000000000000000]
tmp_7              (specregionbegin  ) [ 000000000100000000000000000]
vector_load        (load             ) [ 000000111111111111111111100]
stg_94             (br               ) [ 000000000000000000000000000]
tmp_2_trn_cast     (zext             ) [ 000000000100000000000000000]
stg_96             (br               ) [ 000000111111111111111111100]
e_1                (phi              ) [ 000000000100000000000000000]
exitcond6          (icmp             ) [ 000000111111111111111111100]
empty_6            (speclooptripcount) [ 000000000000000000000000000]
e_6                (add              ) [ 000000111111111111111111100]
stg_101            (br               ) [ 000000000000000000000000000]
stg_102            (specloopname     ) [ 000000000000000000000000000]
tmp_27             (bitconcatenate   ) [ 000000000000000000000000000]
matrix_addr7_cast  (zext             ) [ 000000000000000000000000000]
matrix_addr8       (add              ) [ 000000000000000000000000000]
tmp_28             (zext             ) [ 000000000000000000000000000]
matrix_addr_1      (getelementptr    ) [ 000000000000000000000000000]
stg_108            (store            ) [ 000000000000000000000000000]
stg_109            (br               ) [ 000000111111111111111111100]
empty_7            (specregionend    ) [ 000000000000000000000000000]
stg_111            (br               ) [ 000000111111111111111111100]
i_3                (phi              ) [ 000000000011000000000000000]
min                (phi              ) [ 000000000011111111100000000]
exitcond5          (icmp             ) [ 000000111111111111111111100]
empty_8            (speclooptripcount) [ 000000000000000000000000000]
i_10               (add              ) [ 000000111111111111111111100]
stg_117            (br               ) [ 000000111111111111111111100]
tmp_10             (zext             ) [ 000000000000000000000000000]
vector_addr_3      (getelementptr    ) [ 000000000001000000000000000]
stg_121            (specloopname     ) [ 000000000000000000000000000]
tmp_s              (specregionbegin  ) [ 000000000000111000000000000]
vector_load_1      (load             ) [ 000000111111111111111111100]
stg_124            (br               ) [ 000000111111111111111111100]
tmp_18             (bitconcatenate   ) [ 000000000000000000000000000]
matrix_addr5_cast  (zext             ) [ 000000000000110000000000000]
stg_127            (br               ) [ 000000111111111111111111100]
e_2                (phi              ) [ 000000000000100000000000000]
min_1              (phi              ) [ 000000111111111111111111100]
exitcond8          (icmp             ) [ 000000111111111111111111100]
empty_9            (speclooptripcount) [ 000000000000000000000000000]
e_7                (add              ) [ 000000111111111111111111100]
stg_133            (br               ) [ 000000111111111111111111100]
tmp_15_trn_cast    (zext             ) [ 000000000000000000000000000]
matrix_addr6       (add              ) [ 000000000000000000000000000]
tmp_30             (zext             ) [ 000000000000000000000000000]
matrix_addr_2      (getelementptr    ) [ 000000000000010000000000000]
stg_139            (specloopname     ) [ 000000000000000000000000000]
min_2              (load             ) [ 000000000000000000000000000]
tmp_14             (icmp             ) [ 000000000000000000000000000]
min_4_min_1        (select           ) [ 000000111111111111111111100]
stg_143            (br               ) [ 000000111111111111111111100]
min_3              (phi              ) [ 000000111110001111111111100]
empty_10           (specregionend    ) [ 000000000000000000000000000]
stg_146            (br               ) [ 000000111111111111111111100]
i_4                (phi              ) [ 000000000000000110000000000]
exitcond7          (icmp             ) [ 000000111111111111111111100]
empty_11           (speclooptripcount) [ 000000000000000000000000000]
i_11               (add              ) [ 000000111111111111111111100]
stg_151            (br               ) [ 000000111111111111111111100]
tmp_13             (zext             ) [ 000000000000000000000000000]
vector_addr_4      (getelementptr    ) [ 000000000000000010000000000]
stg_155            (specloopname     ) [ 000000000000000000000000000]
tmp_11             (specregionbegin  ) [ 000000000000000001100000000]
vector_load_2      (load             ) [ 000000111111111111111111100]
stg_158            (br               ) [ 000000000000000000000000000]
tmp_26             (bitconcatenate   ) [ 000000000000000000000000000]
matrix_addr3_cast  (zext             ) [ 000000000000000001100000000]
stg_161            (br               ) [ 000000111111111111111111100]
e_3                (phi              ) [ 000000000000000001000000000]
exitcond10         (icmp             ) [ 000000111111111111111111100]
empty_12           (speclooptripcount) [ 000000000000000000000000000]
e_8                (add              ) [ 000000111111111111111111100]
stg_166            (br               ) [ 000000000000000000000000000]
tmp_20_trn_cast    (zext             ) [ 000000000000000000000000000]
matrix_addr4       (add              ) [ 000000000000000000000000000]
tmp_31             (zext             ) [ 000000000000000000000000000]
matrix_addr_3      (getelementptr    ) [ 000000000000000000100000000]
empty_13           (specregionend    ) [ 000000000000000000000000000]
stg_173            (br               ) [ 000000111111111111111111100]
stg_174            (specloopname     ) [ 000000000000000000000000000]
matrix_load        (load             ) [ 000000000000000000000000000]
tmp_19             (sub              ) [ 000000000000000000000000000]
stg_177            (store            ) [ 000000000000000000000000000]
stg_178            (br               ) [ 000000111111111111111111100]
i_5                (phi              ) [ 000000000000000000011010000]
exitcond9          (icmp             ) [ 000000111111111111111111100]
empty_14           (speclooptripcount) [ 000000000000000000000000000]
i_12               (add              ) [ 000000111111111111111111100]
stg_183            (br               ) [ 000000111111111111111111100]
tmp_17             (zext             ) [ 000000000000000000000000000]
vector_addr_5      (getelementptr    ) [ 000000000000000000001000000]
stg_187            (specloopname     ) [ 000000000000000000000000000]
tmp_16             (specregionbegin  ) [ 000000000000000000000110000]
vector_load_3      (load             ) [ 000000111111111111111111100]
stg_190            (br               ) [ 000000000000000000000000000]
tmp_29             (bitconcatenate   ) [ 000000000000000000000000000]
matrix_addr1_cast  (zext             ) [ 000000000000000000000110000]
stg_193            (br               ) [ 000000111111111111111111100]
e_4                (phi              ) [ 000000000000000000000110000]
exitcond11         (icmp             ) [ 000000111111111111111111100]
empty_15           (speclooptripcount) [ 000000000000000000000000000]
e_9                (add              ) [ 000000111111111111111111100]
stg_198            (br               ) [ 000000000000000000000000000]
tmp_24_trn_cast    (zext             ) [ 000000000000000000000000000]
matrix_addr2       (add              ) [ 000000000000000000000000000]
tmp_32             (zext             ) [ 000000000000000000000000000]
matrix_addr_4      (getelementptr    ) [ 000000000000000000000010000]
empty_16           (specregionend    ) [ 000000000000000000000000000]
stg_205            (br               ) [ 000000111111111111111111100]
stg_206            (specloopname     ) [ 000000000000000000000000000]
tmp_23             (zext             ) [ 000000000000000000000000000]
matrix_load_1      (load             ) [ 000000000000000000000000000]
tmp_24             (icmp             ) [ 000000111111111111111111100]
stg_210            (br               ) [ 000000000000000000000000000]
vector_addr_7      (getelementptr    ) [ 000000000000000000000000000]
stg_212            (store            ) [ 000000000000000000000000000]
result_addr_1      (getelementptr    ) [ 000000000000000000000000000]
stg_214            (store            ) [ 000000000000000000000000000]
stg_215            (br               ) [ 000000000000000000000000000]
stg_216            (br               ) [ 000000111111111111111111100]
i_6                (phi              ) [ 000000000000000000000001100]
tmp_20             (bitselect        ) [ 000000111111111111111111100]
stg_219            (br               ) [ 000000000000000000000000000]
tmp_21             (zext             ) [ 000000000000000000000000000]
vector_addr_6      (getelementptr    ) [ 000000000000000000000000100]
stg_223            (specloopname     ) [ 000000000000000000000000000]
vector_load_4      (load             ) [ 000000111111111111111111100]
stg_225            (br               ) [ 000000000000000000000000000]
i_16               (add              ) [ 000000111111111111111111100]
stg_227            (br               ) [ 000000111111111111111111100]
tmp_22             (icmp             ) [ 000000111111111111111111100]
stg_229            (br               ) [ 000000111111111111111111111]
empty_17           (specregionend    ) [ 000000000000000000000000000]
stg_231            (br               ) [ 000000000000000000000000000]
i_7                (phi              ) [ 000000000000000000000000010]
exitcond           (icmp             ) [ 000000000000000000000000011]
empty_18           (speclooptripcount) [ 000000000000000000000000000]
i_17               (add              ) [ 000000000000000000000000111]
stg_236            (br               ) [ 000000000000000000000000000]
tmp_25             (zext             ) [ 000000000000000000000000001]
result_addr        (getelementptr    ) [ 000000000000000000000000001]
out_last_V_addr    (getelementptr    ) [ 000000000000000000000000000]
not_tmp_s          (icmp             ) [ 000000000000000000000000000]
stg_242            (store            ) [ 000000000000000000000000000]
stg_243            (ret              ) [ 000000000000000000000000000]
stg_244            (specloopname     ) [ 000000000000000000000000000]
result_load        (load             ) [ 000000000000000000000000000]
val_assign         (zext             ) [ 000000000000000000000000000]
out_data_V_addr    (getelementptr    ) [ 000000000000000000000000000]
stg_248            (store            ) [ 000000000000000000000000000]
stg_249            (br               ) [ 000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="start_point_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_point_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vector">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="matrix">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="result">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="start_point_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_point_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="vector_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_36/1 stg_46/2 vector_load/7 vector_load_1/10 vector_load_2/15 vector_load_3/19 stg_212/22 vector_load_4/23 "/>
</bind>
</comp>

<comp id="109" class="1004" name="vector_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_data_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_V_addr/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="128" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_V_load/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="matrix_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrix_addr/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_78/5 stg_108/9 min_2/12 matrix_load/17 stg_177/18 matrix_load_1/21 "/>
</bind>
</comp>

<comp id="143" class="1004" name="vector_addr_2_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr_2/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="matrix_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrix_addr_1/9 "/>
</bind>
</comp>

<comp id="160" class="1004" name="vector_addr_3_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr_3/10 "/>
</bind>
</comp>

<comp id="168" class="1004" name="matrix_addr_2_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrix_addr_2/12 "/>
</bind>
</comp>

<comp id="176" class="1004" name="vector_addr_4_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr_4/15 "/>
</bind>
</comp>

<comp id="184" class="1004" name="matrix_addr_3_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrix_addr_3/17 "/>
</bind>
</comp>

<comp id="192" class="1004" name="vector_addr_5_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr_5/19 "/>
</bind>
</comp>

<comp id="200" class="1004" name="matrix_addr_4_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrix_addr_4/21 "/>
</bind>
</comp>

<comp id="208" class="1004" name="vector_addr_7_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr_7/22 "/>
</bind>
</comp>

<comp id="216" class="1004" name="result_addr_1_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_1/22 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="3"/>
<pin id="226" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_214/22 result_load/25 "/>
</bind>
</comp>

<comp id="228" class="1004" name="vector_addr_6_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vector_addr_6/23 "/>
</bind>
</comp>

<comp id="236" class="1004" name="result_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/25 "/>
</bind>
</comp>

<comp id="244" class="1004" name="out_last_V_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_last_V_addr/25 "/>
</bind>
</comp>

<comp id="251" class="1004" name="stg_242_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_242/25 "/>
</bind>
</comp>

<comp id="256" class="1004" name="out_data_V_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="1"/>
<pin id="260" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_data_V_addr/26 "/>
</bind>
</comp>

<comp id="263" class="1004" name="stg_248_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_248/26 "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="1"/>
<pin id="270" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="1"/>
<pin id="281" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_1_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="e_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="1"/>
<pin id="292" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="e (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="e_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="4" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e/4 "/>
</bind>
</comp>

<comp id="301" class="1005" name="i_2_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="1"/>
<pin id="303" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_2_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="4" slack="0"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="313" class="1005" name="e_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="1"/>
<pin id="315" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="e_1 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="e_1_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e_1/9 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_3_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="1"/>
<pin id="326" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_3_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="336" class="1005" name="min_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="min_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min/10 "/>
</bind>
</comp>

<comp id="348" class="1005" name="e_2_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="e_2 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="e_2_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e_2/12 "/>
</bind>
</comp>

<comp id="359" class="1005" name="min_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="1"/>
<pin id="361" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min_1 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="min_1_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="8" slack="2"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_1/12 "/>
</bind>
</comp>

<comp id="370" class="1005" name="min_3_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min_3 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="min_3_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="3"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="8" slack="1"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_3/14 "/>
</bind>
</comp>

<comp id="383" class="1005" name="i_4_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="i_4_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="1" slack="1"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/15 "/>
</bind>
</comp>

<comp id="395" class="1005" name="e_3_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="1"/>
<pin id="397" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="e_3 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="e_3_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="1" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e_3/17 "/>
</bind>
</comp>

<comp id="406" class="1005" name="i_5_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="1"/>
<pin id="408" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_5_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="1" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/19 "/>
</bind>
</comp>

<comp id="419" class="1005" name="e_4_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="1"/>
<pin id="421" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="e_4 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="e_4_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="1" slack="1"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="e_4/21 "/>
</bind>
</comp>

<comp id="431" class="1005" name="i_6_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="1"/>
<pin id="433" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="i_6_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="1"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="1" slack="1"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_6/23 "/>
</bind>
</comp>

<comp id="443" class="1005" name="i_7_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="1"/>
<pin id="445" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_7 (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="i_7_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="1" slack="1"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_7/25 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="exitcond1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="0" index="1" bw="4" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="i_8_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="exitcond2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="4" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="i_9_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_5_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_4_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="0" index="1" bw="3" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_12_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="0" index="1" bw="4" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="matrix_addr9_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="7" slack="0"/>
<pin id="511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="matrix_addr9_cast/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="exitcond3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="0" index="1" bw="4" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="e_5_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e_5/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_7_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_8_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="1"/>
<pin id="531" dir="0" index="1" bw="4" slack="0"/>
<pin id="532" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_9_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_trn_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="matrix_addr1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="7" slack="1"/>
<pin id="545" dir="0" index="1" bw="4" slack="0"/>
<pin id="546" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="matrix_addr1/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_15_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="exitcond4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="0"/>
<pin id="554" dir="0" index="1" bw="4" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="i_14_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_2_trn_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="1"/>
<pin id="571" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_trn_cast/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="exitcond6_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="0" index="1" bw="4" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="e_6_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e_6/9 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_27_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="7" slack="0"/>
<pin id="587" dir="0" index="1" bw="4" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="matrix_addr7_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="7" slack="0"/>
<pin id="595" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="matrix_addr7_cast/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="matrix_addr8_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="7" slack="0"/>
<pin id="599" dir="0" index="1" bw="4" slack="1"/>
<pin id="600" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="matrix_addr8/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_28_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="exitcond5_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="0" index="1" bw="4" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/10 "/>
</bind>
</comp>

<comp id="613" class="1004" name="i_10_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_10_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="0"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_18_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="0" index="1" bw="4" slack="1"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/11 "/>
</bind>
</comp>

<comp id="632" class="1004" name="matrix_addr5_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="0"/>
<pin id="634" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="matrix_addr5_cast/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="exitcond8_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="0" index="1" bw="4" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/12 "/>
</bind>
</comp>

<comp id="642" class="1004" name="e_7_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e_7/12 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_15_trn_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="0"/>
<pin id="650" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_trn_cast/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="matrix_addr6_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="1"/>
<pin id="654" dir="0" index="1" bw="4" slack="0"/>
<pin id="655" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="matrix_addr6/12 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_30_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_14_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="0" index="1" bw="8" slack="1"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="668" class="1004" name="min_4_min_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="0"/>
<pin id="671" dir="0" index="2" bw="8" slack="1"/>
<pin id="672" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_4_min_1/13 "/>
</bind>
</comp>

<comp id="676" class="1004" name="exitcond7_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="0" index="1" bw="4" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/15 "/>
</bind>
</comp>

<comp id="682" class="1004" name="i_11_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/15 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_13_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/15 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_26_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="7" slack="0"/>
<pin id="695" dir="0" index="1" bw="4" slack="1"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/16 "/>
</bind>
</comp>

<comp id="701" class="1004" name="matrix_addr3_cast_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="0"/>
<pin id="703" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="matrix_addr3_cast/16 "/>
</bind>
</comp>

<comp id="705" class="1004" name="exitcond10_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="0"/>
<pin id="707" dir="0" index="1" bw="4" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/17 "/>
</bind>
</comp>

<comp id="711" class="1004" name="e_8_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e_8/17 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_20_trn_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="0"/>
<pin id="719" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_trn_cast/17 "/>
</bind>
</comp>

<comp id="721" class="1004" name="matrix_addr4_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="7" slack="1"/>
<pin id="723" dir="0" index="1" bw="4" slack="0"/>
<pin id="724" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="matrix_addr4/17 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_31_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/17 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_19_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="4"/>
<pin id="734" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/18 "/>
</bind>
</comp>

<comp id="738" class="1004" name="exitcond9_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="4" slack="0"/>
<pin id="740" dir="0" index="1" bw="4" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/19 "/>
</bind>
</comp>

<comp id="744" class="1004" name="i_12_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/19 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_17_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="0"/>
<pin id="752" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/19 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_29_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="7" slack="0"/>
<pin id="757" dir="0" index="1" bw="4" slack="1"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/20 "/>
</bind>
</comp>

<comp id="763" class="1004" name="matrix_addr1_cast_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="0"/>
<pin id="765" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="matrix_addr1_cast/20 "/>
</bind>
</comp>

<comp id="767" class="1004" name="exitcond11_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="0"/>
<pin id="769" dir="0" index="1" bw="4" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond11/21 "/>
</bind>
</comp>

<comp id="773" class="1004" name="e_9_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="4" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e_9/21 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_24_trn_cast_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="4" slack="0"/>
<pin id="781" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_trn_cast/21 "/>
</bind>
</comp>

<comp id="783" class="1004" name="matrix_addr2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="7" slack="1"/>
<pin id="785" dir="0" index="1" bw="4" slack="0"/>
<pin id="786" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="matrix_addr2/21 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_32_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/21 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_23_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="1"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/22 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_24_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/22 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_20_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="4" slack="0"/>
<pin id="808" dir="0" index="2" bw="3" slack="0"/>
<pin id="809" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/23 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_21_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="0"/>
<pin id="815" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/23 "/>
</bind>
</comp>

<comp id="818" class="1004" name="i_16_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="4" slack="1"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/24 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_22_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="1"/>
<pin id="826" dir="0" index="1" bw="4" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/24 "/>
</bind>
</comp>

<comp id="830" class="1004" name="exitcond_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="4" slack="0"/>
<pin id="832" dir="0" index="1" bw="4" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/25 "/>
</bind>
</comp>

<comp id="836" class="1004" name="i_17_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="4" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/25 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_25_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="0"/>
<pin id="844" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/25 "/>
</bind>
</comp>

<comp id="848" class="1004" name="not_tmp_s_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="0"/>
<pin id="850" dir="0" index="1" bw="4" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_s/25 "/>
</bind>
</comp>

<comp id="855" class="1004" name="val_assign_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="0"/>
<pin id="857" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign/26 "/>
</bind>
</comp>

<comp id="863" class="1005" name="i_8_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="0"/>
<pin id="865" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="871" class="1005" name="i_9_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="4" slack="0"/>
<pin id="873" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="876" class="1005" name="tmp_4_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="6" slack="1"/>
<pin id="878" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="881" class="1005" name="matrix_addr9_cast_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="1"/>
<pin id="883" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matrix_addr9_cast "/>
</bind>
</comp>

<comp id="889" class="1005" name="e_5_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="4" slack="0"/>
<pin id="891" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="e_5 "/>
</bind>
</comp>

<comp id="894" class="1005" name="in_data_V_addr_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="6" slack="1"/>
<pin id="896" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_data_V_addr "/>
</bind>
</comp>

<comp id="899" class="1005" name="matrix_addr1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="1"/>
<pin id="901" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matrix_addr1 "/>
</bind>
</comp>

<comp id="907" class="1005" name="i_14_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="4" slack="0"/>
<pin id="909" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="912" class="1005" name="vector_addr_2_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="1"/>
<pin id="914" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vector_addr_2 "/>
</bind>
</comp>

<comp id="917" class="1005" name="vector_load_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="vector_load "/>
</bind>
</comp>

<comp id="921" class="1005" name="tmp_2_trn_cast_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="1"/>
<pin id="923" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_trn_cast "/>
</bind>
</comp>

<comp id="929" class="1005" name="e_6_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="4" slack="0"/>
<pin id="931" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="e_6 "/>
</bind>
</comp>

<comp id="937" class="1005" name="i_10_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="4" slack="0"/>
<pin id="939" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="942" class="1005" name="vector_addr_3_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="3" slack="1"/>
<pin id="944" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vector_addr_3 "/>
</bind>
</comp>

<comp id="950" class="1005" name="matrix_addr5_cast_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="1"/>
<pin id="952" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matrix_addr5_cast "/>
</bind>
</comp>

<comp id="958" class="1005" name="e_7_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="4" slack="0"/>
<pin id="960" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="e_7 "/>
</bind>
</comp>

<comp id="963" class="1005" name="matrix_addr_2_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="6" slack="1"/>
<pin id="965" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="matrix_addr_2 "/>
</bind>
</comp>

<comp id="968" class="1005" name="min_4_min_1_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="1"/>
<pin id="970" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="min_4_min_1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="i_11_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="4" slack="0"/>
<pin id="978" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="981" class="1005" name="vector_addr_4_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="3" slack="1"/>
<pin id="983" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vector_addr_4 "/>
</bind>
</comp>

<comp id="986" class="1005" name="vector_load_2_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="1"/>
<pin id="988" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="vector_load_2 "/>
</bind>
</comp>

<comp id="990" class="1005" name="matrix_addr3_cast_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="1"/>
<pin id="992" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matrix_addr3_cast "/>
</bind>
</comp>

<comp id="998" class="1005" name="e_8_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="4" slack="0"/>
<pin id="1000" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="e_8 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="matrix_addr_3_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="6" slack="1"/>
<pin id="1005" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="matrix_addr_3 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="i_12_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="4" slack="0"/>
<pin id="1013" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="vector_addr_5_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="3" slack="1"/>
<pin id="1018" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vector_addr_5 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="vector_load_3_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1023" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="vector_load_3 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="matrix_addr1_cast_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="1"/>
<pin id="1027" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="matrix_addr1_cast "/>
</bind>
</comp>

<comp id="1033" class="1005" name="e_9_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="4" slack="0"/>
<pin id="1035" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="e_9 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="matrix_addr_4_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="6" slack="1"/>
<pin id="1040" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="matrix_addr_4 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="tmp_20_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="1"/>
<pin id="1048" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="vector_addr_6_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="3" slack="1"/>
<pin id="1052" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vector_addr_6 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="i_16_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="4" slack="1"/>
<pin id="1060" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="i_17_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="4" slack="0"/>
<pin id="1071" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="tmp_25_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="64" slack="1"/>
<pin id="1076" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="result_addr_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="3" slack="1"/>
<pin id="1081" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="result_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="117"><net_src comp="109" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="125" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="64" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="159"><net_src comp="151" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="249"><net_src comp="8" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="28" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="64" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="347"><net_src comp="340" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="368"><net_src comp="336" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="369"><net_src comp="362" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="380"><net_src comp="336" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="359" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="382"><net_src comp="374" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="386"><net_src comp="28" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="394"><net_src comp="387" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="398"><net_src comp="28" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="417"><net_src comp="406" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="418"><net_src comp="411" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="422"><net_src comp="28" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="430"><net_src comp="423" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="434"><net_src comp="36" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="442"><net_src comp="435" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="446"><net_src comp="28" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="90" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="464"><net_src comp="272" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="30" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="272" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="36" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="272" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="481"><net_src comp="283" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="30" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="283" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="36" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="283" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="48" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="50" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="506"><net_src comp="52" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="283" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="50" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="501" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="294" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="30" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="294" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="36" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="294" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="529" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="542"><net_src comp="294" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="548" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="556"><net_src comp="305" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="30" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="305" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="36" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="305" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="572"><net_src comp="301" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="317" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="30" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="317" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="36" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="52" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="317" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="50" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="611"><net_src comp="328" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="30" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="328" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="36" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="328" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="629"><net_src comp="52" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="324" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="50" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="352" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="30" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="352" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="36" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="352" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="648" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="652" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="666"><net_src comp="137" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="359" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="137" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="359" pin="1"/><net_sink comp="668" pin=2"/></net>

<net id="680"><net_src comp="387" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="30" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="387" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="36" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="387" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="698"><net_src comp="52" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="383" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="50" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="693" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="399" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="30" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="399" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="36" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="399" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="735"><net_src comp="137" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="336" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="737"><net_src comp="731" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="742"><net_src comp="411" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="30" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="411" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="36" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="411" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="760"><net_src comp="52" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="406" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="50" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="766"><net_src comp="755" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="423" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="30" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="423" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="36" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="423" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="779" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="783" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="796"><net_src comp="419" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="803"><net_src comp="137" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="78" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="810"><net_src comp="80" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="435" pin="4"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="82" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="816"><net_src comp="435" pin="4"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="822"><net_src comp="431" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="36" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="431" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="86" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="447" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="30" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="447" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="36" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="447" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="852"><net_src comp="447" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="86" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="854"><net_src comp="848" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="858"><net_src comp="223" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="866"><net_src comp="466" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="874"><net_src comp="483" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="879"><net_src comp="493" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="884"><net_src comp="509" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="892"><net_src comp="519" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="897"><net_src comp="118" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="902"><net_src comp="543" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="910"><net_src comp="558" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="915"><net_src comp="143" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="920"><net_src comp="103" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="569" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="932"><net_src comp="579" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="940"><net_src comp="613" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="945"><net_src comp="160" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="953"><net_src comp="632" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="961"><net_src comp="642" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="966"><net_src comp="168" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="971"><net_src comp="668" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="979"><net_src comp="682" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="984"><net_src comp="176" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="989"><net_src comp="103" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="701" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1001"><net_src comp="711" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1006"><net_src comp="184" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1014"><net_src comp="744" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1019"><net_src comp="192" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="1024"><net_src comp="103" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1028"><net_src comp="763" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1036"><net_src comp="773" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1041"><net_src comp="200" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1049"><net_src comp="805" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="228" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="1061"><net_src comp="818" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1072"><net_src comp="836" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1077"><net_src comp="842" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1082"><net_src comp="236" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="223" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		vector_addr : 1
		stg_36 : 2
	State 2
		exitcond1 : 1
		i_8 : 1
		stg_42 : 2
		tmp_1 : 1
		vector_addr_1 : 2
		stg_46 : 3
	State 3
		exitcond2 : 1
		i_9 : 1
		stg_52 : 2
		tmp_5 : 1
		tmp_4 : 2
		tmp_12 : 1
		matrix_addr9_cast : 2
	State 4
		exitcond3 : 1
		e_5 : 1
		stg_64 : 2
		tmp_7_cast : 1
		tmp_8 : 2
		tmp_9 : 3
		in_data_V_addr : 4
		in_data_V_load : 5
		tmp_trn_cast : 1
		matrix_addr1 : 2
	State 5
		matrix_addr : 1
		stg_78 : 2
	State 6
	State 7
		exitcond4 : 1
		i_14 : 1
		stg_87 : 2
		tmp_2 : 1
		vector_addr_2 : 2
		vector_load : 3
	State 8
		stg_94 : 1
	State 9
		exitcond6 : 1
		e_6 : 1
		stg_101 : 2
		tmp_27 : 1
		matrix_addr7_cast : 2
		matrix_addr8 : 3
		tmp_28 : 4
		matrix_addr_1 : 5
		stg_108 : 6
	State 10
		exitcond5 : 1
		i_10 : 1
		stg_117 : 2
		tmp_10 : 1
		vector_addr_3 : 2
		vector_load_1 : 3
	State 11
		stg_124 : 1
		matrix_addr5_cast : 1
	State 12
		exitcond8 : 1
		e_7 : 1
		stg_133 : 2
		tmp_15_trn_cast : 1
		matrix_addr6 : 2
		tmp_30 : 3
		matrix_addr_2 : 4
		min_2 : 5
	State 13
		tmp_14 : 1
		min_4_min_1 : 2
	State 14
	State 15
		exitcond7 : 1
		i_11 : 1
		stg_151 : 2
		tmp_13 : 1
		vector_addr_4 : 2
		vector_load_2 : 3
	State 16
		stg_158 : 1
		matrix_addr3_cast : 1
	State 17
		exitcond10 : 1
		e_8 : 1
		stg_166 : 2
		tmp_20_trn_cast : 1
		matrix_addr4 : 2
		tmp_31 : 3
		matrix_addr_3 : 4
		matrix_load : 5
	State 18
		tmp_19 : 1
		stg_177 : 2
	State 19
		exitcond9 : 1
		i_12 : 1
		stg_183 : 2
		tmp_17 : 1
		vector_addr_5 : 2
		vector_load_3 : 3
	State 20
		stg_190 : 1
		matrix_addr1_cast : 1
	State 21
		exitcond11 : 1
		e_9 : 1
		stg_198 : 2
		tmp_24_trn_cast : 1
		matrix_addr2 : 2
		tmp_32 : 3
		matrix_addr_4 : 4
		matrix_load_1 : 5
	State 22
		tmp_24 : 1
		stg_210 : 2
		vector_addr_7 : 1
		stg_212 : 2
		result_addr_1 : 1
		stg_214 : 2
	State 23
		tmp_20 : 1
		stg_219 : 2
		tmp_21 : 1
		vector_addr_6 : 2
		vector_load_4 : 3
	State 24
		stg_225 : 1
		stg_229 : 1
	State 25
		exitcond : 1
		i_17 : 1
		stg_236 : 2
		tmp_25 : 1
		result_addr : 2
		result_load : 3
		out_last_V_addr : 2
		not_tmp_s : 1
		stg_242 : 3
	State 26
		val_assign : 1
		stg_248 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           i_8_fu_466          |    0    |    4    |
|          |           i_9_fu_483          |    0    |    4    |
|          |           e_5_fu_519          |    0    |    4    |
|          |          tmp_8_fu_529         |    0    |    6    |
|          |      matrix_addr1_fu_543      |    0    |    7    |
|          |          i_14_fu_558          |    0    |    4    |
|          |           e_6_fu_579          |    0    |    4    |
|          |      matrix_addr8_fu_597      |    0    |    7    |
|          |          i_10_fu_613          |    0    |    4    |
|    add   |           e_7_fu_642          |    0    |    4    |
|          |      matrix_addr6_fu_652      |    0    |    7    |
|          |          i_11_fu_682          |    0    |    4    |
|          |           e_8_fu_711          |    0    |    4    |
|          |      matrix_addr4_fu_721      |    0    |    7    |
|          |          i_12_fu_744          |    0    |    4    |
|          |           e_9_fu_773          |    0    |    4    |
|          |      matrix_addr2_fu_783      |    0    |    7    |
|          |          i_16_fu_818          |    0    |    4    |
|          |          i_17_fu_836          |    0    |    4    |
|----------|-------------------------------|---------|---------|
|          |        exitcond1_fu_460       |    0    |    4    |
|          |        exitcond2_fu_477       |    0    |    4    |
|          |        exitcond3_fu_513       |    0    |    4    |
|          |        exitcond4_fu_552       |    0    |    4    |
|          |        exitcond6_fu_573       |    0    |    4    |
|          |        exitcond5_fu_607       |    0    |    4    |
|          |        exitcond8_fu_636       |    0    |    4    |
|   icmp   |         tmp_14_fu_662         |    0    |    8    |
|          |        exitcond7_fu_676       |    0    |    4    |
|          |       exitcond10_fu_705       |    0    |    4    |
|          |        exitcond9_fu_738       |    0    |    4    |
|          |       exitcond11_fu_767       |    0    |    4    |
|          |         tmp_24_fu_799         |    0    |    8    |
|          |         tmp_22_fu_824         |    0    |    4    |
|          |        exitcond_fu_830        |    0    |    4    |
|          |        not_tmp_s_fu_848       |    0    |    4    |
|----------|-------------------------------|---------|---------|
|  select  |       min_4_min_1_fu_668      |    0    |    8    |
|----------|-------------------------------|---------|---------|
|    sub   |         tmp_19_fu_731         |    0    |    8    |
|----------|-------------------------------|---------|---------|
|   read   | start_point_V_read_read_fu_90 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_455          |    0    |    0    |
|          |          tmp_1_fu_472         |    0    |    0    |
|          |    matrix_addr9_cast_fu_509   |    0    |    0    |
|          |       tmp_7_cast_fu_525       |    0    |    0    |
|          |          tmp_9_fu_534         |    0    |    0    |
|          |      tmp_trn_cast_fu_539      |    0    |    0    |
|          |         tmp_15_fu_548         |    0    |    0    |
|          |          tmp_2_fu_564         |    0    |    0    |
|          |     tmp_2_trn_cast_fu_569     |    0    |    0    |
|          |    matrix_addr7_cast_fu_593   |    0    |    0    |
|          |         tmp_28_fu_602         |    0    |    0    |
|          |         tmp_10_fu_619         |    0    |    0    |
|          |    matrix_addr5_cast_fu_632   |    0    |    0    |
|   zext   |     tmp_15_trn_cast_fu_648    |    0    |    0    |
|          |         tmp_30_fu_657         |    0    |    0    |
|          |         tmp_13_fu_688         |    0    |    0    |
|          |    matrix_addr3_cast_fu_701   |    0    |    0    |
|          |     tmp_20_trn_cast_fu_717    |    0    |    0    |
|          |         tmp_31_fu_726         |    0    |    0    |
|          |         tmp_17_fu_750         |    0    |    0    |
|          |    matrix_addr1_cast_fu_763   |    0    |    0    |
|          |     tmp_24_trn_cast_fu_779    |    0    |    0    |
|          |         tmp_32_fu_788         |    0    |    0    |
|          |         tmp_23_fu_793         |    0    |    0    |
|          |         tmp_21_fu_813         |    0    |    0    |
|          |         tmp_25_fu_842         |    0    |    0    |
|          |       val_assign_fu_855       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |          tmp_5_fu_489         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_4_fu_493         |    0    |    0    |
|          |         tmp_12_fu_501         |    0    |    0    |
|bitconcatenate|         tmp_27_fu_585         |    0    |    0    |
|          |         tmp_18_fu_624         |    0    |    0    |
|          |         tmp_26_fu_693         |    0    |    0    |
|          |         tmp_29_fu_755         |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|         tmp_20_fu_805         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   181   |
|----------|-------------------------------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|matrix|    0   |   16   |    8   |
|result|    0   |    8   |    1   |
|vector|    0   |    2   |    1   |
+------+--------+--------+--------+
| Total|    0   |   26   |   10   |
+------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        e_1_reg_313       |    4   |
|        e_2_reg_348       |    4   |
|        e_3_reg_395       |    4   |
|        e_4_reg_419       |    4   |
|        e_5_reg_889       |    4   |
|        e_6_reg_929       |    4   |
|        e_7_reg_958       |    4   |
|        e_8_reg_998       |    4   |
|       e_9_reg_1033       |    4   |
|         e_reg_290        |    4   |
|       i_10_reg_937       |    4   |
|       i_11_reg_976       |    4   |
|       i_12_reg_1011      |    4   |
|       i_14_reg_907       |    4   |
|       i_16_reg_1058      |    4   |
|       i_17_reg_1069      |    4   |
|        i_1_reg_279       |    4   |
|        i_2_reg_301       |    4   |
|        i_3_reg_324       |    4   |
|        i_4_reg_383       |    4   |
|        i_5_reg_406       |    4   |
|        i_6_reg_431       |    4   |
|        i_7_reg_443       |    4   |
|        i_8_reg_863       |    4   |
|        i_9_reg_871       |    4   |
|         i_reg_268        |    4   |
|  in_data_V_addr_reg_894  |    6   |
|matrix_addr1_cast_reg_1025|    8   |
|   matrix_addr1_reg_899   |    8   |
| matrix_addr3_cast_reg_990|    8   |
| matrix_addr5_cast_reg_950|    8   |
| matrix_addr9_cast_reg_881|    8   |
|   matrix_addr_2_reg_963  |    6   |
|  matrix_addr_3_reg_1003  |    6   |
|  matrix_addr_4_reg_1038  |    6   |
|       min_1_reg_359      |    8   |
|       min_3_reg_370      |    8   |
|    min_4_min_1_reg_968   |    8   |
|        min_reg_336       |    8   |
|   result_addr_reg_1079   |    3   |
|      tmp_20_reg_1046     |    1   |
|      tmp_25_reg_1074     |   64   |
|  tmp_2_trn_cast_reg_921  |    8   |
|       tmp_4_reg_876      |    6   |
|   vector_addr_2_reg_912  |    3   |
|   vector_addr_3_reg_942  |    3   |
|   vector_addr_4_reg_981  |    3   |
|  vector_addr_5_reg_1016  |    3   |
|  vector_addr_6_reg_1050  |    3   |
|   vector_load_2_reg_986  |    1   |
|  vector_load_3_reg_1021  |    1   |
|    vector_load_reg_917   |    1   |
+--------------------------+--------+
|           Total          |   300  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |  13  |   3  |   39   ||    9    |
| grp_access_fu_103 |  p1  |   2  |   1  |    2   |
| grp_access_fu_125 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_137 |  p0  |   8  |   6  |   48   ||    12   |
| grp_access_fu_137 |  p1  |   3  |   8  |   24   ||    8    |
| grp_access_fu_223 |  p0  |   3  |   3  |    9   ||    3    |
|    i_2_reg_301    |  p0  |   2  |   4  |    8   ||    4    |
|    i_3_reg_324    |  p0  |   2  |   4  |    8   ||    4    |
|    min_reg_336    |  p0  |   2  |   8  |   16   ||    8    |
|    i_4_reg_383    |  p0  |   2  |   4  |    8   ||    4    |
|    i_5_reg_406    |  p0  |   2  |   4  |    8   ||    4    |
|    e_4_reg_419    |  p0  |   2  |   4  |    8   ||    4    |
|    i_6_reg_431    |  p0  |   2  |   4  |    8   ||    4    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   198  ||  21.455 ||    70   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   181  |
|   Memory  |    0   |    -   |   26   |   10   |
|Multiplexer|    -   |   21   |    -   |   70   |
|  Register |    -   |    -   |   300  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   21   |   326  |   261  |
+-----------+--------+--------+--------+--------+
