#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000020df56cde20 .scope module, "invert" "invert" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "b";
    .port_info 1 /OUTPUT 32 "a";
L_0000020df597cc10 .functor BUF 1, L_0000020df5a3d6e0, C4<0>, C4<0>, C4<0>;
L_0000020df597ca50 .functor BUF 1, L_0000020df5a3dfa0, C4<0>, C4<0>, C4<0>;
L_0000020df597cac0 .functor BUF 1, L_0000020df5a3f080, C4<0>, C4<0>, C4<0>;
L_0000020df597cb30 .functor BUF 1, L_0000020df5a3d960, C4<0>, C4<0>, C4<0>;
L_0000020df597cc80 .functor BUF 1, L_0000020df5a3ee00, C4<0>, C4<0>, C4<0>;
L_0000020df597cd60 .functor BUF 1, L_0000020df5a3ddc0, C4<0>, C4<0>, C4<0>;
L_0000020df597cf20 .functor BUF 1, L_0000020df5a3de60, C4<0>, C4<0>, C4<0>;
L_0000020df597d0e0 .functor BUF 1, L_0000020df5a3ef40, C4<0>, C4<0>, C4<0>;
L_0000020df597d1c0 .functor BUF 1, L_0000020df5a3e0e0, C4<0>, C4<0>, C4<0>;
L_0000020df597d230 .functor BUF 1, L_0000020df5a3efe0, C4<0>, C4<0>, C4<0>;
L_0000020df597d150 .functor BUF 1, L_0000020df5a3f940, C4<0>, C4<0>, C4<0>;
L_0000020df597d2a0 .functor BUF 1, L_0000020df5a3e400, C4<0>, C4<0>, C4<0>;
L_0000020df597d310 .functor BUF 1, L_0000020df5a3e2c0, C4<0>, C4<0>, C4<0>;
L_0000020df58f7d90 .functor BUF 1, L_0000020df5a3f440, C4<0>, C4<0>, C4<0>;
L_0000020df58f7e00 .functor BUF 1, L_0000020df5a3f120, C4<0>, C4<0>, C4<0>;
L_0000020df58f7a80 .functor BUF 1, L_0000020df5a3f4e0, C4<0>, C4<0>, C4<0>;
L_0000020df58f7380 .functor BUF 1, L_0000020df5a3e5e0, C4<0>, C4<0>, C4<0>;
L_0000020df58f7c40 .functor BUF 1, L_0000020df5a3e220, C4<0>, C4<0>, C4<0>;
L_0000020df58f7d20 .functor BUF 1, L_0000020df5a3f580, C4<0>, C4<0>, C4<0>;
L_0000020df58f6f90 .functor BUF 1, L_0000020df5a3f8a0, C4<0>, C4<0>, C4<0>;
L_0000020df58f7af0 .functor BUF 1, L_0000020df5a3f9e0, C4<0>, C4<0>, C4<0>;
L_0000020df58f7bd0 .functor BUF 1, L_0000020df5a3fb20, C4<0>, C4<0>, C4<0>;
L_0000020df58f7cb0 .functor BUF 1, L_0000020df5a3fa80, C4<0>, C4<0>, C4<0>;
L_0000020df58f7000 .functor BUF 1, L_0000020df5a408e0, C4<0>, C4<0>, C4<0>;
L_0000020df58f7620 .functor BUF 1, L_0000020df5a40840, C4<0>, C4<0>, C4<0>;
L_0000020df58f7930 .functor BUF 1, L_0000020df5a40520, C4<0>, C4<0>, C4<0>;
L_0000020df58f7b60 .functor BUF 1, L_0000020df5a40200, C4<0>, C4<0>, C4<0>;
L_0000020df58f7070 .functor BUF 1, L_0000020df5a40ac0, C4<0>, C4<0>, C4<0>;
L_0000020df58f73f0 .functor BUF 1, L_0000020df5a405c0, C4<0>, C4<0>, C4<0>;
L_0000020df58f7770 .functor BUF 1, L_0000020df5a40480, C4<0>, C4<0>, C4<0>;
L_0000020df58f7690 .functor BUF 1, L_0000020df5a402a0, C4<0>, C4<0>, C4<0>;
L_0000020df58f72a0 .functor BUF 1, L_0000020df5a403e0, C4<0>, C4<0>, C4<0>;
v0000020df5978d00_0 .net *"_ivl_1", 0 0, L_0000020df597cc10;  1 drivers
v0000020df5979660_0 .net *"_ivl_101", 0 0, L_0000020df58f7af0;  1 drivers
v0000020df597a920_0 .net *"_ivl_104", 0 0, L_0000020df5a3f9e0;  1 drivers
v0000020df59797a0_0 .net *"_ivl_106", 0 0, L_0000020df58f7bd0;  1 drivers
v0000020df5979fc0_0 .net *"_ivl_109", 0 0, L_0000020df5a3fb20;  1 drivers
v0000020df597ab00_0 .net *"_ivl_11", 0 0, L_0000020df597cac0;  1 drivers
v0000020df597a880_0 .net *"_ivl_111", 0 0, L_0000020df58f7cb0;  1 drivers
v0000020df597a4c0_0 .net *"_ivl_114", 0 0, L_0000020df5a3fa80;  1 drivers
v0000020df597a380_0 .net *"_ivl_116", 0 0, L_0000020df58f7000;  1 drivers
v0000020df597a420_0 .net *"_ivl_119", 0 0, L_0000020df5a408e0;  1 drivers
v0000020df5978e40_0 .net *"_ivl_121", 0 0, L_0000020df58f7620;  1 drivers
v0000020df5979ac0_0 .net *"_ivl_124", 0 0, L_0000020df5a40840;  1 drivers
v0000020df597aba0_0 .net *"_ivl_126", 0 0, L_0000020df58f7930;  1 drivers
v0000020df5978bc0_0 .net *"_ivl_129", 0 0, L_0000020df5a40520;  1 drivers
v0000020df5979e80_0 .net *"_ivl_131", 0 0, L_0000020df58f7b60;  1 drivers
v0000020df5978f80_0 .net *"_ivl_134", 0 0, L_0000020df5a40200;  1 drivers
v0000020df597ac40_0 .net *"_ivl_136", 0 0, L_0000020df58f7070;  1 drivers
v0000020df597a9c0_0 .net *"_ivl_139", 0 0, L_0000020df5a40ac0;  1 drivers
v0000020df597a560_0 .net *"_ivl_14", 0 0, L_0000020df5a3f080;  1 drivers
v0000020df59798e0_0 .net *"_ivl_141", 0 0, L_0000020df58f73f0;  1 drivers
v0000020df59784e0_0 .net *"_ivl_144", 0 0, L_0000020df5a405c0;  1 drivers
v0000020df5978580_0 .net *"_ivl_146", 0 0, L_0000020df58f7770;  1 drivers
v0000020df5978620_0 .net *"_ivl_149", 0 0, L_0000020df5a40480;  1 drivers
v0000020df597a2e0_0 .net *"_ivl_151", 0 0, L_0000020df58f7690;  1 drivers
v0000020df5979f20_0 .net *"_ivl_154", 0 0, L_0000020df5a402a0;  1 drivers
v0000020df5979520_0 .net *"_ivl_156", 0 0, L_0000020df58f72a0;  1 drivers
v0000020df5978c60_0 .net *"_ivl_16", 0 0, L_0000020df597cb30;  1 drivers
v0000020df5978800_0 .net *"_ivl_160", 0 0, L_0000020df5a403e0;  1 drivers
v0000020df5979700_0 .net *"_ivl_19", 0 0, L_0000020df5a3d960;  1 drivers
v0000020df59795c0_0 .net *"_ivl_21", 0 0, L_0000020df597cc80;  1 drivers
v0000020df59786c0_0 .net *"_ivl_24", 0 0, L_0000020df5a3ee00;  1 drivers
v0000020df5978a80_0 .net *"_ivl_26", 0 0, L_0000020df597cd60;  1 drivers
v0000020df5978760_0 .net *"_ivl_29", 0 0, L_0000020df5a3ddc0;  1 drivers
v0000020df5979d40_0 .net *"_ivl_31", 0 0, L_0000020df597cf20;  1 drivers
v0000020df5978940_0 .net *"_ivl_34", 0 0, L_0000020df5a3de60;  1 drivers
v0000020df5979de0_0 .net *"_ivl_36", 0 0, L_0000020df597d0e0;  1 drivers
v0000020df597a100_0 .net *"_ivl_39", 0 0, L_0000020df5a3ef40;  1 drivers
v0000020df59788a0_0 .net *"_ivl_4", 0 0, L_0000020df5a3d6e0;  1 drivers
v0000020df5978da0_0 .net *"_ivl_41", 0 0, L_0000020df597d1c0;  1 drivers
v0000020df5979200_0 .net *"_ivl_44", 0 0, L_0000020df5a3e0e0;  1 drivers
v0000020df597a740_0 .net *"_ivl_46", 0 0, L_0000020df597d230;  1 drivers
v0000020df59789e0_0 .net *"_ivl_49", 0 0, L_0000020df5a3efe0;  1 drivers
v0000020df5978b20_0 .net *"_ivl_51", 0 0, L_0000020df597d150;  1 drivers
v0000020df5978ee0_0 .net *"_ivl_54", 0 0, L_0000020df5a3f940;  1 drivers
v0000020df597a060_0 .net *"_ivl_56", 0 0, L_0000020df597d2a0;  1 drivers
v0000020df597a1a0_0 .net *"_ivl_59", 0 0, L_0000020df5a3e400;  1 drivers
v0000020df5979020_0 .net *"_ivl_6", 0 0, L_0000020df597ca50;  1 drivers
v0000020df59790c0_0 .net *"_ivl_61", 0 0, L_0000020df597d310;  1 drivers
v0000020df59793e0_0 .net *"_ivl_64", 0 0, L_0000020df5a3e2c0;  1 drivers
v0000020df597a240_0 .net *"_ivl_66", 0 0, L_0000020df58f7d90;  1 drivers
v0000020df597a600_0 .net *"_ivl_69", 0 0, L_0000020df5a3f440;  1 drivers
v0000020df5979160_0 .net *"_ivl_71", 0 0, L_0000020df58f7e00;  1 drivers
v0000020df597a6a0_0 .net *"_ivl_74", 0 0, L_0000020df5a3f120;  1 drivers
v0000020df5979840_0 .net *"_ivl_76", 0 0, L_0000020df58f7a80;  1 drivers
v0000020df597a7e0_0 .net *"_ivl_79", 0 0, L_0000020df5a3f4e0;  1 drivers
v0000020df597aa60_0 .net *"_ivl_81", 0 0, L_0000020df58f7380;  1 drivers
v0000020df59792a0_0 .net *"_ivl_84", 0 0, L_0000020df5a3e5e0;  1 drivers
v0000020df5979340_0 .net *"_ivl_86", 0 0, L_0000020df58f7c40;  1 drivers
v0000020df5979480_0 .net *"_ivl_89", 0 0, L_0000020df5a3e220;  1 drivers
v0000020df5979980_0 .net *"_ivl_9", 0 0, L_0000020df5a3dfa0;  1 drivers
v0000020df5979a20_0 .net *"_ivl_91", 0 0, L_0000020df58f7d20;  1 drivers
v0000020df5979b60_0 .net *"_ivl_94", 0 0, L_0000020df5a3f580;  1 drivers
v0000020df5979c00_0 .net *"_ivl_96", 0 0, L_0000020df58f6f90;  1 drivers
v0000020df5979ca0_0 .net *"_ivl_99", 0 0, L_0000020df5a3f8a0;  1 drivers
v0000020df597ad80_0 .net "a", 31 0, L_0000020df5a40660;  1 drivers
o0000020df59b0cb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020df597b3c0_0 .net "b", 31 0, o0000020df59b0cb8;  0 drivers
L_0000020df5a3d6e0 .part o0000020df59b0cb8, 31, 1;
L_0000020df5a3dfa0 .part o0000020df59b0cb8, 30, 1;
L_0000020df5a3f080 .part o0000020df59b0cb8, 29, 1;
L_0000020df5a3d960 .part o0000020df59b0cb8, 28, 1;
L_0000020df5a3ee00 .part o0000020df59b0cb8, 27, 1;
L_0000020df5a3ddc0 .part o0000020df59b0cb8, 26, 1;
L_0000020df5a3de60 .part o0000020df59b0cb8, 25, 1;
L_0000020df5a3ef40 .part o0000020df59b0cb8, 24, 1;
L_0000020df5a3e0e0 .part o0000020df59b0cb8, 23, 1;
L_0000020df5a3efe0 .part o0000020df59b0cb8, 22, 1;
L_0000020df5a3f940 .part o0000020df59b0cb8, 21, 1;
L_0000020df5a3e400 .part o0000020df59b0cb8, 20, 1;
L_0000020df5a3e2c0 .part o0000020df59b0cb8, 19, 1;
L_0000020df5a3f440 .part o0000020df59b0cb8, 18, 1;
L_0000020df5a3f120 .part o0000020df59b0cb8, 17, 1;
L_0000020df5a3f4e0 .part o0000020df59b0cb8, 16, 1;
L_0000020df5a3e5e0 .part o0000020df59b0cb8, 15, 1;
L_0000020df5a3e220 .part o0000020df59b0cb8, 14, 1;
L_0000020df5a3f580 .part o0000020df59b0cb8, 13, 1;
L_0000020df5a3f8a0 .part o0000020df59b0cb8, 12, 1;
L_0000020df5a3f9e0 .part o0000020df59b0cb8, 11, 1;
L_0000020df5a3fb20 .part o0000020df59b0cb8, 10, 1;
L_0000020df5a3fa80 .part o0000020df59b0cb8, 9, 1;
L_0000020df5a408e0 .part o0000020df59b0cb8, 8, 1;
L_0000020df5a40840 .part o0000020df59b0cb8, 7, 1;
L_0000020df5a40520 .part o0000020df59b0cb8, 6, 1;
L_0000020df5a40200 .part o0000020df59b0cb8, 5, 1;
L_0000020df5a40ac0 .part o0000020df59b0cb8, 4, 1;
L_0000020df5a405c0 .part o0000020df59b0cb8, 3, 1;
L_0000020df5a40480 .part o0000020df59b0cb8, 2, 1;
L_0000020df5a402a0 .part o0000020df59b0cb8, 1, 1;
LS_0000020df5a40660_0_0 .concat8 [ 1 1 1 1], L_0000020df597cc10, L_0000020df597ca50, L_0000020df597cac0, L_0000020df597cb30;
LS_0000020df5a40660_0_4 .concat8 [ 1 1 1 1], L_0000020df597cc80, L_0000020df597cd60, L_0000020df597cf20, L_0000020df597d0e0;
LS_0000020df5a40660_0_8 .concat8 [ 1 1 1 1], L_0000020df597d1c0, L_0000020df597d230, L_0000020df597d150, L_0000020df597d2a0;
LS_0000020df5a40660_0_12 .concat8 [ 1 1 1 1], L_0000020df597d310, L_0000020df58f7d90, L_0000020df58f7e00, L_0000020df58f7a80;
LS_0000020df5a40660_0_16 .concat8 [ 1 1 1 1], L_0000020df58f7380, L_0000020df58f7c40, L_0000020df58f7d20, L_0000020df58f6f90;
LS_0000020df5a40660_0_20 .concat8 [ 1 1 1 1], L_0000020df58f7af0, L_0000020df58f7bd0, L_0000020df58f7cb0, L_0000020df58f7000;
LS_0000020df5a40660_0_24 .concat8 [ 1 1 1 1], L_0000020df58f7620, L_0000020df58f7930, L_0000020df58f7b60, L_0000020df58f7070;
LS_0000020df5a40660_0_28 .concat8 [ 1 1 1 1], L_0000020df58f73f0, L_0000020df58f7770, L_0000020df58f7690, L_0000020df58f72a0;
LS_0000020df5a40660_1_0 .concat8 [ 4 4 4 4], LS_0000020df5a40660_0_0, LS_0000020df5a40660_0_4, LS_0000020df5a40660_0_8, LS_0000020df5a40660_0_12;
LS_0000020df5a40660_1_4 .concat8 [ 4 4 4 4], LS_0000020df5a40660_0_16, LS_0000020df5a40660_0_20, LS_0000020df5a40660_0_24, LS_0000020df5a40660_0_28;
L_0000020df5a40660 .concat8 [ 16 16 0 0], LS_0000020df5a40660_1_0, LS_0000020df5a40660_1_4;
L_0000020df5a403e0 .part o0000020df59b0cb8, 0, 1;
S_0000020df56cdfb0 .scope module, "test" "test" 3 5;
 .timescale 0 0;
v0000020df5a3e040_0 .net "R", 31 0, L_0000020df5a5aca0;  1 drivers
v0000020df5a3ed60_0 .var "a", 31 0;
v0000020df5a3dd20_0 .var "b", 31 0;
v0000020df5a3df00_0 .var "clk", 0 0;
v0000020df5a3dc80_0 .net "q", 31 0, L_0000020df5a55200;  1 drivers
v0000020df5a3e360_0 .var "r", 0 0;
S_0000020df56a80d0 .scope module, "div" "divisor" 3 14, 3 42 0, S_0000020df56cdfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dsor";
    .port_info 1 /INPUT 32 "dend";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "r";
    .port_info 4 /OUTPUT 32 "quotient";
    .port_info 5 /OUTPUT 32 "remainder";
L_0000020df58f79a0 .functor AND 1, v0000020df5a3df00_0, L_0000020df58f78c0, C4<1>, C4<1>;
L_0000020df58f77e0 .functor NOT 1, L_0000020df5a40700, C4<0>, C4<0>, C4<0>;
L_0000020df58f7460 .functor NOT 1, L_0000020df5a407a0, C4<0>, C4<0>, C4<0>;
L_0000020df58f7310 .functor NOT 1, L_0000020df5a3fe40, C4<0>, C4<0>, C4<0>;
L_0000020df58f7a10 .functor NOT 1, L_0000020df5a40980, C4<0>, C4<0>, C4<0>;
L_0000020df58f70e0 .functor NOT 1, L_0000020df5a40a20, C4<0>, C4<0>, C4<0>;
L_0000020df58f7850 .functor NOT 1, L_0000020df5a40b60, C4<0>, C4<0>, C4<0>;
L_0000020df58f78c0 .functor NAND 1, L_0000020df5a32ba0, L_0000020df5a31f20, C4<1>, C4<1>;
L_0000020df58f75b0/0/0 .functor OR 1, L_0000020df5a321a0, L_0000020df5a331e0, L_0000020df5a32380, L_0000020df5a31200;
L_0000020df58f75b0/0/4 .functor OR 1, L_0000020df5a30e40, L_0000020df5a31c00, C4<0>, C4<0>;
L_0000020df58f75b0 .functor NOR 1, L_0000020df58f75b0/0/0, L_0000020df58f75b0/0/4, C4<0>, C4<0>;
L_0000020df5a645e0 .functor NOT 1, L_0000020df5a5b060, C4<0>, C4<0>, C4<0>;
L_0000020df5a64650 .functor AND 1, L_0000020df5a5b100, L_0000020df5a5c000, C4<1>, C4<1>;
L_0000020df5a63690 .functor AND 1, L_0000020df58f79a0, L_0000020df5a645e0, C4<1>, C4<1>;
v0000020df5a3b3e0_0 .net *"_ivl_10", 0 0, L_0000020df5a407a0;  1 drivers
v0000020df5a3b520_0 .net *"_ivl_102", 0 0, L_0000020df5a5b100;  1 drivers
v0000020df5a3ba20_0 .net *"_ivl_104", 0 0, L_0000020df5a5c000;  1 drivers
v0000020df5a3b5c0_0 .net *"_ivl_12", 0 0, L_0000020df58f7310;  1 drivers
v0000020df5a3b660_0 .net *"_ivl_15", 0 0, L_0000020df5a3fe40;  1 drivers
v0000020df5a3b7a0_0 .net *"_ivl_17", 0 0, L_0000020df58f7a10;  1 drivers
v0000020df5a3b980_0 .net *"_ivl_2", 0 0, L_0000020df58f77e0;  1 drivers
v0000020df5a3eae0_0 .net *"_ivl_20", 0 0, L_0000020df5a40980;  1 drivers
v0000020df5a3d820_0 .net *"_ivl_22", 0 0, L_0000020df58f70e0;  1 drivers
v0000020df5a3e900_0 .net *"_ivl_25", 0 0, L_0000020df5a40a20;  1 drivers
v0000020df5a3f300_0 .net *"_ivl_27", 0 0, L_0000020df58f7850;  1 drivers
v0000020df5a3f1c0_0 .net *"_ivl_31", 0 0, L_0000020df5a40b60;  1 drivers
v0000020df5a3f760_0 .net *"_ivl_5", 0 0, L_0000020df5a40700;  1 drivers
v0000020df5a3e860_0 .net *"_ivl_69", 0 0, L_0000020df5a32ba0;  1 drivers
v0000020df5a3e4a0_0 .net *"_ivl_7", 0 0, L_0000020df58f7460;  1 drivers
v0000020df5a3e720_0 .net *"_ivl_71", 0 0, L_0000020df5a31f20;  1 drivers
v0000020df5a3e540_0 .net *"_ivl_74", 0 0, L_0000020df5a321a0;  1 drivers
v0000020df5a3f260_0 .net *"_ivl_76", 0 0, L_0000020df5a331e0;  1 drivers
v0000020df5a3e9a0_0 .net *"_ivl_78", 0 0, L_0000020df5a32380;  1 drivers
v0000020df5a3e680_0 .net *"_ivl_80", 0 0, L_0000020df5a31200;  1 drivers
v0000020df5a3fd00_0 .net *"_ivl_82", 0 0, L_0000020df5a30e40;  1 drivers
v0000020df5a3dbe0_0 .net *"_ivl_84", 0 0, L_0000020df5a31c00;  1 drivers
v0000020df5a3fda0_0 .net *"_ivl_86", 30 0, L_0000020df5a53b80;  1 drivers
v0000020df5a3eea0_0 .net *"_ivl_90", 30 0, L_0000020df5a5c640;  1 drivers
v0000020df5a3daa0_0 .net *"_ivl_99", 0 0, L_0000020df5a5b060;  1 drivers
v0000020df5a3f620_0 .net "clk", 0 0, v0000020df5a3df00_0;  1 drivers
v0000020df5a3f6c0_0 .net "clkReg", 0 0, L_0000020df5a63690;  1 drivers
v0000020df5a3e7c0_0 .net "count", 5 0, L_0000020df5a33140;  1 drivers
v0000020df5a3da00_0 .net "countClk", 0 0, L_0000020df58f79a0;  1 drivers
v0000020df5a3db40_0 .net "d", 5 0, L_0000020df5a400c0;  1 drivers
v0000020df5a3fbc0_0 .net "dend", 31 0, v0000020df5a3dd20_0;  1 drivers
v0000020df5a3e180_0 .net "dsor", 31 0, v0000020df5a3ed60_0;  1 drivers
v0000020df5a3f3a0_0 .net "in", 0 0, L_0000020df5a637e0;  1 drivers
v0000020df5a3f800_0 .net "loadInitial", 0 0, L_0000020df58f75b0;  1 drivers
v0000020df5a3d640_0 .net "notCount32", 0 0, L_0000020df5a64650;  1 drivers
v0000020df5a3eb80_0 .net "passClk", 0 0, L_0000020df58f78c0;  1 drivers
v0000020df5a3ea40_0 .net "quotient", 31 0, L_0000020df5a55200;  alias, 1 drivers
v0000020df5a3d8c0_0 .net "r", 0 0, v0000020df5a3e360_0;  1 drivers
v0000020df5a3ec20_0 .net "remainder", 31 0, L_0000020df5a5aca0;  alias, 1 drivers
v0000020df5a3ecc0_0 .net "remainderFlex", 31 0, L_0000020df5a5b9c0;  1 drivers
v0000020df5a3d780_0 .net "resta", 31 0, L_0000020df5a78020;  1 drivers
v0000020df5a3fc60_0 .net "shiftIn", 0 0, L_0000020df5a645e0;  1 drivers
L_0000020df5a40700 .part L_0000020df5a33140, 0, 1;
L_0000020df5a407a0 .part L_0000020df5a33140, 1, 1;
L_0000020df5a3fe40 .part L_0000020df5a33140, 2, 1;
L_0000020df5a40980 .part L_0000020df5a33140, 3, 1;
L_0000020df5a40a20 .part L_0000020df5a33140, 4, 1;
LS_0000020df5a400c0_0_0 .concat8 [ 1 1 1 1], L_0000020df58f77e0, L_0000020df58f7460, L_0000020df58f7310, L_0000020df58f7a10;
LS_0000020df5a400c0_0_4 .concat8 [ 1 1 0 0], L_0000020df58f70e0, L_0000020df58f7850;
L_0000020df5a400c0 .concat8 [ 4 2 0 0], LS_0000020df5a400c0_0_0, LS_0000020df5a400c0_0_4;
L_0000020df5a40b60 .part L_0000020df5a33140, 5, 1;
L_0000020df5a40c00 .part L_0000020df5a400c0, 0, 1;
L_0000020df5a40ca0 .part L_0000020df5a400c0, 1, 1;
L_0000020df5a40340 .part L_0000020df5a33140, 0, 1;
L_0000020df5a3fee0 .part L_0000020df5a400c0, 2, 1;
L_0000020df5a40160 .part L_0000020df5a33140, 1, 1;
L_0000020df5a3ff80 .part L_0000020df5a400c0, 3, 1;
L_0000020df5a40020 .part L_0000020df5a33140, 2, 1;
L_0000020df5a326a0 .part L_0000020df5a400c0, 4, 1;
L_0000020df5a31e80 .part L_0000020df5a33140, 3, 1;
L_0000020df5a33500 .part L_0000020df5a400c0, 5, 1;
L_0000020df5a32e20 .part L_0000020df5a33140, 4, 1;
LS_0000020df5a33140_0_0 .concat8 [ 1 1 1 1], v0000020df5a1ee20_0, v0000020df5a1cee0_0, v0000020df5a1ef60_0, v0000020df5a1e060_0;
LS_0000020df5a33140_0_4 .concat8 [ 1 1 0 0], v0000020df5a1cda0_0, v0000020df5a1cf80_0;
L_0000020df5a33140 .concat8 [ 4 2 0 0], LS_0000020df5a33140_0_0, LS_0000020df5a33140_0_4;
L_0000020df5a32ba0 .part L_0000020df5a33140, 5, 1;
L_0000020df5a31f20 .part L_0000020df5a33140, 0, 1;
L_0000020df5a321a0 .part L_0000020df5a33140, 0, 1;
L_0000020df5a331e0 .part L_0000020df5a33140, 1, 1;
L_0000020df5a32380 .part L_0000020df5a33140, 2, 1;
L_0000020df5a31200 .part L_0000020df5a33140, 3, 1;
L_0000020df5a30e40 .part L_0000020df5a33140, 4, 1;
L_0000020df5a31c00 .part L_0000020df5a33140, 5, 1;
L_0000020df5a53b80 .part v0000020df5a3dd20_0, 0, 31;
L_0000020df5a54800 .concat [ 1 31 0 0], L_0000020df5a645e0, L_0000020df5a53b80;
L_0000020df5a5c640 .part L_0000020df5a78020, 0, 31;
L_0000020df5a5af20 .concat [ 1 31 0 0], L_0000020df5a637e0, L_0000020df5a5c640;
L_0000020df5a5a340 .part v0000020df5a3dd20_0, 31, 1;
L_0000020df5a5b560 .part L_0000020df5a55200, 31, 1;
L_0000020df5a5b060 .part L_0000020df5a78020, 31, 1;
L_0000020df5a5b100 .part L_0000020df5a33140, 5, 1;
L_0000020df5a5c000 .part L_0000020df5a33140, 1, 1;
L_0000020df5a5b2e0 .part L_0000020df5a78020, 0, 1;
L_0000020df5a5c820 .part L_0000020df5a78020, 1, 1;
L_0000020df5a5c960 .part L_0000020df5a78020, 2, 1;
L_0000020df5a5b600 .part L_0000020df5a78020, 3, 1;
L_0000020df5a5b420 .part L_0000020df5a78020, 4, 1;
L_0000020df5a5b920 .part L_0000020df5a78020, 5, 1;
L_0000020df5a5c780 .part L_0000020df5a78020, 6, 1;
L_0000020df5a5a840 .part L_0000020df5a78020, 7, 1;
L_0000020df5a5a480 .part L_0000020df5a78020, 8, 1;
L_0000020df5a5c280 .part L_0000020df5a78020, 9, 1;
L_0000020df5a5bb00 .part L_0000020df5a78020, 10, 1;
L_0000020df5a5aa20 .part L_0000020df5a78020, 11, 1;
L_0000020df5a5c6e0 .part L_0000020df5a78020, 12, 1;
L_0000020df5a5a520 .part L_0000020df5a78020, 13, 1;
L_0000020df5a5c8c0 .part L_0000020df5a78020, 14, 1;
L_0000020df5a5a3e0 .part L_0000020df5a78020, 15, 1;
L_0000020df5a5a660 .part L_0000020df5a78020, 16, 1;
L_0000020df5a5c460 .part L_0000020df5a78020, 17, 1;
L_0000020df5a5a5c0 .part L_0000020df5a78020, 18, 1;
L_0000020df5a5a700 .part L_0000020df5a78020, 19, 1;
L_0000020df5a5ba60 .part L_0000020df5a78020, 20, 1;
L_0000020df5a5c0a0 .part L_0000020df5a78020, 21, 1;
L_0000020df5a5a7a0 .part L_0000020df5a78020, 22, 1;
L_0000020df5a5bce0 .part L_0000020df5a78020, 23, 1;
L_0000020df5a5aac0 .part L_0000020df5a78020, 24, 1;
L_0000020df5a5c140 .part L_0000020df5a78020, 25, 1;
L_0000020df5a5bd80 .part L_0000020df5a78020, 26, 1;
L_0000020df5a5ade0 .part L_0000020df5a78020, 27, 1;
L_0000020df5a5bec0 .part L_0000020df5a78020, 28, 1;
L_0000020df5a5c320 .part L_0000020df5a78020, 29, 1;
L_0000020df5a5ab60 .part L_0000020df5a78020, 30, 1;
L_0000020df5a5c1e0 .part L_0000020df5a78020, 31, 1;
LS_0000020df5a5aca0_0_0 .concat8 [ 1 1 1 1], v0000020df5a18c00_0, v0000020df5a18a20_0, v0000020df5a1ac80_0, v0000020df5a1bfe0_0;
LS_0000020df5a5aca0_0_4 .concat8 [ 1 1 1 1], v0000020df5a1c9e0_0, v0000020df5a1da20_0, v0000020df5a1e560_0, v0000020df5a1e920_0;
LS_0000020df5a5aca0_0_8 .concat8 [ 1 1 1 1], v0000020df5a1d0c0_0, v0000020df5a1e600_0, v0000020df5a19ba0_0, v0000020df5a19100_0;
LS_0000020df5a5aca0_0_12 .concat8 [ 1 1 1 1], v0000020df5a191a0_0, v0000020df5a17bc0_0, v0000020df5a19240_0, v0000020df5a197e0_0;
LS_0000020df5a5aca0_0_16 .concat8 [ 1 1 1 1], v0000020df5a1c260_0, v0000020df5a1bb80_0, v0000020df5a1b0e0_0, v0000020df5a1c8a0_0;
LS_0000020df5a5aca0_0_20 .concat8 [ 1 1 1 1], v0000020df5a1a820_0, v0000020df5a1a320_0, v0000020df5a1adc0_0, v0000020df5a1b9a0_0;
LS_0000020df5a5aca0_0_24 .concat8 [ 1 1 1 1], v0000020df5a1c620_0, v0000020df5a1aa00_0, v0000020df5a1af00_0, v0000020df5a1b220_0;
LS_0000020df5a5aca0_0_28 .concat8 [ 1 1 1 1], v0000020df5a1b5e0_0, v0000020df5a1b860_0, v0000020df5a1d660_0, v0000020df5a1dac0_0;
LS_0000020df5a5aca0_1_0 .concat8 [ 4 4 4 4], LS_0000020df5a5aca0_0_0, LS_0000020df5a5aca0_0_4, LS_0000020df5a5aca0_0_8, LS_0000020df5a5aca0_0_12;
LS_0000020df5a5aca0_1_4 .concat8 [ 4 4 4 4], LS_0000020df5a5aca0_0_16, LS_0000020df5a5aca0_0_20, LS_0000020df5a5aca0_0_24, LS_0000020df5a5aca0_0_28;
L_0000020df5a5aca0 .concat8 [ 16 16 0 0], LS_0000020df5a5aca0_1_0, LS_0000020df5a5aca0_1_4;
S_0000020df56a8260 .scope module, "RegQuotient" "shiftRegister_32b" 3 101, 4 12 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "r";
    .port_info 5 /OUTPUT 32 "Q";
v0000020df59f71b0_0 .net "Q", 0 31, L_0000020df5a55200;  alias, 1 drivers
v0000020df59f6530_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f79d0_0 .net "d", 31 0, L_0000020df5a51a60;  1 drivers
v0000020df59f6f30_0 .net "in", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df59f6850_0 .net "load", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df59f6a30_0 .net "r", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
v0000020df59f6b70_0 .net "value", 31 0, L_0000020df5a54800;  1 drivers
L_0000020df5a30ee0 .part L_0000020df5a54800, 31, 1;
L_0000020df5a310c0 .part L_0000020df5a55200, 30, 1;
L_0000020df5a32060 .part L_0000020df5a54800, 30, 1;
L_0000020df5a322e0 .part L_0000020df5a55200, 29, 1;
L_0000020df5a333c0 .part L_0000020df5a54800, 29, 1;
L_0000020df5a32100 .part L_0000020df5a55200, 28, 1;
L_0000020df5a31a20 .part L_0000020df5a54800, 28, 1;
L_0000020df5a32a60 .part L_0000020df5a55200, 27, 1;
L_0000020df5a31340 .part L_0000020df5a54800, 27, 1;
L_0000020df5a32b00 .part L_0000020df5a55200, 26, 1;
L_0000020df5a31ca0 .part L_0000020df5a54800, 26, 1;
L_0000020df5a31d40 .part L_0000020df5a55200, 25, 1;
L_0000020df5a318e0 .part L_0000020df5a54800, 25, 1;
L_0000020df5a324c0 .part L_0000020df5a55200, 24, 1;
L_0000020df5a32880 .part L_0000020df5a54800, 24, 1;
L_0000020df5a32f60 .part L_0000020df5a55200, 23, 1;
L_0000020df5a31de0 .part L_0000020df5a54800, 23, 1;
L_0000020df5a31b60 .part L_0000020df5a55200, 22, 1;
L_0000020df5a317a0 .part L_0000020df5a54800, 22, 1;
L_0000020df5a31840 .part L_0000020df5a55200, 21, 1;
L_0000020df5a4f800 .part L_0000020df5a54800, 21, 1;
L_0000020df5a4eb80 .part L_0000020df5a55200, 20, 1;
L_0000020df5a4ea40 .part L_0000020df5a54800, 20, 1;
L_0000020df5a4f3a0 .part L_0000020df5a55200, 19, 1;
L_0000020df5a4eae0 .part L_0000020df5a54800, 19, 1;
L_0000020df5a4e720 .part L_0000020df5a55200, 18, 1;
L_0000020df5a4ef40 .part L_0000020df5a54800, 18, 1;
L_0000020df5a4e860 .part L_0000020df5a55200, 17, 1;
L_0000020df5a4fc60 .part L_0000020df5a54800, 17, 1;
L_0000020df5a50020 .part L_0000020df5a55200, 16, 1;
L_0000020df5a4f620 .part L_0000020df5a54800, 16, 1;
L_0000020df5a4f260 .part L_0000020df5a55200, 15, 1;
L_0000020df5a4df00 .part L_0000020df5a54800, 15, 1;
L_0000020df5a4e900 .part L_0000020df5a55200, 14, 1;
L_0000020df5a4f4e0 .part L_0000020df5a54800, 14, 1;
L_0000020df5a4e0e0 .part L_0000020df5a55200, 13, 1;
L_0000020df5a4e180 .part L_0000020df5a54800, 13, 1;
L_0000020df5a4fee0 .part L_0000020df5a55200, 12, 1;
L_0000020df5a4f940 .part L_0000020df5a54800, 12, 1;
L_0000020df5a50160 .part L_0000020df5a55200, 11, 1;
L_0000020df5a4e7c0 .part L_0000020df5a54800, 11, 1;
L_0000020df5a4ddc0 .part L_0000020df5a55200, 10, 1;
L_0000020df5a4e220 .part L_0000020df5a54800, 10, 1;
L_0000020df5a4e2c0 .part L_0000020df5a55200, 9, 1;
L_0000020df5a4e4a0 .part L_0000020df5a54800, 9, 1;
L_0000020df5a4e5e0 .part L_0000020df5a55200, 8, 1;
L_0000020df5a51c40 .part L_0000020df5a54800, 8, 1;
L_0000020df5a52460 .part L_0000020df5a55200, 7, 1;
L_0000020df5a512e0 .part L_0000020df5a54800, 7, 1;
L_0000020df5a50fc0 .part L_0000020df5a55200, 6, 1;
L_0000020df5a50840 .part L_0000020df5a54800, 6, 1;
L_0000020df5a50ca0 .part L_0000020df5a55200, 5, 1;
L_0000020df5a507a0 .part L_0000020df5a54800, 5, 1;
L_0000020df5a508e0 .part L_0000020df5a55200, 4, 1;
L_0000020df5a51060 .part L_0000020df5a54800, 4, 1;
L_0000020df5a52500 .part L_0000020df5a55200, 3, 1;
L_0000020df5a51600 .part L_0000020df5a54800, 3, 1;
L_0000020df5a521e0 .part L_0000020df5a55200, 2, 1;
L_0000020df5a517e0 .part L_0000020df5a54800, 2, 1;
L_0000020df5a51880 .part L_0000020df5a55200, 1, 1;
L_0000020df5a520a0 .part L_0000020df5a54800, 1, 1;
L_0000020df5a511a0 .part L_0000020df5a55200, 0, 1;
L_0000020df5a50d40 .part L_0000020df5a54800, 0, 1;
LS_0000020df5a51a60_0_0 .concat8 [ 1 1 1 1], L_0000020df58f7540, L_0000020df59228c0, L_0000020df5923ea0, L_0000020df59240d0;
LS_0000020df5a51a60_0_4 .concat8 [ 1 1 1 1], L_0000020df5922af0, L_0000020df5922b60, L_0000020df5923730, L_0000020df5922e00;
LS_0000020df5a51a60_0_8 .concat8 [ 1 1 1 1], L_0000020df588ac50, L_0000020df588ae80, L_0000020df588aef0, L_0000020df588b040;
LS_0000020df5a51a60_0_12 .concat8 [ 1 1 1 1], L_0000020df588a240, L_0000020df588a390, L_0000020df589a220, L_0000020df5899e30;
LS_0000020df5a51a60_0_16 .concat8 [ 1 1 1 1], L_0000020df597d3f0, L_0000020df5a5f380, L_0000020df5a5ed60, L_0000020df5a5e740;
LS_0000020df5a51a60_0_20 .concat8 [ 1 1 1 1], L_0000020df5a5ff50, L_0000020df5a5f070, L_0000020df5a5ef20, L_0000020df5a5fcb0;
LS_0000020df5a51a60_0_24 .concat8 [ 1 1 1 1], L_0000020df5a5f230, L_0000020df5a5e580, L_0000020df5a5f540, L_0000020df5a5f8c0;
LS_0000020df5a51a60_0_28 .concat8 [ 1 1 1 1], L_0000020df5a5fa10, L_0000020df5a5edd0, L_0000020df5a5fc40, L_0000020df5a5fee0;
LS_0000020df5a51a60_1_0 .concat8 [ 4 4 4 4], LS_0000020df5a51a60_0_0, LS_0000020df5a51a60_0_4, LS_0000020df5a51a60_0_8, LS_0000020df5a51a60_0_12;
LS_0000020df5a51a60_1_4 .concat8 [ 4 4 4 4], LS_0000020df5a51a60_0_16, LS_0000020df5a51a60_0_20, LS_0000020df5a51a60_0_24, LS_0000020df5a51a60_0_28;
L_0000020df5a51a60 .concat8 [ 16 16 0 0], LS_0000020df5a51a60_1_0, LS_0000020df5a51a60_1_4;
L_0000020df5a50480 .part L_0000020df5a51a60, 0, 1;
L_0000020df5a523c0 .part L_0000020df5a51a60, 1, 1;
L_0000020df5a51ec0 .part L_0000020df5a51a60, 2, 1;
L_0000020df5a52780 .part L_0000020df5a51a60, 3, 1;
L_0000020df5a50520 .part L_0000020df5a51a60, 4, 1;
L_0000020df5a52a00 .part L_0000020df5a51a60, 5, 1;
L_0000020df5a50340 .part L_0000020df5a51a60, 6, 1;
L_0000020df5a50700 .part L_0000020df5a51a60, 7, 1;
L_0000020df5a503e0 .part L_0000020df5a51a60, 8, 1;
L_0000020df5a51b00 .part L_0000020df5a51a60, 9, 1;
L_0000020df5a50de0 .part L_0000020df5a51a60, 10, 1;
L_0000020df5a51ba0 .part L_0000020df5a51a60, 11, 1;
L_0000020df5a505c0 .part L_0000020df5a51a60, 12, 1;
L_0000020df5a50660 .part L_0000020df5a51a60, 13, 1;
L_0000020df5a50a20 .part L_0000020df5a51a60, 14, 1;
L_0000020df5a50c00 .part L_0000020df5a51a60, 15, 1;
L_0000020df5a50e80 .part L_0000020df5a51a60, 16, 1;
L_0000020df5a50f20 .part L_0000020df5a51a60, 17, 1;
L_0000020df5a51240 .part L_0000020df5a51a60, 18, 1;
L_0000020df5a52be0 .part L_0000020df5a51a60, 19, 1;
L_0000020df5a54da0 .part L_0000020df5a51a60, 20, 1;
L_0000020df5a535e0 .part L_0000020df5a51a60, 21, 1;
L_0000020df5a54580 .part L_0000020df5a51a60, 22, 1;
L_0000020df5a539a0 .part L_0000020df5a51a60, 23, 1;
L_0000020df5a52aa0 .part L_0000020df5a51a60, 24, 1;
L_0000020df5a54f80 .part L_0000020df5a51a60, 25, 1;
L_0000020df5a549e0 .part L_0000020df5a51a60, 26, 1;
L_0000020df5a53540 .part L_0000020df5a51a60, 27, 1;
L_0000020df5a53fe0 .part L_0000020df5a51a60, 28, 1;
L_0000020df5a55160 .part L_0000020df5a51a60, 29, 1;
L_0000020df5a53220 .part L_0000020df5a51a60, 30, 1;
L_0000020df5a550c0 .part L_0000020df5a51a60, 31, 1;
LS_0000020df5a55200_0_0 .concat8 [ 1 1 1 1], v0000020df597b000_0, v0000020df597aec0_0, v0000020df58fe980_0, v0000020df5900640_0;
LS_0000020df5a55200_0_4 .concat8 [ 1 1 1 1], v0000020df58ffec0_0, v0000020df5901b80_0, v0000020df58faba0_0, v0000020df58fc680_0;
LS_0000020df5a55200_0_8 .concat8 [ 1 1 1 1], v0000020df58faec0_0, v0000020df58fb5a0_0, v0000020df5974480_0, v0000020df5974de0_0;
LS_0000020df5a55200_0_12 .concat8 [ 1 1 1 1], v0000020df5975060_0, v0000020df5973b20_0, v0000020df5976be0_0, v0000020df5976500_0;
LS_0000020df5a55200_0_16 .concat8 [ 1 1 1 1], v0000020df5976000_0, v0000020df5976dc0_0, v0000020df59770e0_0, v0000020df58fccc0_0;
LS_0000020df5a55200_0_20 .concat8 [ 1 1 1 1], v0000020df58fe700_0, v0000020df58feac0_0, v0000020df58fd620_0, v0000020df58fd440_0;
LS_0000020df5a55200_0_24 .concat8 [ 1 1 1 1], v0000020df58fe020_0, v0000020df58fe840_0, v0000020df58ff060_0, v0000020df5900aa0_0;
LS_0000020df5a55200_0_28 .concat8 [ 1 1 1 1], v0000020df5900c80_0, v0000020df58ff9c0_0, v0000020df58ffb00_0, v0000020df5900500_0;
LS_0000020df5a55200_1_0 .concat8 [ 4 4 4 4], LS_0000020df5a55200_0_0, LS_0000020df5a55200_0_4, LS_0000020df5a55200_0_8, LS_0000020df5a55200_0_12;
LS_0000020df5a55200_1_4 .concat8 [ 4 4 4 4], LS_0000020df5a55200_0_16, LS_0000020df5a55200_0_20, LS_0000020df5a55200_0_24, LS_0000020df5a55200_0_28;
L_0000020df5a55200 .concat8 [ 16 16 0 0], LS_0000020df5a55200_1_0, LS_0000020df5a55200_1_4;
S_0000020df56efc00 .scope module, "ff0" "dFlipFlop" 4 83, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df597ace0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df597ae20_0 .net "d", 0 0, L_0000020df5a550c0;  1 drivers
v0000020df597b000_0 .var "out", 0 0;
v0000020df597b320_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
E_0000020df59823c0/0 .event negedge, v0000020df597ace0_0;
E_0000020df59823c0/1 .event posedge, v0000020df597b320_0;
E_0000020df59823c0 .event/or E_0000020df59823c0/0, E_0000020df59823c0/1;
S_0000020df56efd90 .scope module, "ff1" "dFlipFlop" 4 82, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df597b140_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df597b0a0_0 .net "d", 0 0, L_0000020df5a53220;  1 drivers
v0000020df597aec0_0 .var "out", 0 0;
v0000020df597b280_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df56b21c0 .scope module, "ff10" "dFlipFlop" 4 73, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df597af60_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df597b1e0_0 .net "d", 0 0, L_0000020df5a535e0;  1 drivers
v0000020df5974480_0 .var "out", 0 0;
v0000020df5974980_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df56b2350 .scope module, "ff11" "dFlipFlop" 4 72, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5974a20_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df5974ca0_0 .net "d", 0 0, L_0000020df5a54da0;  1 drivers
v0000020df5974de0_0 .var "out", 0 0;
v0000020df5975600_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df568f4d0 .scope module, "ff12" "dFlipFlop" 4 71, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5975920_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df5974f20_0 .net "d", 0 0, L_0000020df5a52be0;  1 drivers
v0000020df5975060_0 .var "out", 0 0;
v0000020df5974020_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df568f660 .scope module, "ff13" "dFlipFlop" 4 70, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5973800_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59739e0_0 .net "d", 0 0, L_0000020df5a51240;  1 drivers
v0000020df5973b20_0 .var "out", 0 0;
v0000020df5973d00_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df568a180 .scope module, "ff14" "dFlipFlop" 4 69, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59772c0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df5977ae0_0 .net "d", 0 0, L_0000020df5a50f20;  1 drivers
v0000020df5976be0_0 .var "out", 0 0;
v0000020df5975f60_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df568a310 .scope module, "ff15" "dFlipFlop" 4 68, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5976460_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df5976c80_0 .net "d", 0 0, L_0000020df5a50e80;  1 drivers
v0000020df5976500_0 .var "out", 0 0;
v0000020df5977400_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5652d20 .scope module, "ff16" "dFlipFlop" 4 67, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5977d60_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df5976d20_0 .net "d", 0 0, L_0000020df5a50c00;  1 drivers
v0000020df5976000_0 .var "out", 0 0;
v0000020df5977860_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5652eb0 .scope module, "ff17" "dFlipFlop" 4 66, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59765a0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df5976780_0 .net "d", 0 0, L_0000020df5a50a20;  1 drivers
v0000020df5976dc0_0 .var "out", 0 0;
v0000020df5976e60_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59a7d20 .scope module, "ff18" "dFlipFlop" 4 65, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5976fa0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df5977040_0 .net "d", 0 0, L_0000020df5a50660;  1 drivers
v0000020df59770e0_0 .var "out", 0 0;
v0000020df59774a0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59a7eb0 .scope module, "ff19" "dFlipFlop" 4 64, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5977540_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58fef20_0 .net "d", 0 0, L_0000020df5a505c0;  1 drivers
v0000020df58fccc0_0 .var "out", 0 0;
v0000020df58fdc60_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59a8040 .scope module, "ff2" "dFlipFlop" 4 81, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58fe2a0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58fe3e0_0 .net "d", 0 0, L_0000020df5a55160;  1 drivers
v0000020df58fe980_0 .var "out", 0 0;
v0000020df58fcd60_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f0740 .scope module, "ff20" "dFlipFlop" 4 63, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58fda80_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58fdb20_0 .net "d", 0 0, L_0000020df5a51ba0;  1 drivers
v0000020df58fe700_0 .var "out", 0 0;
v0000020df58fe340_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f0a60 .scope module, "ff21" "dFlipFlop" 4 62, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58fd580_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58fce00_0 .net "d", 0 0, L_0000020df5a50de0;  1 drivers
v0000020df58feac0_0 .var "out", 0 0;
v0000020df58fd4e0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f0f10 .scope module, "ff22" "dFlipFlop" 4 61, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58fdd00_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58fe520_0 .net "d", 0 0, L_0000020df5a51b00;  1 drivers
v0000020df58fd620_0 .var "out", 0 0;
v0000020df58fcfe0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f05b0 .scope module, "ff23" "dFlipFlop" 4 60, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58fec00_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58fd3a0_0 .net "d", 0 0, L_0000020df5a503e0;  1 drivers
v0000020df58fd440_0 .var "out", 0 0;
v0000020df58fd760_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f0bf0 .scope module, "ff24" "dFlipFlop" 4 59, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58fe480_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58fdee0_0 .net "d", 0 0, L_0000020df5a50700;  1 drivers
v0000020df58fe020_0 .var "out", 0 0;
v0000020df58fe160_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f0100 .scope module, "ff25" "dFlipFlop" 4 58, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58fe200_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58fe7a0_0 .net "d", 0 0, L_0000020df5a50340;  1 drivers
v0000020df58fe840_0 .var "out", 0 0;
v0000020df58fed40_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f0290 .scope module, "ff26" "dFlipFlop" 4 57, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58fede0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58fefc0_0 .net "d", 0 0, L_0000020df5a52a00;  1 drivers
v0000020df58ff060_0 .var "out", 0 0;
v0000020df5900960_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f08d0 .scope module, "ff27" "dFlipFlop" 4 56, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59001e0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df5901400_0 .net "d", 0 0, L_0000020df5a50520;  1 drivers
v0000020df5900aa0_0 .var "out", 0 0;
v0000020df5900820_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f0d80 .scope module, "ff28" "dFlipFlop" 4 55, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5901860_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59014a0_0 .net "d", 0 0, L_0000020df5a52780;  1 drivers
v0000020df5900c80_0 .var "out", 0 0;
v0000020df58ff420_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f0420 .scope module, "ff29" "dFlipFlop" 4 54, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58ffce0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58ff7e0_0 .net "d", 0 0, L_0000020df5a51ec0;  1 drivers
v0000020df58ff9c0_0 .var "out", 0 0;
v0000020df5901720_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f20b0 .scope module, "ff3" "dFlipFlop" 4 80, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58ff4c0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59017c0_0 .net "d", 0 0, L_0000020df5a53fe0;  1 drivers
v0000020df5900640_0 .var "out", 0 0;
v0000020df5900280_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f1430 .scope module, "ff30" "dFlipFlop" 4 53, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58ffa60_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df5900320_0 .net "d", 0 0, L_0000020df5a523c0;  1 drivers
v0000020df58ffb00_0 .var "out", 0 0;
v0000020df5900b40_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f12a0 .scope module, "ff31" "dFlipFlop" 4 52, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5900e60_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df5900460_0 .net "d", 0 0, L_0000020df5a50480;  1 drivers
v0000020df5900500_0 .var "out", 0 0;
v0000020df58ffba0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f18e0 .scope module, "ff4" "dFlipFlop" 4 79, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58ffe20_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59008c0_0 .net "d", 0 0, L_0000020df5a53540;  1 drivers
v0000020df58ffec0_0 .var "out", 0 0;
v0000020df5900fa0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f2880 .scope module, "ff5" "dFlipFlop" 4 78, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5901040_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df5901ea0_0 .net "d", 0 0, L_0000020df5a549e0;  1 drivers
v0000020df5901b80_0 .var "out", 0 0;
v0000020df58fa4c0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f2560 .scope module, "ff6" "dFlipFlop" 4 77, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58fbbe0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58fab00_0 .net "d", 0 0, L_0000020df5a54f80;  1 drivers
v0000020df58faba0_0 .var "out", 0 0;
v0000020df58fad80_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f1a70 .scope module, "ff7" "dFlipFlop" 4 76, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58fb3c0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58fb460_0 .net "d", 0 0, L_0000020df5a52aa0;  1 drivers
v0000020df58fc680_0 .var "out", 0 0;
v0000020df58fbe60_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f15c0 .scope module, "ff8" "dFlipFlop" 4 75, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58fbdc0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58fae20_0 .net "d", 0 0, L_0000020df5a539a0;  1 drivers
v0000020df58faec0_0 .var "out", 0 0;
v0000020df58fc5e0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f26f0 .scope module, "ff9" "dFlipFlop" 4 74, 4 3 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df58fc860_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df58faf60_0 .net "d", 0 0, L_0000020df5a54580;  1 drivers
v0000020df58fb5a0_0 .var "out", 0 0;
v0000020df58fc9a0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df59f1750 .scope module, "m0" "mux" 4 49, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5fd20 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5fe00 .functor AND 1, L_0000020df5a645e0, L_0000020df5a52960, C4<1>, C4<1>;
L_0000020df5a5fe70 .functor AND 1, L_0000020df5a50d40, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5fee0 .functor OR 1, L_0000020df5a52320, L_0000020df5a50980, C4<0>, C4<0>;
v0000020df58fca40_0 .net *"_ivl_1", 0 0, L_0000020df5a5fd20;  1 drivers
v0000020df58fa420_0 .net *"_ivl_13", 0 0, L_0000020df5a52320;  1 drivers
v0000020df58fb780_0 .net *"_ivl_15", 0 0, L_0000020df5a50980;  1 drivers
o0000020df59b3238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df58fc180_0 name=_ivl_18
v0000020df58fbb40_0 .net *"_ivl_4", 0 0, L_0000020df5a5fe00;  1 drivers
v0000020df58fa600_0 .net *"_ivl_7", 0 0, L_0000020df5a52960;  1 drivers
v0000020df58fa7e0_0 .net *"_ivl_9", 0 0, L_0000020df5a5fe70;  1 drivers
v0000020df58fa880_0 .net "d0", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df58fba00_0 .net "d1", 0 0, L_0000020df5a50d40;  1 drivers
v0000020df58fbc80_0 .net "out", 0 0, L_0000020df5a5fee0;  1 drivers
v0000020df58fbd20_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58fc360_0 .net "w", 3 0, L_0000020df5a79ec0;  1 drivers
L_0000020df5a52960 .part L_0000020df5a79ec0, 0, 1;
L_0000020df5a52320 .part L_0000020df5a79ec0, 1, 1;
L_0000020df5a50980 .part L_0000020df5a79ec0, 2, 1;
L_0000020df5a79ec0 .concat [ 1 1 1 1], L_0000020df5a5fd20, L_0000020df5a5fe00, L_0000020df5a5fe70, o0000020df59b3238;
S_0000020df59f2240 .scope module, "m1" "mux" 4 48, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5fbd0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5f000 .functor AND 1, L_0000020df5a511a0, L_0000020df5a51920, C4<1>, C4<1>;
L_0000020df5a5ec10 .functor AND 1, L_0000020df5a520a0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5fc40 .functor OR 1, L_0000020df5a51100, L_0000020df5a526e0, C4<0>, C4<0>;
v0000020df58fc400_0 .net *"_ivl_1", 0 0, L_0000020df5a5fbd0;  1 drivers
v0000020df58fc4a0_0 .net *"_ivl_13", 0 0, L_0000020df5a51100;  1 drivers
v0000020df58d5f70_0 .net *"_ivl_15", 0 0, L_0000020df5a526e0;  1 drivers
o0000020df59b3538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df58d8090_0 name=_ivl_18
v0000020df58d6010_0 .net *"_ivl_4", 0 0, L_0000020df5a5f000;  1 drivers
v0000020df58d84f0_0 .net *"_ivl_7", 0 0, L_0000020df5a51920;  1 drivers
v0000020df58d8270_0 .net *"_ivl_9", 0 0, L_0000020df5a5ec10;  1 drivers
v0000020df58d6510_0 .net "d0", 0 0, L_0000020df5a511a0;  1 drivers
v0000020df58d6650_0 .net "d1", 0 0, L_0000020df5a520a0;  1 drivers
v0000020df58d7af0_0 .net "out", 0 0, L_0000020df5a5fc40;  1 drivers
v0000020df58d7e10_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58d6290_0 .net "w", 3 0, L_0000020df5a7b9a0;  1 drivers
L_0000020df5a51920 .part L_0000020df5a7b9a0, 0, 1;
L_0000020df5a51100 .part L_0000020df5a7b9a0, 1, 1;
L_0000020df5a526e0 .part L_0000020df5a7b9a0, 2, 1;
L_0000020df5a7b9a0 .concat [ 1 1 1 1], L_0000020df5a5fbd0, L_0000020df5a5f000, L_0000020df5a5ec10, o0000020df59b3538;
S_0000020df59f2ba0 .scope module, "m10" "mux" 4 39, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5f620 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5e900 .functor AND 1, L_0000020df5a4e2c0, L_0000020df5a50200, C4<1>, C4<1>;
L_0000020df5a5f150 .functor AND 1, L_0000020df5a4e220, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5f070 .functor OR 1, L_0000020df5a4dbe0, L_0000020df5a4e040, C4<0>, C4<0>;
v0000020df58d8130_0 .net *"_ivl_1", 0 0, L_0000020df5a5f620;  1 drivers
v0000020df58d6ab0_0 .net *"_ivl_13", 0 0, L_0000020df5a4dbe0;  1 drivers
v0000020df58d79b0_0 .net *"_ivl_15", 0 0, L_0000020df5a4e040;  1 drivers
o0000020df59b3808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df58d6fb0_0 name=_ivl_18
v0000020df58d66f0_0 .net *"_ivl_4", 0 0, L_0000020df5a5e900;  1 drivers
v0000020df58d7c30_0 .net *"_ivl_7", 0 0, L_0000020df5a50200;  1 drivers
v0000020df58d6830_0 .net *"_ivl_9", 0 0, L_0000020df5a5f150;  1 drivers
v0000020df58d68d0_0 .net "d0", 0 0, L_0000020df5a4e2c0;  1 drivers
v0000020df58d7190_0 .net "d1", 0 0, L_0000020df5a4e220;  1 drivers
v0000020df58d7eb0_0 .net "out", 0 0, L_0000020df5a5f070;  1 drivers
v0000020df58d6b50_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58d6bf0_0 .net "w", 3 0, L_0000020df5a79c40;  1 drivers
L_0000020df5a50200 .part L_0000020df5a79c40, 0, 1;
L_0000020df5a4dbe0 .part L_0000020df5a79c40, 1, 1;
L_0000020df5a4e040 .part L_0000020df5a79c40, 2, 1;
L_0000020df5a79c40 .concat [ 1 1 1 1], L_0000020df5a5f620, L_0000020df5a5e900, L_0000020df5a5f150, o0000020df59b3808;
S_0000020df59f1c00 .scope module, "m11" "mux" 4 38, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5eac0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5e890 .functor AND 1, L_0000020df5a4ddc0, L_0000020df5a4f9e0, C4<1>, C4<1>;
L_0000020df5a5e970 .functor AND 1, L_0000020df5a4e7c0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5ff50 .functor OR 1, L_0000020df5a4fbc0, L_0000020df5a4dc80, C4<0>, C4<0>;
v0000020df58d6d30_0 .net *"_ivl_1", 0 0, L_0000020df5a5eac0;  1 drivers
v0000020df58d6dd0_0 .net *"_ivl_13", 0 0, L_0000020df5a4fbc0;  1 drivers
v0000020df58d72d0_0 .net *"_ivl_15", 0 0, L_0000020df5a4dc80;  1 drivers
o0000020df59b3ad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df58d7370_0 name=_ivl_18
v0000020df58d74b0_0 .net *"_ivl_4", 0 0, L_0000020df5a5e890;  1 drivers
v0000020df58da390_0 .net *"_ivl_7", 0 0, L_0000020df5a4f9e0;  1 drivers
v0000020df58d8bd0_0 .net *"_ivl_9", 0 0, L_0000020df5a5e970;  1 drivers
v0000020df58dae30_0 .net "d0", 0 0, L_0000020df5a4ddc0;  1 drivers
v0000020df58d88b0_0 .net "d1", 0 0, L_0000020df5a4e7c0;  1 drivers
v0000020df58d95d0_0 .net "out", 0 0, L_0000020df5a5ff50;  1 drivers
v0000020df58da4d0_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58d8d10_0 .net "w", 3 0, L_0000020df5a780c0;  1 drivers
L_0000020df5a4f9e0 .part L_0000020df5a780c0, 0, 1;
L_0000020df5a4fbc0 .part L_0000020df5a780c0, 1, 1;
L_0000020df5a4dc80 .part L_0000020df5a780c0, 2, 1;
L_0000020df5a780c0 .concat [ 1 1 1 1], L_0000020df5a5eac0, L_0000020df5a5e890, L_0000020df5a5e970, o0000020df59b3ad8;
S_0000020df59f1d90 .scope module, "m12" "mux" 4 37, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5e5f0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5ffc0 .functor AND 1, L_0000020df5a50160, L_0000020df5a500c0, C4<1>, C4<1>;
L_0000020df5a5f0e0 .functor AND 1, L_0000020df5a4f940, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5e740 .functor OR 1, L_0000020df5a4dd20, L_0000020df5a4f8a0, C4<0>, C4<0>;
v0000020df58d8950_0 .net *"_ivl_1", 0 0, L_0000020df5a5e5f0;  1 drivers
v0000020df58d8e50_0 .net *"_ivl_13", 0 0, L_0000020df5a4dd20;  1 drivers
v0000020df58da9d0_0 .net *"_ivl_15", 0 0, L_0000020df5a4f8a0;  1 drivers
o0000020df59b3da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df58d9490_0 name=_ivl_18
v0000020df58d9710_0 .net *"_ivl_4", 0 0, L_0000020df5a5ffc0;  1 drivers
v0000020df58d9990_0 .net *"_ivl_7", 0 0, L_0000020df5a500c0;  1 drivers
v0000020df58d98f0_0 .net *"_ivl_9", 0 0, L_0000020df5a5f0e0;  1 drivers
v0000020df58d9b70_0 .net "d0", 0 0, L_0000020df5a50160;  1 drivers
v0000020df58d9c10_0 .net "d1", 0 0, L_0000020df5a4f940;  1 drivers
v0000020df58d9f30_0 .net "out", 0 0, L_0000020df5a5e740;  1 drivers
v0000020df58dceb0_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58dbe70_0 .net "w", 3 0, L_0000020df5a79ba0;  1 drivers
L_0000020df5a500c0 .part L_0000020df5a79ba0, 0, 1;
L_0000020df5a4dd20 .part L_0000020df5a79ba0, 1, 1;
L_0000020df5a4f8a0 .part L_0000020df5a79ba0, 2, 1;
L_0000020df5a79ba0 .concat [ 1 1 1 1], L_0000020df5a5e5f0, L_0000020df5a5ffc0, L_0000020df5a5f0e0, o0000020df59b3da8;
S_0000020df59f2ec0 .scope module, "m13" "mux" 4 36, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5f3f0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5f690 .functor AND 1, L_0000020df5a4fee0, L_0000020df5a4f6c0, C4<1>, C4<1>;
L_0000020df5a5e820 .functor AND 1, L_0000020df5a4e180, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5ed60 .functor OR 1, L_0000020df5a4f760, L_0000020df5a4fb20, C4<0>, C4<0>;
v0000020df58dd310_0 .net *"_ivl_1", 0 0, L_0000020df5a5f3f0;  1 drivers
v0000020df58dc0f0_0 .net *"_ivl_13", 0 0, L_0000020df5a4f760;  1 drivers
v0000020df58dcf50_0 .net *"_ivl_15", 0 0, L_0000020df5a4fb20;  1 drivers
o0000020df59b4078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df58dbab0_0 name=_ivl_18
v0000020df58dc370_0 .net *"_ivl_4", 0 0, L_0000020df5a5f690;  1 drivers
v0000020df58dc230_0 .net *"_ivl_7", 0 0, L_0000020df5a4f6c0;  1 drivers
v0000020df58dd130_0 .net *"_ivl_9", 0 0, L_0000020df5a5e820;  1 drivers
v0000020df58db6f0_0 .net "d0", 0 0, L_0000020df5a4fee0;  1 drivers
v0000020df58dd450_0 .net "d1", 0 0, L_0000020df5a4e180;  1 drivers
v0000020df58dc910_0 .net "out", 0 0, L_0000020df5a5ed60;  1 drivers
v0000020df58dd590_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58db330_0 .net "w", 3 0, L_0000020df5a79a60;  1 drivers
L_0000020df5a4f6c0 .part L_0000020df5a79a60, 0, 1;
L_0000020df5a4f760 .part L_0000020df5a79a60, 1, 1;
L_0000020df5a4fb20 .part L_0000020df5a79a60, 2, 1;
L_0000020df5a79a60 .concat [ 1 1 1 1], L_0000020df5a5f3f0, L_0000020df5a5f690, L_0000020df5a5e820, o0000020df59b4078;
S_0000020df59f1f20 .scope module, "m14" "mux" 4 35, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df56f0220 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5f700 .functor AND 1, L_0000020df5a4e0e0, L_0000020df5a4f300, C4<1>, C4<1>;
L_0000020df5a5f310 .functor AND 1, L_0000020df5a4f4e0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5f380 .functor OR 1, L_0000020df5a4fd00, L_0000020df5a4fda0, C4<0>, C4<0>;
v0000020df58db470_0 .net *"_ivl_1", 0 0, L_0000020df56f0220;  1 drivers
v0000020df58db3d0_0 .net *"_ivl_13", 0 0, L_0000020df5a4fd00;  1 drivers
v0000020df58db510_0 .net *"_ivl_15", 0 0, L_0000020df5a4fda0;  1 drivers
o0000020df59b4348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df58ddbd0_0 name=_ivl_18
v0000020df58dd950_0 .net *"_ivl_4", 0 0, L_0000020df5a5f700;  1 drivers
v0000020df5894550_0 .net *"_ivl_7", 0 0, L_0000020df5a4f300;  1 drivers
v0000020df5894870_0 .net *"_ivl_9", 0 0, L_0000020df5a5f310;  1 drivers
v0000020df58951d0_0 .net "d0", 0 0, L_0000020df5a4e0e0;  1 drivers
v0000020df58949b0_0 .net "d1", 0 0, L_0000020df5a4f4e0;  1 drivers
v0000020df5894370_0 .net "out", 0 0, L_0000020df5a5f380;  1 drivers
v0000020df5894ff0_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df5895270_0 .net "w", 3 0, L_0000020df5a77f80;  1 drivers
L_0000020df5a4f300 .part L_0000020df5a77f80, 0, 1;
L_0000020df5a4fd00 .part L_0000020df5a77f80, 1, 1;
L_0000020df5a4fda0 .part L_0000020df5a77f80, 2, 1;
L_0000020df5a77f80 .concat [ 1 1 1 1], L_0000020df56f0220, L_0000020df5a5f700, L_0000020df5a5f310, o0000020df59b4348;
S_0000020df59f23d0 .scope module, "m15" "mux" 4 34, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5899ce0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5899ff0 .functor AND 1, L_0000020df5a4e900, L_0000020df5a4dfa0, C4<1>, C4<1>;
L_0000020df597d380 .functor AND 1, L_0000020df5a4df00, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df597d3f0 .functor OR 1, L_0000020df5a4f440, L_0000020df5a4db40, C4<0>, C4<0>;
v0000020df5894a50_0 .net *"_ivl_1", 0 0, L_0000020df5899ce0;  1 drivers
v0000020df5894af0_0 .net *"_ivl_13", 0 0, L_0000020df5a4f440;  1 drivers
v0000020df58953b0_0 .net *"_ivl_15", 0 0, L_0000020df5a4db40;  1 drivers
o0000020df59b4618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5894b90_0 name=_ivl_18
v0000020df5894190_0 .net *"_ivl_4", 0 0, L_0000020df5899ff0;  1 drivers
v0000020df5894cd0_0 .net *"_ivl_7", 0 0, L_0000020df5a4dfa0;  1 drivers
v0000020df5894230_0 .net *"_ivl_9", 0 0, L_0000020df597d380;  1 drivers
v0000020df5893c90_0 .net "d0", 0 0, L_0000020df5a4e900;  1 drivers
v0000020df58926b0_0 .net "d1", 0 0, L_0000020df5a4df00;  1 drivers
v0000020df5891670_0 .net "out", 0 0, L_0000020df597d3f0;  1 drivers
v0000020df5891f30_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df5893330_0 .net "w", 3 0, L_0000020df5a799c0;  1 drivers
L_0000020df5a4dfa0 .part L_0000020df5a799c0, 0, 1;
L_0000020df5a4f440 .part L_0000020df5a799c0, 1, 1;
L_0000020df5a4db40 .part L_0000020df5a799c0, 2, 1;
L_0000020df5a799c0 .concat [ 1 1 1 1], L_0000020df5899ce0, L_0000020df5899ff0, L_0000020df597d380, o0000020df59b4618;
S_0000020df59f2a10 .scope module, "m16" "mux" 4 33, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df58997a0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5899880 .functor AND 1, L_0000020df5a4f260, L_0000020df5a4f120, C4<1>, C4<1>;
L_0000020df58998f0 .functor AND 1, L_0000020df5a4f620, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5899e30 .functor OR 1, L_0000020df5a4f580, L_0000020df5a4daa0, C4<0>, C4<0>;
v0000020df5893830_0 .net *"_ivl_1", 0 0, L_0000020df58997a0;  1 drivers
v0000020df5892d90_0 .net *"_ivl_13", 0 0, L_0000020df5a4f580;  1 drivers
v0000020df5891990_0 .net *"_ivl_15", 0 0, L_0000020df5a4daa0;  1 drivers
o0000020df59b48e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df58924d0_0 name=_ivl_18
v0000020df58933d0_0 .net *"_ivl_4", 0 0, L_0000020df5899880;  1 drivers
v0000020df58938d0_0 .net *"_ivl_7", 0 0, L_0000020df5a4f120;  1 drivers
v0000020df5892930_0 .net *"_ivl_9", 0 0, L_0000020df58998f0;  1 drivers
v0000020df5893970_0 .net "d0", 0 0, L_0000020df5a4f260;  1 drivers
v0000020df58922f0_0 .net "d1", 0 0, L_0000020df5a4f620;  1 drivers
v0000020df5891710_0 .net "out", 0 0, L_0000020df5899e30;  1 drivers
v0000020df5892f70_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df5893a10_0 .net "w", 3 0, L_0000020df5a78480;  1 drivers
L_0000020df5a4f120 .part L_0000020df5a78480, 0, 1;
L_0000020df5a4f580 .part L_0000020df5a78480, 1, 1;
L_0000020df5a4daa0 .part L_0000020df5a78480, 2, 1;
L_0000020df5a78480 .concat [ 1 1 1 1], L_0000020df58997a0, L_0000020df5899880, L_0000020df58998f0, o0000020df59b48e8;
S_0000020df59f1110 .scope module, "m17" "mux" 4 32, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df588a4e0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df588a7f0 .functor AND 1, L_0000020df5a50020, L_0000020df5a4ff80, C4<1>, C4<1>;
L_0000020df588aa20 .functor AND 1, L_0000020df5a4fc60, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df589a220 .functor OR 1, L_0000020df5a4efe0, L_0000020df5a4f080, C4<0>, C4<0>;
v0000020df5892570_0 .net *"_ivl_1", 0 0, L_0000020df588a4e0;  1 drivers
v0000020df5892a70_0 .net *"_ivl_13", 0 0, L_0000020df5a4efe0;  1 drivers
v0000020df58915d0_0 .net *"_ivl_15", 0 0, L_0000020df5a4f080;  1 drivers
o0000020df59b4bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5893ab0_0 name=_ivl_18
v0000020df5893b50_0 .net *"_ivl_4", 0 0, L_0000020df588a7f0;  1 drivers
v0000020df58917b0_0 .net *"_ivl_7", 0 0, L_0000020df5a4ff80;  1 drivers
v0000020df5891fd0_0 .net *"_ivl_9", 0 0, L_0000020df588aa20;  1 drivers
v0000020df5893010_0 .net "d0", 0 0, L_0000020df5a50020;  1 drivers
v0000020df5891850_0 .net "d1", 0 0, L_0000020df5a4fc60;  1 drivers
v0000020df5893bf0_0 .net "out", 0 0, L_0000020df589a220;  1 drivers
v0000020df5892b10_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58930b0_0 .net "w", 3 0, L_0000020df5a797e0;  1 drivers
L_0000020df5a4ff80 .part L_0000020df5a797e0, 0, 1;
L_0000020df5a4efe0 .part L_0000020df5a797e0, 1, 1;
L_0000020df5a4f080 .part L_0000020df5a797e0, 2, 1;
L_0000020df5a797e0 .concat [ 1 1 1 1], L_0000020df588a4e0, L_0000020df588a7f0, L_0000020df588aa20, o0000020df59b4bb8;
S_0000020df59f2d30 .scope module, "m18" "mux" 4 31, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df588a780 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df588a2b0 .functor AND 1, L_0000020df5a4e860, L_0000020df5a4ed60, C4<1>, C4<1>;
L_0000020df588a320 .functor AND 1, L_0000020df5a4ef40, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df588a390 .functor OR 1, L_0000020df5a4ee00, L_0000020df5a4eea0, C4<0>, C4<0>;
v0000020df5892bb0_0 .net *"_ivl_1", 0 0, L_0000020df588a780;  1 drivers
v0000020df5892c50_0 .net *"_ivl_13", 0 0, L_0000020df5a4ee00;  1 drivers
v0000020df5892e30_0 .net *"_ivl_15", 0 0, L_0000020df5a4eea0;  1 drivers
o0000020df59b4e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5891b70_0 name=_ivl_18
v0000020df5891d50_0 .net *"_ivl_4", 0 0, L_0000020df588a2b0;  1 drivers
v0000020df58921b0_0 .net *"_ivl_7", 0 0, L_0000020df5a4ed60;  1 drivers
v0000020df5891df0_0 .net *"_ivl_9", 0 0, L_0000020df588a320;  1 drivers
v0000020df5892cf0_0 .net "d0", 0 0, L_0000020df5a4e860;  1 drivers
v0000020df5938ae0_0 .net "d1", 0 0, L_0000020df5a4ef40;  1 drivers
v0000020df5938ea0_0 .net "out", 0 0, L_0000020df588a390;  1 drivers
v0000020df5932460_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df59311a0_0 .net "w", 3 0, L_0000020df5a79740;  1 drivers
L_0000020df5a4ed60 .part L_0000020df5a79740, 0, 1;
L_0000020df5a4ee00 .part L_0000020df5a79740, 1, 1;
L_0000020df5a4eea0 .part L_0000020df5a79740, 2, 1;
L_0000020df5a79740 .concat [ 1 1 1 1], L_0000020df588a780, L_0000020df588a2b0, L_0000020df588a320, o0000020df59b4e88;
S_0000020df59a9b10 .scope module, "m19" "mux" 4 30, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df588af60 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df588afd0 .functor AND 1, L_0000020df5a4e720, L_0000020df5a4fa80, C4<1>, C4<1>;
L_0000020df588a160 .functor AND 1, L_0000020df5a4eae0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df588a240 .functor OR 1, L_0000020df5a4e680, L_0000020df5a4ec20, C4<0>, C4<0>;
v0000020df59316a0_0 .net *"_ivl_1", 0 0, L_0000020df588af60;  1 drivers
v0000020df59330e0_0 .net *"_ivl_13", 0 0, L_0000020df5a4e680;  1 drivers
v0000020df59326e0_0 .net *"_ivl_15", 0 0, L_0000020df5a4ec20;  1 drivers
o0000020df59b5158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59332c0_0 name=_ivl_18
v0000020df59317e0_0 .net *"_ivl_4", 0 0, L_0000020df588afd0;  1 drivers
v0000020df5931240_0 .net *"_ivl_7", 0 0, L_0000020df5a4fa80;  1 drivers
v0000020df5934440_0 .net *"_ivl_9", 0 0, L_0000020df588a160;  1 drivers
v0000020df5934080_0 .net "d0", 0 0, L_0000020df5a4e720;  1 drivers
v0000020df5934120_0 .net "d1", 0 0, L_0000020df5a4eae0;  1 drivers
v0000020df5933a40_0 .net "out", 0 0, L_0000020df588a240;  1 drivers
v0000020df5933b80_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df59341c0_0 .net "w", 3 0, L_0000020df5a77e40;  1 drivers
L_0000020df5a4fa80 .part L_0000020df5a77e40, 0, 1;
L_0000020df5a4e680 .part L_0000020df5a77e40, 1, 1;
L_0000020df5a4ec20 .part L_0000020df5a77e40, 2, 1;
L_0000020df5a77e40 .concat [ 1 1 1 1], L_0000020df588af60, L_0000020df588afd0, L_0000020df588a160, o0000020df59b5158;
S_0000020df59a9340 .scope module, "m2" "mux" 4 47, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5fa80 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5ef90 .functor AND 1, L_0000020df5a51880, L_0000020df5a519c0, C4<1>, C4<1>;
L_0000020df5a5fb60 .functor AND 1, L_0000020df5a517e0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5edd0 .functor OR 1, L_0000020df5a52280, L_0000020df5a52000, C4<0>, C4<0>;
v0000020df5934a80_0 .net *"_ivl_1", 0 0, L_0000020df5a5fa80;  1 drivers
v0000020df59353e0_0 .net *"_ivl_13", 0 0, L_0000020df5a52280;  1 drivers
v0000020df5934d00_0 .net *"_ivl_15", 0 0, L_0000020df5a52000;  1 drivers
o0000020df59b5428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59350c0_0 name=_ivl_18
v0000020df5935700_0 .net *"_ivl_4", 0 0, L_0000020df5a5ef90;  1 drivers
v0000020df5935ac0_0 .net *"_ivl_7", 0 0, L_0000020df5a519c0;  1 drivers
v0000020df5935b60_0 .net *"_ivl_9", 0 0, L_0000020df5a5fb60;  1 drivers
v0000020df5935d40_0 .net "d0", 0 0, L_0000020df5a51880;  1 drivers
v0000020df59369c0_0 .net "d1", 0 0, L_0000020df5a517e0;  1 drivers
v0000020df59382c0_0 .net "out", 0 0, L_0000020df5a5edd0;  1 drivers
v0000020df5936060_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df59361a0_0 .net "w", 3 0, L_0000020df5a7bf40;  1 drivers
L_0000020df5a519c0 .part L_0000020df5a7bf40, 0, 1;
L_0000020df5a52280 .part L_0000020df5a7bf40, 1, 1;
L_0000020df5a52000 .part L_0000020df5a7bf40, 2, 1;
L_0000020df5a7bf40 .concat [ 1 1 1 1], L_0000020df5a5fa80, L_0000020df5a5ef90, L_0000020df5a5fb60, o0000020df59b5428;
S_0000020df59a97f0 .scope module, "m20" "mux" 4 29, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df588a5c0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df588ada0 .functor AND 1, L_0000020df5a4f3a0, L_0000020df5a4e9a0, C4<1>, C4<1>;
L_0000020df588ae10 .functor AND 1, L_0000020df5a4ea40, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df588b040 .functor OR 1, L_0000020df5a4f1c0, L_0000020df5a4ecc0, C4<0>, C4<0>;
v0000020df5936ba0_0 .net *"_ivl_1", 0 0, L_0000020df588a5c0;  1 drivers
v0000020df5936c40_0 .net *"_ivl_13", 0 0, L_0000020df5a4f1c0;  1 drivers
v0000020df5937f00_0 .net *"_ivl_15", 0 0, L_0000020df5a4ecc0;  1 drivers
o0000020df59b56f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59373c0_0 name=_ivl_18
v0000020df5937aa0_0 .net *"_ivl_4", 0 0, L_0000020df588ada0;  1 drivers
v0000020df5936ce0_0 .net *"_ivl_7", 0 0, L_0000020df5a4e9a0;  1 drivers
v0000020df59370a0_0 .net *"_ivl_9", 0 0, L_0000020df588ae10;  1 drivers
v0000020df5937780_0 .net "d0", 0 0, L_0000020df5a4f3a0;  1 drivers
v0000020df5872c10_0 .net "d1", 0 0, L_0000020df5a4ea40;  1 drivers
v0000020df5873a70_0 .net "out", 0 0, L_0000020df588b040;  1 drivers
v0000020df5872990_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df5872f30_0 .net "w", 3 0, L_0000020df5a796a0;  1 drivers
L_0000020df5a4e9a0 .part L_0000020df5a796a0, 0, 1;
L_0000020df5a4f1c0 .part L_0000020df5a796a0, 1, 1;
L_0000020df5a4ecc0 .part L_0000020df5a796a0, 2, 1;
L_0000020df5a796a0 .concat [ 1 1 1 1], L_0000020df588a5c0, L_0000020df588ada0, L_0000020df588ae10, o0000020df59b56f8;
S_0000020df59a8b70 .scope module, "m21" "mux" 4 28, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df588ad30 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df588a400 .functor AND 1, L_0000020df5a4eb80, L_0000020df5a31980, C4<1>, C4<1>;
L_0000020df588a1d0 .functor AND 1, L_0000020df5a4f800, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df588aef0 .functor OR 1, L_0000020df5a4fe40, L_0000020df5a4de60, C4<0>, C4<0>;
v0000020df5872530_0 .net *"_ivl_1", 0 0, L_0000020df588ad30;  1 drivers
v0000020df5872d50_0 .net *"_ivl_13", 0 0, L_0000020df5a4fe40;  1 drivers
v0000020df5873070_0 .net *"_ivl_15", 0 0, L_0000020df5a4de60;  1 drivers
o0000020df59b59c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5873430_0 name=_ivl_18
v0000020df58734d0_0 .net *"_ivl_4", 0 0, L_0000020df588a400;  1 drivers
v0000020df5873570_0 .net *"_ivl_7", 0 0, L_0000020df5a31980;  1 drivers
v0000020df58737f0_0 .net *"_ivl_9", 0 0, L_0000020df588a1d0;  1 drivers
v0000020df5873610_0 .net "d0", 0 0, L_0000020df5a4eb80;  1 drivers
v0000020df58736b0_0 .net "d1", 0 0, L_0000020df5a4f800;  1 drivers
v0000020df5873890_0 .net "out", 0 0, L_0000020df588aef0;  1 drivers
v0000020df5873930_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58709b0_0 .net "w", 3 0, L_0000020df5a79600;  1 drivers
L_0000020df5a31980 .part L_0000020df5a79600, 0, 1;
L_0000020df5a4fe40 .part L_0000020df5a79600, 1, 1;
L_0000020df5a4de60 .part L_0000020df5a79600, 2, 1;
L_0000020df5a79600 .concat [ 1 1 1 1], L_0000020df588ad30, L_0000020df588a400, L_0000020df588a1d0, o0000020df59b59c8;
S_0000020df59aa470 .scope module, "m22" "mux" 4 27, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df588a550 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df588a9b0 .functor AND 1, L_0000020df5a31840, L_0000020df5a33280, C4<1>, C4<1>;
L_0000020df588acc0 .functor AND 1, L_0000020df5a317a0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df588ae80 .functor OR 1, L_0000020df5a315c0, L_0000020df5a31660, C4<0>, C4<0>;
v0000020df5870b90_0 .net *"_ivl_1", 0 0, L_0000020df588a550;  1 drivers
v0000020df5872490_0 .net *"_ivl_13", 0 0, L_0000020df5a315c0;  1 drivers
v0000020df586ffb0_0 .net *"_ivl_15", 0 0, L_0000020df5a31660;  1 drivers
o0000020df59b5c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5870e10_0 name=_ivl_18
v0000020df5871270_0 .net *"_ivl_4", 0 0, L_0000020df588a9b0;  1 drivers
v0000020df58713b0_0 .net *"_ivl_7", 0 0, L_0000020df5a33280;  1 drivers
v0000020df5871b30_0 .net *"_ivl_9", 0 0, L_0000020df588acc0;  1 drivers
v0000020df58716d0_0 .net "d0", 0 0, L_0000020df5a31840;  1 drivers
v0000020df5871bd0_0 .net "d1", 0 0, L_0000020df5a317a0;  1 drivers
v0000020df58700f0_0 .net "out", 0 0, L_0000020df588ae80;  1 drivers
v0000020df5871450_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df5870190_0 .net "w", 3 0, L_0000020df5a79560;  1 drivers
L_0000020df5a33280 .part L_0000020df5a79560, 0, 1;
L_0000020df5a315c0 .part L_0000020df5a79560, 1, 1;
L_0000020df5a31660 .part L_0000020df5a79560, 2, 1;
L_0000020df5a79560 .concat [ 1 1 1 1], L_0000020df588a550, L_0000020df588a9b0, L_0000020df588acc0, o0000020df59b5c98;
S_0000020df59a9980 .scope module, "m23" "mux" 4 26, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5922ee0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5922fc0 .functor AND 1, L_0000020df5a31b60, L_0000020df5a33000, C4<1>, C4<1>;
L_0000020df5923880 .functor AND 1, L_0000020df5a31de0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df588ac50 .functor OR 1, L_0000020df5a31ac0, L_0000020df5a330a0, C4<0>, C4<0>;
v0000020df5870370_0 .net *"_ivl_1", 0 0, L_0000020df5922ee0;  1 drivers
v0000020df5871c70_0 .net *"_ivl_13", 0 0, L_0000020df5a31ac0;  1 drivers
v0000020df5871590_0 .net *"_ivl_15", 0 0, L_0000020df5a330a0;  1 drivers
o0000020df59b5f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df58ad450_0 name=_ivl_18
v0000020df58ad8b0_0 .net *"_ivl_4", 0 0, L_0000020df5922fc0;  1 drivers
v0000020df58adf90_0 .net *"_ivl_7", 0 0, L_0000020df5a33000;  1 drivers
v0000020df58aec10_0 .net *"_ivl_9", 0 0, L_0000020df5923880;  1 drivers
v0000020df58aed50_0 .net "d0", 0 0, L_0000020df5a31b60;  1 drivers
v0000020df58ad090_0 .net "d1", 0 0, L_0000020df5a31de0;  1 drivers
v0000020df58aee90_0 .net "out", 0 0, L_0000020df588ac50;  1 drivers
v0000020df58af110_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58af1b0_0 .net "w", 3 0, L_0000020df5a794c0;  1 drivers
L_0000020df5a33000 .part L_0000020df5a794c0, 0, 1;
L_0000020df5a31ac0 .part L_0000020df5a794c0, 1, 1;
L_0000020df5a330a0 .part L_0000020df5a794c0, 2, 1;
L_0000020df5a794c0 .concat [ 1 1 1 1], L_0000020df5922ee0, L_0000020df5922fc0, L_0000020df5923880, o0000020df59b5f68;
S_0000020df59a9e30 .scope module, "m24" "mux" 4 25, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5922bd0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df59237a0 .functor AND 1, L_0000020df5a32f60, L_0000020df5a32ec0, C4<1>, C4<1>;
L_0000020df5922d90 .functor AND 1, L_0000020df5a32880, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5922e00 .functor OR 1, L_0000020df5a32560, L_0000020df5a32600, C4<0>, C4<0>;
v0000020df58accd0_0 .net *"_ivl_1", 0 0, L_0000020df5922bd0;  1 drivers
v0000020df58ada90_0 .net *"_ivl_13", 0 0, L_0000020df5a32560;  1 drivers
v0000020df58aceb0_0 .net *"_ivl_15", 0 0, L_0000020df5a32600;  1 drivers
o0000020df59b6238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df58ad270_0 name=_ivl_18
v0000020df58ad630_0 .net *"_ivl_4", 0 0, L_0000020df59237a0;  1 drivers
v0000020df58ad950_0 .net *"_ivl_7", 0 0, L_0000020df5a32ec0;  1 drivers
v0000020df58ad9f0_0 .net *"_ivl_9", 0 0, L_0000020df5922d90;  1 drivers
v0000020df58adbd0_0 .net "d0", 0 0, L_0000020df5a32f60;  1 drivers
v0000020df58adc70_0 .net "d1", 0 0, L_0000020df5a32880;  1 drivers
v0000020df58b08d0_0 .net "out", 0 0, L_0000020df5922e00;  1 drivers
v0000020df58af250_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58af750_0 .net "w", 3 0, L_0000020df5a78160;  1 drivers
L_0000020df5a32ec0 .part L_0000020df5a78160, 0, 1;
L_0000020df5a32560 .part L_0000020df5a78160, 1, 1;
L_0000020df5a32600 .part L_0000020df5a78160, 2, 1;
L_0000020df5a78160 .concat [ 1 1 1 1], L_0000020df5922bd0, L_0000020df59237a0, L_0000020df5922d90, o0000020df59b6238;
S_0000020df59aa150 .scope module, "m25" "mux" 4 24, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5922cb0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5922d20 .functor AND 1, L_0000020df5a324c0, L_0000020df5a31520, C4<1>, C4<1>;
L_0000020df5923810 .functor AND 1, L_0000020df5a318e0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5923730 .functor OR 1, L_0000020df5a32420, L_0000020df5a32d80, C4<0>, C4<0>;
v0000020df58afbb0_0 .net *"_ivl_1", 0 0, L_0000020df5922cb0;  1 drivers
v0000020df58af890_0 .net *"_ivl_13", 0 0, L_0000020df5a32420;  1 drivers
v0000020df58b0470_0 .net *"_ivl_15", 0 0, L_0000020df5a32d80;  1 drivers
o0000020df59b6508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df58b05b0_0 name=_ivl_18
v0000020df58afcf0_0 .net *"_ivl_4", 0 0, L_0000020df5922d20;  1 drivers
v0000020df58b0510_0 .net *"_ivl_7", 0 0, L_0000020df5a31520;  1 drivers
v0000020df58afa70_0 .net *"_ivl_9", 0 0, L_0000020df5923810;  1 drivers
v0000020df58c1dd0_0 .net "d0", 0 0, L_0000020df5a324c0;  1 drivers
v0000020df58c2370_0 .net "d1", 0 0, L_0000020df5a318e0;  1 drivers
v0000020df58c29b0_0 .net "out", 0 0, L_0000020df5923730;  1 drivers
v0000020df58c1ab0_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58c25f0_0 .net "w", 3 0, L_0000020df5a785c0;  1 drivers
L_0000020df5a31520 .part L_0000020df5a785c0, 0, 1;
L_0000020df5a32420 .part L_0000020df5a785c0, 1, 1;
L_0000020df5a32d80 .part L_0000020df5a785c0, 2, 1;
L_0000020df5a785c0 .concat [ 1 1 1 1], L_0000020df5922cb0, L_0000020df5922d20, L_0000020df5923810, o0000020df59b6508;
S_0000020df59a8d00 .scope module, "m26" "mux" 4 23, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5922f50 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5924300 .functor AND 1, L_0000020df5a31d40, L_0000020df5a313e0, C4<1>, C4<1>;
L_0000020df5924140 .functor AND 1, L_0000020df5a31ca0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5922b60 .functor OR 1, L_0000020df5a32740, L_0000020df5a31480, C4<0>, C4<0>;
v0000020df58c2690_0 .net *"_ivl_1", 0 0, L_0000020df5922f50;  1 drivers
v0000020df58c2910_0 .net *"_ivl_13", 0 0, L_0000020df5a32740;  1 drivers
v0000020df58c2c30_0 .net *"_ivl_15", 0 0, L_0000020df5a31480;  1 drivers
o0000020df59b67d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df58c2cd0_0 name=_ivl_18
v0000020df58c36d0_0 .net *"_ivl_4", 0 0, L_0000020df5924300;  1 drivers
v0000020df58c34f0_0 .net *"_ivl_7", 0 0, L_0000020df5a313e0;  1 drivers
v0000020df58c2e10_0 .net *"_ivl_9", 0 0, L_0000020df5924140;  1 drivers
v0000020df58c3090_0 .net "d0", 0 0, L_0000020df5a31d40;  1 drivers
v0000020df58c3950_0 .net "d1", 0 0, L_0000020df5a31ca0;  1 drivers
v0000020df58c3bd0_0 .net "out", 0 0, L_0000020df5922b60;  1 drivers
v0000020df58c3f90_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58c1b50_0 .net "w", 3 0, L_0000020df5a79420;  1 drivers
L_0000020df5a313e0 .part L_0000020df5a79420, 0, 1;
L_0000020df5a32740 .part L_0000020df5a79420, 1, 1;
L_0000020df5a31480 .part L_0000020df5a79420, 2, 1;
L_0000020df5a79420 .concat [ 1 1 1 1], L_0000020df5922f50, L_0000020df5924300, L_0000020df5924140, o0000020df59b67d8;
S_0000020df59a9ca0 .scope module, "m27" "mux" 4 22, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df59235e0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df59236c0 .functor AND 1, L_0000020df5a32b00, L_0000020df5a312a0, C4<1>, C4<1>;
L_0000020df5922a10 .functor AND 1, L_0000020df5a31340, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5922af0 .functor OR 1, L_0000020df5a335a0, L_0000020df5a31020, C4<0>, C4<0>;
v0000020df58c1f10_0 .net *"_ivl_1", 0 0, L_0000020df59235e0;  1 drivers
v0000020df58c4350_0 .net *"_ivl_13", 0 0, L_0000020df5a335a0;  1 drivers
v0000020df58c5110_0 .net *"_ivl_15", 0 0, L_0000020df5a31020;  1 drivers
o0000020df59b6aa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df58c5390_0 name=_ivl_18
v0000020df58c4710_0 .net *"_ivl_4", 0 0, L_0000020df59236c0;  1 drivers
v0000020df58c5570_0 .net *"_ivl_7", 0 0, L_0000020df5a312a0;  1 drivers
v0000020df58c56b0_0 .net *"_ivl_9", 0 0, L_0000020df5922a10;  1 drivers
v0000020df58c4a30_0 .net "d0", 0 0, L_0000020df5a32b00;  1 drivers
v0000020df58c4ad0_0 .net "d1", 0 0, L_0000020df5a31340;  1 drivers
v0000020df58c4b70_0 .net "out", 0 0, L_0000020df5922af0;  1 drivers
v0000020df5864510_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58659b0_0 .net "w", 3 0, L_0000020df5a77d00;  1 drivers
L_0000020df5a312a0 .part L_0000020df5a77d00, 0, 1;
L_0000020df5a335a0 .part L_0000020df5a77d00, 1, 1;
L_0000020df5a31020 .part L_0000020df5a77d00, 2, 1;
L_0000020df5a77d00 .concat [ 1 1 1 1], L_0000020df59235e0, L_0000020df59236c0, L_0000020df5922a10, o0000020df59b6aa8;
S_0000020df59a9fc0 .scope module, "m28" "mux" 4 21, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df59231f0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5923ff0 .functor AND 1, L_0000020df5a32a60, L_0000020df5a33460, C4<1>, C4<1>;
L_0000020df5923490 .functor AND 1, L_0000020df5a31a20, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df59240d0 .functor OR 1, L_0000020df5a327e0, L_0000020df5a31700, C4<0>, C4<0>;
v0000020df5863d90_0 .net *"_ivl_1", 0 0, L_0000020df59231f0;  1 drivers
v0000020df58641f0_0 .net *"_ivl_13", 0 0, L_0000020df5a327e0;  1 drivers
v0000020df58646f0_0 .net *"_ivl_15", 0 0, L_0000020df5a31700;  1 drivers
o0000020df59b6d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5864e70_0 name=_ivl_18
v0000020df5864330_0 .net *"_ivl_4", 0 0, L_0000020df5923ff0;  1 drivers
v0000020df5864470_0 .net *"_ivl_7", 0 0, L_0000020df5a33460;  1 drivers
v0000020df5864830_0 .net *"_ivl_9", 0 0, L_0000020df5923490;  1 drivers
v0000020df5864a10_0 .net "d0", 0 0, L_0000020df5a32a60;  1 drivers
v0000020df5864dd0_0 .net "d1", 0 0, L_0000020df5a31a20;  1 drivers
v0000020df5864f10_0 .net "out", 0 0, L_0000020df59240d0;  1 drivers
v0000020df5864fb0_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df58650f0_0 .net "w", 3 0, L_0000020df5a79100;  1 drivers
L_0000020df5a33460 .part L_0000020df5a79100, 0, 1;
L_0000020df5a327e0 .part L_0000020df5a79100, 1, 1;
L_0000020df5a31700 .part L_0000020df5a79100, 2, 1;
L_0000020df5a79100 .concat [ 1 1 1 1], L_0000020df59231f0, L_0000020df5923ff0, L_0000020df5923490, o0000020df59b6d78;
S_0000020df59aa600 .scope module, "m29" "mux" 4 20, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df59229a0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5923c00 .functor AND 1, L_0000020df5a32100, L_0000020df5a30f80, C4<1>, C4<1>;
L_0000020df5923260 .functor AND 1, L_0000020df5a333c0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5923ea0 .functor OR 1, L_0000020df5a32ce0, L_0000020df5a33320, C4<0>, C4<0>;
v0000020df5865230_0 .net *"_ivl_1", 0 0, L_0000020df59229a0;  1 drivers
v0000020df5846c80_0 .net *"_ivl_13", 0 0, L_0000020df5a32ce0;  1 drivers
v0000020df5846b40_0 .net *"_ivl_15", 0 0, L_0000020df5a33320;  1 drivers
o0000020df59b7048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5847040_0 name=_ivl_18
v0000020df5847a40_0 .net *"_ivl_4", 0 0, L_0000020df5923c00;  1 drivers
v0000020df5848080_0 .net *"_ivl_7", 0 0, L_0000020df5a30f80;  1 drivers
v0000020df58486c0_0 .net *"_ivl_9", 0 0, L_0000020df5923260;  1 drivers
v0000020df5846820_0 .net "d0", 0 0, L_0000020df5a32100;  1 drivers
v0000020df5848300_0 .net "d1", 0 0, L_0000020df5a333c0;  1 drivers
v0000020df5847d60_0 .net "out", 0 0, L_0000020df5923ea0;  1 drivers
v0000020df5847680_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df5848120_0 .net "w", 3 0, L_0000020df5a78520;  1 drivers
L_0000020df5a30f80 .part L_0000020df5a78520, 0, 1;
L_0000020df5a32ce0 .part L_0000020df5a78520, 1, 1;
L_0000020df5a33320 .part L_0000020df5a78520, 2, 1;
L_0000020df5a78520 .concat [ 1 1 1 1], L_0000020df59229a0, L_0000020df5923c00, L_0000020df5923260, o0000020df59b7048;
S_0000020df59aa2e0 .scope module, "m3" "mux" 4 46, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5e6d0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5fd90 .functor AND 1, L_0000020df5a521e0, L_0000020df5a528c0, C4<1>, C4<1>;
L_0000020df5a5e660 .functor AND 1, L_0000020df5a51600, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5fa10 .functor OR 1, L_0000020df5a51560, L_0000020df5a52820, C4<0>, C4<0>;
v0000020df58483a0_0 .net *"_ivl_1", 0 0, L_0000020df5a5e6d0;  1 drivers
v0000020df58468c0_0 .net *"_ivl_13", 0 0, L_0000020df5a51560;  1 drivers
v0000020df5847180_0 .net *"_ivl_15", 0 0, L_0000020df5a52820;  1 drivers
o0000020df59b7318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df584ce00_0 name=_ivl_18
v0000020df584e5c0_0 .net *"_ivl_4", 0 0, L_0000020df5a5fd90;  1 drivers
v0000020df584d080_0 .net *"_ivl_7", 0 0, L_0000020df5a528c0;  1 drivers
v0000020df584cc20_0 .net *"_ivl_9", 0 0, L_0000020df5a5e660;  1 drivers
v0000020df584d3a0_0 .net "d0", 0 0, L_0000020df5a521e0;  1 drivers
v0000020df584d6c0_0 .net "d1", 0 0, L_0000020df5a51600;  1 drivers
v0000020df584e0c0_0 .net "out", 0 0, L_0000020df5a5fa10;  1 drivers
v0000020df584d8a0_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df584db20_0 .net "w", 3 0, L_0000020df5a7a5a0;  1 drivers
L_0000020df5a528c0 .part L_0000020df5a7a5a0, 0, 1;
L_0000020df5a51560 .part L_0000020df5a7a5a0, 1, 1;
L_0000020df5a52820 .part L_0000020df5a7a5a0, 2, 1;
L_0000020df5a7a5a0 .concat [ 1 1 1 1], L_0000020df5a5e6d0, L_0000020df5a5fd90, L_0000020df5a5e660, o0000020df59b7318;
S_0000020df59a89e0 .scope module, "m30" "mux" 4 19, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5923b20 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5922850 .functor AND 1, L_0000020df5a322e0, L_0000020df5a32240, C4<1>, C4<1>;
L_0000020df59230a0 .functor AND 1, L_0000020df5a32060, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df59228c0 .functor OR 1, L_0000020df5a31160, L_0000020df5a32c40, C4<0>, C4<0>;
v0000020df584de40_0 .net *"_ivl_1", 0 0, L_0000020df5923b20;  1 drivers
v0000020df584dc60_0 .net *"_ivl_13", 0 0, L_0000020df5a31160;  1 drivers
v0000020df584df80_0 .net *"_ivl_15", 0 0, L_0000020df5a32c40;  1 drivers
o0000020df59b75e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df584dbc0_0 name=_ivl_18
v0000020df584e2a0_0 .net *"_ivl_4", 0 0, L_0000020df5922850;  1 drivers
v0000020df5859910_0 .net *"_ivl_7", 0 0, L_0000020df5a32240;  1 drivers
v0000020df585a130_0 .net *"_ivl_9", 0 0, L_0000020df59230a0;  1 drivers
v0000020df5859b90_0 .net "d0", 0 0, L_0000020df5a322e0;  1 drivers
v0000020df585a450_0 .net "d1", 0 0, L_0000020df5a32060;  1 drivers
v0000020df585a3b0_0 .net "out", 0 0, L_0000020df59228c0;  1 drivers
v0000020df585a770_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df585a9f0_0 .net "w", 3 0, L_0000020df5a77c60;  1 drivers
L_0000020df5a32240 .part L_0000020df5a77c60, 0, 1;
L_0000020df5a31160 .part L_0000020df5a77c60, 1, 1;
L_0000020df5a32c40 .part L_0000020df5a77c60, 2, 1;
L_0000020df5a77c60 .concat [ 1 1 1 1], L_0000020df5923b20, L_0000020df5922850, L_0000020df59230a0, o0000020df59b75e8;
S_0000020df59a8850 .scope module, "m31" "mux" 4 18, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df58f7150 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df58f74d0 .functor AND 1, L_0000020df5a310c0, L_0000020df5a32920, C4<1>, C4<1>;
L_0000020df58f71c0 .functor AND 1, L_0000020df5a30ee0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df58f7540 .functor OR 1, L_0000020df5a329c0, L_0000020df5a31fc0, C4<0>, C4<0>;
v0000020df5859190_0 .net *"_ivl_1", 0 0, L_0000020df58f7150;  1 drivers
v0000020df5859550_0 .net *"_ivl_13", 0 0, L_0000020df5a329c0;  1 drivers
v0000020df5859eb0_0 .net *"_ivl_15", 0 0, L_0000020df5a31fc0;  1 drivers
o0000020df59b78b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5858c90_0 name=_ivl_18
v0000020df5859410_0 .net *"_ivl_4", 0 0, L_0000020df58f74d0;  1 drivers
v0000020df5858fb0_0 .net *"_ivl_7", 0 0, L_0000020df5a32920;  1 drivers
v0000020df58595f0_0 .net *"_ivl_9", 0 0, L_0000020df58f71c0;  1 drivers
v0000020df585e650_0 .net "d0", 0 0, L_0000020df5a310c0;  1 drivers
v0000020df585ea10_0 .net "d1", 0 0, L_0000020df5a30ee0;  1 drivers
v0000020df585d890_0 .net "out", 0 0, L_0000020df58f7540;  1 drivers
v0000020df585e0b0_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df585dcf0_0 .net "w", 3 0, L_0000020df5a783e0;  1 drivers
L_0000020df5a32920 .part L_0000020df5a783e0, 0, 1;
L_0000020df5a329c0 .part L_0000020df5a783e0, 1, 1;
L_0000020df5a31fc0 .part L_0000020df5a783e0, 2, 1;
L_0000020df5a783e0 .concat [ 1 1 1 1], L_0000020df58f7150, L_0000020df58f74d0, L_0000020df58f71c0, o0000020df59b78b8;
S_0000020df59a9020 .scope module, "m4" "mux" 4 45, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5e7b0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5ea50 .functor AND 1, L_0000020df5a52500, L_0000020df5a50ac0, C4<1>, C4<1>;
L_0000020df5a5f930 .functor AND 1, L_0000020df5a51060, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5f8c0 .functor OR 1, L_0000020df5a514c0, L_0000020df5a51740, C4<0>, C4<0>;
v0000020df585d390_0 .net *"_ivl_1", 0 0, L_0000020df5a5e7b0;  1 drivers
v0000020df585ded0_0 .net *"_ivl_13", 0 0, L_0000020df5a514c0;  1 drivers
v0000020df585d750_0 .net *"_ivl_15", 0 0, L_0000020df5a51740;  1 drivers
o0000020df59b7b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df585ccb0_0 name=_ivl_18
v0000020df585da70_0 .net *"_ivl_4", 0 0, L_0000020df5a5ea50;  1 drivers
v0000020df585dd90_0 .net *"_ivl_7", 0 0, L_0000020df5a50ac0;  1 drivers
v0000020df585e1f0_0 .net *"_ivl_9", 0 0, L_0000020df5a5f930;  1 drivers
v0000020df585e330_0 .net "d0", 0 0, L_0000020df5a52500;  1 drivers
v0000020df58667a0_0 .net "d1", 0 0, L_0000020df5a51060;  1 drivers
v0000020df5866e80_0 .net "out", 0 0, L_0000020df5a5f8c0;  1 drivers
v0000020df5865e40_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df5866840_0 .net "w", 3 0, L_0000020df5a7bd60;  1 drivers
L_0000020df5a50ac0 .part L_0000020df5a7bd60, 0, 1;
L_0000020df5a514c0 .part L_0000020df5a7bd60, 1, 1;
L_0000020df5a51740 .part L_0000020df5a7bd60, 2, 1;
L_0000020df5a7bd60 .concat [ 1 1 1 1], L_0000020df5a5e7b0, L_0000020df5a5ea50, L_0000020df5a5f930, o0000020df59b7b88;
S_0000020df59a8e90 .scope module, "m5" "mux" 4 44, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5f7e0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5f850 .functor AND 1, L_0000020df5a508e0, L_0000020df5a50b60, C4<1>, C4<1>;
L_0000020df5a5e9e0 .functor AND 1, L_0000020df5a507a0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5f540 .functor OR 1, L_0000020df5a51e20, L_0000020df5a51ce0, C4<0>, C4<0>;
v0000020df58662a0_0 .net *"_ivl_1", 0 0, L_0000020df5a5f7e0;  1 drivers
v0000020df5867420_0 .net *"_ivl_13", 0 0, L_0000020df5a51e20;  1 drivers
v0000020df5867b00_0 .net *"_ivl_15", 0 0, L_0000020df5a51ce0;  1 drivers
o0000020df59b7e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5865ee0_0 name=_ivl_18
v0000020df58668e0_0 .net *"_ivl_4", 0 0, L_0000020df5a5f850;  1 drivers
v0000020df5865f80_0 .net *"_ivl_7", 0 0, L_0000020df5a50b60;  1 drivers
v0000020df5866ac0_0 .net *"_ivl_9", 0 0, L_0000020df5a5e9e0;  1 drivers
v0000020df5866b60_0 .net "d0", 0 0, L_0000020df5a508e0;  1 drivers
v0000020df5866020_0 .net "d1", 0 0, L_0000020df5a507a0;  1 drivers
v0000020df5825150_0 .net "out", 0 0, L_0000020df5a5f540;  1 drivers
v0000020df58253d0_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df5826050_0 .net "w", 3 0, L_0000020df5a778a0;  1 drivers
L_0000020df5a50b60 .part L_0000020df5a778a0, 0, 1;
L_0000020df5a51e20 .part L_0000020df5a778a0, 1, 1;
L_0000020df5a51ce0 .part L_0000020df5a778a0, 2, 1;
L_0000020df5a778a0 .concat [ 1 1 1 1], L_0000020df5a5f7e0, L_0000020df5a5f850, L_0000020df5a5e9e0, o0000020df59b7e58;
S_0000020df59a91b0 .scope module, "m6" "mux" 4 43, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5f4d0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5f9a0 .functor AND 1, L_0000020df5a50ca0, L_0000020df5a51420, C4<1>, C4<1>;
L_0000020df5a5f2a0 .functor AND 1, L_0000020df5a50840, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5e580 .functor OR 1, L_0000020df5a525a0, L_0000020df5a51d80, C4<0>, C4<0>;
v0000020df5825970_0 .net *"_ivl_1", 0 0, L_0000020df5a5f4d0;  1 drivers
v0000020df582a860_0 .net *"_ivl_13", 0 0, L_0000020df5a525a0;  1 drivers
v0000020df582b4e0_0 .net *"_ivl_15", 0 0, L_0000020df5a51d80;  1 drivers
o0000020df59b8128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df582aa40_0 name=_ivl_18
v0000020df5822e50_0 .net *"_ivl_4", 0 0, L_0000020df5a5f9a0;  1 drivers
v0000020df5822270_0 .net *"_ivl_7", 0 0, L_0000020df5a51420;  1 drivers
v0000020df59f5f90_0 .net *"_ivl_9", 0 0, L_0000020df5a5f2a0;  1 drivers
v0000020df59f7f70_0 .net "d0", 0 0, L_0000020df5a50ca0;  1 drivers
v0000020df59f5c70_0 .net "d1", 0 0, L_0000020df5a50840;  1 drivers
v0000020df59f80b0_0 .net "out", 0 0, L_0000020df5a5e580;  1 drivers
v0000020df59f7c50_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df59f6210_0 .net "w", 3 0, L_0000020df5a77800;  1 drivers
L_0000020df5a51420 .part L_0000020df5a77800, 0, 1;
L_0000020df5a525a0 .part L_0000020df5a77800, 1, 1;
L_0000020df5a51d80 .part L_0000020df5a77800, 2, 1;
L_0000020df5a77800 .concat [ 1 1 1 1], L_0000020df5a5f4d0, L_0000020df5a5f9a0, L_0000020df5a5f2a0, o0000020df59b8128;
S_0000020df59a94d0 .scope module, "m7" "mux" 4 42, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5eb30 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5f460 .functor AND 1, L_0000020df5a50fc0, L_0000020df5a51380, C4<1>, C4<1>;
L_0000020df5a5ecf0 .functor AND 1, L_0000020df5a512e0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5f230 .functor OR 1, L_0000020df5a502a0, L_0000020df5a516a0, C4<0>, C4<0>;
v0000020df59f5d10_0 .net *"_ivl_1", 0 0, L_0000020df5a5eb30;  1 drivers
v0000020df59f7cf0_0 .net *"_ivl_13", 0 0, L_0000020df5a502a0;  1 drivers
v0000020df59f8010_0 .net *"_ivl_15", 0 0, L_0000020df5a516a0;  1 drivers
o0000020df59b83f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59f62b0_0 name=_ivl_18
v0000020df59f6350_0 .net *"_ivl_4", 0 0, L_0000020df5a5f460;  1 drivers
v0000020df59f7070_0 .net *"_ivl_7", 0 0, L_0000020df5a51380;  1 drivers
v0000020df59f77f0_0 .net *"_ivl_9", 0 0, L_0000020df5a5ecf0;  1 drivers
v0000020df59f6990_0 .net "d0", 0 0, L_0000020df5a50fc0;  1 drivers
v0000020df59f5950_0 .net "d1", 0 0, L_0000020df5a512e0;  1 drivers
v0000020df59f7930_0 .net "out", 0 0, L_0000020df5a5f230;  1 drivers
v0000020df59f7110_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df59f6030_0 .net "w", 3 0, L_0000020df5a77760;  1 drivers
L_0000020df5a51380 .part L_0000020df5a77760, 0, 1;
L_0000020df5a502a0 .part L_0000020df5a77760, 1, 1;
L_0000020df5a516a0 .part L_0000020df5a77760, 2, 1;
L_0000020df5a77760 .concat [ 1 1 1 1], L_0000020df5a5eb30, L_0000020df5a5f460, L_0000020df5a5ecf0, o0000020df59b83f8;
S_0000020df59a9660 .scope module, "m8" "mux" 4 41, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5faf0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5f1c0 .functor AND 1, L_0000020df5a52460, L_0000020df5a51f60, C4<1>, C4<1>;
L_0000020df5a5f770 .functor AND 1, L_0000020df5a51c40, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5fcb0 .functor OR 1, L_0000020df5a52640, L_0000020df5a52140, C4<0>, C4<0>;
v0000020df59f7bb0_0 .net *"_ivl_1", 0 0, L_0000020df5a5faf0;  1 drivers
v0000020df59f7d90_0 .net *"_ivl_13", 0 0, L_0000020df5a52640;  1 drivers
v0000020df59f65d0_0 .net *"_ivl_15", 0 0, L_0000020df5a52140;  1 drivers
o0000020df59b86c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59f7e30_0 name=_ivl_18
v0000020df59f7b10_0 .net *"_ivl_4", 0 0, L_0000020df5a5f1c0;  1 drivers
v0000020df59f5db0_0 .net *"_ivl_7", 0 0, L_0000020df5a51f60;  1 drivers
v0000020df59f7ed0_0 .net *"_ivl_9", 0 0, L_0000020df5a5f770;  1 drivers
v0000020df59f59f0_0 .net "d0", 0 0, L_0000020df5a52460;  1 drivers
v0000020df59f67b0_0 .net "d1", 0 0, L_0000020df5a51c40;  1 drivers
v0000020df59f5e50_0 .net "out", 0 0, L_0000020df5a5fcb0;  1 drivers
v0000020df59f63f0_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df59f5a90_0 .net "w", 3 0, L_0000020df5a782a0;  1 drivers
L_0000020df5a51f60 .part L_0000020df5a782a0, 0, 1;
L_0000020df5a52640 .part L_0000020df5a782a0, 1, 1;
L_0000020df5a52140 .part L_0000020df5a782a0, 2, 1;
L_0000020df5a782a0 .concat [ 1 1 1 1], L_0000020df5a5faf0, L_0000020df5a5f1c0, L_0000020df5a5f770, o0000020df59b86c8;
S_0000020df5a03130 .scope module, "m9" "mux" 4 40, 5 1 0, S_0000020df56a8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5eba0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5ee40 .functor AND 1, L_0000020df5a4e5e0, L_0000020df5a4e540, C4<1>, C4<1>;
L_0000020df5a5f5b0 .functor AND 1, L_0000020df5a4e4a0, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a5ef20 .functor OR 1, L_0000020df5a4e360, L_0000020df5a4e400, C4<0>, C4<0>;
v0000020df59f6d50_0 .net *"_ivl_1", 0 0, L_0000020df5a5eba0;  1 drivers
v0000020df59f74d0_0 .net *"_ivl_13", 0 0, L_0000020df5a4e360;  1 drivers
v0000020df59f5b30_0 .net *"_ivl_15", 0 0, L_0000020df5a4e400;  1 drivers
o0000020df59b8998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59f68f0_0 name=_ivl_18
v0000020df59f6c10_0 .net *"_ivl_4", 0 0, L_0000020df5a5ee40;  1 drivers
v0000020df59f5ef0_0 .net *"_ivl_7", 0 0, L_0000020df5a4e540;  1 drivers
v0000020df59f5bd0_0 .net *"_ivl_9", 0 0, L_0000020df5a5f5b0;  1 drivers
v0000020df59f6710_0 .net "d0", 0 0, L_0000020df5a4e5e0;  1 drivers
v0000020df59f60d0_0 .net "d1", 0 0, L_0000020df5a4e4a0;  1 drivers
v0000020df59f6670_0 .net "out", 0 0, L_0000020df5a5ef20;  1 drivers
v0000020df59f6170_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df59f6490_0 .net "w", 3 0, L_0000020df5a77620;  1 drivers
L_0000020df5a4e540 .part L_0000020df5a77620, 0, 1;
L_0000020df5a4e360 .part L_0000020df5a77620, 1, 1;
L_0000020df5a4e400 .part L_0000020df5a77620, 2, 1;
L_0000020df5a77620 .concat [ 1 1 1 1], L_0000020df5a5eba0, L_0000020df5a5ee40, L_0000020df5a5f5b0, o0000020df59b8998;
S_0000020df5a03450 .scope module, "RegRemainder" "shiftRegister_32b1" 3 102, 4 86 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "r";
    .port_info 5 /OUTPUT 32 "Q";
v0000020df5a18340_0 .net "Q", 0 31, L_0000020df5a5b9c0;  alias, 1 drivers
v0000020df5a19a60_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df5a17a80_0 .net "d", 31 0, L_0000020df5a59da0;  1 drivers
v0000020df5a18ac0_0 .net "in", 0 0, L_0000020df5a637e0;  alias, 1 drivers
v0000020df5a18980_0 .net "load", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a185c0_0 .net "r", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
v0000020df5a180c0_0 .net "value", 31 0, L_0000020df5a5af20;  1 drivers
L_0000020df5a53a40 .part L_0000020df5a5af20, 31, 1;
L_0000020df5a54760 .part L_0000020df5a5b9c0, 30, 1;
L_0000020df5a54e40 .part L_0000020df5a5af20, 30, 1;
L_0000020df5a54940 .part L_0000020df5a5b9c0, 29, 1;
L_0000020df5a53c20 .part L_0000020df5a5af20, 29, 1;
L_0000020df5a53e00 .part L_0000020df5a5b9c0, 28, 1;
L_0000020df5a54ee0 .part L_0000020df5a5af20, 28, 1;
L_0000020df5a54a80 .part L_0000020df5a5b9c0, 27, 1;
L_0000020df5a55020 .part L_0000020df5a5af20, 27, 1;
L_0000020df5a54c60 .part L_0000020df5a5b9c0, 26, 1;
L_0000020df5a53860 .part L_0000020df5a5af20, 26, 1;
L_0000020df5a54d00 .part L_0000020df5a5b9c0, 25, 1;
L_0000020df5a530e0 .part L_0000020df5a5af20, 25, 1;
L_0000020df5a53680 .part L_0000020df5a5b9c0, 24, 1;
L_0000020df5a52e60 .part L_0000020df5a5af20, 24, 1;
L_0000020df5a53360 .part L_0000020df5a5b9c0, 23, 1;
L_0000020df5a52fa0 .part L_0000020df5a5af20, 23, 1;
L_0000020df5a53040 .part L_0000020df5a5b9c0, 22, 1;
L_0000020df5a562e0 .part L_0000020df5a5af20, 22, 1;
L_0000020df5a55ca0 .part L_0000020df5a5b9c0, 21, 1;
L_0000020df5a56740 .part L_0000020df5a5af20, 21, 1;
L_0000020df5a55e80 .part L_0000020df5a5b9c0, 20, 1;
L_0000020df5a558e0 .part L_0000020df5a5af20, 20, 1;
L_0000020df5a567e0 .part L_0000020df5a5b9c0, 19, 1;
L_0000020df5a56b00 .part L_0000020df5a5af20, 19, 1;
L_0000020df5a56560 .part L_0000020df5a5b9c0, 18, 1;
L_0000020df5a56c40 .part L_0000020df5a5af20, 18, 1;
L_0000020df5a561a0 .part L_0000020df5a5b9c0, 17, 1;
L_0000020df5a55f20 .part L_0000020df5a5af20, 17, 1;
L_0000020df5a56240 .part L_0000020df5a5b9c0, 16, 1;
L_0000020df5a55840 .part L_0000020df5a5af20, 16, 1;
L_0000020df5a57000 .part L_0000020df5a5b9c0, 15, 1;
L_0000020df5a57780 .part L_0000020df5a5af20, 15, 1;
L_0000020df5a571e0 .part L_0000020df5a5b9c0, 14, 1;
L_0000020df5a570a0 .part L_0000020df5a5af20, 14, 1;
L_0000020df5a55fc0 .part L_0000020df5a5b9c0, 13, 1;
L_0000020df5a57500 .part L_0000020df5a5af20, 13, 1;
L_0000020df5a55520 .part L_0000020df5a5b9c0, 12, 1;
L_0000020df5a56600 .part L_0000020df5a5af20, 12, 1;
L_0000020df5a55d40 .part L_0000020df5a5b9c0, 11, 1;
L_0000020df5a575a0 .part L_0000020df5a5af20, 11, 1;
L_0000020df5a566a0 .part L_0000020df5a5b9c0, 10, 1;
L_0000020df5a56e20 .part L_0000020df5a5af20, 10, 1;
L_0000020df5a576e0 .part L_0000020df5a5b9c0, 9, 1;
L_0000020df5a58b80 .part L_0000020df5a5af20, 9, 1;
L_0000020df5a587c0 .part L_0000020df5a5b9c0, 8, 1;
L_0000020df5a58ae0 .part L_0000020df5a5af20, 8, 1;
L_0000020df5a5a160 .part L_0000020df5a5b9c0, 7, 1;
L_0000020df5a59620 .part L_0000020df5a5af20, 7, 1;
L_0000020df5a57fa0 .part L_0000020df5a5b9c0, 6, 1;
L_0000020df5a57aa0 .part L_0000020df5a5af20, 6, 1;
L_0000020df5a58cc0 .part L_0000020df5a5b9c0, 5, 1;
L_0000020df5a593a0 .part L_0000020df5a5af20, 5, 1;
L_0000020df5a58180 .part L_0000020df5a5b9c0, 4, 1;
L_0000020df5a58220 .part L_0000020df5a5af20, 4, 1;
L_0000020df5a58d60 .part L_0000020df5a5b9c0, 3, 1;
L_0000020df5a59e40 .part L_0000020df5a5af20, 3, 1;
L_0000020df5a594e0 .part L_0000020df5a5b9c0, 2, 1;
L_0000020df5a58f40 .part L_0000020df5a5af20, 2, 1;
L_0000020df5a59580 .part L_0000020df5a5b9c0, 1, 1;
L_0000020df5a59120 .part L_0000020df5a5af20, 1, 1;
L_0000020df5a58720 .part L_0000020df5a5b9c0, 0, 1;
L_0000020df5a57d20 .part L_0000020df5a5af20, 0, 1;
LS_0000020df5a59da0_0_0 .concat8 [ 1 1 1 1], L_0000020df5a5ec80, L_0000020df5a60260, L_0000020df5a603b0, L_0000020df5a610f0;
LS_0000020df5a59da0_0_4 .concat8 [ 1 1 1 1], L_0000020df5a62120, L_0000020df5a61da0, L_0000020df5a619b0, L_0000020df5a61fd0;
LS_0000020df5a59da0_0_8 .concat8 [ 1 1 1 1], L_0000020df5a62ba0, L_0000020df5a61550, L_0000020df5a61400, L_0000020df5a61d30;
LS_0000020df5a59da0_0_12 .concat8 [ 1 1 1 1], L_0000020df5a62ac0, L_0000020df5a629e0, L_0000020df5a61a20, L_0000020df5a62510;
LS_0000020df5a59da0_0_16 .concat8 [ 1 1 1 1], L_0000020df5a616a0, L_0000020df5a626d0, L_0000020df5a61b00, L_0000020df5a63cb0;
LS_0000020df5a59da0_0_20 .concat8 [ 1 1 1 1], L_0000020df5a63bd0, L_0000020df5a63150, L_0000020df5a62dd0, L_0000020df5a63230;
LS_0000020df5a59da0_0_24 .concat8 [ 1 1 1 1], L_0000020df5a63930, L_0000020df5a633f0, L_0000020df5a634d0, L_0000020df5a64570;
LS_0000020df5a59da0_0_28 .concat8 [ 1 1 1 1], L_0000020df5a63620, L_0000020df5a63380, L_0000020df5a642d0, L_0000020df5a64500;
LS_0000020df5a59da0_1_0 .concat8 [ 4 4 4 4], LS_0000020df5a59da0_0_0, LS_0000020df5a59da0_0_4, LS_0000020df5a59da0_0_8, LS_0000020df5a59da0_0_12;
LS_0000020df5a59da0_1_4 .concat8 [ 4 4 4 4], LS_0000020df5a59da0_0_16, LS_0000020df5a59da0_0_20, LS_0000020df5a59da0_0_24, LS_0000020df5a59da0_0_28;
L_0000020df5a59da0 .concat8 [ 16 16 0 0], LS_0000020df5a59da0_1_0, LS_0000020df5a59da0_1_4;
L_0000020df5a58860 .part L_0000020df5a59da0, 0, 1;
L_0000020df5a59f80 .part L_0000020df5a59da0, 1, 1;
L_0000020df5a596c0 .part L_0000020df5a59da0, 2, 1;
L_0000020df5a582c0 .part L_0000020df5a59da0, 3, 1;
L_0000020df5a58360 .part L_0000020df5a59da0, 4, 1;
L_0000020df5a57f00 .part L_0000020df5a59da0, 5, 1;
L_0000020df5a59760 .part L_0000020df5a59da0, 6, 1;
L_0000020df5a59b20 .part L_0000020df5a59da0, 7, 1;
L_0000020df5a59bc0 .part L_0000020df5a59da0, 8, 1;
L_0000020df5a59c60 .part L_0000020df5a59da0, 9, 1;
L_0000020df5a59d00 .part L_0000020df5a59da0, 10, 1;
L_0000020df5a58400 .part L_0000020df5a59da0, 11, 1;
L_0000020df5a5a020 .part L_0000020df5a59da0, 12, 1;
L_0000020df5a5a0c0 .part L_0000020df5a59da0, 13, 1;
L_0000020df5a584a0 .part L_0000020df5a59da0, 14, 1;
L_0000020df5a58540 .part L_0000020df5a59da0, 15, 1;
L_0000020df5a5c500 .part L_0000020df5a59da0, 16, 1;
L_0000020df5a5b380 .part L_0000020df5a59da0, 17, 1;
L_0000020df5a5afc0 .part L_0000020df5a59da0, 18, 1;
L_0000020df5a5b6a0 .part L_0000020df5a59da0, 19, 1;
L_0000020df5a5b740 .part L_0000020df5a59da0, 20, 1;
L_0000020df5a5ca00 .part L_0000020df5a59da0, 21, 1;
L_0000020df5a5be20 .part L_0000020df5a59da0, 22, 1;
L_0000020df5a5bba0 .part L_0000020df5a59da0, 23, 1;
L_0000020df5a5a8e0 .part L_0000020df5a59da0, 24, 1;
L_0000020df5a5b7e0 .part L_0000020df5a59da0, 25, 1;
L_0000020df5a5a2a0 .part L_0000020df5a59da0, 26, 1;
L_0000020df5a5bc40 .part L_0000020df5a59da0, 27, 1;
L_0000020df5a5b1a0 .part L_0000020df5a59da0, 28, 1;
L_0000020df5a5b240 .part L_0000020df5a59da0, 29, 1;
L_0000020df5a5ac00 .part L_0000020df5a59da0, 30, 1;
L_0000020df5a5bf60 .part L_0000020df5a59da0, 31, 1;
LS_0000020df5a5b9c0_0_0 .concat8 [ 1 1 1 1], v0000020df59f6df0_0, v0000020df59f6fd0_0, v0000020df59fa090_0, v0000020df59fac70_0;
LS_0000020df5a5b9c0_0_4 .concat8 [ 1 1 1 1], v0000020df59fae50_0, v0000020df59fca70_0, v0000020df59fcf70_0, v0000020df59fbe90_0;
LS_0000020df5a5b9c0_0_8 .concat8 [ 1 1 1 1], v0000020df59fc110_0, v0000020df59fb170_0, v0000020df59f7610_0, v0000020df59f7a70_0;
LS_0000020df5a5b9c0_0_12 .concat8 [ 1 1 1 1], v0000020df59fa3b0_0, v0000020df59f8ab0_0, v0000020df59fa130_0, v0000020df59f9370_0;
LS_0000020df5a5b9c0_0_16 .concat8 [ 1 1 1 1], v0000020df59f8510_0, v0000020df59f9730_0, v0000020df59f8970_0, v0000020df59f8fb0_0;
LS_0000020df5a5b9c0_0_20 .concat8 [ 1 1 1 1], v0000020df59f8bf0_0, v0000020df59fa4f0_0, v0000020df59f90f0_0, v0000020df59fa270_0;
LS_0000020df5a5b9c0_0_24 .concat8 [ 1 1 1 1], v0000020df59f9230_0, v0000020df59fa310_0, v0000020df59f9a50_0, v0000020df59fab30_0;
LS_0000020df5a5b9c0_0_28 .concat8 [ 1 1 1 1], v0000020df59fcd90_0, v0000020df59fadb0_0, v0000020df59fad10_0, v0000020df59fb850_0;
LS_0000020df5a5b9c0_1_0 .concat8 [ 4 4 4 4], LS_0000020df5a5b9c0_0_0, LS_0000020df5a5b9c0_0_4, LS_0000020df5a5b9c0_0_8, LS_0000020df5a5b9c0_0_12;
LS_0000020df5a5b9c0_1_4 .concat8 [ 4 4 4 4], LS_0000020df5a5b9c0_0_16, LS_0000020df5a5b9c0_0_20, LS_0000020df5a5b9c0_0_24, LS_0000020df5a5b9c0_0_28;
L_0000020df5a5b9c0 .concat8 [ 16 16 0 0], LS_0000020df5a5b9c0_1_0, LS_0000020df5a5b9c0_1_4;
S_0000020df5a04d50 .scope module, "ffd0" "dFlipFlop" 4 156, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f6cb0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f6ad0_0 .net "d", 0 0, L_0000020df5a5bf60;  1 drivers
v0000020df59f6df0_0 .var "out", 0 0;
v0000020df59f7430_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a04ee0 .scope module, "ffd1" "dFlipFlop" 4 155, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f7250_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f6e90_0 .net "d", 0 0, L_0000020df5a5ac00;  1 drivers
v0000020df59f6fd0_0 .var "out", 0 0;
v0000020df59f72f0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a04a30 .scope module, "ffd10" "dFlipFlop" 4 146, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f7390_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f7570_0 .net "d", 0 0, L_0000020df5a5ca00;  1 drivers
v0000020df59f7610_0 .var "out", 0 0;
v0000020df59f76b0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a03c20 .scope module, "ffd11" "dFlipFlop" 4 145, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f7750_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f7890_0 .net "d", 0 0, L_0000020df5a5b740;  1 drivers
v0000020df59f7a70_0 .var "out", 0 0;
v0000020df59f9eb0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a04bc0 .scope module, "ffd12" "dFlipFlop" 4 144, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f85b0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f8e70_0 .net "d", 0 0, L_0000020df5a5b6a0;  1 drivers
v0000020df59fa3b0_0 .var "out", 0 0;
v0000020df59fa8b0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a03770 .scope module, "ffd13" "dFlipFlop" 4 143, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f8150_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f9e10_0 .net "d", 0 0, L_0000020df5a5afc0;  1 drivers
v0000020df59f8ab0_0 .var "out", 0 0;
v0000020df59f8b50_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a04580 .scope module, "ffd14" "dFlipFlop" 4 142, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f9190_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fa810_0 .net "d", 0 0, L_0000020df5a5b380;  1 drivers
v0000020df59fa130_0 .var "out", 0 0;
v0000020df59f8830_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a04710 .scope module, "ffd15" "dFlipFlop" 4 141, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f9cd0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f81f0_0 .net "d", 0 0, L_0000020df5a5c500;  1 drivers
v0000020df59f9370_0 .var "out", 0 0;
v0000020df59f8290_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a032c0 .scope module, "ffd16" "dFlipFlop" 4 140, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f83d0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f8470_0 .net "d", 0 0, L_0000020df5a58540;  1 drivers
v0000020df59f8510_0 .var "out", 0 0;
v0000020df59f8330_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a035e0 .scope module, "ffd17" "dFlipFlop" 4 139, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f8650_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fa630_0 .net "d", 0 0, L_0000020df5a584a0;  1 drivers
v0000020df59f9730_0 .var "out", 0 0;
v0000020df59f9690_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a03900 .scope module, "ffd18" "dFlipFlop" 4 138, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f97d0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f9d70_0 .net "d", 0 0, L_0000020df5a5a0c0;  1 drivers
v0000020df59f8970_0 .var "out", 0 0;
v0000020df59f8d30_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a03a90 .scope module, "ffd19" "dFlipFlop" 4 137, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f86f0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f8f10_0 .net "d", 0 0, L_0000020df5a5a020;  1 drivers
v0000020df59f8fb0_0 .var "out", 0 0;
v0000020df59f8790_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a03db0 .scope module, "ffd2" "dFlipFlop" 4 154, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f9410_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f92d0_0 .net "d", 0 0, L_0000020df5a5b240;  1 drivers
v0000020df59fa090_0 .var "out", 0 0;
v0000020df59fa450_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a03f40 .scope module, "ffd20" "dFlipFlop" 4 136, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f88d0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f9f50_0 .net "d", 0 0, L_0000020df5a58400;  1 drivers
v0000020df59f8bf0_0 .var "out", 0 0;
v0000020df59f9870_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a040d0 .scope module, "ffd21" "dFlipFlop" 4 135, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f8c90_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f9ff0_0 .net "d", 0 0, L_0000020df5a59d00;  1 drivers
v0000020df59fa4f0_0 .var "out", 0 0;
v0000020df59f8a10_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a04260 .scope module, "ffd22" "dFlipFlop" 4 134, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f8dd0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f9050_0 .net "d", 0 0, L_0000020df5a59c60;  1 drivers
v0000020df59f90f0_0 .var "out", 0 0;
v0000020df59f94b0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a043f0 .scope module, "ffd23" "dFlipFlop" 4 133, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f9c30_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fa1d0_0 .net "d", 0 0, L_0000020df5a59bc0;  1 drivers
v0000020df59fa270_0 .var "out", 0 0;
v0000020df59f9af0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a048a0 .scope module, "ffd24" "dFlipFlop" 4 132, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59fa770_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fa590_0 .net "d", 0 0, L_0000020df5a59b20;  1 drivers
v0000020df59f9230_0 .var "out", 0 0;
v0000020df59f9550_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0e780 .scope module, "ffd25" "dFlipFlop" 4 131, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f95f0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f9910_0 .net "d", 0 0, L_0000020df5a59760;  1 drivers
v0000020df59fa310_0 .var "out", 0 0;
v0000020df59fa6d0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0e910 .scope module, "ffd26" "dFlipFlop" 4 130, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59f9b90_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59f99b0_0 .net "d", 0 0, L_0000020df5a57f00;  1 drivers
v0000020df59f9a50_0 .var "out", 0 0;
v0000020df59fccf0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0f0e0 .scope module, "ffd27" "dFlipFlop" 4 129, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59fd010_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fc1b0_0 .net "d", 0 0, L_0000020df5a58360;  1 drivers
v0000020df59fab30_0 .var "out", 0 0;
v0000020df59fc930_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0e5f0 .scope module, "ffd28" "dFlipFlop" 4 128, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59fc9d0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fcbb0_0 .net "d", 0 0, L_0000020df5a582c0;  1 drivers
v0000020df59fcd90_0 .var "out", 0 0;
v0000020df59fb5d0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0f400 .scope module, "ffd29" "dFlipFlop" 4 127, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59fb210_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fa950_0 .net "d", 0 0, L_0000020df5a596c0;  1 drivers
v0000020df59fadb0_0 .var "out", 0 0;
v0000020df59fbcb0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0dc90 .scope module, "ffd3" "dFlipFlop" 4 153, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59faf90_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fbb70_0 .net "d", 0 0, L_0000020df5a5b1a0;  1 drivers
v0000020df59fac70_0 .var "out", 0 0;
v0000020df59fd0b0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0e2d0 .scope module, "ffd30" "dFlipFlop" 4 126, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59fbd50_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fa9f0_0 .net "d", 0 0, L_0000020df5a59f80;  1 drivers
v0000020df59fad10_0 .var "out", 0 0;
v0000020df59fb030_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0ef50 .scope module, "ffd31" "dFlipFlop" 4 125, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59faa90_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fb2b0_0 .net "d", 0 0, L_0000020df5a58860;  1 drivers
v0000020df59fb850_0 .var "out", 0 0;
v0000020df59fc250_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0f720 .scope module, "ffd4" "dFlipFlop" 4 152, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59fbc10_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fb0d0_0 .net "d", 0 0, L_0000020df5a5bc40;  1 drivers
v0000020df59fae50_0 .var "out", 0 0;
v0000020df59fc2f0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0f590 .scope module, "ffd5" "dFlipFlop" 4 151, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59fb710_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fce30_0 .net "d", 0 0, L_0000020df5a5a2a0;  1 drivers
v0000020df59fca70_0 .var "out", 0 0;
v0000020df59fc7f0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0ec30 .scope module, "ffd6" "dFlipFlop" 4 150, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59fbf30_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fced0_0 .net "d", 0 0, L_0000020df5a5b7e0;  1 drivers
v0000020df59fcf70_0 .var "out", 0 0;
v0000020df59faef0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0d970 .scope module, "ffd7" "dFlipFlop" 4 149, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59fbdf0_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fabd0_0 .net "d", 0 0, L_0000020df5a5a8e0;  1 drivers
v0000020df59fbe90_0 .var "out", 0 0;
v0000020df59fbfd0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0f270 .scope module, "ffd8" "dFlipFlop" 4 148, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59fc070_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fb8f0_0 .net "d", 0 0, L_0000020df5a5bba0;  1 drivers
v0000020df59fc110_0 .var "out", 0 0;
v0000020df59fc390_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0eaa0 .scope module, "ffd9" "dFlipFlop" 4 147, 4 3 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df59fc890_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df59fb670_0 .net "d", 0 0, L_0000020df5a5be20;  1 drivers
v0000020df59fb170_0 .var "out", 0 0;
v0000020df59fb990_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a0db00 .scope module, "n0" "mux" 4 123, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a63540 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a64340 .functor AND 1, L_0000020df5a637e0, L_0000020df5a59260, C4<1>, C4<1>;
L_0000020df5a643b0 .functor AND 1, L_0000020df5a57d20, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a64500 .functor OR 1, L_0000020df5a59ee0, L_0000020df5a57e60, C4<0>, C4<0>;
v0000020df59fba30_0 .net *"_ivl_1", 0 0, L_0000020df5a63540;  1 drivers
v0000020df59fcb10_0 .net *"_ivl_13", 0 0, L_0000020df5a59ee0;  1 drivers
v0000020df59fb350_0 .net *"_ivl_15", 0 0, L_0000020df5a57e60;  1 drivers
o0000020df59bb218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59fbad0_0 name=_ivl_18
v0000020df59fc430_0 .net *"_ivl_4", 0 0, L_0000020df5a64340;  1 drivers
v0000020df59fb3f0_0 .net *"_ivl_7", 0 0, L_0000020df5a59260;  1 drivers
v0000020df59fc4d0_0 .net *"_ivl_9", 0 0, L_0000020df5a643b0;  1 drivers
v0000020df59fb490_0 .net "d0", 0 0, L_0000020df5a637e0;  alias, 1 drivers
v0000020df59fc570_0 .net "d1", 0 0, L_0000020df5a57d20;  1 drivers
v0000020df59fc610_0 .net "out", 0 0, L_0000020df5a64500;  1 drivers
v0000020df59fb530_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df59fcc50_0 .net "w", 3 0, L_0000020df5a7bfe0;  1 drivers
L_0000020df5a59260 .part L_0000020df5a7bfe0, 0, 1;
L_0000020df5a59ee0 .part L_0000020df5a7bfe0, 1, 1;
L_0000020df5a57e60 .part L_0000020df5a7bfe0, 2, 1;
L_0000020df5a7bfe0 .concat [ 1 1 1 1], L_0000020df5a63540, L_0000020df5a64340, L_0000020df5a643b0, o0000020df59bb218;
S_0000020df5a0de20 .scope module, "n1" "mux" 4 122, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a641f0 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a647a0 .functor AND 1, L_0000020df5a58720, L_0000020df5a59a80, C4<1>, C4<1>;
L_0000020df5a63460 .functor AND 1, L_0000020df5a59120, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a642d0 .functor OR 1, L_0000020df5a58680, L_0000020df5a59080, C4<0>, C4<0>;
v0000020df59fb7b0_0 .net *"_ivl_1", 0 0, L_0000020df5a641f0;  1 drivers
v0000020df59fc6b0_0 .net *"_ivl_13", 0 0, L_0000020df5a58680;  1 drivers
v0000020df59fc750_0 .net *"_ivl_15", 0 0, L_0000020df5a59080;  1 drivers
o0000020df59bb4e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59ff770_0 name=_ivl_18
v0000020df59fd830_0 .net *"_ivl_4", 0 0, L_0000020df5a647a0;  1 drivers
v0000020df59fe370_0 .net *"_ivl_7", 0 0, L_0000020df5a59a80;  1 drivers
v0000020df59fd790_0 .net *"_ivl_9", 0 0, L_0000020df5a63460;  1 drivers
v0000020df59fd150_0 .net "d0", 0 0, L_0000020df5a58720;  1 drivers
v0000020df59fe410_0 .net "d1", 0 0, L_0000020df5a59120;  1 drivers
v0000020df59fee10_0 .net "out", 0 0, L_0000020df5a642d0;  1 drivers
v0000020df59fdab0_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df59fecd0_0 .net "w", 3 0, L_0000020df5a7b900;  1 drivers
L_0000020df5a59a80 .part L_0000020df5a7b900, 0, 1;
L_0000020df5a58680 .part L_0000020df5a7b900, 1, 1;
L_0000020df5a59080 .part L_0000020df5a7b900, 2, 1;
L_0000020df5a7b900 .concat [ 1 1 1 1], L_0000020df5a641f0, L_0000020df5a647a0, L_0000020df5a63460, o0000020df59bb4e8;
S_0000020df5a0edc0 .scope module, "n10" "mux" 4 113, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a63fc0 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a62cf0 .functor AND 1, L_0000020df5a576e0, L_0000020df5a56a60, C4<1>, C4<1>;
L_0000020df5a64810 .functor AND 1, L_0000020df5a56e20, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a63150 .functor OR 1, L_0000020df5a56d80, L_0000020df5a55ac0, C4<0>, C4<0>;
v0000020df59fe230_0 .net *"_ivl_1", 0 0, L_0000020df5a63fc0;  1 drivers
v0000020df59fd8d0_0 .net *"_ivl_13", 0 0, L_0000020df5a56d80;  1 drivers
v0000020df59fe730_0 .net *"_ivl_15", 0 0, L_0000020df5a55ac0;  1 drivers
o0000020df59bb7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59feff0_0 name=_ivl_18
v0000020df59fe7d0_0 .net *"_ivl_4", 0 0, L_0000020df5a62cf0;  1 drivers
v0000020df59fd6f0_0 .net *"_ivl_7", 0 0, L_0000020df5a56a60;  1 drivers
v0000020df59ff810_0 .net *"_ivl_9", 0 0, L_0000020df5a64810;  1 drivers
v0000020df59fe9b0_0 .net "d0", 0 0, L_0000020df5a576e0;  1 drivers
v0000020df59fddd0_0 .net "d1", 0 0, L_0000020df5a56e20;  1 drivers
v0000020df59fe2d0_0 .net "out", 0 0, L_0000020df5a63150;  1 drivers
v0000020df59fd1f0_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df59ff1d0_0 .net "w", 3 0, L_0000020df5a7b860;  1 drivers
L_0000020df5a56a60 .part L_0000020df5a7b860, 0, 1;
L_0000020df5a56d80 .part L_0000020df5a7b860, 1, 1;
L_0000020df5a55ac0 .part L_0000020df5a7b860, 2, 1;
L_0000020df5a7b860 .concat [ 1 1 1 1], L_0000020df5a63fc0, L_0000020df5a62cf0, L_0000020df5a64810, o0000020df59bb7b8;
S_0000020df5a0dfb0 .scope module, "n11" "mux" 4 112, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a63b60 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a63770 .functor AND 1, L_0000020df5a566a0, L_0000020df5a56380, C4<1>, C4<1>;
L_0000020df5a63c40 .functor AND 1, L_0000020df5a575a0, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a63bd0 .functor OR 1, L_0000020df5a56920, L_0000020df5a553e0, C4<0>, C4<0>;
v0000020df59fe870_0 .net *"_ivl_1", 0 0, L_0000020df5a63b60;  1 drivers
v0000020df59fd510_0 .net *"_ivl_13", 0 0, L_0000020df5a56920;  1 drivers
v0000020df59fd3d0_0 .net *"_ivl_15", 0 0, L_0000020df5a553e0;  1 drivers
o0000020df59bba88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59fd290_0 name=_ivl_18
v0000020df59fd330_0 .net *"_ivl_4", 0 0, L_0000020df5a63770;  1 drivers
v0000020df59ff8b0_0 .net *"_ivl_7", 0 0, L_0000020df5a56380;  1 drivers
v0000020df59fec30_0 .net *"_ivl_9", 0 0, L_0000020df5a63c40;  1 drivers
v0000020df59fd970_0 .net "d0", 0 0, L_0000020df5a566a0;  1 drivers
v0000020df59fdb50_0 .net "d1", 0 0, L_0000020df5a575a0;  1 drivers
v0000020df59ff090_0 .net "out", 0 0, L_0000020df5a63bd0;  1 drivers
v0000020df59fdbf0_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df59fea50_0 .net "w", 3 0, L_0000020df5a7a280;  1 drivers
L_0000020df5a56380 .part L_0000020df5a7a280, 0, 1;
L_0000020df5a56920 .part L_0000020df5a7a280, 1, 1;
L_0000020df5a553e0 .part L_0000020df5a7a280, 2, 1;
L_0000020df5a7a280 .concat [ 1 1 1 1], L_0000020df5a63b60, L_0000020df5a63770, L_0000020df5a63c40, o0000020df59bba88;
S_0000020df5a0e140 .scope module, "n12" "mux" 4 111, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a61780 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a62eb0 .functor AND 1, L_0000020df5a55d40, L_0000020df5a57820, C4<1>, C4<1>;
L_0000020df5a639a0 .functor AND 1, L_0000020df5a56600, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a63cb0 .functor OR 1, L_0000020df5a55660, L_0000020df5a56ba0, C4<0>, C4<0>;
v0000020df59ff270_0 .net *"_ivl_1", 0 0, L_0000020df5a61780;  1 drivers
v0000020df59fda10_0 .net *"_ivl_13", 0 0, L_0000020df5a55660;  1 drivers
v0000020df59fde70_0 .net *"_ivl_15", 0 0, L_0000020df5a56ba0;  1 drivers
o0000020df59bbd58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59feaf0_0 name=_ivl_18
v0000020df59fdc90_0 .net *"_ivl_4", 0 0, L_0000020df5a62eb0;  1 drivers
v0000020df59fdf10_0 .net *"_ivl_7", 0 0, L_0000020df5a57820;  1 drivers
v0000020df59fdfb0_0 .net *"_ivl_9", 0 0, L_0000020df5a639a0;  1 drivers
v0000020df59fd5b0_0 .net "d0", 0 0, L_0000020df5a55d40;  1 drivers
v0000020df59fe050_0 .net "d1", 0 0, L_0000020df5a56600;  1 drivers
v0000020df59ff630_0 .net "out", 0 0, L_0000020df5a63cb0;  1 drivers
v0000020df59fd470_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df59fdd30_0 .net "w", 3 0, L_0000020df5a7c120;  1 drivers
L_0000020df5a57820 .part L_0000020df5a7c120, 0, 1;
L_0000020df5a55660 .part L_0000020df5a7c120, 1, 1;
L_0000020df5a56ba0 .part L_0000020df5a7c120, 2, 1;
L_0000020df5a7c120 .concat [ 1 1 1 1], L_0000020df5a61780, L_0000020df5a62eb0, L_0000020df5a639a0, o0000020df59bbd58;
S_0000020df5a0e460 .scope module, "n13" "mux" 4 110, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a61a90 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a627b0 .functor AND 1, L_0000020df5a55520, L_0000020df5a55a20, C4<1>, C4<1>;
L_0000020df5a62820 .functor AND 1, L_0000020df5a57500, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a61b00 .functor OR 1, L_0000020df5a57320, L_0000020df5a56100, C4<0>, C4<0>;
v0000020df59fd650_0 .net *"_ivl_1", 0 0, L_0000020df5a61a90;  1 drivers
v0000020df59fe550_0 .net *"_ivl_13", 0 0, L_0000020df5a57320;  1 drivers
v0000020df59fe0f0_0 .net *"_ivl_15", 0 0, L_0000020df5a56100;  1 drivers
o0000020df59bc028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59feb90_0 name=_ivl_18
v0000020df59ff4f0_0 .net *"_ivl_4", 0 0, L_0000020df5a627b0;  1 drivers
v0000020df59fe190_0 .net *"_ivl_7", 0 0, L_0000020df5a55a20;  1 drivers
v0000020df59fe4b0_0 .net *"_ivl_9", 0 0, L_0000020df5a62820;  1 drivers
v0000020df59fe5f0_0 .net "d0", 0 0, L_0000020df5a55520;  1 drivers
v0000020df59fed70_0 .net "d1", 0 0, L_0000020df5a57500;  1 drivers
v0000020df59fe910_0 .net "out", 0 0, L_0000020df5a61b00;  1 drivers
v0000020df59feeb0_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df59ff130_0 .net "w", 3 0, L_0000020df5a7af00;  1 drivers
L_0000020df5a55a20 .part L_0000020df5a7af00, 0, 1;
L_0000020df5a57320 .part L_0000020df5a7af00, 1, 1;
L_0000020df5a56100 .part L_0000020df5a7af00, 2, 1;
L_0000020df5a7af00 .concat [ 1 1 1 1], L_0000020df5a61a90, L_0000020df5a627b0, L_0000020df5a62820, o0000020df59bc028;
S_0000020df5a11df0 .scope module, "n14" "mux" 4 109, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a61940 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a61710 .functor AND 1, L_0000020df5a55fc0, L_0000020df5a578c0, C4<1>, C4<1>;
L_0000020df5a62a50 .functor AND 1, L_0000020df5a570a0, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a626d0 .functor OR 1, L_0000020df5a55340, L_0000020df5a57460, C4<0>, C4<0>;
v0000020df59fe690_0 .net *"_ivl_1", 0 0, L_0000020df5a61940;  1 drivers
v0000020df59fef50_0 .net *"_ivl_13", 0 0, L_0000020df5a55340;  1 drivers
v0000020df59ff310_0 .net *"_ivl_15", 0 0, L_0000020df5a57460;  1 drivers
o0000020df59bc2f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59ff3b0_0 name=_ivl_18
v0000020df59ff450_0 .net *"_ivl_4", 0 0, L_0000020df5a61710;  1 drivers
v0000020df59ff590_0 .net *"_ivl_7", 0 0, L_0000020df5a578c0;  1 drivers
v0000020df59ff6d0_0 .net *"_ivl_9", 0 0, L_0000020df5a62a50;  1 drivers
v0000020df5a012f0_0 .net "d0", 0 0, L_0000020df5a55fc0;  1 drivers
v0000020df5a01b10_0 .net "d1", 0 0, L_0000020df5a570a0;  1 drivers
v0000020df59ffa90_0 .net "out", 0 0, L_0000020df5a626d0;  1 drivers
v0000020df5a00f30_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a01ed0_0 .net "w", 3 0, L_0000020df5a7c440;  1 drivers
L_0000020df5a578c0 .part L_0000020df5a7c440, 0, 1;
L_0000020df5a55340 .part L_0000020df5a7c440, 1, 1;
L_0000020df5a57460 .part L_0000020df5a7c440, 2, 1;
L_0000020df5a7c440 .concat [ 1 1 1 1], L_0000020df5a61940, L_0000020df5a61710, L_0000020df5a62a50, o0000020df59bc2f8;
S_0000020df5a10cc0 .scope module, "n15" "mux" 4 108, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a62580 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a625f0 .functor AND 1, L_0000020df5a571e0, L_0000020df5a56ce0, C4<1>, C4<1>;
L_0000020df5a61630 .functor AND 1, L_0000020df5a57780, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a616a0 .functor OR 1, L_0000020df5a55b60, L_0000020df5a55980, C4<0>, C4<0>;
v0000020df5a01cf0_0 .net *"_ivl_1", 0 0, L_0000020df5a62580;  1 drivers
v0000020df5a01390_0 .net *"_ivl_13", 0 0, L_0000020df5a55b60;  1 drivers
v0000020df5a00350_0 .net *"_ivl_15", 0 0, L_0000020df5a55980;  1 drivers
o0000020df59bc5c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a00df0_0 name=_ivl_18
v0000020df59ffb30_0 .net *"_ivl_4", 0 0, L_0000020df5a625f0;  1 drivers
v0000020df5a00c10_0 .net *"_ivl_7", 0 0, L_0000020df5a56ce0;  1 drivers
v0000020df5a01610_0 .net *"_ivl_9", 0 0, L_0000020df5a61630;  1 drivers
v0000020df5a014d0_0 .net "d0", 0 0, L_0000020df5a571e0;  1 drivers
v0000020df5a01430_0 .net "d1", 0 0, L_0000020df5a57780;  1 drivers
v0000020df5a01d90_0 .net "out", 0 0, L_0000020df5a616a0;  1 drivers
v0000020df5a01750_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a008f0_0 .net "w", 3 0, L_0000020df5a7a8c0;  1 drivers
L_0000020df5a56ce0 .part L_0000020df5a7a8c0, 0, 1;
L_0000020df5a55b60 .part L_0000020df5a7a8c0, 1, 1;
L_0000020df5a55980 .part L_0000020df5a7a8c0, 2, 1;
L_0000020df5a7a8c0 .concat [ 1 1 1 1], L_0000020df5a62580, L_0000020df5a625f0, L_0000020df5a61630, o0000020df59bc5c8;
S_0000020df5a10e50 .scope module, "n16" "mux" 4 107, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a62c80 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a62270 .functor AND 1, L_0000020df5a57000, L_0000020df5a57960, C4<1>, C4<1>;
L_0000020df5a622e0 .functor AND 1, L_0000020df5a55840, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a62510 .functor OR 1, L_0000020df5a55480, L_0000020df5a57a00, C4<0>, C4<0>;
v0000020df5a00fd0_0 .net *"_ivl_1", 0 0, L_0000020df5a62c80;  1 drivers
v0000020df5a017f0_0 .net *"_ivl_13", 0 0, L_0000020df5a55480;  1 drivers
v0000020df5a02010_0 .net *"_ivl_15", 0 0, L_0000020df5a57a00;  1 drivers
o0000020df59bc898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a00990_0 name=_ivl_18
v0000020df5a01930_0 .net *"_ivl_4", 0 0, L_0000020df5a62270;  1 drivers
v0000020df5a005d0_0 .net *"_ivl_7", 0 0, L_0000020df5a57960;  1 drivers
v0000020df5a00a30_0 .net *"_ivl_9", 0 0, L_0000020df5a622e0;  1 drivers
v0000020df5a019d0_0 .net "d0", 0 0, L_0000020df5a57000;  1 drivers
v0000020df5a01070_0 .net "d1", 0 0, L_0000020df5a55840;  1 drivers
v0000020df5a003f0_0 .net "out", 0 0, L_0000020df5a62510;  1 drivers
v0000020df5a00b70_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a00d50_0 .net "w", 3 0, L_0000020df5a7adc0;  1 drivers
L_0000020df5a57960 .part L_0000020df5a7adc0, 0, 1;
L_0000020df5a55480 .part L_0000020df5a7adc0, 1, 1;
L_0000020df5a57a00 .part L_0000020df5a7adc0, 2, 1;
L_0000020df5a7adc0 .concat [ 1 1 1 1], L_0000020df5a62c80, L_0000020df5a62270, L_0000020df5a622e0, o0000020df59bc898;
S_0000020df5a109a0 .scope module, "n17" "mux" 4 106, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a615c0 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a620b0 .functor AND 1, L_0000020df5a56240, L_0000020df5a552a0, C4<1>, C4<1>;
L_0000020df5a62190 .functor AND 1, L_0000020df5a55f20, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a61a20 .functor OR 1, L_0000020df5a57280, L_0000020df5a55de0, C4<0>, C4<0>;
v0000020df5a00cb0_0 .net *"_ivl_1", 0 0, L_0000020df5a615c0;  1 drivers
v0000020df5a00e90_0 .net *"_ivl_13", 0 0, L_0000020df5a57280;  1 drivers
v0000020df59ff950_0 .net *"_ivl_15", 0 0, L_0000020df5a55de0;  1 drivers
o0000020df59bcb68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a01f70_0 name=_ivl_18
v0000020df5a01570_0 .net *"_ivl_4", 0 0, L_0000020df5a620b0;  1 drivers
v0000020df59ff9f0_0 .net *"_ivl_7", 0 0, L_0000020df5a552a0;  1 drivers
v0000020df5a016b0_0 .net *"_ivl_9", 0 0, L_0000020df5a62190;  1 drivers
v0000020df5a00490_0 .net "d0", 0 0, L_0000020df5a56240;  1 drivers
v0000020df5a01110_0 .net "d1", 0 0, L_0000020df5a55f20;  1 drivers
v0000020df59ffd10_0 .net "out", 0 0, L_0000020df5a61a20;  1 drivers
v0000020df5a00210_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a020b0_0 .net "w", 3 0, L_0000020df5a79e20;  1 drivers
L_0000020df5a552a0 .part L_0000020df5a79e20, 0, 1;
L_0000020df5a57280 .part L_0000020df5a79e20, 1, 1;
L_0000020df5a55de0 .part L_0000020df5a79e20, 2, 1;
L_0000020df5a79e20 .concat [ 1 1 1 1], L_0000020df5a615c0, L_0000020df5a620b0, L_0000020df5a62190, o0000020df59bcb68;
S_0000020df5a122a0 .scope module, "n18" "mux" 4 105, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a624a0 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a62970 .functor AND 1, L_0000020df5a561a0, L_0000020df5a57640, C4<1>, C4<1>;
L_0000020df5a62660 .functor AND 1, L_0000020df5a56c40, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a629e0 .functor OR 1, L_0000020df5a56880, L_0000020df5a57140, C4<0>, C4<0>;
v0000020df5a00530_0 .net *"_ivl_1", 0 0, L_0000020df5a624a0;  1 drivers
v0000020df5a01c50_0 .net *"_ivl_13", 0 0, L_0000020df5a56880;  1 drivers
v0000020df5a002b0_0 .net *"_ivl_15", 0 0, L_0000020df5a57140;  1 drivers
o0000020df59bce38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a00710_0 name=_ivl_18
v0000020df5a007b0_0 .net *"_ivl_4", 0 0, L_0000020df5a62970;  1 drivers
v0000020df59fff90_0 .net *"_ivl_7", 0 0, L_0000020df5a57640;  1 drivers
v0000020df59ffef0_0 .net *"_ivl_9", 0 0, L_0000020df5a62660;  1 drivers
v0000020df59ffbd0_0 .net "d0", 0 0, L_0000020df5a561a0;  1 drivers
v0000020df5a01890_0 .net "d1", 0 0, L_0000020df5a56c40;  1 drivers
v0000020df5a00ad0_0 .net "out", 0 0, L_0000020df5a629e0;  1 drivers
v0000020df5a00670_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a01a70_0 .net "w", 3 0, L_0000020df5a7afa0;  1 drivers
L_0000020df5a57640 .part L_0000020df5a7afa0, 0, 1;
L_0000020df5a56880 .part L_0000020df5a7afa0, 1, 1;
L_0000020df5a57140 .part L_0000020df5a7afa0, 2, 1;
L_0000020df5a7afa0 .concat [ 1 1 1 1], L_0000020df5a624a0, L_0000020df5a62970, L_0000020df5a62660, o0000020df59bce38;
S_0000020df5a11300 .scope module, "n19" "mux" 4 104, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a61160 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a61ef0 .functor AND 1, L_0000020df5a56560, L_0000020df5a56f60, C4<1>, C4<1>;
L_0000020df5a62200 .functor AND 1, L_0000020df5a56b00, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a62ac0 .functor OR 1, L_0000020df5a564c0, L_0000020df5a569c0, C4<0>, C4<0>;
v0000020df5a00850_0 .net *"_ivl_1", 0 0, L_0000020df5a61160;  1 drivers
v0000020df59ffc70_0 .net *"_ivl_13", 0 0, L_0000020df5a564c0;  1 drivers
v0000020df5a01e30_0 .net *"_ivl_15", 0 0, L_0000020df5a569c0;  1 drivers
o0000020df59bd108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59ffdb0_0 name=_ivl_18
v0000020df5a011b0_0 .net *"_ivl_4", 0 0, L_0000020df5a61ef0;  1 drivers
v0000020df5a01250_0 .net *"_ivl_7", 0 0, L_0000020df5a56f60;  1 drivers
v0000020df5a01bb0_0 .net *"_ivl_9", 0 0, L_0000020df5a62200;  1 drivers
v0000020df59ffe50_0 .net "d0", 0 0, L_0000020df5a56560;  1 drivers
v0000020df5a00030_0 .net "d1", 0 0, L_0000020df5a56b00;  1 drivers
v0000020df5a000d0_0 .net "out", 0 0, L_0000020df5a62ac0;  1 drivers
v0000020df5a00170_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a02f10_0 .net "w", 3 0, L_0000020df5a7bb80;  1 drivers
L_0000020df5a56f60 .part L_0000020df5a7bb80, 0, 1;
L_0000020df5a564c0 .part L_0000020df5a7bb80, 1, 1;
L_0000020df5a569c0 .part L_0000020df5a7bb80, 2, 1;
L_0000020df5a7bb80 .concat [ 1 1 1 1], L_0000020df5a61160, L_0000020df5a61ef0, L_0000020df5a62200, o0000020df59bd108;
S_0000020df5a11940 .scope module, "n2" "mux" 4 121, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a640a0 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a63310 .functor AND 1, L_0000020df5a59580, L_0000020df5a58e00, C4<1>, C4<1>;
L_0000020df5a64260 .functor AND 1, L_0000020df5a58f40, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a63380 .functor OR 1, L_0000020df5a591c0, L_0000020df5a58ea0, C4<0>, C4<0>;
v0000020df5a02830_0 .net *"_ivl_1", 0 0, L_0000020df5a640a0;  1 drivers
v0000020df5a02fb0_0 .net *"_ivl_13", 0 0, L_0000020df5a591c0;  1 drivers
v0000020df5a02650_0 .net *"_ivl_15", 0 0, L_0000020df5a58ea0;  1 drivers
o0000020df59bd3d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a02e70_0 name=_ivl_18
v0000020df5a02510_0 .net *"_ivl_4", 0 0, L_0000020df5a63310;  1 drivers
v0000020df5a02ab0_0 .net *"_ivl_7", 0 0, L_0000020df5a58e00;  1 drivers
v0000020df5a02b50_0 .net *"_ivl_9", 0 0, L_0000020df5a64260;  1 drivers
v0000020df5a02290_0 .net "d0", 0 0, L_0000020df5a59580;  1 drivers
v0000020df5a02d30_0 .net "d1", 0 0, L_0000020df5a58f40;  1 drivers
v0000020df5a02790_0 .net "out", 0 0, L_0000020df5a63380;  1 drivers
v0000020df5a02470_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a02150_0 .net "w", 3 0, L_0000020df5a7b680;  1 drivers
L_0000020df5a58e00 .part L_0000020df5a7b680, 0, 1;
L_0000020df5a591c0 .part L_0000020df5a7b680, 1, 1;
L_0000020df5a58ea0 .part L_0000020df5a7b680, 2, 1;
L_0000020df5a7b680 .concat [ 1 1 1 1], L_0000020df5a640a0, L_0000020df5a63310, L_0000020df5a64260, o0000020df59bd3d8;
S_0000020df5a11f80 .scope module, "n20" "mux" 4 103, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a62350 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a61cc0 .functor AND 1, L_0000020df5a567e0, L_0000020df5a56420, C4<1>, C4<1>;
L_0000020df5a61e80 .functor AND 1, L_0000020df5a558e0, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a61d30 .functor OR 1, L_0000020df5a56060, L_0000020df5a555c0, C4<0>, C4<0>;
v0000020df5a028d0_0 .net *"_ivl_1", 0 0, L_0000020df5a62350;  1 drivers
v0000020df5a021f0_0 .net *"_ivl_13", 0 0, L_0000020df5a56060;  1 drivers
v0000020df5a02bf0_0 .net *"_ivl_15", 0 0, L_0000020df5a555c0;  1 drivers
o0000020df59bd6a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a02a10_0 name=_ivl_18
v0000020df5a02970_0 .net *"_ivl_4", 0 0, L_0000020df5a61cc0;  1 drivers
v0000020df5a02dd0_0 .net *"_ivl_7", 0 0, L_0000020df5a56420;  1 drivers
v0000020df5a02330_0 .net *"_ivl_9", 0 0, L_0000020df5a61e80;  1 drivers
v0000020df5a02c90_0 .net "d0", 0 0, L_0000020df5a567e0;  1 drivers
v0000020df5a023d0_0 .net "d1", 0 0, L_0000020df5a558e0;  1 drivers
v0000020df5a025b0_0 .net "out", 0 0, L_0000020df5a61d30;  1 drivers
v0000020df5a026f0_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df59f31f0_0 .net "w", 3 0, L_0000020df5a7bcc0;  1 drivers
L_0000020df5a56420 .part L_0000020df5a7bcc0, 0, 1;
L_0000020df5a56060 .part L_0000020df5a7bcc0, 1, 1;
L_0000020df5a555c0 .part L_0000020df5a7bcc0, 2, 1;
L_0000020df5a7bcc0 .concat [ 1 1 1 1], L_0000020df5a62350, L_0000020df5a61cc0, L_0000020df5a61e80, o0000020df59bd6a8;
S_0000020df5a10fe0 .scope module, "n21" "mux" 4 102, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a62900 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a62890 .functor AND 1, L_0000020df5a55e80, L_0000020df5a573c0, C4<1>, C4<1>;
L_0000020df5a61320 .functor AND 1, L_0000020df5a56740, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a61400 .functor OR 1, L_0000020df5a557a0, L_0000020df5a55700, C4<0>, C4<0>;
v0000020df59f5770_0 .net *"_ivl_1", 0 0, L_0000020df5a62900;  1 drivers
v0000020df59f3fb0_0 .net *"_ivl_13", 0 0, L_0000020df5a557a0;  1 drivers
v0000020df59f44b0_0 .net *"_ivl_15", 0 0, L_0000020df5a55700;  1 drivers
o0000020df59bd978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59f4370_0 name=_ivl_18
v0000020df59f4410_0 .net *"_ivl_4", 0 0, L_0000020df5a62890;  1 drivers
v0000020df59f3150_0 .net *"_ivl_7", 0 0, L_0000020df5a573c0;  1 drivers
v0000020df59f4190_0 .net *"_ivl_9", 0 0, L_0000020df5a61320;  1 drivers
v0000020df59f5810_0 .net "d0", 0 0, L_0000020df5a55e80;  1 drivers
v0000020df59f4cd0_0 .net "d1", 0 0, L_0000020df5a56740;  1 drivers
v0000020df59f5270_0 .net "out", 0 0, L_0000020df5a61400;  1 drivers
v0000020df59f5590_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df59f4550_0 .net "w", 3 0, L_0000020df5a7ad20;  1 drivers
L_0000020df5a573c0 .part L_0000020df5a7ad20, 0, 1;
L_0000020df5a557a0 .part L_0000020df5a7ad20, 1, 1;
L_0000020df5a55700 .part L_0000020df5a7ad20, 2, 1;
L_0000020df5a7ad20 .concat [ 1 1 1 1], L_0000020df5a62900, L_0000020df5a62890, L_0000020df5a61320, o0000020df59bd978;
S_0000020df5a12110 .scope module, "n22" "mux" 4 101, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a623c0 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a614e0 .functor AND 1, L_0000020df5a55ca0, L_0000020df5a53180, C4<1>, C4<1>;
L_0000020df5a612b0 .functor AND 1, L_0000020df5a562e0, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a61550 .functor OR 1, L_0000020df5a532c0, L_0000020df5a53400, C4<0>, C4<0>;
v0000020df59f54f0_0 .net *"_ivl_1", 0 0, L_0000020df5a623c0;  1 drivers
v0000020df59f45f0_0 .net *"_ivl_13", 0 0, L_0000020df5a532c0;  1 drivers
v0000020df59f3dd0_0 .net *"_ivl_15", 0 0, L_0000020df5a53400;  1 drivers
o0000020df59bdc48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59f49b0_0 name=_ivl_18
v0000020df59f3330_0 .net *"_ivl_4", 0 0, L_0000020df5a614e0;  1 drivers
v0000020df59f4a50_0 .net *"_ivl_7", 0 0, L_0000020df5a53180;  1 drivers
v0000020df59f35b0_0 .net *"_ivl_9", 0 0, L_0000020df5a612b0;  1 drivers
v0000020df59f5130_0 .net "d0", 0 0, L_0000020df5a55ca0;  1 drivers
v0000020df59f51d0_0 .net "d1", 0 0, L_0000020df5a562e0;  1 drivers
v0000020df59f53b0_0 .net "out", 0 0, L_0000020df5a61550;  1 drivers
v0000020df59f3b50_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df59f3bf0_0 .net "w", 3 0, L_0000020df5a7b180;  1 drivers
L_0000020df5a53180 .part L_0000020df5a7b180, 0, 1;
L_0000020df5a532c0 .part L_0000020df5a7b180, 1, 1;
L_0000020df5a53400 .part L_0000020df5a7b180, 2, 1;
L_0000020df5a7b180 .concat [ 1 1 1 1], L_0000020df5a623c0, L_0000020df5a614e0, L_0000020df5a612b0, o0000020df59bdc48;
S_0000020df5a12430 .scope module, "n23" "mux" 4 100, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a611d0 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a61860 .functor AND 1, L_0000020df5a53040, L_0000020df5a54bc0, C4<1>, C4<1>;
L_0000020df5a61390 .functor AND 1, L_0000020df5a52fa0, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a62ba0 .functor OR 1, L_0000020df5a52f00, L_0000020df5a53720, C4<0>, C4<0>;
v0000020df59f4690_0 .net *"_ivl_1", 0 0, L_0000020df5a611d0;  1 drivers
v0000020df59f5630_0 .net *"_ivl_13", 0 0, L_0000020df5a52f00;  1 drivers
v0000020df59f3510_0 .net *"_ivl_15", 0 0, L_0000020df5a53720;  1 drivers
o0000020df59bdf18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59f3f10_0 name=_ivl_18
v0000020df59f3c90_0 .net *"_ivl_4", 0 0, L_0000020df5a61860;  1 drivers
v0000020df59f4050_0 .net *"_ivl_7", 0 0, L_0000020df5a54bc0;  1 drivers
v0000020df59f3d30_0 .net *"_ivl_9", 0 0, L_0000020df5a61390;  1 drivers
v0000020df59f5090_0 .net "d0", 0 0, L_0000020df5a53040;  1 drivers
v0000020df59f3e70_0 .net "d1", 0 0, L_0000020df5a52fa0;  1 drivers
v0000020df59f3830_0 .net "out", 0 0, L_0000020df5a62ba0;  1 drivers
v0000020df59f3650_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df59f38d0_0 .net "w", 3 0, L_0000020df5a7b540;  1 drivers
L_0000020df5a54bc0 .part L_0000020df5a7b540, 0, 1;
L_0000020df5a52f00 .part L_0000020df5a7b540, 1, 1;
L_0000020df5a53720 .part L_0000020df5a7b540, 2, 1;
L_0000020df5a7b540 .concat [ 1 1 1 1], L_0000020df5a611d0, L_0000020df5a61860, L_0000020df5a61390, o0000020df59bdf18;
S_0000020df5a125c0 .scope module, "n24" "mux" 4 99, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a61f60 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a61be0 .functor AND 1, L_0000020df5a53360, L_0000020df5a54440, C4<1>, C4<1>;
L_0000020df5a62040 .functor AND 1, L_0000020df5a52e60, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a61fd0 .functor OR 1, L_0000020df5a544e0, L_0000020df5a52dc0, C4<0>, C4<0>;
v0000020df59f40f0_0 .net *"_ivl_1", 0 0, L_0000020df5a61f60;  1 drivers
v0000020df59f4d70_0 .net *"_ivl_13", 0 0, L_0000020df5a544e0;  1 drivers
v0000020df59f4af0_0 .net *"_ivl_15", 0 0, L_0000020df5a52dc0;  1 drivers
o0000020df59be1e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59f3290_0 name=_ivl_18
v0000020df59f36f0_0 .net *"_ivl_4", 0 0, L_0000020df5a61be0;  1 drivers
v0000020df59f4b90_0 .net *"_ivl_7", 0 0, L_0000020df5a54440;  1 drivers
v0000020df59f4230_0 .net *"_ivl_9", 0 0, L_0000020df5a62040;  1 drivers
v0000020df59f56d0_0 .net "d0", 0 0, L_0000020df5a53360;  1 drivers
v0000020df59f33d0_0 .net "d1", 0 0, L_0000020df5a52e60;  1 drivers
v0000020df59f4730_0 .net "out", 0 0, L_0000020df5a61fd0;  1 drivers
v0000020df59f42d0_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df59f3470_0 .net "w", 3 0, L_0000020df5a7ae60;  1 drivers
L_0000020df5a54440 .part L_0000020df5a7ae60, 0, 1;
L_0000020df5a544e0 .part L_0000020df5a7ae60, 1, 1;
L_0000020df5a52dc0 .part L_0000020df5a7ae60, 2, 1;
L_0000020df5a7ae60 .concat [ 1 1 1 1], L_0000020df5a61f60, L_0000020df5a61be0, L_0000020df5a62040, o0000020df59be1e8;
S_0000020df5a11170 .scope module, "n25" "mux" 4 98, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a62740 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a618d0 .functor AND 1, L_0000020df5a53680, L_0000020df5a53900, C4<1>, C4<1>;
L_0000020df5a61470 .functor AND 1, L_0000020df5a530e0, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a619b0 .functor OR 1, L_0000020df5a543a0, L_0000020df5a54b20, C4<0>, C4<0>;
v0000020df59f5450_0 .net *"_ivl_1", 0 0, L_0000020df5a62740;  1 drivers
v0000020df59f5310_0 .net *"_ivl_13", 0 0, L_0000020df5a543a0;  1 drivers
v0000020df59f47d0_0 .net *"_ivl_15", 0 0, L_0000020df5a54b20;  1 drivers
o0000020df59be4b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df59f4c30_0 name=_ivl_18
v0000020df59f58b0_0 .net *"_ivl_4", 0 0, L_0000020df5a618d0;  1 drivers
v0000020df59f4870_0 .net *"_ivl_7", 0 0, L_0000020df5a53900;  1 drivers
v0000020df59f4910_0 .net *"_ivl_9", 0 0, L_0000020df5a61470;  1 drivers
v0000020df59f4e10_0 .net "d0", 0 0, L_0000020df5a53680;  1 drivers
v0000020df59f4eb0_0 .net "d1", 0 0, L_0000020df5a530e0;  1 drivers
v0000020df59f4f50_0 .net "out", 0 0, L_0000020df5a619b0;  1 drivers
v0000020df59f4ff0_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df59f3790_0 .net "w", 3 0, L_0000020df5a7bae0;  1 drivers
L_0000020df5a53900 .part L_0000020df5a7bae0, 0, 1;
L_0000020df5a543a0 .part L_0000020df5a7bae0, 1, 1;
L_0000020df5a54b20 .part L_0000020df5a7bae0, 2, 1;
L_0000020df5a7bae0 .concat [ 1 1 1 1], L_0000020df5a62740, L_0000020df5a618d0, L_0000020df5a61470, o0000020df59be4b8;
S_0000020df5a11490 .scope module, "n26" "mux" 4 97, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a62b30 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a61c50 .functor AND 1, L_0000020df5a54d00, L_0000020df5a54080, C4<1>, C4<1>;
L_0000020df5a617f0 .functor AND 1, L_0000020df5a53860, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a61da0 .functor OR 1, L_0000020df5a54120, L_0000020df5a54260, C4<0>, C4<0>;
v0000020df59f3970_0 .net *"_ivl_1", 0 0, L_0000020df5a62b30;  1 drivers
v0000020df59f3a10_0 .net *"_ivl_13", 0 0, L_0000020df5a54120;  1 drivers
v0000020df59f3ab0_0 .net *"_ivl_15", 0 0, L_0000020df5a54260;  1 drivers
o0000020df59be788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a14880_0 name=_ivl_18
v0000020df5a14380_0 .net *"_ivl_4", 0 0, L_0000020df5a61c50;  1 drivers
v0000020df5a130c0_0 .net *"_ivl_7", 0 0, L_0000020df5a54080;  1 drivers
v0000020df5a13c00_0 .net *"_ivl_9", 0 0, L_0000020df5a617f0;  1 drivers
v0000020df5a13ca0_0 .net "d0", 0 0, L_0000020df5a54d00;  1 drivers
v0000020df5a12bc0_0 .net "d1", 0 0, L_0000020df5a53860;  1 drivers
v0000020df5a13d40_0 .net "out", 0 0, L_0000020df5a61da0;  1 drivers
v0000020df5a13a20_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a13de0_0 .net "w", 3 0, L_0000020df5a7b7c0;  1 drivers
L_0000020df5a54080 .part L_0000020df5a7b7c0, 0, 1;
L_0000020df5a54120 .part L_0000020df5a7b7c0, 1, 1;
L_0000020df5a54260 .part L_0000020df5a7b7c0, 2, 1;
L_0000020df5a7b7c0 .concat [ 1 1 1 1], L_0000020df5a62b30, L_0000020df5a61c50, L_0000020df5a617f0, o0000020df59be788;
S_0000020df5a10b30 .scope module, "n27" "mux" 4 96, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a62c10 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a62430 .functor AND 1, L_0000020df5a54c60, L_0000020df5a53f40, C4<1>, C4<1>;
L_0000020df5a61e10 .functor AND 1, L_0000020df5a55020, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a62120 .functor OR 1, L_0000020df5a546c0, L_0000020df5a534a0, C4<0>, C4<0>;
v0000020df5a13980_0 .net *"_ivl_1", 0 0, L_0000020df5a62c10;  1 drivers
v0000020df5a13ac0_0 .net *"_ivl_13", 0 0, L_0000020df5a546c0;  1 drivers
v0000020df5a13160_0 .net *"_ivl_15", 0 0, L_0000020df5a534a0;  1 drivers
o0000020df59bea58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a13fc0_0 name=_ivl_18
v0000020df5a13200_0 .net *"_ivl_4", 0 0, L_0000020df5a62430;  1 drivers
v0000020df5a14060_0 .net *"_ivl_7", 0 0, L_0000020df5a53f40;  1 drivers
v0000020df5a14240_0 .net *"_ivl_9", 0 0, L_0000020df5a61e10;  1 drivers
v0000020df5a12c60_0 .net "d0", 0 0, L_0000020df5a54c60;  1 drivers
v0000020df5a149c0_0 .net "d1", 0 0, L_0000020df5a55020;  1 drivers
v0000020df5a14ce0_0 .net "out", 0 0, L_0000020df5a62120;  1 drivers
v0000020df5a12e40_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a132a0_0 .net "w", 3 0, L_0000020df5a7b720;  1 drivers
L_0000020df5a53f40 .part L_0000020df5a7b720, 0, 1;
L_0000020df5a546c0 .part L_0000020df5a7b720, 1, 1;
L_0000020df5a534a0 .part L_0000020df5a7b720, 2, 1;
L_0000020df5a7b720 .concat [ 1 1 1 1], L_0000020df5a62c10, L_0000020df5a62430, L_0000020df5a61e10, o0000020df59bea58;
S_0000020df5a11620 .scope module, "n28" "mux" 4 95, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a600a0 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a61240 .functor AND 1, L_0000020df5a54a80, L_0000020df5a52d20, C4<1>, C4<1>;
L_0000020df5a61b70 .functor AND 1, L_0000020df5a54ee0, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a610f0 .functor OR 1, L_0000020df5a53ea0, L_0000020df5a548a0, C4<0>, C4<0>;
v0000020df5a13e80_0 .net *"_ivl_1", 0 0, L_0000020df5a600a0;  1 drivers
v0000020df5a13b60_0 .net *"_ivl_13", 0 0, L_0000020df5a53ea0;  1 drivers
v0000020df5a129e0_0 .net *"_ivl_15", 0 0, L_0000020df5a548a0;  1 drivers
o0000020df59bed28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a13f20_0 name=_ivl_18
v0000020df5a12d00_0 .net *"_ivl_4", 0 0, L_0000020df5a61240;  1 drivers
v0000020df5a14100_0 .net *"_ivl_7", 0 0, L_0000020df5a52d20;  1 drivers
v0000020df5a137a0_0 .net *"_ivl_9", 0 0, L_0000020df5a61b70;  1 drivers
v0000020df5a13520_0 .net "d0", 0 0, L_0000020df5a54a80;  1 drivers
v0000020df5a144c0_0 .net "d1", 0 0, L_0000020df5a54ee0;  1 drivers
v0000020df5a12f80_0 .net "out", 0 0, L_0000020df5a610f0;  1 drivers
v0000020df5a133e0_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a14ec0_0 .net "w", 3 0, L_0000020df5a7b220;  1 drivers
L_0000020df5a52d20 .part L_0000020df5a7b220, 0, 1;
L_0000020df5a53ea0 .part L_0000020df5a7b220, 1, 1;
L_0000020df5a548a0 .part L_0000020df5a7b220, 2, 1;
L_0000020df5a7b220 .concat [ 1 1 1 1], L_0000020df5a600a0, L_0000020df5a61240, L_0000020df5a61b70, o0000020df59bed28;
S_0000020df5a117b0 .scope module, "n29" "mux" 4 94, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a602d0 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a60110 .functor AND 1, L_0000020df5a53e00, L_0000020df5a53ae0, C4<1>, C4<1>;
L_0000020df5a60340 .functor AND 1, L_0000020df5a53c20, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a603b0 .functor OR 1, L_0000020df5a53cc0, L_0000020df5a52c80, C4<0>, C4<0>;
v0000020df5a15000_0 .net *"_ivl_1", 0 0, L_0000020df5a602d0;  1 drivers
v0000020df5a141a0_0 .net *"_ivl_13", 0 0, L_0000020df5a53cc0;  1 drivers
v0000020df5a14920_0 .net *"_ivl_15", 0 0, L_0000020df5a52c80;  1 drivers
o0000020df59beff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a135c0_0 name=_ivl_18
v0000020df5a12da0_0 .net *"_ivl_4", 0 0, L_0000020df5a60110;  1 drivers
v0000020df5a14560_0 .net *"_ivl_7", 0 0, L_0000020df5a53ae0;  1 drivers
v0000020df5a12a80_0 .net *"_ivl_9", 0 0, L_0000020df5a60340;  1 drivers
v0000020df5a12ee0_0 .net "d0", 0 0, L_0000020df5a53e00;  1 drivers
v0000020df5a13840_0 .net "d1", 0 0, L_0000020df5a53c20;  1 drivers
v0000020df5a13020_0 .net "out", 0 0, L_0000020df5a603b0;  1 drivers
v0000020df5a13660_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a142e0_0 .net "w", 3 0, L_0000020df5a7b0e0;  1 drivers
L_0000020df5a53ae0 .part L_0000020df5a7b0e0, 0, 1;
L_0000020df5a53cc0 .part L_0000020df5a7b0e0, 1, 1;
L_0000020df5a52c80 .part L_0000020df5a7b0e0, 2, 1;
L_0000020df5a7b0e0 .concat [ 1 1 1 1], L_0000020df5a602d0, L_0000020df5a60110, L_0000020df5a60340, o0000020df59beff8;
S_0000020df5a11ad0 .scope module, "n3" "mux" 4 120, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a63070 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a630e0 .functor AND 1, L_0000020df5a594e0, L_0000020df5a57dc0, C4<1>, C4<1>;
L_0000020df5a64180 .functor AND 1, L_0000020df5a59e40, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a63620 .functor OR 1, L_0000020df5a5a200, L_0000020df5a59440, C4<0>, C4<0>;
v0000020df5a14a60_0 .net *"_ivl_1", 0 0, L_0000020df5a63070;  1 drivers
v0000020df5a13340_0 .net *"_ivl_13", 0 0, L_0000020df5a5a200;  1 drivers
v0000020df5a13480_0 .net *"_ivl_15", 0 0, L_0000020df5a59440;  1 drivers
o0000020df59bf2c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a138e0_0 name=_ivl_18
v0000020df5a14600_0 .net *"_ivl_4", 0 0, L_0000020df5a630e0;  1 drivers
v0000020df5a13700_0 .net *"_ivl_7", 0 0, L_0000020df5a57dc0;  1 drivers
v0000020df5a14420_0 .net *"_ivl_9", 0 0, L_0000020df5a64180;  1 drivers
v0000020df5a146a0_0 .net "d0", 0 0, L_0000020df5a594e0;  1 drivers
v0000020df5a14740_0 .net "d1", 0 0, L_0000020df5a59e40;  1 drivers
v0000020df5a147e0_0 .net "out", 0 0, L_0000020df5a63620;  1 drivers
v0000020df5a14b00_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a14ba0_0 .net "w", 3 0, L_0000020df5a7be00;  1 drivers
L_0000020df5a57dc0 .part L_0000020df5a7be00, 0, 1;
L_0000020df5a5a200 .part L_0000020df5a7be00, 1, 1;
L_0000020df5a59440 .part L_0000020df5a7be00, 2, 1;
L_0000020df5a7be00 .concat [ 1 1 1 1], L_0000020df5a63070, L_0000020df5a630e0, L_0000020df5a64180, o0000020df59bf2c8;
S_0000020df5a11c60 .scope module, "n30" "mux" 4 93, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a5eeb0 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a601f0 .functor AND 1, L_0000020df5a54940, L_0000020df5a54620, C4<1>, C4<1>;
L_0000020df5a60180 .functor AND 1, L_0000020df5a54e40, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a60260 .functor OR 1, L_0000020df5a541c0, L_0000020df5a53d60, C4<0>, C4<0>;
v0000020df5a12b20_0 .net *"_ivl_1", 0 0, L_0000020df5a5eeb0;  1 drivers
v0000020df5a14c40_0 .net *"_ivl_13", 0 0, L_0000020df5a541c0;  1 drivers
v0000020df5a14d80_0 .net *"_ivl_15", 0 0, L_0000020df5a53d60;  1 drivers
o0000020df59bf598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a14e20_0 name=_ivl_18
v0000020df5a14f60_0 .net *"_ivl_4", 0 0, L_0000020df5a601f0;  1 drivers
v0000020df5a150a0_0 .net *"_ivl_7", 0 0, L_0000020df5a54620;  1 drivers
v0000020df5a15140_0 .net *"_ivl_9", 0 0, L_0000020df5a60180;  1 drivers
v0000020df5a17080_0 .net "d0", 0 0, L_0000020df5a54940;  1 drivers
v0000020df5a15e60_0 .net "d1", 0 0, L_0000020df5a54e40;  1 drivers
v0000020df5a15f00_0 .net "out", 0 0, L_0000020df5a60260;  1 drivers
v0000020df5a15460_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a174e0_0 .net "w", 3 0, L_0000020df5a7a460;  1 drivers
L_0000020df5a54620 .part L_0000020df5a7a460, 0, 1;
L_0000020df5a541c0 .part L_0000020df5a7a460, 1, 1;
L_0000020df5a53d60 .part L_0000020df5a7a460, 2, 1;
L_0000020df5a7a460 .concat [ 1 1 1 1], L_0000020df5a5eeb0, L_0000020df5a601f0, L_0000020df5a60180, o0000020df59bf598;
S_0000020df5a12750 .scope module, "n31" "mux" 4 92, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a60030 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a5e4a0 .functor AND 1, L_0000020df5a54760, L_0000020df5a537c0, C4<1>, C4<1>;
L_0000020df5a5e510 .functor AND 1, L_0000020df5a53a40, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a5ec80 .functor OR 1, L_0000020df5a54300, L_0000020df5a52b40, C4<0>, C4<0>;
v0000020df5a16540_0 .net *"_ivl_1", 0 0, L_0000020df5a60030;  1 drivers
v0000020df5a15fa0_0 .net *"_ivl_13", 0 0, L_0000020df5a54300;  1 drivers
v0000020df5a162c0_0 .net *"_ivl_15", 0 0, L_0000020df5a52b40;  1 drivers
o0000020df59bf868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a16400_0 name=_ivl_18
v0000020df5a15500_0 .net *"_ivl_4", 0 0, L_0000020df5a5e4a0;  1 drivers
v0000020df5a17580_0 .net *"_ivl_7", 0 0, L_0000020df5a537c0;  1 drivers
v0000020df5a15640_0 .net *"_ivl_9", 0 0, L_0000020df5a5e510;  1 drivers
v0000020df5a15be0_0 .net "d0", 0 0, L_0000020df5a54760;  1 drivers
v0000020df5a17440_0 .net "d1", 0 0, L_0000020df5a53a40;  1 drivers
v0000020df5a17940_0 .net "out", 0 0, L_0000020df5a5ec80;  1 drivers
v0000020df5a16d60_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a155a0_0 .net "w", 3 0, L_0000020df5a7aa00;  1 drivers
L_0000020df5a537c0 .part L_0000020df5a7aa00, 0, 1;
L_0000020df5a54300 .part L_0000020df5a7aa00, 1, 1;
L_0000020df5a52b40 .part L_0000020df5a7aa00, 2, 1;
L_0000020df5a7aa00 .concat [ 1 1 1 1], L_0000020df5a60030, L_0000020df5a5e4a0, L_0000020df5a5e510, o0000020df59bf868;
S_0000020df5a23c80 .scope module, "n4" "mux" 4 119, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a62f90 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a632a0 .functor AND 1, L_0000020df5a58d60, L_0000020df5a58900, C4<1>, C4<1>;
L_0000020df5a63000 .functor AND 1, L_0000020df5a58220, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a64570 .functor OR 1, L_0000020df5a57be0, L_0000020df5a58040, C4<0>, C4<0>;
v0000020df5a160e0_0 .net *"_ivl_1", 0 0, L_0000020df5a62f90;  1 drivers
v0000020df5a16ea0_0 .net *"_ivl_13", 0 0, L_0000020df5a57be0;  1 drivers
v0000020df5a16a40_0 .net *"_ivl_15", 0 0, L_0000020df5a58040;  1 drivers
o0000020df59bfb38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a16220_0 name=_ivl_18
v0000020df5a171c0_0 .net *"_ivl_4", 0 0, L_0000020df5a632a0;  1 drivers
v0000020df5a164a0_0 .net *"_ivl_7", 0 0, L_0000020df5a58900;  1 drivers
v0000020df5a16040_0 .net *"_ivl_9", 0 0, L_0000020df5a63000;  1 drivers
v0000020df5a16f40_0 .net "d0", 0 0, L_0000020df5a58d60;  1 drivers
v0000020df5a16180_0 .net "d1", 0 0, L_0000020df5a58220;  1 drivers
v0000020df5a16e00_0 .net "out", 0 0, L_0000020df5a64570;  1 drivers
v0000020df5a176c0_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a16900_0 .net "w", 3 0, L_0000020df5a7b5e0;  1 drivers
L_0000020df5a58900 .part L_0000020df5a7b5e0, 0, 1;
L_0000020df5a57be0 .part L_0000020df5a7b5e0, 1, 1;
L_0000020df5a58040 .part L_0000020df5a7b5e0, 2, 1;
L_0000020df5a7b5e0 .concat [ 1 1 1 1], L_0000020df5a62f90, L_0000020df5a632a0, L_0000020df5a63000, o0000020df59bfb38;
S_0000020df5a24130 .scope module, "n5" "mux" 4 118, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a64110 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a63e70 .functor AND 1, L_0000020df5a58180, L_0000020df5a58fe0, C4<1>, C4<1>;
L_0000020df5a62f20 .functor AND 1, L_0000020df5a593a0, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a634d0 .functor OR 1, L_0000020df5a57b40, L_0000020df5a599e0, C4<0>, C4<0>;
v0000020df5a15280_0 .net *"_ivl_1", 0 0, L_0000020df5a64110;  1 drivers
v0000020df5a173a0_0 .net *"_ivl_13", 0 0, L_0000020df5a57b40;  1 drivers
v0000020df5a156e0_0 .net *"_ivl_15", 0 0, L_0000020df5a599e0;  1 drivers
o0000020df59bfe08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a17800_0 name=_ivl_18
v0000020df5a16360_0 .net *"_ivl_4", 0 0, L_0000020df5a63e70;  1 drivers
v0000020df5a165e0_0 .net *"_ivl_7", 0 0, L_0000020df5a58fe0;  1 drivers
v0000020df5a15c80_0 .net *"_ivl_9", 0 0, L_0000020df5a62f20;  1 drivers
v0000020df5a16680_0 .net "d0", 0 0, L_0000020df5a58180;  1 drivers
v0000020df5a16720_0 .net "d1", 0 0, L_0000020df5a593a0;  1 drivers
v0000020df5a167c0_0 .net "out", 0 0, L_0000020df5a634d0;  1 drivers
v0000020df5a16860_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a169a0_0 .net "w", 3 0, L_0000020df5a7b360;  1 drivers
L_0000020df5a58fe0 .part L_0000020df5a7b360, 0, 1;
L_0000020df5a57b40 .part L_0000020df5a7b360, 1, 1;
L_0000020df5a599e0 .part L_0000020df5a7b360, 2, 1;
L_0000020df5a7b360 .concat [ 1 1 1 1], L_0000020df5a64110, L_0000020df5a63e70, L_0000020df5a62f20, o0000020df59bfe08;
S_0000020df5a23e10 .scope module, "n6" "mux" 4 117, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a631c0 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a63d90 .functor AND 1, L_0000020df5a58cc0, L_0000020df5a57c80, C4<1>, C4<1>;
L_0000020df5a63e00 .functor AND 1, L_0000020df5a57aa0, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a633f0 .functor OR 1, L_0000020df5a58c20, L_0000020df5a598a0, C4<0>, C4<0>;
v0000020df5a16ae0_0 .net *"_ivl_1", 0 0, L_0000020df5a631c0;  1 drivers
v0000020df5a16b80_0 .net *"_ivl_13", 0 0, L_0000020df5a58c20;  1 drivers
v0000020df5a16c20_0 .net *"_ivl_15", 0 0, L_0000020df5a598a0;  1 drivers
o0000020df59c00d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a17620_0 name=_ivl_18
v0000020df5a16cc0_0 .net *"_ivl_4", 0 0, L_0000020df5a63d90;  1 drivers
v0000020df5a16fe0_0 .net *"_ivl_7", 0 0, L_0000020df5a57c80;  1 drivers
v0000020df5a178a0_0 .net *"_ivl_9", 0 0, L_0000020df5a63e00;  1 drivers
v0000020df5a15780_0 .net "d0", 0 0, L_0000020df5a58cc0;  1 drivers
v0000020df5a153c0_0 .net "d1", 0 0, L_0000020df5a57aa0;  1 drivers
v0000020df5a17260_0 .net "out", 0 0, L_0000020df5a633f0;  1 drivers
v0000020df5a17760_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a17120_0 .net "w", 3 0, L_0000020df5a7a500;  1 drivers
L_0000020df5a57c80 .part L_0000020df5a7a500, 0, 1;
L_0000020df5a58c20 .part L_0000020df5a7a500, 1, 1;
L_0000020df5a598a0 .part L_0000020df5a7a500, 2, 1;
L_0000020df5a7a500 .concat [ 1 1 1 1], L_0000020df5a631c0, L_0000020df5a63d90, L_0000020df5a63e00, o0000020df59c00d8;
S_0000020df5a23af0 .scope module, "n7" "mux" 4 116, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a64730 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a63d20 .functor AND 1, L_0000020df5a57fa0, L_0000020df5a59300, C4<1>, C4<1>;
L_0000020df5a64030 .functor AND 1, L_0000020df5a59620, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a63930 .functor OR 1, L_0000020df5a585e0, L_0000020df5a58a40, C4<0>, C4<0>;
v0000020df5a15d20_0 .net *"_ivl_1", 0 0, L_0000020df5a64730;  1 drivers
v0000020df5a151e0_0 .net *"_ivl_13", 0 0, L_0000020df5a585e0;  1 drivers
v0000020df5a17300_0 .net *"_ivl_15", 0 0, L_0000020df5a58a40;  1 drivers
o0000020df59c03a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a15320_0 name=_ivl_18
v0000020df5a15820_0 .net *"_ivl_4", 0 0, L_0000020df5a63d20;  1 drivers
v0000020df5a158c0_0 .net *"_ivl_7", 0 0, L_0000020df5a59300;  1 drivers
v0000020df5a15960_0 .net *"_ivl_9", 0 0, L_0000020df5a64030;  1 drivers
v0000020df5a15a00_0 .net "d0", 0 0, L_0000020df5a57fa0;  1 drivers
v0000020df5a15dc0_0 .net "d1", 0 0, L_0000020df5a59620;  1 drivers
v0000020df5a15aa0_0 .net "out", 0 0, L_0000020df5a63930;  1 drivers
v0000020df5a15b40_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a187a0_0 .net "w", 3 0, L_0000020df5a7b2c0;  1 drivers
L_0000020df5a59300 .part L_0000020df5a7b2c0, 0, 1;
L_0000020df5a585e0 .part L_0000020df5a7b2c0, 1, 1;
L_0000020df5a58a40 .part L_0000020df5a7b2c0, 2, 1;
L_0000020df5a7b2c0 .concat [ 1 1 1 1], L_0000020df5a64730, L_0000020df5a63d20, L_0000020df5a64030, o0000020df59c03a8;
S_0000020df5a245e0 .scope module, "n8" "mux" 4 115, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a63af0 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a64880 .functor AND 1, L_0000020df5a5a160, L_0000020df5a580e0, C4<1>, C4<1>;
L_0000020df5a62e40 .functor AND 1, L_0000020df5a58ae0, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a63230 .functor OR 1, L_0000020df5a589a0, L_0000020df5a59940, C4<0>, C4<0>;
v0000020df5a19740_0 .net *"_ivl_1", 0 0, L_0000020df5a63af0;  1 drivers
v0000020df5a17d00_0 .net *"_ivl_13", 0 0, L_0000020df5a589a0;  1 drivers
v0000020df5a19ce0_0 .net *"_ivl_15", 0 0, L_0000020df5a59940;  1 drivers
o0000020df59c0678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a18160_0 name=_ivl_18
v0000020df5a18de0_0 .net *"_ivl_4", 0 0, L_0000020df5a64880;  1 drivers
v0000020df5a1a140_0 .net *"_ivl_7", 0 0, L_0000020df5a580e0;  1 drivers
v0000020df5a17da0_0 .net *"_ivl_9", 0 0, L_0000020df5a62e40;  1 drivers
v0000020df5a18020_0 .net "d0", 0 0, L_0000020df5a5a160;  1 drivers
v0000020df5a18f20_0 .net "d1", 0 0, L_0000020df5a58ae0;  1 drivers
v0000020df5a18fc0_0 .net "out", 0 0, L_0000020df5a63230;  1 drivers
v0000020df5a1a000_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a188e0_0 .net "w", 3 0, L_0000020df5a7c080;  1 drivers
L_0000020df5a580e0 .part L_0000020df5a7c080, 0, 1;
L_0000020df5a589a0 .part L_0000020df5a7c080, 1, 1;
L_0000020df5a59940 .part L_0000020df5a7c080, 2, 1;
L_0000020df5a7c080 .concat [ 1 1 1 1], L_0000020df5a63af0, L_0000020df5a64880, L_0000020df5a62e40, o0000020df59c0678;
S_0000020df5a23fa0 .scope module, "n9" "mux" 4 114, 5 1 0, S_0000020df5a03450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a63ee0 .functor NOT 1, L_0000020df5a645e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a62d60 .functor AND 1, L_0000020df5a587c0, L_0000020df5a56ec0, C4<1>, C4<1>;
L_0000020df5a63f50 .functor AND 1, L_0000020df5a58b80, L_0000020df5a645e0, C4<1>, C4<1>;
L_0000020df5a62dd0 .functor OR 1, L_0000020df5a55c00, L_0000020df5a59800, C4<0>, C4<0>;
v0000020df5a17c60_0 .net *"_ivl_1", 0 0, L_0000020df5a63ee0;  1 drivers
v0000020df5a1a0a0_0 .net *"_ivl_13", 0 0, L_0000020df5a55c00;  1 drivers
v0000020df5a19560_0 .net *"_ivl_15", 0 0, L_0000020df5a59800;  1 drivers
o0000020df59c0948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a18660_0 name=_ivl_18
v0000020df5a196a0_0 .net *"_ivl_4", 0 0, L_0000020df5a62d60;  1 drivers
v0000020df5a192e0_0 .net *"_ivl_7", 0 0, L_0000020df5a56ec0;  1 drivers
v0000020df5a19ec0_0 .net *"_ivl_9", 0 0, L_0000020df5a63f50;  1 drivers
v0000020df5a179e0_0 .net "d0", 0 0, L_0000020df5a587c0;  1 drivers
v0000020df5a18ca0_0 .net "d1", 0 0, L_0000020df5a58b80;  1 drivers
v0000020df5a19d80_0 .net "out", 0 0, L_0000020df5a62dd0;  1 drivers
v0000020df5a18700_0 .net "s", 0 0, L_0000020df5a645e0;  alias, 1 drivers
v0000020df5a183e0_0 .net "w", 3 0, L_0000020df5a7b040;  1 drivers
L_0000020df5a56ec0 .part L_0000020df5a7b040, 0, 1;
L_0000020df5a55c00 .part L_0000020df5a7b040, 1, 1;
L_0000020df5a59800 .part L_0000020df5a7b040, 2, 1;
L_0000020df5a7b040 .concat [ 1 1 1 1], L_0000020df5a63ee0, L_0000020df5a62d60, L_0000020df5a63f50, o0000020df59c0948;
S_0000020df5a229c0 .scope module, "fb0" "dFlipFlop" 3 120, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a19600_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a19b00_0 .net "d", 0 0, L_0000020df5a5b2e0;  1 drivers
v0000020df5a18c00_0 .var "out", 0 0;
v0000020df5a18840_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
E_0000020df5982100/0 .event negedge, v0000020df5a19600_0;
E_0000020df5982100/1 .event posedge, v0000020df597b320_0;
E_0000020df5982100 .event/or E_0000020df5982100/0, E_0000020df5982100/1;
S_0000020df5a22e70 .scope module, "fb1" "dFlipFlop" 3 121, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a17e40_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a18d40_0 .net "d", 0 0, L_0000020df5a5c820;  1 drivers
v0000020df5a18a20_0 .var "out", 0 0;
v0000020df5a17b20_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a22b50 .scope module, "fb10" "dFlipFlop" 3 130, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a18b60_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a18e80_0 .net "d", 0 0, L_0000020df5a5bb00;  1 drivers
v0000020df5a19ba0_0 .var "out", 0 0;
v0000020df5a19c40_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a23960 .scope module, "fb11" "dFlipFlop" 3 131, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a19060_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a199c0_0 .net "d", 0 0, L_0000020df5a5aa20;  1 drivers
v0000020df5a19100_0 .var "out", 0 0;
v0000020df5a17ee0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a242c0 .scope module, "fb12" "dFlipFlop" 3 132, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a19e20_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a182a0_0 .net "d", 0 0, L_0000020df5a5c6e0;  1 drivers
v0000020df5a191a0_0 .var "out", 0 0;
v0000020df5a18480_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a24450 .scope module, "fb13" "dFlipFlop" 3 133, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a17f80_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a18520_0 .net "d", 0 0, L_0000020df5a5a520;  1 drivers
v0000020df5a17bc0_0 .var "out", 0 0;
v0000020df5a19f60_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a23640 .scope module, "fb14" "dFlipFlop" 3 134, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a18200_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a19380_0 .net "d", 0 0, L_0000020df5a5c8c0;  1 drivers
v0000020df5a19240_0 .var "out", 0 0;
v0000020df5a19420_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a24770 .scope module, "fb15" "dFlipFlop" 3 135, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a194c0_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a19880_0 .net "d", 0 0, L_0000020df5a5a3e0;  1 drivers
v0000020df5a197e0_0 .var "out", 0 0;
v0000020df5a19920_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a22ce0 .scope module, "fb16" "dFlipFlop" 3 136, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1a640_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1c1c0_0 .net "d", 0 0, L_0000020df5a5a660;  1 drivers
v0000020df5a1c260_0 .var "out", 0 0;
v0000020df5a1c940_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a23000 .scope module, "fb17" "dFlipFlop" 3 137, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1bea0_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1a1e0_0 .net "d", 0 0, L_0000020df5a5c460;  1 drivers
v0000020df5a1bb80_0 .var "out", 0 0;
v0000020df5a1c580_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a23190 .scope module, "fb18" "dFlipFlop" 3 138, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1c800_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1aaa0_0 .net "d", 0 0, L_0000020df5a5a5c0;  1 drivers
v0000020df5a1b0e0_0 .var "out", 0 0;
v0000020df5a1abe0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a23320 .scope module, "fb19" "dFlipFlop" 3 139, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1a5a0_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1ab40_0 .net "d", 0 0, L_0000020df5a5a700;  1 drivers
v0000020df5a1c8a0_0 .var "out", 0 0;
v0000020df5a1c300_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a234b0 .scope module, "fb2" "dFlipFlop" 3 122, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1a460_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1bae0_0 .net "d", 0 0, L_0000020df5a5c960;  1 drivers
v0000020df5a1ac80_0 .var "out", 0 0;
v0000020df5a1a780_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a237d0 .scope module, "fb20" "dFlipFlop" 3 140, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1b900_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1c6c0_0 .net "d", 0 0, L_0000020df5a5ba60;  1 drivers
v0000020df5a1a820_0 .var "out", 0 0;
v0000020df5a1a280_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a26870 .scope module, "fb21" "dFlipFlop" 3 141, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1ad20_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1c440_0 .net "d", 0 0, L_0000020df5a5c0a0;  1 drivers
v0000020df5a1a320_0 .var "out", 0 0;
v0000020df5a1a500_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a260a0 .scope module, "fb22" "dFlipFlop" 3 142, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1a3c0_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1a960_0 .net "d", 0 0, L_0000020df5a5a7a0;  1 drivers
v0000020df5a1adc0_0 .var "out", 0 0;
v0000020df5a1b180_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a26550 .scope module, "fb23" "dFlipFlop" 3 143, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1c3a0_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1c4e0_0 .net "d", 0 0, L_0000020df5a5bce0;  1 drivers
v0000020df5a1b9a0_0 .var "out", 0 0;
v0000020df5a1ba40_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a26230 .scope module, "fb24" "dFlipFlop" 3 144, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1bc20_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1a6e0_0 .net "d", 0 0, L_0000020df5a5aac0;  1 drivers
v0000020df5a1c620_0 .var "out", 0 0;
v0000020df5a1c760_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a263c0 .scope module, "fb25" "dFlipFlop" 3 145, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1ae60_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1a8c0_0 .net "d", 0 0, L_0000020df5a5c140;  1 drivers
v0000020df5a1aa00_0 .var "out", 0 0;
v0000020df5a1c080_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a25740 .scope module, "fb26" "dFlipFlop" 3 146, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1b400_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1b680_0 .net "d", 0 0, L_0000020df5a5bd80;  1 drivers
v0000020df5a1af00_0 .var "out", 0 0;
v0000020df5a1b4a0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a25420 .scope module, "fb27" "dFlipFlop" 3 147, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1afa0_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1b040_0 .net "d", 0 0, L_0000020df5a5ade0;  1 drivers
v0000020df5a1b220_0 .var "out", 0 0;
v0000020df5a1b540_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a26a00 .scope module, "fb28" "dFlipFlop" 3 148, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1b2c0_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1b360_0 .net "d", 0 0, L_0000020df5a5bec0;  1 drivers
v0000020df5a1b5e0_0 .var "out", 0 0;
v0000020df5a1b720_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a255b0 .scope module, "fb29" "dFlipFlop" 3 149, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1b7c0_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1bcc0_0 .net "d", 0 0, L_0000020df5a5c320;  1 drivers
v0000020df5a1b860_0 .var "out", 0 0;
v0000020df5a1bd60_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a266e0 .scope module, "fb3" "dFlipFlop" 3 123, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1be00_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1bf40_0 .net "d", 0 0, L_0000020df5a5b600;  1 drivers
v0000020df5a1bfe0_0 .var "out", 0 0;
v0000020df5a1c120_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a25100 .scope module, "fb30" "dFlipFlop" 3 150, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1d7a0_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1e420_0 .net "d", 0 0, L_0000020df5a5ab60;  1 drivers
v0000020df5a1d660_0 .var "out", 0 0;
v0000020df5a1eec0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a26b90 .scope module, "fb31" "dFlipFlop" 3 151, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1e100_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1e740_0 .net "d", 0 0, L_0000020df5a5c1e0;  1 drivers
v0000020df5a1dac0_0 .var "out", 0 0;
v0000020df5a1d3e0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a24de0 .scope module, "fb4" "dFlipFlop" 3 124, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1d480_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1ed80_0 .net "d", 0 0, L_0000020df5a5b420;  1 drivers
v0000020df5a1c9e0_0 .var "out", 0 0;
v0000020df5a1f000_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a24f70 .scope module, "fb5" "dFlipFlop" 3 125, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1ece0_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1e880_0 .net "d", 0 0, L_0000020df5a5b920;  1 drivers
v0000020df5a1da20_0 .var "out", 0 0;
v0000020df5a1e9c0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a25290 .scope module, "fb6" "dFlipFlop" 3 126, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1e6a0_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1d8e0_0 .net "d", 0 0, L_0000020df5a5c780;  1 drivers
v0000020df5a1e560_0 .var "out", 0 0;
v0000020df5a1e1a0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a258d0 .scope module, "fb7" "dFlipFlop" 3 127, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1d520_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1ca80_0 .net "d", 0 0, L_0000020df5a5a840;  1 drivers
v0000020df5a1e920_0 .var "out", 0 0;
v0000020df5a1d340_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a25a60 .scope module, "fb8" "dFlipFlop" 3 128, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1db60_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1d980_0 .net "d", 0 0, L_0000020df5a5a480;  1 drivers
v0000020df5a1d0c0_0 .var "out", 0 0;
v0000020df5a1dc00_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a25bf0 .scope module, "fb9" "dFlipFlop" 3 129, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1dca0_0 .net "clk", 0 0, L_0000020df5a63690;  alias, 1 drivers
v0000020df5a1e7e0_0 .net "d", 0 0, L_0000020df5a5c280;  1 drivers
v0000020df5a1e600_0 .var "out", 0 0;
v0000020df5a1eb00_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a25d80 .scope module, "ft1" "dFlipFlop" 3 58, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1dd40_0 .net "clk", 0 0, L_0000020df58f79a0;  alias, 1 drivers
v0000020df5a1ce40_0 .net "d", 0 0, L_0000020df5a40c00;  1 drivers
v0000020df5a1ee20_0 .var "out", 0 0;
v0000020df5a1d840_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
S_0000020df5a25f10 .scope module, "ft2" "dFlipFlop" 3 59, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1f0a0_0 .net "clk", 0 0, L_0000020df5a40340;  1 drivers
v0000020df5a1e240_0 .net "d", 0 0, L_0000020df5a40ca0;  1 drivers
v0000020df5a1cee0_0 .var "out", 0 0;
v0000020df5a1ea60_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
E_0000020df5981900/0 .event negedge, v0000020df5a1f0a0_0;
E_0000020df5981900/1 .event posedge, v0000020df597b320_0;
E_0000020df5981900 .event/or E_0000020df5981900/0, E_0000020df5981900/1;
S_0000020df5a27110 .scope module, "ft3" "dFlipFlop" 3 60, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1dde0_0 .net "clk", 0 0, L_0000020df5a40160;  1 drivers
v0000020df5a1eba0_0 .net "d", 0 0, L_0000020df5a3fee0;  1 drivers
v0000020df5a1ef60_0 .var "out", 0 0;
v0000020df5a1de80_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
E_0000020df5981c40/0 .event negedge, v0000020df5a1dde0_0;
E_0000020df5981c40/1 .event posedge, v0000020df597b320_0;
E_0000020df5981c40 .event/or E_0000020df5981c40/0, E_0000020df5981c40/1;
S_0000020df5a280b0 .scope module, "ft4" "dFlipFlop" 3 61, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1df20_0 .net "clk", 0 0, L_0000020df5a40020;  1 drivers
v0000020df5a1ec40_0 .net "d", 0 0, L_0000020df5a3ff80;  1 drivers
v0000020df5a1e060_0 .var "out", 0 0;
v0000020df5a1e2e0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
E_0000020df5982400/0 .event negedge, v0000020df5a1df20_0;
E_0000020df5982400/1 .event posedge, v0000020df597b320_0;
E_0000020df5982400 .event/or E_0000020df5982400/0, E_0000020df5982400/1;
S_0000020df5a286f0 .scope module, "ft5" "dFlipFlop" 3 62, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1f140_0 .net "clk", 0 0, L_0000020df5a31e80;  1 drivers
v0000020df5a1dfc0_0 .net "d", 0 0, L_0000020df5a326a0;  1 drivers
v0000020df5a1cda0_0 .var "out", 0 0;
v0000020df5a1cb20_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
E_0000020df5981d40/0 .event negedge, v0000020df5a1f140_0;
E_0000020df5981d40/1 .event posedge, v0000020df597b320_0;
E_0000020df5981d40 .event/or E_0000020df5981d40/0, E_0000020df5981d40/1;
S_0000020df5a27f20 .scope module, "ft6" "dFlipFlop" 3 63, 4 3 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "out";
v0000020df5a1e380_0 .net "clk", 0 0, L_0000020df5a32e20;  1 drivers
v0000020df5a1cc60_0 .net "d", 0 0, L_0000020df5a33500;  1 drivers
v0000020df5a1cf80_0 .var "out", 0 0;
v0000020df5a1cbc0_0 .net "reset", 0 0, v0000020df5a3e360_0;  alias, 1 drivers
E_0000020df5981fc0/0 .event negedge, v0000020df5a1e380_0;
E_0000020df5981fc0/1 .event posedge, v0000020df597b320_0;
E_0000020df5981fc0 .event/or E_0000020df5981fc0/0, E_0000020df5981fc0/1;
S_0000020df5a28240 .scope module, "mm1" "mux" 3 105, 5 1 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d1";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_0000020df5a635b0 .functor NOT 1, L_0000020df58f75b0, C4<0>, C4<0>, C4<0>;
L_0000020df5a64490 .functor AND 1, L_0000020df5a5b560, L_0000020df5a5b880, C4<1>, C4<1>;
L_0000020df5a64420 .functor AND 1, L_0000020df5a5a340, L_0000020df58f75b0, C4<1>, C4<1>;
L_0000020df5a637e0 .functor OR 1, L_0000020df5a5b4c0, L_0000020df5a5a980, C4<0>, C4<0>;
v0000020df5a1cd00_0 .net *"_ivl_1", 0 0, L_0000020df5a635b0;  1 drivers
v0000020df5a1d020_0 .net *"_ivl_13", 0 0, L_0000020df5a5b4c0;  1 drivers
v0000020df5a1e4c0_0 .net *"_ivl_15", 0 0, L_0000020df5a5a980;  1 drivers
o0000020df59c39a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a1d160_0 name=_ivl_18
v0000020df5a1d200_0 .net *"_ivl_4", 0 0, L_0000020df5a64490;  1 drivers
v0000020df5a1d2a0_0 .net *"_ivl_7", 0 0, L_0000020df5a5b880;  1 drivers
v0000020df5a1d5c0_0 .net *"_ivl_9", 0 0, L_0000020df5a64420;  1 drivers
v0000020df5a1d700_0 .net "d0", 0 0, L_0000020df5a5b560;  1 drivers
v0000020df5a1ff00_0 .net "d1", 0 0, L_0000020df5a5a340;  1 drivers
v0000020df5a214e0_0 .net "out", 0 0, L_0000020df5a637e0;  alias, 1 drivers
v0000020df5a20b80_0 .net "s", 0 0, L_0000020df58f75b0;  alias, 1 drivers
v0000020df5a20cc0_0 .net "w", 3 0, L_0000020df5a7ba40;  1 drivers
L_0000020df5a5b880 .part L_0000020df5a7ba40, 0, 1;
L_0000020df5a5b4c0 .part L_0000020df5a7ba40, 1, 1;
L_0000020df5a5a980 .part L_0000020df5a7ba40, 2, 1;
L_0000020df5a7ba40 .concat [ 1 1 1 1], L_0000020df5a635b0, L_0000020df5a64490, L_0000020df5a64420, o0000020df59c39a8;
S_0000020df5a27750 .scope module, "restar" "resta32bits" 3 154, 6 52 0, S_0000020df56a80d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /OUTPUT 32 "salida";
L_0000020df5a63700 .functor NOT 1, L_0000020df5a5c3c0, C4<0>, C4<0>, C4<0>;
L_0000020df5a638c0 .functor NOT 1, L_0000020df5a5c5a0, C4<0>, C4<0>, C4<0>;
L_0000020df5a63a10 .functor NOT 1, L_0000020df5a5ad40, C4<0>, C4<0>, C4<0>;
L_0000020df5a646c0 .functor NOT 1, L_0000020df5a5ae80, C4<0>, C4<0>, C4<0>;
L_0000020df5a63a80 .functor NOT 1, L_0000020df5a5d860, C4<0>, C4<0>, C4<0>;
L_0000020df5a64c70 .functor NOT 1, L_0000020df5a5d220, C4<0>, C4<0>, C4<0>;
L_0000020df5a64ab0 .functor NOT 1, L_0000020df5a5d900, C4<0>, C4<0>, C4<0>;
L_0000020df5a64960 .functor NOT 1, L_0000020df5a5d2c0, C4<0>, C4<0>, C4<0>;
L_0000020df5a64ce0 .functor NOT 1, L_0000020df5a5d040, C4<0>, C4<0>, C4<0>;
L_0000020df5a64dc0 .functor NOT 1, L_0000020df5a5d360, C4<0>, C4<0>, C4<0>;
L_0000020df5a64e30 .functor NOT 1, L_0000020df5a5caa0, C4<0>, C4<0>, C4<0>;
L_0000020df5a64c00 .functor NOT 1, L_0000020df5a5d400, C4<0>, C4<0>, C4<0>;
L_0000020df5a64b90 .functor NOT 1, L_0000020df5a5cb40, C4<0>, C4<0>, C4<0>;
L_0000020df5a64ff0 .functor NOT 1, L_0000020df5a5cdc0, C4<0>, C4<0>, C4<0>;
L_0000020df5a64ea0 .functor NOT 1, L_0000020df5a5cbe0, C4<0>, C4<0>, C4<0>;
L_0000020df5a64f10 .functor NOT 1, L_0000020df5a5d4a0, C4<0>, C4<0>, C4<0>;
L_0000020df5a64d50 .functor NOT 1, L_0000020df5a5d0e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a648f0 .functor NOT 1, L_0000020df5a5ce60, C4<0>, C4<0>, C4<0>;
L_0000020df5a649d0 .functor NOT 1, L_0000020df5a5d720, C4<0>, C4<0>, C4<0>;
L_0000020df5a64f80 .functor NOT 1, L_0000020df5a5d5e0, C4<0>, C4<0>, C4<0>;
L_0000020df5a64b20 .functor NOT 1, L_0000020df5a5cd20, C4<0>, C4<0>, C4<0>;
L_0000020df5a64a40 .functor NOT 1, L_0000020df5a5cc80, C4<0>, C4<0>, C4<0>;
L_0000020df5a72640 .functor NOT 1, L_0000020df5a5cf00, C4<0>, C4<0>, C4<0>;
L_0000020df5a71920 .functor NOT 1, L_0000020df5a5cfa0, C4<0>, C4<0>, C4<0>;
L_0000020df5a72170 .functor NOT 1, L_0000020df5a5d540, C4<0>, C4<0>, C4<0>;
L_0000020df5a71c30 .functor NOT 1, L_0000020df5a5d7c0, C4<0>, C4<0>, C4<0>;
L_0000020df5a70f10 .functor NOT 1, L_0000020df5a5d180, C4<0>, C4<0>, C4<0>;
L_0000020df5a726b0 .functor NOT 1, L_0000020df5a5d680, C4<0>, C4<0>, C4<0>;
L_0000020df5a70dc0 .functor NOT 1, L_0000020df5a77080, C4<0>, C4<0>, C4<0>;
L_0000020df5a71140 .functor NOT 1, L_0000020df5a75000, C4<0>, C4<0>, C4<0>;
L_0000020df5a71370 .functor NOT 1, L_0000020df5a76b80, C4<0>, C4<0>, C4<0>;
L_0000020df5a71450 .functor NOT 1, L_0000020df5a76540, C4<0>, C4<0>, C4<0>;
v0000020df5a38c80_0 .net *"_ivl_1", 0 0, L_0000020df5a63700;  1 drivers
v0000020df5a38dc0_0 .net *"_ivl_101", 0 0, L_0000020df5a64b20;  1 drivers
v0000020df5a38e60_0 .net *"_ivl_104", 0 0, L_0000020df5a5cd20;  1 drivers
v0000020df5a39040_0 .net *"_ivl_106", 0 0, L_0000020df5a64a40;  1 drivers
v0000020df5a3a580_0 .net *"_ivl_109", 0 0, L_0000020df5a5cc80;  1 drivers
v0000020df5a3a760_0 .net *"_ivl_11", 0 0, L_0000020df5a63a10;  1 drivers
v0000020df5a38f00_0 .net *"_ivl_111", 0 0, L_0000020df5a72640;  1 drivers
v0000020df5a390e0_0 .net *"_ivl_114", 0 0, L_0000020df5a5cf00;  1 drivers
v0000020df5a392c0_0 .net *"_ivl_116", 0 0, L_0000020df5a71920;  1 drivers
v0000020df5a3a8a0_0 .net *"_ivl_119", 0 0, L_0000020df5a5cfa0;  1 drivers
v0000020df5a39360_0 .net *"_ivl_121", 0 0, L_0000020df5a72170;  1 drivers
v0000020df5a39400_0 .net *"_ivl_124", 0 0, L_0000020df5a5d540;  1 drivers
v0000020df5a3aa80_0 .net *"_ivl_126", 0 0, L_0000020df5a71c30;  1 drivers
v0000020df5a3c920_0 .net *"_ivl_129", 0 0, L_0000020df5a5d7c0;  1 drivers
v0000020df5a3ae40_0 .net *"_ivl_131", 0 0, L_0000020df5a70f10;  1 drivers
v0000020df5a3b2a0_0 .net *"_ivl_134", 0 0, L_0000020df5a5d180;  1 drivers
v0000020df5a3c1a0_0 .net *"_ivl_136", 0 0, L_0000020df5a726b0;  1 drivers
v0000020df5a3bac0_0 .net *"_ivl_139", 0 0, L_0000020df5a5d680;  1 drivers
v0000020df5a3d320_0 .net *"_ivl_14", 0 0, L_0000020df5a5ad40;  1 drivers
v0000020df5a3b480_0 .net *"_ivl_141", 0 0, L_0000020df5a70dc0;  1 drivers
v0000020df5a3d460_0 .net *"_ivl_144", 0 0, L_0000020df5a77080;  1 drivers
v0000020df5a3c2e0_0 .net *"_ivl_146", 0 0, L_0000020df5a71140;  1 drivers
v0000020df5a3cba0_0 .net *"_ivl_149", 0 0, L_0000020df5a75000;  1 drivers
v0000020df5a3bf20_0 .net *"_ivl_151", 0 0, L_0000020df5a71370;  1 drivers
v0000020df5a3b840_0 .net *"_ivl_154", 0 0, L_0000020df5a76b80;  1 drivers
v0000020df5a3c240_0 .net *"_ivl_156", 0 0, L_0000020df5a71450;  1 drivers
v0000020df5a3d000_0 .net *"_ivl_16", 0 0, L_0000020df5a646c0;  1 drivers
v0000020df5a3c740_0 .net *"_ivl_160", 0 0, L_0000020df5a76540;  1 drivers
v0000020df5a3d1e0_0 .net *"_ivl_19", 0 0, L_0000020df5a5ae80;  1 drivers
v0000020df5a3aee0_0 .net *"_ivl_21", 0 0, L_0000020df5a63a80;  1 drivers
v0000020df5a3d500_0 .net *"_ivl_24", 0 0, L_0000020df5a5d860;  1 drivers
v0000020df5a3bd40_0 .net *"_ivl_26", 0 0, L_0000020df5a64c70;  1 drivers
v0000020df5a3ca60_0 .net *"_ivl_29", 0 0, L_0000020df5a5d220;  1 drivers
v0000020df5a3c560_0 .net *"_ivl_31", 0 0, L_0000020df5a64ab0;  1 drivers
v0000020df5a3cce0_0 .net *"_ivl_34", 0 0, L_0000020df5a5d900;  1 drivers
v0000020df5a3be80_0 .net *"_ivl_36", 0 0, L_0000020df5a64960;  1 drivers
v0000020df5a3ce20_0 .net *"_ivl_39", 0 0, L_0000020df5a5d2c0;  1 drivers
v0000020df5a3c9c0_0 .net *"_ivl_4", 0 0, L_0000020df5a5c3c0;  1 drivers
v0000020df5a3cd80_0 .net *"_ivl_41", 0 0, L_0000020df5a64ce0;  1 drivers
v0000020df5a3c060_0 .net *"_ivl_44", 0 0, L_0000020df5a5d040;  1 drivers
v0000020df5a3bde0_0 .net *"_ivl_46", 0 0, L_0000020df5a64dc0;  1 drivers
v0000020df5a3cb00_0 .net *"_ivl_49", 0 0, L_0000020df5a5d360;  1 drivers
v0000020df5a3c600_0 .net *"_ivl_51", 0 0, L_0000020df5a64e30;  1 drivers
v0000020df5a3bc00_0 .net *"_ivl_54", 0 0, L_0000020df5a5caa0;  1 drivers
v0000020df5a3cc40_0 .net *"_ivl_56", 0 0, L_0000020df5a64c00;  1 drivers
v0000020df5a3bb60_0 .net *"_ivl_59", 0 0, L_0000020df5a5d400;  1 drivers
v0000020df5a3af80_0 .net *"_ivl_6", 0 0, L_0000020df5a638c0;  1 drivers
v0000020df5a3cec0_0 .net *"_ivl_61", 0 0, L_0000020df5a64b90;  1 drivers
v0000020df5a3b700_0 .net *"_ivl_64", 0 0, L_0000020df5a5cb40;  1 drivers
v0000020df5a3c380_0 .net *"_ivl_66", 0 0, L_0000020df5a64ff0;  1 drivers
v0000020df5a3bca0_0 .net *"_ivl_69", 0 0, L_0000020df5a5cdc0;  1 drivers
v0000020df5a3cf60_0 .net *"_ivl_71", 0 0, L_0000020df5a64ea0;  1 drivers
v0000020df5a3b8e0_0 .net *"_ivl_74", 0 0, L_0000020df5a5cbe0;  1 drivers
v0000020df5a3c420_0 .net *"_ivl_76", 0 0, L_0000020df5a64f10;  1 drivers
v0000020df5a3c4c0_0 .net *"_ivl_79", 0 0, L_0000020df5a5d4a0;  1 drivers
v0000020df5a3bfc0_0 .net *"_ivl_81", 0 0, L_0000020df5a64d50;  1 drivers
v0000020df5a3b0c0_0 .net *"_ivl_84", 0 0, L_0000020df5a5d0e0;  1 drivers
v0000020df5a3d0a0_0 .net *"_ivl_86", 0 0, L_0000020df5a648f0;  1 drivers
v0000020df5a3d140_0 .net *"_ivl_89", 0 0, L_0000020df5a5ce60;  1 drivers
v0000020df5a3b160_0 .net *"_ivl_9", 0 0, L_0000020df5a5c5a0;  1 drivers
v0000020df5a3d3c0_0 .net *"_ivl_91", 0 0, L_0000020df5a649d0;  1 drivers
v0000020df5a3d5a0_0 .net *"_ivl_94", 0 0, L_0000020df5a5d720;  1 drivers
v0000020df5a3c100_0 .net *"_ivl_96", 0 0, L_0000020df5a64f80;  1 drivers
v0000020df5a3c6a0_0 .net *"_ivl_99", 0 0, L_0000020df5a5d5e0;  1 drivers
v0000020df5a3d280_0 .net "a", 31 0, L_0000020df5a5b9c0;  alias, 1 drivers
v0000020df5a3c7e0_0 .net "b", 31 0, v0000020df5a3ed60_0;  alias, 1 drivers
v0000020df5a3b020_0 .net "cout", 0 0, L_0000020df5a96e30;  1 drivers
v0000020df5a3c880_0 .net "nb", 31 0, L_0000020df5a77440;  1 drivers
L_0000020df5a9a560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020df5a3b200_0 .net "op", 0 0, L_0000020df5a9a560;  1 drivers
v0000020df5a3b340_0 .net "salida", 31 0, L_0000020df5a78020;  alias, 1 drivers
L_0000020df5a5c3c0 .part v0000020df5a3ed60_0, 0, 1;
L_0000020df5a5c5a0 .part v0000020df5a3ed60_0, 1, 1;
L_0000020df5a5ad40 .part v0000020df5a3ed60_0, 2, 1;
L_0000020df5a5ae80 .part v0000020df5a3ed60_0, 3, 1;
L_0000020df5a5d860 .part v0000020df5a3ed60_0, 4, 1;
L_0000020df5a5d220 .part v0000020df5a3ed60_0, 5, 1;
L_0000020df5a5d900 .part v0000020df5a3ed60_0, 6, 1;
L_0000020df5a5d2c0 .part v0000020df5a3ed60_0, 7, 1;
L_0000020df5a5d040 .part v0000020df5a3ed60_0, 8, 1;
L_0000020df5a5d360 .part v0000020df5a3ed60_0, 9, 1;
L_0000020df5a5caa0 .part v0000020df5a3ed60_0, 10, 1;
L_0000020df5a5d400 .part v0000020df5a3ed60_0, 11, 1;
L_0000020df5a5cb40 .part v0000020df5a3ed60_0, 12, 1;
L_0000020df5a5cdc0 .part v0000020df5a3ed60_0, 13, 1;
L_0000020df5a5cbe0 .part v0000020df5a3ed60_0, 14, 1;
L_0000020df5a5d4a0 .part v0000020df5a3ed60_0, 15, 1;
L_0000020df5a5d0e0 .part v0000020df5a3ed60_0, 16, 1;
L_0000020df5a5ce60 .part v0000020df5a3ed60_0, 17, 1;
L_0000020df5a5d720 .part v0000020df5a3ed60_0, 18, 1;
L_0000020df5a5d5e0 .part v0000020df5a3ed60_0, 19, 1;
L_0000020df5a5cd20 .part v0000020df5a3ed60_0, 20, 1;
L_0000020df5a5cc80 .part v0000020df5a3ed60_0, 21, 1;
L_0000020df5a5cf00 .part v0000020df5a3ed60_0, 22, 1;
L_0000020df5a5cfa0 .part v0000020df5a3ed60_0, 23, 1;
L_0000020df5a5d540 .part v0000020df5a3ed60_0, 24, 1;
L_0000020df5a5d7c0 .part v0000020df5a3ed60_0, 25, 1;
L_0000020df5a5d180 .part v0000020df5a3ed60_0, 26, 1;
L_0000020df5a5d680 .part v0000020df5a3ed60_0, 27, 1;
L_0000020df5a77080 .part v0000020df5a3ed60_0, 28, 1;
L_0000020df5a75000 .part v0000020df5a3ed60_0, 29, 1;
L_0000020df5a76b80 .part v0000020df5a3ed60_0, 30, 1;
LS_0000020df5a77440_0_0 .concat8 [ 1 1 1 1], L_0000020df5a63700, L_0000020df5a638c0, L_0000020df5a63a10, L_0000020df5a646c0;
LS_0000020df5a77440_0_4 .concat8 [ 1 1 1 1], L_0000020df5a63a80, L_0000020df5a64c70, L_0000020df5a64ab0, L_0000020df5a64960;
LS_0000020df5a77440_0_8 .concat8 [ 1 1 1 1], L_0000020df5a64ce0, L_0000020df5a64dc0, L_0000020df5a64e30, L_0000020df5a64c00;
LS_0000020df5a77440_0_12 .concat8 [ 1 1 1 1], L_0000020df5a64b90, L_0000020df5a64ff0, L_0000020df5a64ea0, L_0000020df5a64f10;
LS_0000020df5a77440_0_16 .concat8 [ 1 1 1 1], L_0000020df5a64d50, L_0000020df5a648f0, L_0000020df5a649d0, L_0000020df5a64f80;
LS_0000020df5a77440_0_20 .concat8 [ 1 1 1 1], L_0000020df5a64b20, L_0000020df5a64a40, L_0000020df5a72640, L_0000020df5a71920;
LS_0000020df5a77440_0_24 .concat8 [ 1 1 1 1], L_0000020df5a72170, L_0000020df5a71c30, L_0000020df5a70f10, L_0000020df5a726b0;
LS_0000020df5a77440_0_28 .concat8 [ 1 1 1 1], L_0000020df5a70dc0, L_0000020df5a71140, L_0000020df5a71370, L_0000020df5a71450;
LS_0000020df5a77440_1_0 .concat8 [ 4 4 4 4], LS_0000020df5a77440_0_0, LS_0000020df5a77440_0_4, LS_0000020df5a77440_0_8, LS_0000020df5a77440_0_12;
LS_0000020df5a77440_1_4 .concat8 [ 4 4 4 4], LS_0000020df5a77440_0_16, LS_0000020df5a77440_0_20, LS_0000020df5a77440_0_24, LS_0000020df5a77440_0_28;
L_0000020df5a77440 .concat8 [ 16 16 0 0], LS_0000020df5a77440_1_0, LS_0000020df5a77440_1_4;
L_0000020df5a76540 .part v0000020df5a3ed60_0, 31, 1;
S_0000020df5a272a0 .scope module, "add" "Ripple32bit" 6 92, 6 14 0, S_0000020df5a27750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "cIn";
o0000020df59c89b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000020df5a38960_0 name=_ivl_319
v0000020df5a39f40_0 .net "a", 31 0, L_0000020df5a5b9c0;  alias, 1 drivers
v0000020df5a3a3a0_0 .net "b", 31 0, L_0000020df5a77440;  alias, 1 drivers
v0000020df5a39180_0 .net "c", 0 0, L_0000020df5a96e30;  alias, 1 drivers
L_0000020df5a9a518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020df5a3a120_0 .net "cIn", 0 0, L_0000020df5a9a518;  1 drivers
v0000020df5a38a00_0 .net "carry", 31 0, L_0000020df5a7b400;  1 drivers
v0000020df5a3a260_0 .net "s", 31 0, L_0000020df5a78020;  alias, 1 drivers
L_0000020df5a75d20 .part L_0000020df5a5b9c0, 0, 1;
L_0000020df5a76fe0 .part L_0000020df5a77440, 0, 1;
L_0000020df5a76040 .part L_0000020df5a5b9c0, 1, 1;
L_0000020df5a762c0 .part L_0000020df5a77440, 1, 1;
L_0000020df5a750a0 .part L_0000020df5a7b400, 0, 1;
L_0000020df5a76400 .part L_0000020df5a5b9c0, 2, 1;
L_0000020df5a76220 .part L_0000020df5a77440, 2, 1;
L_0000020df5a74f60 .part L_0000020df5a7b400, 1, 1;
L_0000020df5a764a0 .part L_0000020df5a5b9c0, 3, 1;
L_0000020df5a76e00 .part L_0000020df5a77440, 3, 1;
L_0000020df5a751e0 .part L_0000020df5a7b400, 2, 1;
L_0000020df5a75500 .part L_0000020df5a5b9c0, 4, 1;
L_0000020df5a75280 .part L_0000020df5a77440, 4, 1;
L_0000020df5a756e0 .part L_0000020df5a7b400, 3, 1;
L_0000020df5a765e0 .part L_0000020df5a5b9c0, 5, 1;
L_0000020df5a76c20 .part L_0000020df5a77440, 5, 1;
L_0000020df5a75f00 .part L_0000020df5a7b400, 4, 1;
L_0000020df5a77120 .part L_0000020df5a5b9c0, 6, 1;
L_0000020df5a76cc0 .part L_0000020df5a77440, 6, 1;
L_0000020df5a76d60 .part L_0000020df5a7b400, 5, 1;
L_0000020df5a75aa0 .part L_0000020df5a5b9c0, 7, 1;
L_0000020df5a76ea0 .part L_0000020df5a77440, 7, 1;
L_0000020df5a771c0 .part L_0000020df5a7b400, 6, 1;
L_0000020df5a760e0 .part L_0000020df5a5b9c0, 8, 1;
L_0000020df5a76180 .part L_0000020df5a77440, 8, 1;
L_0000020df5a75e60 .part L_0000020df5a7b400, 7, 1;
L_0000020df5a75140 .part L_0000020df5a5b9c0, 9, 1;
L_0000020df5a75be0 .part L_0000020df5a77440, 9, 1;
L_0000020df5a77260 .part L_0000020df5a7b400, 8, 1;
L_0000020df5a76680 .part L_0000020df5a5b9c0, 10, 1;
L_0000020df5a76ae0 .part L_0000020df5a77440, 10, 1;
L_0000020df5a76f40 .part L_0000020df5a7b400, 9, 1;
L_0000020df5a758c0 .part L_0000020df5a5b9c0, 11, 1;
L_0000020df5a76720 .part L_0000020df5a77440, 11, 1;
L_0000020df5a76360 .part L_0000020df5a7b400, 10, 1;
L_0000020df5a74ec0 .part L_0000020df5a5b9c0, 12, 1;
L_0000020df5a77300 .part L_0000020df5a77440, 12, 1;
L_0000020df5a767c0 .part L_0000020df5a7b400, 11, 1;
L_0000020df5a76860 .part L_0000020df5a5b9c0, 13, 1;
L_0000020df5a76900 .part L_0000020df5a77440, 13, 1;
L_0000020df5a75fa0 .part L_0000020df5a7b400, 12, 1;
L_0000020df5a773a0 .part L_0000020df5a5b9c0, 14, 1;
L_0000020df5a75320 .part L_0000020df5a77440, 14, 1;
L_0000020df5a75c80 .part L_0000020df5a7b400, 13, 1;
L_0000020df5a769a0 .part L_0000020df5a5b9c0, 15, 1;
L_0000020df5a76a40 .part L_0000020df5a77440, 15, 1;
L_0000020df5a774e0 .part L_0000020df5a7b400, 14, 1;
L_0000020df5a77580 .part L_0000020df5a5b9c0, 16, 1;
L_0000020df5a75960 .part L_0000020df5a77440, 16, 1;
L_0000020df5a74e20 .part L_0000020df5a7b400, 15, 1;
L_0000020df5a753c0 .part L_0000020df5a5b9c0, 17, 1;
L_0000020df5a75460 .part L_0000020df5a77440, 17, 1;
L_0000020df5a755a0 .part L_0000020df5a7b400, 16, 1;
L_0000020df5a75640 .part L_0000020df5a5b9c0, 18, 1;
L_0000020df5a75780 .part L_0000020df5a77440, 18, 1;
L_0000020df5a75dc0 .part L_0000020df5a7b400, 17, 1;
L_0000020df5a75820 .part L_0000020df5a5b9c0, 19, 1;
L_0000020df5a75a00 .part L_0000020df5a77440, 19, 1;
L_0000020df5a75b40 .part L_0000020df5a7b400, 18, 1;
L_0000020df5a79ce0 .part L_0000020df5a5b9c0, 20, 1;
L_0000020df5a779e0 .part L_0000020df5a77440, 20, 1;
L_0000020df5a77da0 .part L_0000020df5a7b400, 19, 1;
L_0000020df5a78ac0 .part L_0000020df5a5b9c0, 21, 1;
L_0000020df5a77b20 .part L_0000020df5a77440, 21, 1;
L_0000020df5a78200 .part L_0000020df5a7b400, 20, 1;
L_0000020df5a791a0 .part L_0000020df5a5b9c0, 22, 1;
L_0000020df5a77940 .part L_0000020df5a77440, 22, 1;
L_0000020df5a78f20 .part L_0000020df5a7b400, 21, 1;
L_0000020df5a79240 .part L_0000020df5a5b9c0, 23, 1;
L_0000020df5a78840 .part L_0000020df5a77440, 23, 1;
L_0000020df5a78d40 .part L_0000020df5a7b400, 22, 1;
L_0000020df5a792e0 .part L_0000020df5a5b9c0, 24, 1;
L_0000020df5a77ee0 .part L_0000020df5a77440, 24, 1;
L_0000020df5a79380 .part L_0000020df5a7b400, 23, 1;
L_0000020df5a78700 .part L_0000020df5a5b9c0, 25, 1;
L_0000020df5a78660 .part L_0000020df5a77440, 25, 1;
L_0000020df5a78340 .part L_0000020df5a7b400, 24, 1;
L_0000020df5a78e80 .part L_0000020df5a5b9c0, 26, 1;
L_0000020df5a77bc0 .part L_0000020df5a77440, 26, 1;
L_0000020df5a787a0 .part L_0000020df5a7b400, 25, 1;
L_0000020df5a78b60 .part L_0000020df5a5b9c0, 27, 1;
L_0000020df5a78fc0 .part L_0000020df5a77440, 27, 1;
L_0000020df5a78980 .part L_0000020df5a7b400, 26, 1;
L_0000020df5a776c0 .part L_0000020df5a5b9c0, 28, 1;
L_0000020df5a79880 .part L_0000020df5a77440, 28, 1;
L_0000020df5a77a80 .part L_0000020df5a7b400, 27, 1;
L_0000020df5a78a20 .part L_0000020df5a5b9c0, 29, 1;
L_0000020df5a79920 .part L_0000020df5a77440, 29, 1;
L_0000020df5a78c00 .part L_0000020df5a7b400, 28, 1;
L_0000020df5a788e0 .part L_0000020df5a5b9c0, 30, 1;
L_0000020df5a79b00 .part L_0000020df5a77440, 30, 1;
L_0000020df5a79d80 .part L_0000020df5a7b400, 29, 1;
LS_0000020df5a78020_0_0 .concat8 [ 1 1 1 1], L_0000020df5a728e0, L_0000020df5a72720, L_0000020df5a71990, L_0000020df5a72410;
LS_0000020df5a78020_0_4 .concat8 [ 1 1 1 1], L_0000020df5a70ea0, L_0000020df5a70e30, L_0000020df5a70f80, L_0000020df5a71b50;
LS_0000020df5a78020_0_8 .concat8 [ 1 1 1 1], L_0000020df5a71610, L_0000020df5a71e60, L_0000020df5a715a0, L_0000020df5a742b0;
LS_0000020df5a78020_0_12 .concat8 [ 1 1 1 1], L_0000020df5a72e20, L_0000020df5a73210, L_0000020df5a741d0, L_0000020df5a744e0;
LS_0000020df5a78020_0_16 .concat8 [ 1 1 1 1], L_0000020df5a72b80, L_0000020df5a74470, L_0000020df5a73c20, L_0000020df5a73050;
LS_0000020df5a78020_0_20 .concat8 [ 1 1 1 1], L_0000020df5a73440, L_0000020df5a734b0, L_0000020df5a72d40, L_0000020df5a73f30;
LS_0000020df5a78020_0_24 .concat8 [ 1 1 1 1], L_0000020df5a748d0, L_0000020df5a74630, L_0000020df5a74b00, L_0000020df5a962d0;
LS_0000020df5a78020_0_28 .concat8 [ 1 1 1 1], L_0000020df5a96420, L_0000020df5a963b0, L_0000020df5a95e00, L_0000020df5a96c70;
LS_0000020df5a78020_1_0 .concat8 [ 4 4 4 4], LS_0000020df5a78020_0_0, LS_0000020df5a78020_0_4, LS_0000020df5a78020_0_8, LS_0000020df5a78020_0_12;
LS_0000020df5a78020_1_4 .concat8 [ 4 4 4 4], LS_0000020df5a78020_0_16, LS_0000020df5a78020_0_20, LS_0000020df5a78020_0_24, LS_0000020df5a78020_0_28;
L_0000020df5a78020 .concat8 [ 16 16 0 0], LS_0000020df5a78020_1_0, LS_0000020df5a78020_1_4;
L_0000020df5a78ca0 .part L_0000020df5a5b9c0, 31, 1;
L_0000020df5a78de0 .part L_0000020df5a77440, 31, 1;
L_0000020df5a79060 .part L_0000020df5a7b400, 30, 1;
LS_0000020df5a7b400_0_0 .concat [ 1 1 1 1], L_0000020df5a72100, L_0000020df5a718b0, L_0000020df5a71840, L_0000020df5a72330;
LS_0000020df5a7b400_0_4 .concat [ 1 1 1 1], L_0000020df5a72090, L_0000020df5a72480, L_0000020df5a70ff0, L_0000020df5a71bc0;
LS_0000020df5a7b400_0_8 .concat [ 1 1 1 1], L_0000020df5a71d80, L_0000020df5a714c0, L_0000020df5a73e50, L_0000020df5a72aa0;
LS_0000020df5a7b400_0_12 .concat [ 1 1 1 1], L_0000020df5a73bb0, L_0000020df5a73830, L_0000020df5a73d00, L_0000020df5a74160;
LS_0000020df5a7b400_0_16 .concat [ 1 1 1 1], L_0000020df5a72db0, L_0000020df5a73b40, L_0000020df5a73980, L_0000020df5a74320;
LS_0000020df5a7b400_0_20 .concat [ 1 1 1 1], L_0000020df5a74390, L_0000020df5a72c60, L_0000020df5a73ad0, L_0000020df5a74860;
LS_0000020df5a7b400_0_24 .concat [ 1 1 1 1], L_0000020df5a74cc0, L_0000020df5a746a0, L_0000020df5a747f0, L_0000020df5a96340;
LS_0000020df5a7b400_0_28 .concat [ 1 1 1 1], L_0000020df5a965e0, L_0000020df5a96f10, L_0000020df5a966c0, o0000020df59c89b8;
LS_0000020df5a7b400_1_0 .concat [ 4 4 4 4], LS_0000020df5a7b400_0_0, LS_0000020df5a7b400_0_4, LS_0000020df5a7b400_0_8, LS_0000020df5a7b400_0_12;
LS_0000020df5a7b400_1_4 .concat [ 4 4 4 4], LS_0000020df5a7b400_0_16, LS_0000020df5a7b400_0_20, LS_0000020df5a7b400_0_24, LS_0000020df5a7b400_0_28;
L_0000020df5a7b400 .concat [ 16 16 0 0], LS_0000020df5a7b400_1_0, LS_0000020df5a7b400_1_4;
S_0000020df5a27a70 .scope module, "fa0" "Full_adder" 6 17, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a71ed0 .functor XOR 1, L_0000020df5a75d20, L_0000020df5a76fe0, C4<0>, C4<0>;
L_0000020df5a728e0 .functor XOR 1, L_0000020df5a71ed0, L_0000020df5a9a518, C4<0>, C4<0>;
L_0000020df5a71df0 .functor AND 1, L_0000020df5a75d20, L_0000020df5a76fe0, C4<1>, C4<1>;
L_0000020df5a71f40 .functor AND 1, L_0000020df5a71ed0, L_0000020df5a9a518, C4<1>, C4<1>;
L_0000020df5a72100 .functor OR 1, L_0000020df5a71f40, L_0000020df5a71df0, C4<0>, C4<0>;
v0000020df5a21800_0 .net "C1", 0 0, L_0000020df5a71ed0;  1 drivers
v0000020df5a20680_0 .net "C2", 0 0, L_0000020df5a71f40;  1 drivers
v0000020df5a20f40_0 .net "C3", 0 0, L_0000020df5a71df0;  1 drivers
v0000020df5a202c0_0 .net "a", 0 0, L_0000020df5a75d20;  1 drivers
v0000020df5a1ffa0_0 .net "b", 0 0, L_0000020df5a76fe0;  1 drivers
v0000020df5a21440_0 .net "cin", 0 0, L_0000020df5a9a518;  alias, 1 drivers
v0000020df5a20040_0 .net "cout", 0 0, L_0000020df5a72100;  1 drivers
v0000020df5a213a0_0 .net "s", 0 0, L_0000020df5a728e0;  1 drivers
S_0000020df5a283d0 .scope module, "fa1" "Full_adder" 6 18, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a71290 .functor XOR 1, L_0000020df5a76040, L_0000020df5a762c0, C4<0>, C4<0>;
L_0000020df5a72720 .functor XOR 1, L_0000020df5a71290, L_0000020df5a750a0, C4<0>, C4<0>;
L_0000020df5a721e0 .functor AND 1, L_0000020df5a76040, L_0000020df5a762c0, C4<1>, C4<1>;
L_0000020df5a72250 .functor AND 1, L_0000020df5a71290, L_0000020df5a750a0, C4<1>, C4<1>;
L_0000020df5a718b0 .functor OR 1, L_0000020df5a72250, L_0000020df5a721e0, C4<0>, C4<0>;
v0000020df5a200e0_0 .net "C1", 0 0, L_0000020df5a71290;  1 drivers
v0000020df5a1f460_0 .net "C2", 0 0, L_0000020df5a72250;  1 drivers
v0000020df5a20ea0_0 .net "C3", 0 0, L_0000020df5a721e0;  1 drivers
v0000020df5a21580_0 .net "a", 0 0, L_0000020df5a76040;  1 drivers
v0000020df5a21080_0 .net "b", 0 0, L_0000020df5a762c0;  1 drivers
v0000020df5a20220_0 .net "cin", 0 0, L_0000020df5a750a0;  1 drivers
v0000020df5a218a0_0 .net "cout", 0 0, L_0000020df5a718b0;  1 drivers
v0000020df5a21760_0 .net "s", 0 0, L_0000020df5a72720;  1 drivers
S_0000020df5a27c00 .scope module, "fa10" "Full_adder" 6 27, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a71530 .functor XOR 1, L_0000020df5a76680, L_0000020df5a76ae0, C4<0>, C4<0>;
L_0000020df5a715a0 .functor XOR 1, L_0000020df5a71530, L_0000020df5a76f40, C4<0>, C4<0>;
L_0000020df5a71680 .functor AND 1, L_0000020df5a76680, L_0000020df5a76ae0, C4<1>, C4<1>;
L_0000020df5a717d0 .functor AND 1, L_0000020df5a71530, L_0000020df5a76f40, C4<1>, C4<1>;
L_0000020df5a73e50 .functor OR 1, L_0000020df5a717d0, L_0000020df5a71680, C4<0>, C4<0>;
v0000020df5a20ae0_0 .net "C1", 0 0, L_0000020df5a71530;  1 drivers
v0000020df5a216c0_0 .net "C2", 0 0, L_0000020df5a717d0;  1 drivers
v0000020df5a21940_0 .net "C3", 0 0, L_0000020df5a71680;  1 drivers
v0000020df5a21620_0 .net "a", 0 0, L_0000020df5a76680;  1 drivers
v0000020df5a1f1e0_0 .net "b", 0 0, L_0000020df5a76ae0;  1 drivers
v0000020df5a1fbe0_0 .net "cin", 0 0, L_0000020df5a76f40;  1 drivers
v0000020df5a1f280_0 .net "cout", 0 0, L_0000020df5a73e50;  1 drivers
v0000020df5a20c20_0 .net "s", 0 0, L_0000020df5a715a0;  1 drivers
S_0000020df5a28880 .scope module, "fa11" "Full_adder" 6 28, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a729c0 .functor XOR 1, L_0000020df5a758c0, L_0000020df5a76720, C4<0>, C4<0>;
L_0000020df5a742b0 .functor XOR 1, L_0000020df5a729c0, L_0000020df5a76360, C4<0>, C4<0>;
L_0000020df5a72a30 .functor AND 1, L_0000020df5a758c0, L_0000020df5a76720, C4<1>, C4<1>;
L_0000020df5a72fe0 .functor AND 1, L_0000020df5a729c0, L_0000020df5a76360, C4<1>, C4<1>;
L_0000020df5a72aa0 .functor OR 1, L_0000020df5a72fe0, L_0000020df5a72a30, C4<0>, C4<0>;
v0000020df5a21120_0 .net "C1", 0 0, L_0000020df5a729c0;  1 drivers
v0000020df5a20d60_0 .net "C2", 0 0, L_0000020df5a72fe0;  1 drivers
v0000020df5a1fdc0_0 .net "C3", 0 0, L_0000020df5a72a30;  1 drivers
v0000020df5a1f320_0 .net "a", 0 0, L_0000020df5a758c0;  1 drivers
v0000020df5a20400_0 .net "b", 0 0, L_0000020df5a76720;  1 drivers
v0000020df5a1f820_0 .net "cin", 0 0, L_0000020df5a76360;  1 drivers
v0000020df5a20180_0 .net "cout", 0 0, L_0000020df5a72aa0;  1 drivers
v0000020df5a204a0_0 .net "s", 0 0, L_0000020df5a742b0;  1 drivers
S_0000020df5a26df0 .scope module, "fa12" "Full_adder" 6 29, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a72e90 .functor XOR 1, L_0000020df5a74ec0, L_0000020df5a77300, C4<0>, C4<0>;
L_0000020df5a72e20 .functor XOR 1, L_0000020df5a72e90, L_0000020df5a767c0, C4<0>, C4<0>;
L_0000020df5a733d0 .functor AND 1, L_0000020df5a74ec0, L_0000020df5a77300, C4<1>, C4<1>;
L_0000020df5a732f0 .functor AND 1, L_0000020df5a72e90, L_0000020df5a767c0, C4<1>, C4<1>;
L_0000020df5a73bb0 .functor OR 1, L_0000020df5a732f0, L_0000020df5a733d0, C4<0>, C4<0>;
v0000020df5a20a40_0 .net "C1", 0 0, L_0000020df5a72e90;  1 drivers
v0000020df5a20e00_0 .net "C2", 0 0, L_0000020df5a732f0;  1 drivers
v0000020df5a1f960_0 .net "C3", 0 0, L_0000020df5a733d0;  1 drivers
v0000020df5a1fb40_0 .net "a", 0 0, L_0000020df5a74ec0;  1 drivers
v0000020df5a20fe0_0 .net "b", 0 0, L_0000020df5a77300;  1 drivers
v0000020df5a1f3c0_0 .net "cin", 0 0, L_0000020df5a767c0;  1 drivers
v0000020df5a211c0_0 .net "cout", 0 0, L_0000020df5a73bb0;  1 drivers
v0000020df5a21260_0 .net "s", 0 0, L_0000020df5a72e20;  1 drivers
S_0000020df5a27d90 .scope module, "fa13" "Full_adder" 6 30, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a73fa0 .functor XOR 1, L_0000020df5a76860, L_0000020df5a76900, C4<0>, C4<0>;
L_0000020df5a73210 .functor XOR 1, L_0000020df5a73fa0, L_0000020df5a75fa0, C4<0>, C4<0>;
L_0000020df5a73600 .functor AND 1, L_0000020df5a76860, L_0000020df5a76900, C4<1>, C4<1>;
L_0000020df5a72f00 .functor AND 1, L_0000020df5a73fa0, L_0000020df5a75fa0, C4<1>, C4<1>;
L_0000020df5a73830 .functor OR 1, L_0000020df5a72f00, L_0000020df5a73600, C4<0>, C4<0>;
v0000020df5a20900_0 .net "C1", 0 0, L_0000020df5a73fa0;  1 drivers
v0000020df5a21300_0 .net "C2", 0 0, L_0000020df5a72f00;  1 drivers
v0000020df5a1f500_0 .net "C3", 0 0, L_0000020df5a73600;  1 drivers
v0000020df5a1f5a0_0 .net "a", 0 0, L_0000020df5a76860;  1 drivers
v0000020df5a1f640_0 .net "b", 0 0, L_0000020df5a76900;  1 drivers
v0000020df5a20540_0 .net "cin", 0 0, L_0000020df5a75fa0;  1 drivers
v0000020df5a1f6e0_0 .net "cout", 0 0, L_0000020df5a73830;  1 drivers
v0000020df5a1f780_0 .net "s", 0 0, L_0000020df5a73210;  1 drivers
S_0000020df5a28a10 .scope module, "fa14" "Full_adder" 6 31, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a737c0 .functor XOR 1, L_0000020df5a773a0, L_0000020df5a75320, C4<0>, C4<0>;
L_0000020df5a741d0 .functor XOR 1, L_0000020df5a737c0, L_0000020df5a75c80, C4<0>, C4<0>;
L_0000020df5a72cd0 .functor AND 1, L_0000020df5a773a0, L_0000020df5a75320, C4<1>, C4<1>;
L_0000020df5a731a0 .functor AND 1, L_0000020df5a737c0, L_0000020df5a75c80, C4<1>, C4<1>;
L_0000020df5a73d00 .functor OR 1, L_0000020df5a731a0, L_0000020df5a72cd0, C4<0>, C4<0>;
v0000020df5a1f8c0_0 .net "C1", 0 0, L_0000020df5a737c0;  1 drivers
v0000020df5a1fa00_0 .net "C2", 0 0, L_0000020df5a731a0;  1 drivers
v0000020df5a1faa0_0 .net "C3", 0 0, L_0000020df5a72cd0;  1 drivers
v0000020df5a1fc80_0 .net "a", 0 0, L_0000020df5a773a0;  1 drivers
v0000020df5a20360_0 .net "b", 0 0, L_0000020df5a75320;  1 drivers
v0000020df5a1fd20_0 .net "cin", 0 0, L_0000020df5a75c80;  1 drivers
v0000020df5a205e0_0 .net "cout", 0 0, L_0000020df5a73d00;  1 drivers
v0000020df5a20720_0 .net "s", 0 0, L_0000020df5a741d0;  1 drivers
S_0000020df5a28560 .scope module, "fa15" "Full_adder" 6 32, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a74240 .functor XOR 1, L_0000020df5a769a0, L_0000020df5a76a40, C4<0>, C4<0>;
L_0000020df5a744e0 .functor XOR 1, L_0000020df5a74240, L_0000020df5a774e0, C4<0>, C4<0>;
L_0000020df5a73670 .functor AND 1, L_0000020df5a769a0, L_0000020df5a76a40, C4<1>, C4<1>;
L_0000020df5a73520 .functor AND 1, L_0000020df5a74240, L_0000020df5a774e0, C4<1>, C4<1>;
L_0000020df5a74160 .functor OR 1, L_0000020df5a73520, L_0000020df5a73670, C4<0>, C4<0>;
v0000020df5a1fe60_0 .net "C1", 0 0, L_0000020df5a74240;  1 drivers
v0000020df5a207c0_0 .net "C2", 0 0, L_0000020df5a73520;  1 drivers
v0000020df5a20860_0 .net "C3", 0 0, L_0000020df5a73670;  1 drivers
v0000020df5a209a0_0 .net "a", 0 0, L_0000020df5a769a0;  1 drivers
v0000020df5a22340_0 .net "b", 0 0, L_0000020df5a76a40;  1 drivers
v0000020df5a21f80_0 .net "cin", 0 0, L_0000020df5a774e0;  1 drivers
v0000020df5a22020_0 .net "cout", 0 0, L_0000020df5a74160;  1 drivers
v0000020df5a227a0_0 .net "s", 0 0, L_0000020df5a744e0;  1 drivers
S_0000020df5a278e0 .scope module, "fa16" "Full_adder" 6 33, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a74010 .functor XOR 1, L_0000020df5a77580, L_0000020df5a75960, C4<0>, C4<0>;
L_0000020df5a72b80 .functor XOR 1, L_0000020df5a74010, L_0000020df5a74e20, C4<0>, C4<0>;
L_0000020df5a73750 .functor AND 1, L_0000020df5a77580, L_0000020df5a75960, C4<1>, C4<1>;
L_0000020df5a73280 .functor AND 1, L_0000020df5a74010, L_0000020df5a74e20, C4<1>, C4<1>;
L_0000020df5a72db0 .functor OR 1, L_0000020df5a73280, L_0000020df5a73750, C4<0>, C4<0>;
v0000020df5a21bc0_0 .net "C1", 0 0, L_0000020df5a74010;  1 drivers
v0000020df5a22840_0 .net "C2", 0 0, L_0000020df5a73280;  1 drivers
v0000020df5a222a0_0 .net "C3", 0 0, L_0000020df5a73750;  1 drivers
v0000020df5a21b20_0 .net "a", 0 0, L_0000020df5a77580;  1 drivers
v0000020df5a220c0_0 .net "b", 0 0, L_0000020df5a75960;  1 drivers
v0000020df5a225c0_0 .net "cin", 0 0, L_0000020df5a74e20;  1 drivers
v0000020df5a219e0_0 .net "cout", 0 0, L_0000020df5a72db0;  1 drivers
v0000020df5a21c60_0 .net "s", 0 0, L_0000020df5a72b80;  1 drivers
S_0000020df5a28ba0 .scope module, "fa17" "Full_adder" 6 34, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a738a0 .functor XOR 1, L_0000020df5a753c0, L_0000020df5a75460, C4<0>, C4<0>;
L_0000020df5a74470 .functor XOR 1, L_0000020df5a738a0, L_0000020df5a755a0, C4<0>, C4<0>;
L_0000020df5a740f0 .functor AND 1, L_0000020df5a753c0, L_0000020df5a75460, C4<1>, C4<1>;
L_0000020df5a73360 .functor AND 1, L_0000020df5a738a0, L_0000020df5a755a0, C4<1>, C4<1>;
L_0000020df5a73b40 .functor OR 1, L_0000020df5a73360, L_0000020df5a740f0, C4<0>, C4<0>;
v0000020df5a21a80_0 .net "C1", 0 0, L_0000020df5a738a0;  1 drivers
v0000020df5a22660_0 .net "C2", 0 0, L_0000020df5a73360;  1 drivers
v0000020df5a21d00_0 .net "C3", 0 0, L_0000020df5a740f0;  1 drivers
v0000020df5a21da0_0 .net "a", 0 0, L_0000020df5a753c0;  1 drivers
v0000020df5a22520_0 .net "b", 0 0, L_0000020df5a75460;  1 drivers
v0000020df5a223e0_0 .net "cin", 0 0, L_0000020df5a755a0;  1 drivers
v0000020df5a21e40_0 .net "cout", 0 0, L_0000020df5a73b40;  1 drivers
v0000020df5a22200_0 .net "s", 0 0, L_0000020df5a74470;  1 drivers
S_0000020df5a26f80 .scope module, "fa18" "Full_adder" 6 35, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a73ec0 .functor XOR 1, L_0000020df5a75640, L_0000020df5a75780, C4<0>, C4<0>;
L_0000020df5a73c20 .functor XOR 1, L_0000020df5a73ec0, L_0000020df5a75dc0, C4<0>, C4<0>;
L_0000020df5a72f70 .functor AND 1, L_0000020df5a75640, L_0000020df5a75780, C4<1>, C4<1>;
L_0000020df5a73910 .functor AND 1, L_0000020df5a73ec0, L_0000020df5a75dc0, C4<1>, C4<1>;
L_0000020df5a73980 .functor OR 1, L_0000020df5a73910, L_0000020df5a72f70, C4<0>, C4<0>;
v0000020df5a21ee0_0 .net "C1", 0 0, L_0000020df5a73ec0;  1 drivers
v0000020df5a22160_0 .net "C2", 0 0, L_0000020df5a73910;  1 drivers
v0000020df5a22480_0 .net "C3", 0 0, L_0000020df5a72f70;  1 drivers
v0000020df5a22700_0 .net "a", 0 0, L_0000020df5a75640;  1 drivers
v0000020df5a34360_0 .net "b", 0 0, L_0000020df5a75780;  1 drivers
v0000020df5a34720_0 .net "cin", 0 0, L_0000020df5a75dc0;  1 drivers
v0000020df5a33820_0 .net "cout", 0 0, L_0000020df5a73980;  1 drivers
v0000020df5a34220_0 .net "s", 0 0, L_0000020df5a73c20;  1 drivers
S_0000020df5a27430 .scope module, "fa19" "Full_adder" 6 36, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a74550 .functor XOR 1, L_0000020df5a75820, L_0000020df5a75a00, C4<0>, C4<0>;
L_0000020df5a73050 .functor XOR 1, L_0000020df5a74550, L_0000020df5a75b40, C4<0>, C4<0>;
L_0000020df5a73c90 .functor AND 1, L_0000020df5a75820, L_0000020df5a75a00, C4<1>, C4<1>;
L_0000020df5a730c0 .functor AND 1, L_0000020df5a74550, L_0000020df5a75b40, C4<1>, C4<1>;
L_0000020df5a74320 .functor OR 1, L_0000020df5a730c0, L_0000020df5a73c90, C4<0>, C4<0>;
v0000020df5a34400_0 .net "C1", 0 0, L_0000020df5a74550;  1 drivers
v0000020df5a344a0_0 .net "C2", 0 0, L_0000020df5a730c0;  1 drivers
v0000020df5a33a00_0 .net "C3", 0 0, L_0000020df5a73c90;  1 drivers
v0000020df5a34d60_0 .net "a", 0 0, L_0000020df5a75820;  1 drivers
v0000020df5a35b20_0 .net "b", 0 0, L_0000020df5a75a00;  1 drivers
v0000020df5a33c80_0 .net "cin", 0 0, L_0000020df5a75b40;  1 drivers
v0000020df5a34860_0 .net "cout", 0 0, L_0000020df5a74320;  1 drivers
v0000020df5a347c0_0 .net "s", 0 0, L_0000020df5a73050;  1 drivers
S_0000020df5a275c0 .scope module, "fa2" "Full_adder" 6 19, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a71a70 .functor XOR 1, L_0000020df5a76400, L_0000020df5a76220, C4<0>, C4<0>;
L_0000020df5a71990 .functor XOR 1, L_0000020df5a71a70, L_0000020df5a74f60, C4<0>, C4<0>;
L_0000020df5a71a00 .functor AND 1, L_0000020df5a76400, L_0000020df5a76220, C4<1>, C4<1>;
L_0000020df5a722c0 .functor AND 1, L_0000020df5a71a70, L_0000020df5a74f60, C4<1>, C4<1>;
L_0000020df5a71840 .functor OR 1, L_0000020df5a722c0, L_0000020df5a71a00, C4<0>, C4<0>;
v0000020df5a34a40_0 .net "C1", 0 0, L_0000020df5a71a70;  1 drivers
v0000020df5a34540_0 .net "C2", 0 0, L_0000020df5a722c0;  1 drivers
v0000020df5a351c0_0 .net "C3", 0 0, L_0000020df5a71a00;  1 drivers
v0000020df5a340e0_0 .net "a", 0 0, L_0000020df5a76400;  1 drivers
v0000020df5a359e0_0 .net "b", 0 0, L_0000020df5a76220;  1 drivers
v0000020df5a35620_0 .net "cin", 0 0, L_0000020df5a74f60;  1 drivers
v0000020df5a34040_0 .net "cout", 0 0, L_0000020df5a71840;  1 drivers
v0000020df5a336e0_0 .net "s", 0 0, L_0000020df5a71990;  1 drivers
S_0000020df5a420e0 .scope module, "fa20" "Full_adder" 6 37, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a74400 .functor XOR 1, L_0000020df5a79ce0, L_0000020df5a779e0, C4<0>, C4<0>;
L_0000020df5a73440 .functor XOR 1, L_0000020df5a74400, L_0000020df5a77da0, C4<0>, C4<0>;
L_0000020df5a736e0 .functor AND 1, L_0000020df5a79ce0, L_0000020df5a779e0, C4<1>, C4<1>;
L_0000020df5a72bf0 .functor AND 1, L_0000020df5a74400, L_0000020df5a77da0, C4<1>, C4<1>;
L_0000020df5a74390 .functor OR 1, L_0000020df5a72bf0, L_0000020df5a736e0, C4<0>, C4<0>;
v0000020df5a35260_0 .net "C1", 0 0, L_0000020df5a74400;  1 drivers
v0000020df5a34900_0 .net "C2", 0 0, L_0000020df5a72bf0;  1 drivers
v0000020df5a345e0_0 .net "C3", 0 0, L_0000020df5a736e0;  1 drivers
v0000020df5a34180_0 .net "a", 0 0, L_0000020df5a79ce0;  1 drivers
v0000020df5a349a0_0 .net "b", 0 0, L_0000020df5a779e0;  1 drivers
v0000020df5a34ae0_0 .net "cin", 0 0, L_0000020df5a77da0;  1 drivers
v0000020df5a338c0_0 .net "cout", 0 0, L_0000020df5a74390;  1 drivers
v0000020df5a33640_0 .net "s", 0 0, L_0000020df5a73440;  1 drivers
S_0000020df5a43850 .scope module, "fa21" "Full_adder" 6 38, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a73130 .functor XOR 1, L_0000020df5a78ac0, L_0000020df5a77b20, C4<0>, C4<0>;
L_0000020df5a734b0 .functor XOR 1, L_0000020df5a73130, L_0000020df5a78200, C4<0>, C4<0>;
L_0000020df5a72b10 .functor AND 1, L_0000020df5a78ac0, L_0000020df5a77b20, C4<1>, C4<1>;
L_0000020df5a73d70 .functor AND 1, L_0000020df5a73130, L_0000020df5a78200, C4<1>, C4<1>;
L_0000020df5a72c60 .functor OR 1, L_0000020df5a73d70, L_0000020df5a72b10, C4<0>, C4<0>;
v0000020df5a35da0_0 .net "C1", 0 0, L_0000020df5a73130;  1 drivers
v0000020df5a35440_0 .net "C2", 0 0, L_0000020df5a73d70;  1 drivers
v0000020df5a34fe0_0 .net "C3", 0 0, L_0000020df5a72b10;  1 drivers
v0000020df5a34680_0 .net "a", 0 0, L_0000020df5a78ac0;  1 drivers
v0000020df5a34b80_0 .net "b", 0 0, L_0000020df5a77b20;  1 drivers
v0000020df5a35bc0_0 .net "cin", 0 0, L_0000020df5a78200;  1 drivers
v0000020df5a35d00_0 .net "cout", 0 0, L_0000020df5a72c60;  1 drivers
v0000020df5a34c20_0 .net "s", 0 0, L_0000020df5a734b0;  1 drivers
S_0000020df5a433a0 .scope module, "fa22" "Full_adder" 6 39, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a739f0 .functor XOR 1, L_0000020df5a791a0, L_0000020df5a77940, C4<0>, C4<0>;
L_0000020df5a72d40 .functor XOR 1, L_0000020df5a739f0, L_0000020df5a78f20, C4<0>, C4<0>;
L_0000020df5a73590 .functor AND 1, L_0000020df5a791a0, L_0000020df5a77940, C4<1>, C4<1>;
L_0000020df5a73a60 .functor AND 1, L_0000020df5a739f0, L_0000020df5a78f20, C4<1>, C4<1>;
L_0000020df5a73ad0 .functor OR 1, L_0000020df5a73a60, L_0000020df5a73590, C4<0>, C4<0>;
v0000020df5a33780_0 .net "C1", 0 0, L_0000020df5a739f0;  1 drivers
v0000020df5a34ea0_0 .net "C2", 0 0, L_0000020df5a73a60;  1 drivers
v0000020df5a33aa0_0 .net "C3", 0 0, L_0000020df5a73590;  1 drivers
v0000020df5a356c0_0 .net "a", 0 0, L_0000020df5a791a0;  1 drivers
v0000020df5a35760_0 .net "b", 0 0, L_0000020df5a77940;  1 drivers
v0000020df5a34cc0_0 .net "cin", 0 0, L_0000020df5a78f20;  1 drivers
v0000020df5a33b40_0 .net "cout", 0 0, L_0000020df5a73ad0;  1 drivers
v0000020df5a353a0_0 .net "s", 0 0, L_0000020df5a72d40;  1 drivers
S_0000020df5a43e90 .scope module, "fa23" "Full_adder" 6 40, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a73de0 .functor XOR 1, L_0000020df5a79240, L_0000020df5a78840, C4<0>, C4<0>;
L_0000020df5a73f30 .functor XOR 1, L_0000020df5a73de0, L_0000020df5a78d40, C4<0>, C4<0>;
L_0000020df5a74080 .functor AND 1, L_0000020df5a79240, L_0000020df5a78840, C4<1>, C4<1>;
L_0000020df5a74c50 .functor AND 1, L_0000020df5a73de0, L_0000020df5a78d40, C4<1>, C4<1>;
L_0000020df5a74860 .functor OR 1, L_0000020df5a74c50, L_0000020df5a74080, C4<0>, C4<0>;
v0000020df5a34e00_0 .net "C1", 0 0, L_0000020df5a73de0;  1 drivers
v0000020df5a33960_0 .net "C2", 0 0, L_0000020df5a74c50;  1 drivers
v0000020df5a33be0_0 .net "C3", 0 0, L_0000020df5a74080;  1 drivers
v0000020df5a33d20_0 .net "a", 0 0, L_0000020df5a79240;  1 drivers
v0000020df5a35940_0 .net "b", 0 0, L_0000020df5a78840;  1 drivers
v0000020df5a33f00_0 .net "cin", 0 0, L_0000020df5a78d40;  1 drivers
v0000020df5a33dc0_0 .net "cout", 0 0, L_0000020df5a74860;  1 drivers
v0000020df5a33e60_0 .net "s", 0 0, L_0000020df5a73f30;  1 drivers
S_0000020df5a43530 .scope module, "fa24" "Full_adder" 6 41, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a74b70 .functor XOR 1, L_0000020df5a792e0, L_0000020df5a77ee0, C4<0>, C4<0>;
L_0000020df5a748d0 .functor XOR 1, L_0000020df5a74b70, L_0000020df5a79380, C4<0>, C4<0>;
L_0000020df5a749b0 .functor AND 1, L_0000020df5a792e0, L_0000020df5a77ee0, C4<1>, C4<1>;
L_0000020df5a74be0 .functor AND 1, L_0000020df5a74b70, L_0000020df5a79380, C4<1>, C4<1>;
L_0000020df5a74cc0 .functor OR 1, L_0000020df5a74be0, L_0000020df5a749b0, C4<0>, C4<0>;
v0000020df5a33fa0_0 .net "C1", 0 0, L_0000020df5a74b70;  1 drivers
v0000020df5a35c60_0 .net "C2", 0 0, L_0000020df5a74be0;  1 drivers
v0000020df5a342c0_0 .net "C3", 0 0, L_0000020df5a749b0;  1 drivers
v0000020df5a35800_0 .net "a", 0 0, L_0000020df5a792e0;  1 drivers
v0000020df5a34f40_0 .net "b", 0 0, L_0000020df5a77ee0;  1 drivers
v0000020df5a35080_0 .net "cin", 0 0, L_0000020df5a79380;  1 drivers
v0000020df5a35120_0 .net "cout", 0 0, L_0000020df5a74cc0;  1 drivers
v0000020df5a35300_0 .net "s", 0 0, L_0000020df5a748d0;  1 drivers
S_0000020df5a415f0 .scope module, "fa25" "Full_adder" 6 42, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a745c0 .functor XOR 1, L_0000020df5a78700, L_0000020df5a78660, C4<0>, C4<0>;
L_0000020df5a74630 .functor XOR 1, L_0000020df5a745c0, L_0000020df5a78340, C4<0>, C4<0>;
L_0000020df5a74940 .functor AND 1, L_0000020df5a78700, L_0000020df5a78660, C4<1>, C4<1>;
L_0000020df5a74a20 .functor AND 1, L_0000020df5a745c0, L_0000020df5a78340, C4<1>, C4<1>;
L_0000020df5a746a0 .functor OR 1, L_0000020df5a74a20, L_0000020df5a74940, C4<0>, C4<0>;
v0000020df5a354e0_0 .net "C1", 0 0, L_0000020df5a745c0;  1 drivers
v0000020df5a35580_0 .net "C2", 0 0, L_0000020df5a74a20;  1 drivers
v0000020df5a358a0_0 .net "C3", 0 0, L_0000020df5a74940;  1 drivers
v0000020df5a35a80_0 .net "a", 0 0, L_0000020df5a78700;  1 drivers
v0000020df5a36480_0 .net "b", 0 0, L_0000020df5a78660;  1 drivers
v0000020df5a38460_0 .net "cin", 0 0, L_0000020df5a78340;  1 drivers
v0000020df5a36160_0 .net "cout", 0 0, L_0000020df5a746a0;  1 drivers
v0000020df5a37560_0 .net "s", 0 0, L_0000020df5a74630;  1 drivers
S_0000020df5a41dc0 .scope module, "fa26" "Full_adder" 6 43, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a74a90 .functor XOR 1, L_0000020df5a78e80, L_0000020df5a77bc0, C4<0>, C4<0>;
L_0000020df5a74b00 .functor XOR 1, L_0000020df5a74a90, L_0000020df5a787a0, C4<0>, C4<0>;
L_0000020df5a74780 .functor AND 1, L_0000020df5a78e80, L_0000020df5a77bc0, C4<1>, C4<1>;
L_0000020df5a74710 .functor AND 1, L_0000020df5a74a90, L_0000020df5a787a0, C4<1>, C4<1>;
L_0000020df5a747f0 .functor OR 1, L_0000020df5a74710, L_0000020df5a74780, C4<0>, C4<0>;
v0000020df5a36c00_0 .net "C1", 0 0, L_0000020df5a74a90;  1 drivers
v0000020df5a379c0_0 .net "C2", 0 0, L_0000020df5a74710;  1 drivers
v0000020df5a368e0_0 .net "C3", 0 0, L_0000020df5a74780;  1 drivers
v0000020df5a37380_0 .net "a", 0 0, L_0000020df5a78e80;  1 drivers
v0000020df5a35e40_0 .net "b", 0 0, L_0000020df5a77bc0;  1 drivers
v0000020df5a38500_0 .net "cin", 0 0, L_0000020df5a787a0;  1 drivers
v0000020df5a365c0_0 .net "cout", 0 0, L_0000020df5a747f0;  1 drivers
v0000020df5a360c0_0 .net "s", 0 0, L_0000020df5a74b00;  1 drivers
S_0000020df5a43d00 .scope module, "fa27" "Full_adder" 6 44, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a96ea0 .functor XOR 1, L_0000020df5a78b60, L_0000020df5a78fc0, C4<0>, C4<0>;
L_0000020df5a962d0 .functor XOR 1, L_0000020df5a96ea0, L_0000020df5a78980, C4<0>, C4<0>;
L_0000020df5a961f0 .functor AND 1, L_0000020df5a78b60, L_0000020df5a78fc0, C4<1>, C4<1>;
L_0000020df5a96b20 .functor AND 1, L_0000020df5a96ea0, L_0000020df5a78980, C4<1>, C4<1>;
L_0000020df5a96340 .functor OR 1, L_0000020df5a96b20, L_0000020df5a961f0, C4<0>, C4<0>;
v0000020df5a38320_0 .net "C1", 0 0, L_0000020df5a96ea0;  1 drivers
v0000020df5a383c0_0 .net "C2", 0 0, L_0000020df5a96b20;  1 drivers
v0000020df5a37060_0 .net "C3", 0 0, L_0000020df5a961f0;  1 drivers
v0000020df5a36ac0_0 .net "a", 0 0, L_0000020df5a78b60;  1 drivers
v0000020df5a37100_0 .net "b", 0 0, L_0000020df5a78fc0;  1 drivers
v0000020df5a36d40_0 .net "cin", 0 0, L_0000020df5a78980;  1 drivers
v0000020df5a37740_0 .net "cout", 0 0, L_0000020df5a96340;  1 drivers
v0000020df5a37920_0 .net "s", 0 0, L_0000020df5a962d0;  1 drivers
S_0000020df5a41aa0 .scope module, "fa28" "Full_adder" 6 45, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a95850 .functor XOR 1, L_0000020df5a776c0, L_0000020df5a79880, C4<0>, C4<0>;
L_0000020df5a96420 .functor XOR 1, L_0000020df5a95850, L_0000020df5a77a80, C4<0>, C4<0>;
L_0000020df5a95e70 .functor AND 1, L_0000020df5a776c0, L_0000020df5a79880, C4<1>, C4<1>;
L_0000020df5a95690 .functor AND 1, L_0000020df5a95850, L_0000020df5a77a80, C4<1>, C4<1>;
L_0000020df5a965e0 .functor OR 1, L_0000020df5a95690, L_0000020df5a95e70, C4<0>, C4<0>;
v0000020df5a363e0_0 .net "C1", 0 0, L_0000020df5a95850;  1 drivers
v0000020df5a385a0_0 .net "C2", 0 0, L_0000020df5a95690;  1 drivers
v0000020df5a37420_0 .net "C3", 0 0, L_0000020df5a95e70;  1 drivers
v0000020df5a374c0_0 .net "a", 0 0, L_0000020df5a776c0;  1 drivers
v0000020df5a35ee0_0 .net "b", 0 0, L_0000020df5a79880;  1 drivers
v0000020df5a36700_0 .net "cin", 0 0, L_0000020df5a77a80;  1 drivers
v0000020df5a36520_0 .net "cout", 0 0, L_0000020df5a965e0;  1 drivers
v0000020df5a36340_0 .net "s", 0 0, L_0000020df5a96420;  1 drivers
S_0000020df5a40e20 .scope module, "fa29" "Full_adder" 6 46, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a97060 .functor XOR 1, L_0000020df5a78a20, L_0000020df5a79920, C4<0>, C4<0>;
L_0000020df5a963b0 .functor XOR 1, L_0000020df5a97060, L_0000020df5a78c00, C4<0>, C4<0>;
L_0000020df5a95700 .functor AND 1, L_0000020df5a78a20, L_0000020df5a79920, C4<1>, C4<1>;
L_0000020df5a958c0 .functor AND 1, L_0000020df5a97060, L_0000020df5a78c00, C4<1>, C4<1>;
L_0000020df5a96f10 .functor OR 1, L_0000020df5a958c0, L_0000020df5a95700, C4<0>, C4<0>;
v0000020df5a36200_0 .net "C1", 0 0, L_0000020df5a97060;  1 drivers
v0000020df5a377e0_0 .net "C2", 0 0, L_0000020df5a958c0;  1 drivers
v0000020df5a36660_0 .net "C3", 0 0, L_0000020df5a95700;  1 drivers
v0000020df5a36ca0_0 .net "a", 0 0, L_0000020df5a78a20;  1 drivers
v0000020df5a367a0_0 .net "b", 0 0, L_0000020df5a79920;  1 drivers
v0000020df5a37880_0 .net "cin", 0 0, L_0000020df5a78c00;  1 drivers
v0000020df5a36840_0 .net "cout", 0 0, L_0000020df5a96f10;  1 drivers
v0000020df5a37600_0 .net "s", 0 0, L_0000020df5a963b0;  1 drivers
S_0000020df5a44b10 .scope module, "fa3" "Full_adder" 6 20, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a723a0 .functor XOR 1, L_0000020df5a764a0, L_0000020df5a76e00, C4<0>, C4<0>;
L_0000020df5a72410 .functor XOR 1, L_0000020df5a723a0, L_0000020df5a751e0, C4<0>, C4<0>;
L_0000020df5a72790 .functor AND 1, L_0000020df5a764a0, L_0000020df5a76e00, C4<1>, C4<1>;
L_0000020df5a72950 .functor AND 1, L_0000020df5a723a0, L_0000020df5a751e0, C4<1>, C4<1>;
L_0000020df5a72330 .functor OR 1, L_0000020df5a72950, L_0000020df5a72790, C4<0>, C4<0>;
v0000020df5a376a0_0 .net "C1", 0 0, L_0000020df5a723a0;  1 drivers
v0000020df5a380a0_0 .net "C2", 0 0, L_0000020df5a72950;  1 drivers
v0000020df5a36e80_0 .net "C3", 0 0, L_0000020df5a72790;  1 drivers
v0000020df5a37240_0 .net "a", 0 0, L_0000020df5a764a0;  1 drivers
v0000020df5a372e0_0 .net "b", 0 0, L_0000020df5a76e00;  1 drivers
v0000020df5a38000_0 .net "cin", 0 0, L_0000020df5a751e0;  1 drivers
v0000020df5a362a0_0 .net "cout", 0 0, L_0000020df5a72330;  1 drivers
v0000020df5a36980_0 .net "s", 0 0, L_0000020df5a72410;  1 drivers
S_0000020df5a40fb0 .scope module, "fa30" "Full_adder" 6 47, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a96030 .functor XOR 1, L_0000020df5a788e0, L_0000020df5a79b00, C4<0>, C4<0>;
L_0000020df5a95e00 .functor XOR 1, L_0000020df5a96030, L_0000020df5a79d80, C4<0>, C4<0>;
L_0000020df5a96650 .functor AND 1, L_0000020df5a788e0, L_0000020df5a79b00, C4<1>, C4<1>;
L_0000020df5a95930 .functor AND 1, L_0000020df5a96030, L_0000020df5a79d80, C4<1>, C4<1>;
L_0000020df5a966c0 .functor OR 1, L_0000020df5a95930, L_0000020df5a96650, C4<0>, C4<0>;
v0000020df5a36a20_0 .net "C1", 0 0, L_0000020df5a96030;  1 drivers
v0000020df5a37b00_0 .net "C2", 0 0, L_0000020df5a95930;  1 drivers
v0000020df5a38140_0 .net "C3", 0 0, L_0000020df5a96650;  1 drivers
v0000020df5a36b60_0 .net "a", 0 0, L_0000020df5a788e0;  1 drivers
v0000020df5a36f20_0 .net "b", 0 0, L_0000020df5a79b00;  1 drivers
v0000020df5a37e20_0 .net "cin", 0 0, L_0000020df5a79d80;  1 drivers
v0000020df5a37ec0_0 .net "cout", 0 0, L_0000020df5a966c0;  1 drivers
v0000020df5a371a0_0 .net "s", 0 0, L_0000020df5a95e00;  1 drivers
S_0000020df5a428b0 .scope module, "fa31" "Full_adder" 6 48, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a96ce0 .functor XOR 1, L_0000020df5a78ca0, L_0000020df5a78de0, C4<0>, C4<0>;
L_0000020df5a96c70 .functor XOR 1, L_0000020df5a96ce0, L_0000020df5a79060, C4<0>, C4<0>;
L_0000020df5a96110 .functor AND 1, L_0000020df5a78ca0, L_0000020df5a78de0, C4<1>, C4<1>;
L_0000020df5a96730 .functor AND 1, L_0000020df5a96ce0, L_0000020df5a79060, C4<1>, C4<1>;
L_0000020df5a96e30 .functor OR 1, L_0000020df5a96730, L_0000020df5a96110, C4<0>, C4<0>;
v0000020df5a37a60_0 .net "C1", 0 0, L_0000020df5a96ce0;  1 drivers
v0000020df5a381e0_0 .net "C2", 0 0, L_0000020df5a96730;  1 drivers
v0000020df5a37ba0_0 .net "C3", 0 0, L_0000020df5a96110;  1 drivers
v0000020df5a38280_0 .net "a", 0 0, L_0000020df5a78ca0;  1 drivers
v0000020df5a36de0_0 .net "b", 0 0, L_0000020df5a78de0;  1 drivers
v0000020df5a35f80_0 .net "cin", 0 0, L_0000020df5a79060;  1 drivers
v0000020df5a37c40_0 .net "cout", 0 0, L_0000020df5a96e30;  alias, 1 drivers
v0000020df5a36020_0 .net "s", 0 0, L_0000020df5a96c70;  1 drivers
S_0000020df5a42a40 .scope module, "fa4" "Full_adder" 6 21, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a71fb0 .functor XOR 1, L_0000020df5a75500, L_0000020df5a75280, C4<0>, C4<0>;
L_0000020df5a70ea0 .functor XOR 1, L_0000020df5a71fb0, L_0000020df5a756e0, C4<0>, C4<0>;
L_0000020df5a72800 .functor AND 1, L_0000020df5a75500, L_0000020df5a75280, C4<1>, C4<1>;
L_0000020df5a71ae0 .functor AND 1, L_0000020df5a71fb0, L_0000020df5a756e0, C4<1>, C4<1>;
L_0000020df5a72090 .functor OR 1, L_0000020df5a71ae0, L_0000020df5a72800, C4<0>, C4<0>;
v0000020df5a36fc0_0 .net "C1", 0 0, L_0000020df5a71fb0;  1 drivers
v0000020df5a37ce0_0 .net "C2", 0 0, L_0000020df5a71ae0;  1 drivers
v0000020df5a37d80_0 .net "C3", 0 0, L_0000020df5a72800;  1 drivers
v0000020df5a37f60_0 .net "a", 0 0, L_0000020df5a75500;  1 drivers
v0000020df5a39860_0 .net "b", 0 0, L_0000020df5a75280;  1 drivers
v0000020df5a394a0_0 .net "cin", 0 0, L_0000020df5a756e0;  1 drivers
v0000020df5a39900_0 .net "cout", 0 0, L_0000020df5a72090;  1 drivers
v0000020df5a39680_0 .net "s", 0 0, L_0000020df5a70ea0;  1 drivers
S_0000020df5a444d0 .scope module, "fa5" "Full_adder" 6 22, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a72870 .functor XOR 1, L_0000020df5a765e0, L_0000020df5a76c20, C4<0>, C4<0>;
L_0000020df5a70e30 .functor XOR 1, L_0000020df5a72870, L_0000020df5a75f00, C4<0>, C4<0>;
L_0000020df5a71ca0 .functor AND 1, L_0000020df5a765e0, L_0000020df5a76c20, C4<1>, C4<1>;
L_0000020df5a72020 .functor AND 1, L_0000020df5a72870, L_0000020df5a75f00, C4<1>, C4<1>;
L_0000020df5a72480 .functor OR 1, L_0000020df5a72020, L_0000020df5a71ca0, C4<0>, C4<0>;
v0000020df5a3a440_0 .net "C1", 0 0, L_0000020df5a72870;  1 drivers
v0000020df5a39fe0_0 .net "C2", 0 0, L_0000020df5a72020;  1 drivers
v0000020df5a39720_0 .net "C3", 0 0, L_0000020df5a71ca0;  1 drivers
v0000020df5a39540_0 .net "a", 0 0, L_0000020df5a765e0;  1 drivers
v0000020df5a3abc0_0 .net "b", 0 0, L_0000020df5a76c20;  1 drivers
v0000020df5a38b40_0 .net "cin", 0 0, L_0000020df5a75f00;  1 drivers
v0000020df5a38d20_0 .net "cout", 0 0, L_0000020df5a72480;  1 drivers
v0000020df5a397c0_0 .net "s", 0 0, L_0000020df5a70e30;  1 drivers
S_0000020df5a41460 .scope module, "fa6" "Full_adder" 6 23, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a716f0 .functor XOR 1, L_0000020df5a77120, L_0000020df5a76cc0, C4<0>, C4<0>;
L_0000020df5a70f80 .functor XOR 1, L_0000020df5a716f0, L_0000020df5a76d60, C4<0>, C4<0>;
L_0000020df5a71220 .functor AND 1, L_0000020df5a77120, L_0000020df5a76cc0, C4<1>, C4<1>;
L_0000020df5a724f0 .functor AND 1, L_0000020df5a716f0, L_0000020df5a76d60, C4<1>, C4<1>;
L_0000020df5a70ff0 .functor OR 1, L_0000020df5a724f0, L_0000020df5a71220, C4<0>, C4<0>;
v0000020df5a39ea0_0 .net "C1", 0 0, L_0000020df5a716f0;  1 drivers
v0000020df5a38aa0_0 .net "C2", 0 0, L_0000020df5a724f0;  1 drivers
v0000020df5a3a620_0 .net "C3", 0 0, L_0000020df5a71220;  1 drivers
v0000020df5a399a0_0 .net "a", 0 0, L_0000020df5a77120;  1 drivers
v0000020df5a395e0_0 .net "b", 0 0, L_0000020df5a76cc0;  1 drivers
v0000020df5a3a800_0 .net "cin", 0 0, L_0000020df5a76d60;  1 drivers
v0000020df5a3ac60_0 .net "cout", 0 0, L_0000020df5a70ff0;  1 drivers
v0000020df5a38640_0 .net "s", 0 0, L_0000020df5a70f80;  1 drivers
S_0000020df5a43080 .scope module, "fa7" "Full_adder" 6 24, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a71060 .functor XOR 1, L_0000020df5a75aa0, L_0000020df5a76ea0, C4<0>, C4<0>;
L_0000020df5a71b50 .functor XOR 1, L_0000020df5a71060, L_0000020df5a771c0, C4<0>, C4<0>;
L_0000020df5a72560 .functor AND 1, L_0000020df5a75aa0, L_0000020df5a76ea0, C4<1>, C4<1>;
L_0000020df5a725d0 .functor AND 1, L_0000020df5a71060, L_0000020df5a771c0, C4<1>, C4<1>;
L_0000020df5a71bc0 .functor OR 1, L_0000020df5a725d0, L_0000020df5a72560, C4<0>, C4<0>;
v0000020df5a3a9e0_0 .net "C1", 0 0, L_0000020df5a71060;  1 drivers
v0000020df5a38780_0 .net "C2", 0 0, L_0000020df5a725d0;  1 drivers
v0000020df5a386e0_0 .net "C3", 0 0, L_0000020df5a72560;  1 drivers
v0000020df5a3a940_0 .net "a", 0 0, L_0000020df5a75aa0;  1 drivers
v0000020df5a3ad00_0 .net "b", 0 0, L_0000020df5a76ea0;  1 drivers
v0000020df5a39220_0 .net "cin", 0 0, L_0000020df5a771c0;  1 drivers
v0000020df5a3a1c0_0 .net "cout", 0 0, L_0000020df5a71bc0;  1 drivers
v0000020df5a39a40_0 .net "s", 0 0, L_0000020df5a71b50;  1 drivers
S_0000020df5a41140 .scope module, "fa8" "Full_adder" 6 25, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a710d0 .functor XOR 1, L_0000020df5a760e0, L_0000020df5a76180, C4<0>, C4<0>;
L_0000020df5a71610 .functor XOR 1, L_0000020df5a710d0, L_0000020df5a75e60, C4<0>, C4<0>;
L_0000020df5a71d10 .functor AND 1, L_0000020df5a760e0, L_0000020df5a76180, C4<1>, C4<1>;
L_0000020df5a71300 .functor AND 1, L_0000020df5a710d0, L_0000020df5a75e60, C4<1>, C4<1>;
L_0000020df5a71d80 .functor OR 1, L_0000020df5a71300, L_0000020df5a71d10, C4<0>, C4<0>;
v0000020df5a39ae0_0 .net "C1", 0 0, L_0000020df5a710d0;  1 drivers
v0000020df5a39b80_0 .net "C2", 0 0, L_0000020df5a71300;  1 drivers
v0000020df5a39c20_0 .net "C3", 0 0, L_0000020df5a71d10;  1 drivers
v0000020df5a3a300_0 .net "a", 0 0, L_0000020df5a760e0;  1 drivers
v0000020df5a38fa0_0 .net "b", 0 0, L_0000020df5a76180;  1 drivers
v0000020df5a3a080_0 .net "cin", 0 0, L_0000020df5a75e60;  1 drivers
v0000020df5a3ada0_0 .net "cout", 0 0, L_0000020df5a71d80;  1 drivers
v0000020df5a39cc0_0 .net "s", 0 0, L_0000020df5a71610;  1 drivers
S_0000020df5a42400 .scope module, "fa9" "Full_adder" 6 26, 6 3 0, S_0000020df5a272a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "cin";
L_0000020df5a711b0 .functor XOR 1, L_0000020df5a75140, L_0000020df5a75be0, C4<0>, C4<0>;
L_0000020df5a71e60 .functor XOR 1, L_0000020df5a711b0, L_0000020df5a77260, C4<0>, C4<0>;
L_0000020df5a71760 .functor AND 1, L_0000020df5a75140, L_0000020df5a75be0, C4<1>, C4<1>;
L_0000020df5a713e0 .functor AND 1, L_0000020df5a711b0, L_0000020df5a77260, C4<1>, C4<1>;
L_0000020df5a714c0 .functor OR 1, L_0000020df5a713e0, L_0000020df5a71760, C4<0>, C4<0>;
v0000020df5a38820_0 .net "C1", 0 0, L_0000020df5a711b0;  1 drivers
v0000020df5a38be0_0 .net "C2", 0 0, L_0000020df5a713e0;  1 drivers
v0000020df5a3a4e0_0 .net "C3", 0 0, L_0000020df5a71760;  1 drivers
v0000020df5a39d60_0 .net "a", 0 0, L_0000020df5a75140;  1 drivers
v0000020df5a3ab20_0 .net "b", 0 0, L_0000020df5a75be0;  1 drivers
v0000020df5a39e00_0 .net "cin", 0 0, L_0000020df5a77260;  1 drivers
v0000020df5a388c0_0 .net "cout", 0 0, L_0000020df5a714c0;  1 drivers
v0000020df5a3a6c0_0 .net "s", 0 0, L_0000020df5a71e60;  1 drivers
    .scope S_0000020df5a25d80;
T_0 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5a1d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1ee20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020df5a1ce40_0;
    %assign/vec4 v0000020df5a1ee20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020df5a25f10;
T_1 ;
    %wait E_0000020df5981900;
    %load/vec4 v0000020df5a1ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1cee0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020df5a1e240_0;
    %assign/vec4 v0000020df5a1cee0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020df5a27110;
T_2 ;
    %wait E_0000020df5981c40;
    %load/vec4 v0000020df5a1de80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1ef60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020df5a1eba0_0;
    %assign/vec4 v0000020df5a1ef60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020df5a280b0;
T_3 ;
    %wait E_0000020df5982400;
    %load/vec4 v0000020df5a1e2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1e060_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020df5a1ec40_0;
    %assign/vec4 v0000020df5a1e060_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020df5a286f0;
T_4 ;
    %wait E_0000020df5981d40;
    %load/vec4 v0000020df5a1cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1cda0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020df5a1dfc0_0;
    %assign/vec4 v0000020df5a1cda0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020df5a27f20;
T_5 ;
    %wait E_0000020df5981fc0;
    %load/vec4 v0000020df5a1cbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1cf80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020df5a1cc60_0;
    %assign/vec4 v0000020df5a1cf80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020df59f12a0;
T_6 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58ffba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5900500_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020df5900460_0;
    %assign/vec4 v0000020df5900500_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020df59f1430;
T_7 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5900b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58ffb00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020df5900320_0;
    %assign/vec4 v0000020df58ffb00_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020df59f0420;
T_8 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5901720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58ff9c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020df58ff7e0_0;
    %assign/vec4 v0000020df58ff9c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020df59f0d80;
T_9 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58ff420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5900c80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020df59014a0_0;
    %assign/vec4 v0000020df5900c80_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020df59f08d0;
T_10 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5900820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5900aa0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020df5901400_0;
    %assign/vec4 v0000020df5900aa0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020df59f0290;
T_11 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5900960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58ff060_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000020df58fefc0_0;
    %assign/vec4 v0000020df58ff060_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020df59f0100;
T_12 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58fed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58fe840_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020df58fe7a0_0;
    %assign/vec4 v0000020df58fe840_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020df59f0bf0;
T_13 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58fe160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58fe020_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000020df58fdee0_0;
    %assign/vec4 v0000020df58fe020_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000020df59f05b0;
T_14 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58fd760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58fd440_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000020df58fd3a0_0;
    %assign/vec4 v0000020df58fd440_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000020df59f0f10;
T_15 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58fcfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58fd620_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020df58fe520_0;
    %assign/vec4 v0000020df58fd620_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000020df59f0a60;
T_16 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58fd4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58feac0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000020df58fce00_0;
    %assign/vec4 v0000020df58feac0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000020df59f0740;
T_17 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58fe340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58fe700_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000020df58fdb20_0;
    %assign/vec4 v0000020df58fe700_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000020df59a7eb0;
T_18 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58fdc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58fccc0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000020df58fef20_0;
    %assign/vec4 v0000020df58fccc0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000020df59a7d20;
T_19 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59774a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59770e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000020df5977040_0;
    %assign/vec4 v0000020df59770e0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000020df5652eb0;
T_20 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5976e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5976dc0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000020df5976780_0;
    %assign/vec4 v0000020df5976dc0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000020df5652d20;
T_21 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5977860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5976000_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000020df5976d20_0;
    %assign/vec4 v0000020df5976000_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000020df568a310;
T_22 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5977400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5976500_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000020df5976c80_0;
    %assign/vec4 v0000020df5976500_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000020df568a180;
T_23 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5975f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5976be0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000020df5977ae0_0;
    %assign/vec4 v0000020df5976be0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000020df568f660;
T_24 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5973d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5973b20_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000020df59739e0_0;
    %assign/vec4 v0000020df5973b20_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000020df568f4d0;
T_25 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5974020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5975060_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000020df5974f20_0;
    %assign/vec4 v0000020df5975060_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000020df56b2350;
T_26 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5975600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5974de0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000020df5974ca0_0;
    %assign/vec4 v0000020df5974de0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000020df56b21c0;
T_27 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5974980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5974480_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000020df597b1e0_0;
    %assign/vec4 v0000020df5974480_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000020df59f26f0;
T_28 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58fc9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58fb5a0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000020df58faf60_0;
    %assign/vec4 v0000020df58fb5a0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000020df59f15c0;
T_29 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58fc5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58faec0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000020df58fae20_0;
    %assign/vec4 v0000020df58faec0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000020df59f1a70;
T_30 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58fbe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58fc680_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000020df58fb460_0;
    %assign/vec4 v0000020df58fc680_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000020df59f2560;
T_31 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58fad80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58faba0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000020df58fab00_0;
    %assign/vec4 v0000020df58faba0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000020df59f2880;
T_32 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58fa4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5901b80_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000020df5901ea0_0;
    %assign/vec4 v0000020df5901b80_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000020df59f18e0;
T_33 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5900fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58ffec0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000020df59008c0_0;
    %assign/vec4 v0000020df58ffec0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000020df59f20b0;
T_34 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df5900280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5900640_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000020df59017c0_0;
    %assign/vec4 v0000020df5900640_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000020df59a8040;
T_35 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df58fcd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df58fe980_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000020df58fe3e0_0;
    %assign/vec4 v0000020df58fe980_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000020df56efd90;
T_36 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df597b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df597aec0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000020df597b0a0_0;
    %assign/vec4 v0000020df597aec0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000020df56efc00;
T_37 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df597b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df597b000_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000020df597ae20_0;
    %assign/vec4 v0000020df597b000_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000020df5a0ef50;
T_38 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fc250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fb850_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000020df59fb2b0_0;
    %assign/vec4 v0000020df59fb850_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000020df5a0e2d0;
T_39 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fb030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fad10_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000020df59fa9f0_0;
    %assign/vec4 v0000020df59fad10_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000020df5a0f400;
T_40 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fbcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fadb0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000020df59fa950_0;
    %assign/vec4 v0000020df59fadb0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000020df5a0e5f0;
T_41 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fb5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fcd90_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000020df59fcbb0_0;
    %assign/vec4 v0000020df59fcd90_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000020df5a0f0e0;
T_42 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fc930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fab30_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000020df59fc1b0_0;
    %assign/vec4 v0000020df59fab30_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000020df5a0e910;
T_43 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f9a50_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000020df59f99b0_0;
    %assign/vec4 v0000020df59f9a50_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000020df5a0e780;
T_44 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fa6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fa310_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000020df59f9910_0;
    %assign/vec4 v0000020df59fa310_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000020df5a048a0;
T_45 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f9550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f9230_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000020df59fa590_0;
    %assign/vec4 v0000020df59f9230_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000020df5a043f0;
T_46 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f9af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fa270_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000020df59fa1d0_0;
    %assign/vec4 v0000020df59fa270_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000020df5a04260;
T_47 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f94b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f90f0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000020df59f9050_0;
    %assign/vec4 v0000020df59f90f0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000020df5a040d0;
T_48 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f8a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fa4f0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000020df59f9ff0_0;
    %assign/vec4 v0000020df59fa4f0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000020df5a03f40;
T_49 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f9870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f8bf0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000020df59f9f50_0;
    %assign/vec4 v0000020df59f8bf0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000020df5a03a90;
T_50 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f8790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f8fb0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0000020df59f8f10_0;
    %assign/vec4 v0000020df59f8fb0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0000020df5a03900;
T_51 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f8d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f8970_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0000020df59f9d70_0;
    %assign/vec4 v0000020df59f8970_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000020df5a035e0;
T_52 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f9690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f9730_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000020df59fa630_0;
    %assign/vec4 v0000020df59f9730_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000020df5a032c0;
T_53 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f8330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f8510_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000020df59f8470_0;
    %assign/vec4 v0000020df59f8510_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000020df5a04710;
T_54 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f8290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f9370_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000020df59f81f0_0;
    %assign/vec4 v0000020df59f9370_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0000020df5a04580;
T_55 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f8830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fa130_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0000020df59fa810_0;
    %assign/vec4 v0000020df59fa130_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000020df5a03770;
T_56 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f8b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f8ab0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0000020df59f9e10_0;
    %assign/vec4 v0000020df59f8ab0_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0000020df5a04bc0;
T_57 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fa8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fa3b0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000020df59f8e70_0;
    %assign/vec4 v0000020df59fa3b0_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0000020df5a03c20;
T_58 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f9eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f7a70_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000020df59f7890_0;
    %assign/vec4 v0000020df59f7a70_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000020df5a04a30;
T_59 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f76b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f7610_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0000020df59f7570_0;
    %assign/vec4 v0000020df59f7610_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000020df5a0eaa0;
T_60 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fb990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fb170_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0000020df59fb670_0;
    %assign/vec4 v0000020df59fb170_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0000020df5a0f270;
T_61 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fc390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fc110_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0000020df59fb8f0_0;
    %assign/vec4 v0000020df59fc110_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0000020df5a0d970;
T_62 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fbfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fbe90_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0000020df59fabd0_0;
    %assign/vec4 v0000020df59fbe90_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000020df5a0ec30;
T_63 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59faef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fcf70_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0000020df59fced0_0;
    %assign/vec4 v0000020df59fcf70_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0000020df5a0f590;
T_64 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fc7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fca70_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000020df59fce30_0;
    %assign/vec4 v0000020df59fca70_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000020df5a0f720;
T_65 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fc2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fae50_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0000020df59fb0d0_0;
    %assign/vec4 v0000020df59fae50_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0000020df5a0dc90;
T_66 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fd0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fac70_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0000020df59fbb70_0;
    %assign/vec4 v0000020df59fac70_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0000020df5a03db0;
T_67 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59fa450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59fa090_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0000020df59f92d0_0;
    %assign/vec4 v0000020df59fa090_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0000020df5a04ee0;
T_68 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f72f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f6fd0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0000020df59f6e90_0;
    %assign/vec4 v0000020df59f6fd0_0, 0;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0000020df5a04d50;
T_69 ;
    %wait E_0000020df59823c0;
    %load/vec4 v0000020df59f7430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df59f6df0_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0000020df59f6ad0_0;
    %assign/vec4 v0000020df59f6df0_0, 0;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0000020df5a229c0;
T_70 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a18840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a18c00_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0000020df5a19b00_0;
    %assign/vec4 v0000020df5a18c00_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0000020df5a22e70;
T_71 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a17b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a18a20_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0000020df5a18d40_0;
    %assign/vec4 v0000020df5a18a20_0, 0;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0000020df5a234b0;
T_72 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1ac80_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0000020df5a1bae0_0;
    %assign/vec4 v0000020df5a1ac80_0, 0;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0000020df5a266e0;
T_73 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1bfe0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0000020df5a1bf40_0;
    %assign/vec4 v0000020df5a1bfe0_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0000020df5a24de0;
T_74 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1f000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1c9e0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0000020df5a1ed80_0;
    %assign/vec4 v0000020df5a1c9e0_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0000020df5a24f70;
T_75 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1e9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1da20_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0000020df5a1e880_0;
    %assign/vec4 v0000020df5a1da20_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0000020df5a25290;
T_76 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1e1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1e560_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0000020df5a1d8e0_0;
    %assign/vec4 v0000020df5a1e560_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0000020df5a258d0;
T_77 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1d340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1e920_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0000020df5a1ca80_0;
    %assign/vec4 v0000020df5a1e920_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000020df5a25a60;
T_78 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1dc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1d0c0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0000020df5a1d980_0;
    %assign/vec4 v0000020df5a1d0c0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0000020df5a25bf0;
T_79 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1eb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1e600_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0000020df5a1e7e0_0;
    %assign/vec4 v0000020df5a1e600_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0000020df5a22b50;
T_80 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a19c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a19ba0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000020df5a18e80_0;
    %assign/vec4 v0000020df5a19ba0_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0000020df5a23960;
T_81 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a17ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a19100_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0000020df5a199c0_0;
    %assign/vec4 v0000020df5a19100_0, 0;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0000020df5a242c0;
T_82 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a18480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a191a0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0000020df5a182a0_0;
    %assign/vec4 v0000020df5a191a0_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0000020df5a24450;
T_83 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a19f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a17bc0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0000020df5a18520_0;
    %assign/vec4 v0000020df5a17bc0_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0000020df5a23640;
T_84 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a19420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a19240_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0000020df5a19380_0;
    %assign/vec4 v0000020df5a19240_0, 0;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0000020df5a24770;
T_85 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a19920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a197e0_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0000020df5a19880_0;
    %assign/vec4 v0000020df5a197e0_0, 0;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0000020df5a22ce0;
T_86 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1c940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1c260_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0000020df5a1c1c0_0;
    %assign/vec4 v0000020df5a1c260_0, 0;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0000020df5a23000;
T_87 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1bb80_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0000020df5a1a1e0_0;
    %assign/vec4 v0000020df5a1bb80_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0000020df5a23190;
T_88 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1b0e0_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0000020df5a1aaa0_0;
    %assign/vec4 v0000020df5a1b0e0_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0000020df5a23320;
T_89 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1c300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1c8a0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0000020df5a1ab40_0;
    %assign/vec4 v0000020df5a1c8a0_0, 0;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0000020df5a237d0;
T_90 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1a280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1a820_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0000020df5a1c6c0_0;
    %assign/vec4 v0000020df5a1a820_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0000020df5a26870;
T_91 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1a500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1a320_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0000020df5a1c440_0;
    %assign/vec4 v0000020df5a1a320_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0000020df5a260a0;
T_92 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1adc0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0000020df5a1a960_0;
    %assign/vec4 v0000020df5a1adc0_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0000020df5a26550;
T_93 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1ba40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1b9a0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0000020df5a1c4e0_0;
    %assign/vec4 v0000020df5a1b9a0_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0000020df5a26230;
T_94 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1c760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1c620_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0000020df5a1a6e0_0;
    %assign/vec4 v0000020df5a1c620_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0000020df5a263c0;
T_95 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1c080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1aa00_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0000020df5a1a8c0_0;
    %assign/vec4 v0000020df5a1aa00_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0000020df5a25740;
T_96 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1b4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1af00_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0000020df5a1b680_0;
    %assign/vec4 v0000020df5a1af00_0, 0;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0000020df5a25420;
T_97 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1b540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1b220_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0000020df5a1b040_0;
    %assign/vec4 v0000020df5a1b220_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0000020df5a26a00;
T_98 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1b5e0_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0000020df5a1b360_0;
    %assign/vec4 v0000020df5a1b5e0_0, 0;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0000020df5a255b0;
T_99 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1b860_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0000020df5a1bcc0_0;
    %assign/vec4 v0000020df5a1b860_0, 0;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0000020df5a25100;
T_100 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1eec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1d660_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0000020df5a1e420_0;
    %assign/vec4 v0000020df5a1d660_0, 0;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0000020df5a26b90;
T_101 ;
    %wait E_0000020df5982100;
    %load/vec4 v0000020df5a1d3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020df5a1dac0_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0000020df5a1e740_0;
    %assign/vec4 v0000020df5a1dac0_0, 0;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0000020df56cdfb0;
T_102 ;
    %delay 5, 0;
    %load/vec4 v0000020df5a3df00_0;
    %inv;
    %store/vec4 v0000020df5a3df00_0, 0, 1;
    %jmp T_102;
    .thread T_102;
    .scope S_0000020df56cdfb0;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020df5a3df00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020df5a3e360_0, 0, 1;
    %pushi/vec4 108, 0, 32;
    %store/vec4 v0000020df5a3dd20_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000020df5a3ed60_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020df5a3e360_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020df5a3e360_0, 0, 1;
    %vpi_call 3 29 "$monitor", "%d/%d=%d %d", v0000020df5a3dd20_0, v0000020df5a3ed60_0, v0000020df5a3dc80_0, v0000020df5a3e040_0 {0 0 0};
    %delay 500, 0;
    %vpi_call 3 32 "$finish" {0 0 0};
    %end;
    .thread T_103;
    .scope S_0000020df56cdfb0;
T_104 ;
    %vpi_call 3 36 "$dumpfile", "div.vcd" {0 0 0};
    %vpi_call 3 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020df56cdfb0 {0 0 0};
    %end;
    .thread T_104;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./buffer.v";
    "divisor.v";
    "./memory.v";
    "./mux.v";
    "./aritmethic.v";
