Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Apr 19 12:09:34 2016
| Host         : codesigns45 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   403 |
| Minimum Number of register sites lost to control set restrictions |   993 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2467 |          636 |
| No           | No                    | Yes                    |             234 |          103 |
| No           | Yes                   | No                     |            2036 |          704 |
| Yes          | No                    | No                     |            2301 |          755 |
| Yes          | No                    | Yes                    |             242 |           54 |
| Yes          | Yes                   | No                     |             663 |          203 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                   |                                                                                                                                      Enable Signal                                                                                                                                     |                                                                                                                                     Set/Reset Signal                                                                                                                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                            | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                     |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                          |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                          |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                 |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                               |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                 |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                               |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                              | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                     |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                             |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                            | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                     |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                             |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                             |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                          |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                          |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                       |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                                                        |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                                                |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                      |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                |                1 |              2 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                         |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                 |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                                                      |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                         |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                     |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                        |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0         |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                  |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                             |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0         |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0              |                2 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0              |                1 |              2 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[2]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                1 |              3 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                                                      |                1 |              3 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                          |                1 |              3 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0                                                                                             | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                               |                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                               | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0                                                                                             |                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                          |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                          |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                                            |                2 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                                  |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                           | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                              |                2 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                            |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                             |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                             |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                             |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                             |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                3 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                             |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                             |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                             |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                             |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                             |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                   |                2 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                3 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                   |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                         | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[3][0]                                                                                                                                                                                                                            |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                                            |                2 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                          |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                             |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                           |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                           |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i            |                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                   |                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                        |                3 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                3 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                        |                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                 |                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0/U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/rst                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                3 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                2 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[9]_i_1_n_0                                                                                                                                                                                                                     |                2 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                                    |                3 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0]_0[0]                                                                          | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_depth_reg[0][0]                                                                                            | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                            |                4 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                    |                3 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              6 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                 |                2 |              6 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[5][0]                                                                                                                                                                                                                                  |                1 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[9]_i_1_n_0                                                                                                                                                                             |                2 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                            |                2 |              6 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                |                2 |              7 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                    |                3 |              7 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                        |                2 |              7 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/axi_awvalid1                                                                                                                                                                                    |                3 |              7 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                       | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                3 |              7 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                            |                2 |              7 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/write_index[6]_i_2_n_0                                                                                                                                                                        | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/write_index0                                                                                                                                                                                    |                3 |              7 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/FIFO_Data_Generation[1].dfifo/cache_data[7]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/FIFO_Data_Generation[0].dfifo/cache_data[7]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                5 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/fifo_data_in_reg[1]0                                                                                                                                                                                                             | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/fifo_data_in[1][7]_i_1_n_0                                                                                                                                                                                                         |                3 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/fifo_data_in_reg[1]0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                             |                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                 |                2 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                          |                4 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/filtered_pixel[7]_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | accel_wrapper/VhdlComponent/VhdlBinaryOp/p_1_in                                                                                                                                                                                                                                          |                2 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                              |                2 |              8 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                                                                                               |                2 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[3][0]                                                                                                                                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                 |                1 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                             |                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                2 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                         | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                3 |              9 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]           | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                  |                2 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                3 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                3 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                               |                3 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                         |                2 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]      | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                4 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                6 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                 |                2 |             10 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                                                                                                 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                                                |                2 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                     |                2 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                       |                3 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                             |                2 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0] | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/vertical_counter[10]_i_1_n_0                                                                                                                                                                                                     | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/reinit                                                                                                                                                                                                                             |                4 |             11 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                8 |             11 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/FIFO_Data_Generation[1].dfifo/read_ptr[10]_i_1__0_n_0                                                                                                                                                                            | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/reset_fifo                                                                                                                                                                                                                         |                2 |             11 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/FIFO_Data_Generation[0].dfifo/pop                                                                                                                                                                                                | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/reset_fifo                                                                                                                                                                                                                         |                3 |             11 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                                                             |                2 |             12 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                                          |                3 |             12 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                     |                                                                                                                                                                                                                                                                                          |                4 |             13 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                                                                       |                8 |             14 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                                                                                                                         |                8 |             14 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                                                                          |                3 |             14 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                                                                          |                3 |             14 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/current_state[0]                                                                                                                                                                     |                6 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]                                                                                                                                                                      |                4 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/current_state[0]                                                                                                                                                                     |                6 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[0]                                                                                                                                                                      |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[0]                                                                                                                                                                      |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[0]                                                                                                                                                                      |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[0]                                                                                                                                                                      |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[0]                                                                                                                                                                      |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/current_state[0]                                                                                                                                                                     |                6 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]                                                                                                                                                                      |                6 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]                                                                                                                                                                               |                6 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[0]                                                                                                                                                                     |                4 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]                                                                                                                                                                      |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]                                                                                                                                                                     |                7 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state[0]                                                                                                                                                                     |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]                                                                                                                                                                      |                5 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state[0]                                                                                                                                                                     |                6 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]                                                                                                                                                                      |                6 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[0]                                                                                                                                                                      |                6 |             15 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                8 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                9 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                9 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                9 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |               10 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                8 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |               10 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                6 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                6 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                6 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                4 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                4 |             16 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15]                                                                                    |                                                                                                                                                                                                                                                                                          |                4 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                       |                6 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                 |                5 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                                            |                3 |             16 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                                            |                5 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0]                                                                              |                                                                                                                                                                                                                                                                                          |                4 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                               |                5 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15][0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |                8 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                6 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                6 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |                6 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                6 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                6 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                8 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                5 |             16 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                 |                3 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                7 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                8 |             16 |
|  dbg_hub/inst/idrck                                                              |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                                                             |                5 |             17 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                7 |             17 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                          |                5 |             17 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                          |                5 |             17 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                                          |                5 |             18 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                          |                3 |             18 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                          |                5 |             18 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                          | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                       |                7 |             20 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_reg[9][0]                                                                           | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                        |                5 |             20 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                             |                                                                                                                                                                                                                                                                                          |                4 |             20 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0/U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/IF_GEN_LAST.last_cnt_reg[0]_0                                                                                                                                                 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0/U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/IF_GEN_LAST.last_cnt_reg[0]_1                                                                                                                                                   |                5 |             20 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/reset_fifo                                                                                                                                                                                                                         |                6 |             22 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/fifo_wr_en_reg_n_0_[0]                                                                                                                                                                                                           | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/reset_fifo                                                                                                                                                                                                                         |                6 |             22 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                3 |             24 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                          |                3 |             24 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                5 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |               10 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                9 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                9 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                5 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                5 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                5 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                6 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                8 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             25 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                          |                5 |             28 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                                                                          |                7 |             28 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                          |                8 |             28 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                                                                          |                8 |             28 |
|  dbg_hub/inst/idrck                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                          |                4 |             28 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                        |                                                                                                                                                                                                                                                                                          |                6 |             28 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/reinit                                                                                                                                                                                                                             |               11 |             30 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                           | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                9 |             31 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                         | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                9 |             31 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/opt_fifo_lctr0                                                                                                                                                                                                                               | accel_wrapper/VhdlComponent/VhdlComponent/opt_fifo_lctr[31]_i_1_n_0                                                                                                                                                                                                                      |                8 |             31 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/ipt_fifo_lctr0                                                                                                                                                                                                                               | accel_wrapper/VhdlComponent/VhdlComponent/ipt_fifo_lctr[31]_i_1_n_0                                                                                                                                                                                                                      |                8 |             31 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/filter_h_ctr0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0/U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                                                                  | template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0/U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/rst0                                                                                                                                                                            |               21 |             32 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/filter_i_ctr0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |               11 |             32 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |               10 |             32 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/filter_stall_ctr0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                8 |             32 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/filter_w_ctr0                                                                                                                                                                                                                                | accel_wrapper/VhdlComponent/VhdlComponent/filter_w_ctr[31]_i_1_n_0                                                                                                                                                                                                                       |                9 |             32 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                9 |             33 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[32][0]                                                                    |                                                                                                                                                                                                                                                                                          |                5 |             33 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                                          |               18 |             33 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                        |                                                                                                                                                                                                                                                                                          |                9 |             34 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                         |               23 |             36 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                                                                          |               11 |             47 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                                                                          |                9 |             47 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                                                                                 |               22 |             47 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/process_pixel_reg_n_0                                                                                                                                                                                                            | accel_wrapper/VhdlComponent/VhdlComponent/filter_unit/A[7]_i_1_n_0                                                                                                                                                                                                                       |               14 |             48 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |               10 |             49 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                9 |             49 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |               13 |             49 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |               10 |             49 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                9 |             49 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |               11 |             49 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                          |               13 |             49 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/axi_awaddr[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |               18 |             52 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/axi_araddr[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |               18 |             52 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |               11 |             65 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                 |               52 |             69 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |               19 |             69 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                          | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |               24 |             79 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                    | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |               22 |             79 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                                                                                                                       |               22 |             89 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/RSTA                                                                                                                                                                                                                                                           |               39 |             97 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               26 |             99 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |               26 |             99 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                                                          |               66 |            200 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0/U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/rst0                                                                                                                                                                            |               79 |            265 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |              676 |           2785 |
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


