ASSIST_DEBUG:
  _modify:
    CORE_0_INTERRUPT_ENA:
      name: CORE_0_MONTR_ENA
    CORE_0_INTERRUPT_RLS:
      name: CORE_0_INTR_ENA
    CORE_0_INTERRUPT_RAW:
      name: CORE_0_INTR_RAW
    CORE_0_INTERRUPT_CLR:
      name: CORE_0_INTR_CLR
    CORE_1_INTERRUPT_ENA:
      name: CORE_1_MONTR_ENA
    CORE_1_INTERRUPT_RLS:
      name: CORE_1_INTR_ENA
    CORE_1_INTERRUPT_RAW:
      name: CORE_1_INTR_RAW
    CORE_1_INTERRUPT_CLR:
      name: CORE_1_INTR_CLR
  CORE_0_INTR_ENA:
    _modify:
      CORE_0_AREA_DRAM0_0_RD_RLS:
        name: CORE_0_AREA_DRAM0_0_RD_INTR_ENA
      CORE_0_AREA_DRAM0_0_WR_RLS:
        name: CORE_0_AREA_DRAM0_0_WR_INTR_ENA
      CORE_0_AREA_DRAM0_1_RD_RLS:
        name: CORE_0_AREA_DRAM0_1_RD_INTR_ENA
      CORE_0_AREA_DRAM0_1_WR_RLS:
        name: CORE_0_AREA_DRAM0_1_WR_INTR_ENA
      CORE_0_AREA_PIF_0_RD_RLS:
        name: CORE_0_AREA_PIF_0_RD_INTR_ENA
      CORE_0_AREA_PIF_0_WR_RLS:
        name: CORE_0_AREA_PIF_0_WR_INTR_ENA
      CORE_0_AREA_PIF_1_RD_RLS:
        name: CORE_0_AREA_PIF_1_RD_INTR_ENA
      CORE_0_AREA_PIF_1_WR_RLS:
        name: CORE_0_AREA_PIF_1_WR_INTR_ENA
      CORE_0_SP_SPILL_MIN_RLS:
        name: CORE_0_SP_SPILL_MIN_INTR_ENA
      CORE_0_SP_SPILL_MAX_RLS:
        name: CORE_0_SP_SPILL_MAX_INTR_ENA
      CORE_0_IRAM0_EXCEPTION_MONITOR_RLS:
        name: CORE_0_IRAM0_EXCEPTION_MONITOR_INTR_ENA
      CORE_0_DRAM0_EXCEPTION_MONITOR_RLS:
        name: CORE_0_DRAM0_EXCEPTION_MONITOR_INTR_ENA
  CORE_1_INTR_ENA:
    _modify:
      CORE_1_AREA_DRAM0_0_RD_RLS:
        name: CORE_1_AREA_DRAM0_0_RD_INTR_ENA
      CORE_1_AREA_DRAM0_0_WR_RLS:
        name: CORE_1_AREA_DRAM0_0_WR_INTR_ENA
      CORE_1_AREA_DRAM0_1_RD_RLS:
        name: CORE_1_AREA_DRAM0_1_RD_INTR_ENA
      CORE_1_AREA_DRAM0_1_WR_RLS:
        name: CORE_1_AREA_DRAM0_1_WR_INTR_ENA
      CORE_1_AREA_PIF_0_RD_RLS:
        name: CORE_1_AREA_PIF_0_RD_INTR_ENA
      CORE_1_AREA_PIF_0_WR_RLS:
        name: CORE_1_AREA_PIF_0_WR_INTR_ENA
      CORE_1_AREA_PIF_1_RD_RLS:
        name: CORE_1_AREA_PIF_1_RD_INTR_ENA
      CORE_1_AREA_PIF_1_WR_RLS:
        name: CORE_1_AREA_PIF_1_WR_INTR_ENA
      CORE_1_SP_SPILL_MIN_RLS:
        name: CORE_1_SP_SPILL_MIN_INTR_ENA
      CORE_1_SP_SPILL_MAX_RLS:
        name: CORE_1_SP_SPILL_MAX_INTR_ENA
      CORE_1_IRAM0_EXCEPTION_MONITOR_RLS:
        name: CORE_1_IRAM0_EXCEPTION_MONITOR_INTR_ENA
      CORE_1_DRAM0_EXCEPTION_MONITOR_RLS:
        name: CORE_1_DRAM0_EXCEPTION_MONITOR_INTR_ENA

  _array:
    CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_?:
      name: CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR%s
      description: "`¯\\_(ツ)_/¯`"
      _strip: CORE_X_IRAM0_DRAM0_
    LOG_DATA_?:
      name: LOG_DATA%s
      _strip_end: _0

  _cluster:
    CPU%s:
      CORE_?_AREA_DRAM0_0_MAX:
        name: AREA_DRAM0_0_MAX
        _strip: CORE_?_
      CORE_?_AREA_DRAM0_0_MIN:
        name: AREA_DRAM0_0_MIN
        _strip: CORE_?_
      CORE_?_AREA_DRAM0_1_MAX:
        name: AREA_DRAM0_1_MAX
        _strip: CORE_?_
      CORE_?_AREA_DRAM0_1_MIN:
        name: AREA_DRAM0_1_MIN
        _strip: CORE_?_
      CORE_?_AREA_PC:
        name: AREA_PC
        _strip: CORE_?_
      CORE_?_AREA_PIF_0_MAX:
        name: AREA_PIF_0_MAX
        _strip: CORE_?_
      CORE_?_AREA_PIF_0_MIN:
        name: AREA_PIF_0_MIN
        _strip: CORE_?_
      CORE_?_AREA_PIF_1_MAX:
        name: AREA_PIF_1_MAX
        _strip: CORE_?_
      CORE_?_AREA_PIF_1_MIN:
        name: AREA_PIF_1_MIN
        _strip: CORE_?_
      CORE_?_AREA_SP:
        name: AREA_SP
        _strip: CORE_?_
      CORE_?_DRAM0_EXCEPTION_MONITOR_0:
        name: DRAM0_EXCEPTION_MONITOR_0
        _strip: CORE_?_
      CORE_?_DRAM0_EXCEPTION_MONITOR_1:
        name: DRAM0_EXCEPTION_MONITOR_1
        _strip: CORE_?_
      CORE_?_DRAM0_EXCEPTION_MONITOR_2:
        name: DRAM0_EXCEPTION_MONITOR_2
        _strip: CORE_?_
      CORE_?_DRAM0_EXCEPTION_MONITOR_3:
        name: DRAM0_EXCEPTION_MONITOR_3
        _strip: CORE_?_
      CORE_?_DRAM0_EXCEPTION_MONITOR_4:
        name: DRAM0_EXCEPTION_MONITOR_4
        _strip: CORE_?_
      CORE_?_DRAM0_EXCEPTION_MONITOR_5:
        name: DRAM0_EXCEPTION_MONITOR_5
        _strip: CORE_?_
      CORE_?_INTR_CLR:
        name: INTR_CLR
        _strip: CORE_?_
      CORE_?_INTR_ENA:
        name: INTR_ENA
        _strip: CORE_?_
      CORE_?_INTR_RAW:
        name: INTR_RAW
        _strip: CORE_?_
      CORE_?_IRAM0_EXCEPTION_MONITOR_0:
        name: IRAM0_EXCEPTION_MONITOR_0
        _strip: CORE_?_
      CORE_?_IRAM0_EXCEPTION_MONITOR_1:
        name: IRAM0_EXCEPTION_MONITOR_1
        _strip: CORE_?_
      CORE_?_MONTR_ENA:
        name: MONTR_ENA
        _strip: CORE_?_
      CORE_?_RCD_PDEBUGDATA:
        name: RCD_PDEBUGDATA
        _strip: CORE_?_
      CORE_?_RCD_PDEBUGENABLE:
        name: RCD_PDEBUGENABLE
        _strip: CORE_?_
      CORE_?_RCD_PDEBUGINST:
        name: RCD_PDEBUGINST
        _strip: CORE_?_
      CORE_?_RCD_PDEBUGLS0ADDR:
        name: RCD_PDEBUGLS0ADDR
        _strip: CORE_?_
      CORE_?_RCD_PDEBUGLS0DATA:
        name: RCD_PDEBUGLS0DATA
        _strip: CORE_?_
      CORE_?_RCD_PDEBUGLS0STAT:
        name: RCD_PDEBUGLS0STAT
        _strip: CORE_?_
      CORE_?_RCD_PDEBUGPC:
        name: RCD_PDEBUGPC
        _strip: CORE_?_
      CORE_?_RCD_PDEBUGSTATUS:
        name: RCD_PDEBUGSTATUS
        _strip: CORE_?_
      CORE_?_RCD_RECORDING:
        name: RCD_RECORDING
        _strip: CORE_?_
      CORE_?_RCD_SP:
        name: RCD_SP
        _strip: CORE_?_
      CORE_?_SP_MAX:
        name: SP_MAX
        _strip: CORE_?_
      CORE_?_SP_MIN:
        name: SP_MIN
        _strip: CORE_?_
      CORE_?_SP_PC:
        name: SP_PC
        _strip: CORE_?_
      CORE_?_SP_UNSTABLE:
        name: SP_UNSTABLE
        _strip: CORE_?_
