Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto eba76a601e01454d9154b3c9ae7b1085 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot uart_tb_behav xil_defaultlib.uart_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.fifo [\fifo(fifo_addr=80)\]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture simulation of entity xil_defaultlib.uart_tb
Built simulation snapshot uart_tb_behav
