// Seed: 3353801272
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4, id_5, id_6, id_7, id_8;
  wire id_9;
  parameter id_10 = 1;
  assign module_1.type_0 = 0;
  wire id_11, id_12;
  wire id_13 = id_5;
  wire id_14, id_15;
  wire id_16, id_17;
  assign id_14 = 1;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input uwire id_2,
    output wire id_3,
    input tri0 id_4,
    input wire id_5
);
  assign id_1 = id_4;
  parameter id_7 = 1'b0;
  wire id_8;
  assign id_7 = -1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
  assign id_0 = -1;
  assign id_7 = 1;
  wire id_9;
endmodule
