
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Thu May 22 09:10:06 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project linear_input_stationary 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top linear_input_stationary 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 40201
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.81 seconds. CPU system time: 0.84 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/tools/Xilinx/new/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'linear_input_stationary(hls::stream<std::array<float, 4ul>, 0>&, float (*) [32], float*, float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:7:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'input' with compact=bit mode in 128-bits (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.15 seconds. CPU system time: 0.82 seconds. Elapsed time: 3.69 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_9_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:9) in function 'linear_input_stationary' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:14) in function 'linear_input_stationary' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:30) in function 'linear_input_stationary' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_13_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:14) in function 'linear_input_stationary' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_16_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:17) in function 'linear_input_stationary' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_18_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:17) in function 'linear_input_stationary' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'in_slice._M_elems' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:14) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'linear_input_stationary' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_input_stationary_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_input_stationary_Pipeline_VITIS_LOOP_13_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_2'.
WARNING: [HLS 200-880] The II Violation in module 'linear_input_stationary_Pipeline_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_13_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('output_r_addr_write_ln26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:26) of variable 'bitcast_ln26_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:26 on array 'output_r' and 'load' operation ('output_r_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:26) on array 'output_r'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'linear_input_stationary_Pipeline_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_13_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('output_r_addr_write_ln26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:26) of variable 'bitcast_ln26_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:26 on array 'output_r' and 'load' operation ('output_r_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:26) on array 'output_r'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'linear_input_stationary_Pipeline_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_13_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('output_r_addr_write_ln26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:26) of variable 'bitcast_ln26_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:26 on array 'output_r' and 'load' operation ('output_r_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:26) on array 'output_r'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'linear_input_stationary_Pipeline_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_13_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('output_r_addr_write_ln26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:26) of variable 'bitcast_ln26_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:26 on array 'output_r' and 'load' operation ('output_r_load_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:26) on array 'output_r'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'linear_input_stationary_Pipeline_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_13_2'): Unable to schedule 'load' operation ('weight_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:23) on array 'weight' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'weight'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'linear_input_stationary_Pipeline_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_13_2'): Unable to schedule 'load' operation ('weight_load_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:23) on array 'weight' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'weight'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'linear_input_stationary_Pipeline_VITIS_LOOP_13_2' (loop 'VITIS_LOOP_13_2'): Unable to schedule 'load' operation ('weight_load_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/linear_input_stationary/linear_input_stationary_slow.cpp:23) on array 'weight' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'weight'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 59, loop 'VITIS_LOOP_13_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.5 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_input_stationary_Pipeline_VITIS_LOOP_30_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_30_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_input_stationary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_input_stationary_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_input_stationary_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_input_stationary_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_input_stationary_Pipeline_VITIS_LOOP_13_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_input_stationary_Pipeline_VITIS_LOOP_13_2' pipeline 'VITIS_LOOP_13_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_input_stationary_Pipeline_VITIS_LOOP_13_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_input_stationary_Pipeline_VITIS_LOOP_30_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'linear_input_stationary_Pipeline_VITIS_LOOP_30_5' pipeline 'VITIS_LOOP_30_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_input_stationary_Pipeline_VITIS_LOOP_30_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_input_stationary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'linear_input_stationary/input_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'linear_input_stationary/weight' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'linear_input_stationary/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'linear_input_stationary/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'linear_input_stationary' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_input_stationary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.280 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for linear_input_stationary.
INFO: [VLOG 209-307] Generating Verilog RTL for linear_input_stationary.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.43 seconds. CPU system time: 1.95 seconds. Elapsed time: 13.95 seconds; current allocated memory: 83.262 MB.
INFO: [HLS 200-112] Total CPU user time: 11.86 seconds. Total CPU system time: 2.54 seconds. Total elapsed time: 27.9 seconds; peak allocated memory: 1.280 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu May 22 09:10:33 2025...
