metadata:
  id: pasm2_rdlut_224decef
  version: 1.0
  extraction_date: |
    2025-09-06T14:31:46.426387
  source:
    document: P2 Instructions v35
    type: csv
    row: 152
    type: csv
    row: 152
    type: csv
    row: 152
layer1_csv:
  mnemonic: RDLUT
  syntax: |
    RDLUT   D,{#}S/P {WC/WZ/WCZ}
  group: Lookup Table
  encoding: EEEE 1010101 CZI DDDDDDDDD SSSSSSSSS
  alias: .
  description: Read data from LUT address {#}S/PTRx into D. C = MSB of data. *
  interrupt_shield: false
  timing:
    cog_exec_8_cogs: 3
    cog_exec_16_cogs: 3

layer3_silicon_doc:
  extraction_date: 2025-09-06T14:38:48.030127
  narratives:
    - source: architectural_context
      type: architectural_note
      content: |
        Hub memory access uses egg-beater rotation. Each cog gets a turn every 8 clocks. Hub window alignment affects timing (13-20 clocks typical).
layer2_datasheet:
  extraction_date: 2025-09-06T21:15:50.311545
  source: P2 Datasheet v35
  timing:
    raw: 3
    base_cycles: 3
    type: fixed
layer3_narrative:
  source: P2 Instructions CSV v35
  description: "Read data from LUT address {#}S/PTRx into D. C = MSB of data. *"
  syntax: "RDLUT   D,{#}S/P {WC/WZ/WCZ}"
