/*******************************************************************************
* DISCLAIMER
* This software is supplied by Renesas Electronics Corporation and is only
* intended for use with Renesas products. No other uses are authorized. This
* software is owned by Renesas Electronics Corporation and is protected under
* all applicable laws, including copyright laws.
* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
* Renesas reserves the right, without notice, to make changes to this software
* and to discontinue the availability of this software. By using this software,
* you agree to the additional terms and conditions found by accessing the
* following link:
* http://www.renesas.com/disclaimer
*
* Copyright (C) 2018 Renesas Electronics Corporation. All rights reserved.
*******************************************************************************/
/*******************************************************************************
* System Name  : DRP Driver
* File Name    : drp_iodefine.h
* Version      : $Rev: 107 $
* Device       : RZ
* Abstract     : Control software of DRP.
* Tool-Chain   : Renesas e2 studio
* OS           : Not use
* H/W Platform : Renesas Starter Kit
* Description  : IO define of DRP Driver.
* Limitation   : None
*******************************************************************************/
/*******************************************************************************
* History      : History is managed by Revision Control System.
*******************************************************************************/

#ifndef DRP_IODEFINE_H
#define DRP_IODEFINE_H

/*******************************************************************************
Includes <System Includes> , "Project Includes"
*******************************************************************************/
#ifndef KERNEL_VERSION
#include <linux/kernel.h>
#endif

/*******************************************************************************
Macro definitions
*******************************************************************************/
/* CLKC */
#define DRP_regStandby *(volatile unsigned long *)(drpk_base_addr + 0xFD4018)
#define DRP_regClkRst0 *(volatile unsigned long *)(drpk_base_addr + 0xFD4020)
#define DRP_regClkRst1 *(volatile unsigned long *)(drpk_base_addr + 0xFD4028)
#define DRP_regClkRst2 *(volatile unsigned long *)(drpk_base_addr + 0xFD4030)
#define DRP_regClkRst3 *(volatile unsigned long *)(drpk_base_addr + 0xFD4038)
#define DRP_regClkRst4 *(volatile unsigned long *)(drpk_base_addr + 0xFD4040)
#define DRP_regClkRst5 *(volatile unsigned long *)(drpk_base_addr + 0xFD4048)
#define DRP_regClkRst6 *(volatile unsigned long *)(drpk_base_addr + 0xFD4050)
#define DRP_regClkRst7 *(volatile unsigned long *)(drpk_base_addr + 0xFD4058)
#define DRP_regSftRst0 *(volatile unsigned long *)(drpk_base_addr + 0xFD4060)
#define DRP_regSftRst1 *(volatile unsigned long *)(drpk_base_addr + 0xFD4068)
#define DRP_regSftRst2 *(volatile unsigned long *)(drpk_base_addr + 0xFD4070)
#define DRP_regSftRst3 *(volatile unsigned long *)(drpk_base_addr + 0xFD4078)
#define DRP_regSftRst4 *(volatile unsigned long *)(drpk_base_addr + 0xFD4080)
#define DRP_regSftRst5 *(volatile unsigned long *)(drpk_base_addr + 0xFD4088)
#define DRP_regSftRst6 *(volatile unsigned long *)(drpk_base_addr + 0xFD4090)
#define DRP_regSftRst7 *(volatile unsigned long *)(drpk_base_addr + 0xFD4098)
#define DRP_StandbyOut *(volatile unsigned long *)(drpk_base_addr + 0xFD40A0)
#define DRP_SleepOut *(volatile unsigned long *)(drpk_base_addr + 0xFD40A8)
#define DRP_regIDREG1 *(volatile unsigned long *)(drpk_base_addr + 0xFD40B0)
#define DRP_regIDREG5 *(volatile unsigned long *)(drpk_base_addr + 0xFD40D0)
#define DRP_CHIPID32 *(volatile unsigned long *)(drpk_base_addr + 0xFD40D8)
#define DRP_regStandbyWait *(volatile unsigned long *)(drpk_base_addr + 0xFD40F0)
#define DRP_regStandbyWaitClr *(volatile unsigned long *)(drpk_base_addr + 0xFD40F8)
/* COMCFGC COMREGC */
#define DRP_CMCFG_TILEWE *(volatile unsigned long *)(drpk_base_addr + 0xFFE000)
#define DRP_CMCFG_TILESRC *(volatile unsigned long *)(drpk_base_addr + 0xFFE004)
#define DRP_CMREG_TILEWE *(volatile unsigned long *)(drpk_base_addr + 0xFD6000)
#define DRP_CMREG_TILESRC *(volatile unsigned long *)(drpk_base_addr + 0xFD6004)
/* drpkc */
#define DRP_PORT0 *(volatile unsigned long *)(drpk_base_addr + 0xFD5000)
#define DRP_PORT1 *(volatile unsigned long *)(drpk_base_addr + 0xFD5004)
#define DRP_PORT2 *(volatile unsigned long *)(drpk_base_addr + 0xFD5008)
#define DRP_PORT3 *(volatile unsigned long *)(drpk_base_addr + 0xFD500C)
#define DRP_PORT4 *(volatile unsigned long *)(drpk_base_addr + 0xFD5010)
#define DRP_PORT5 *(volatile unsigned long *)(drpk_base_addr + 0xFD5014)
#define DRP_PORT6 *(volatile unsigned long *)(drpk_base_addr + 0xFD5018)
#define DRP_PORT7 *(volatile unsigned long *)(drpk_base_addr + 0xFD501C)
#define DRP_PORT8 *(volatile unsigned long *)(drpk_base_addr + 0xFD5020)
#define DRP_PORT9 *(volatile unsigned long *)(drpk_base_addr + 0xFD5024)
#define DRP_PORT10 *(volatile unsigned long *)(drpk_base_addr + 0xFD5028)
#define DRP_PORT11 *(volatile unsigned long *)(drpk_base_addr + 0xFD502C)
#define DRP_PORT12 *(volatile unsigned long *)(drpk_base_addr + 0xFD5030)
#define DRP_PORT13 *(volatile unsigned long *)(drpk_base_addr + 0xFD5034)
#define DRP_PORT14 *(volatile unsigned long *)(drpk_base_addr + 0xFD5038)
#define DRP_PORT15 *(volatile unsigned long *)(drpk_base_addr + 0xFD503C)
#define DRP_PORT16 *(volatile unsigned long *)(drpk_base_addr + 0xFD5040)
#define DRP_PORT17 *(volatile unsigned long *)(drpk_base_addr + 0xFD5044)
#define DRP_PORT18 *(volatile unsigned long *)(drpk_base_addr + 0xFD5048)
#define DRP_PORT19 *(volatile unsigned long *)(drpk_base_addr + 0xFD504C)
#define DRP_PORT20 *(volatile unsigned long *)(drpk_base_addr + 0xFD5050)
#define DRP_PORT21 *(volatile unsigned long *)(drpk_base_addr + 0xFD5054)
#define DRP_PORT22 *(volatile unsigned long *)(drpk_base_addr + 0xFD5058)
#define DRP_PORT23 *(volatile unsigned long *)(drpk_base_addr + 0xFD505C)
#define DRP_PORT24 *(volatile unsigned long *)(drpk_base_addr + 0xFD5060)
#define DRP_PORT25 *(volatile unsigned long *)(drpk_base_addr + 0xFD5064)
#define DRP_PORT26 *(volatile unsigned long *)(drpk_base_addr + 0xFD5068)
#define DRP_PORT27 *(volatile unsigned long *)(drpk_base_addr + 0xFD506C)
#define DRP_PORT28 *(volatile unsigned long *)(drpk_base_addr + 0xFD5070)
#define DRP_PORT29 *(volatile unsigned long *)(drpk_base_addr + 0xFD5074)
#define DRP_PORT30 *(volatile unsigned long *)(drpk_base_addr + 0xFD5078)
#define DRP_PORT31 *(volatile unsigned long *)(drpk_base_addr + 0xFD507C)
#define DRP_PINCNST *(volatile unsigned long *)(drpk_base_addr + 0xFD5080)
#define DRP_PIEMONI *(volatile unsigned long *)(drpk_base_addr + 0xFD5084)
#define DRP_POUTMONI *(volatile unsigned long *)(drpk_base_addr + 0xFD5088)
#define DRP_POEMONI *(volatile unsigned long *)(drpk_base_addr + 0xFD508C)
#define DRP_TILE0 *(volatile unsigned long *)(drpk_base_addr + 0xFD50C0)
#define DRP_TILE1 *(volatile unsigned long *)(drpk_base_addr + 0xFD50C2)
#define DRP_TILE2 *(volatile unsigned long *)(drpk_base_addr + 0xFD50C4)
#define DRP_TILE3 *(volatile unsigned long *)(drpk_base_addr + 0xFD50C6)
#define DRP_TILE4 *(volatile unsigned long *)(drpk_base_addr + 0xFD50C8)
#define DRP_TILE5 *(volatile unsigned long *)(drpk_base_addr + 0xFD50CA)
#define DRP_TILEPAT *(volatile unsigned long *)(drpk_base_addr + 0xFD5100)
/* IDMAC */
#define DRP_IDIF_INT *(volatile unsigned long *)(drpk_base_addr + 0xFF9000)
#define DRP_IDIF_INTMSK *(volatile unsigned long *)(drpk_base_addr + 0xFF9004)
#define DRP_IDIF_EINT *(volatile unsigned long *)(drpk_base_addr + 0xFF9008)
#define DRP_IDIF_EINTMSK *(volatile unsigned long *)(drpk_base_addr + 0xFF900C)
#define DRP_IDIF_EINT_DSC *(volatile unsigned long *)(drpk_base_addr + 0xFF9010)
#define DRP_IDIF_EINTMSK_DSC *(volatile unsigned long *)(drpk_base_addr + 0xFF9014)
#define DRP_IDIF_INTMSKSET *(volatile unsigned long *)(drpk_base_addr + 0xFF9020)
#define DRP_IDIF_INTMSKCLR *(volatile unsigned long *)(drpk_base_addr + 0xFF9024)
#define DRP_IDIF_EINTMSKSET *(volatile unsigned long *)(drpk_base_addr + 0xFF9030)
#define DRP_IDIF_EINTMSKCLR *(volatile unsigned long *)(drpk_base_addr + 0xFF9034)
#define DRP_IDIF_EINTMSKDSCSET *(volatile unsigned long *)(drpk_base_addr + 0xFF9038)
#define DRP_IDIF_EINTMSKDSCCLR *(volatile unsigned long *)(drpk_base_addr + 0xFF903C)
#define DRP_IDIF_ERRCSMON *(volatile unsigned long *)(drpk_base_addr + 0xFF9080)
#define DRP_IDIF_ERRADMON *(volatile unsigned long *)(drpk_base_addr + 0xFF9084)
#define DRP_IDIF_ERRSZMON *(volatile unsigned long *)(drpk_base_addr + 0xFF9088)
#define DRP_IDIF_ERRMONST *(volatile unsigned long *)(drpk_base_addr + 0xFF908C)
#define DRP_IDIF_DMACNTI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF9100)
#define DRP_IDIF_BADRI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF9108)
#define DRP_IDIF_DAMONI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF910C)
#define DRP_IDIF_DSMONLI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF9110)
#define DRP_IDIF_STCNTI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF9114)
#define DRP_IDIF_LCSMONLI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF911C)
#define DRP_IDIF_LADMONMI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF9120)
#define DRP_IDIF_LSZMONHI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF9124)
#define DRP_IDIF_BPCTLI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF9128)
#define DRP_IDIF_BPSETI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF912C)
#define DRP_IDIF_BPDISADRI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF9130)
#define DRP_IDIF_BPACTLI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF9134)
#define DRP_IDIF_WPMONI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF9138)
#define DRP_IDIF_RPMONI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF913C)
#define DRP_IDIF_FIFOMONI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF9180)
#define DRP_IDIF_DMACNTI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF9200)
#define DRP_IDIF_BADRI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF9208)
#define DRP_IDIF_DAMONI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF920C)
#define DRP_IDIF_DSMONLI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF9210)
#define DRP_IDIF_STCNTI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF9214)
#define DRP_IDIF_LCSMONLI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF921C)
#define DRP_IDIF_LADMONMI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF9220)
#define DRP_IDIF_LSZMONHI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF9224)
#define DRP_IDIF_BPCTLI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF9228)
#define DRP_IDIF_BPSETI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF922C)
#define DRP_IDIF_BPDISADRI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF9230)
#define DRP_IDIF_BPACTLI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF9234)
#define DRP_IDIF_WPMONI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF9238)
#define DRP_IDIF_RPMONI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF923C)
#define DRP_IDIF_FIFOMONI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF9280)
#define DRP_IDIF_DMACNTI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF9300)
#define DRP_IDIF_BADRI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF9308)
#define DRP_IDIF_DAMONI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF930C)
#define DRP_IDIF_DSMONLI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF9310)
#define DRP_IDIF_STCNTI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF9314)
#define DRP_IDIF_LCSMONLI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF931C)
#define DRP_IDIF_LADMONMI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF9320)
#define DRP_IDIF_LSZMONHI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF9324)
#define DRP_IDIF_BPCTLI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF9328)
#define DRP_IDIF_BPSETI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF932C)
#define DRP_IDIF_BPDISADRI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF9330)
#define DRP_IDIF_BPACTLI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF9334)
#define DRP_IDIF_WPMONI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF9338)
#define DRP_IDIF_RPMONI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF933C)
#define DRP_IDIF_FIFOMONI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF9380)
#define DRP_IDIF_DMACNTI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF9400)
#define DRP_IDIF_BADRI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF9408)
#define DRP_IDIF_DAMONI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF940C)
#define DRP_IDIF_DSMONLI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF9410)
#define DRP_IDIF_STCNTI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF9414)
#define DRP_IDIF_LCSMONLI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF941C)
#define DRP_IDIF_LADMONMI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF9420)
#define DRP_IDIF_LSZMONHI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF9424)
#define DRP_IDIF_BPCTLI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF9428)
#define DRP_IDIF_BPSETI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF942C)
#define DRP_IDIF_BPDISADRI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF9430)
#define DRP_IDIF_BPACTLI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF9434)
#define DRP_IDIF_WPMONI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF9438)
#define DRP_IDIF_RPMONI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF943C)
#define DRP_IDIF_FIFOMONI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF9480)
#define DRP_IDIF_DMACNTI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF9500)
#define DRP_IDIF_BADRI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF9508)
#define DRP_IDIF_DAMONI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF950C)
#define DRP_IDIF_DSMONLI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF9510)
#define DRP_IDIF_STCNTI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF9514)
#define DRP_IDIF_LCSMONLI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF951C)
#define DRP_IDIF_LADMONMI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF9520)
#define DRP_IDIF_LSZMONHI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF9524)
#define DRP_IDIF_BPCTLI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF9528)
#define DRP_IDIF_BPSETI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF952C)
#define DRP_IDIF_BPDISADRI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF9530)
#define DRP_IDIF_BPACTLI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF9534)
#define DRP_IDIF_WPMONI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF9538)
#define DRP_IDIF_RPMONI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF953C)
#define DRP_IDIF_FIFOMONI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF9580)
#define DRP_IDIF_DMACNTI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF9600)
#define DRP_IDIF_BADRI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF9608)
#define DRP_IDIF_DAMONI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF960C)
#define DRP_IDIF_DSMONLI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF9610)
#define DRP_IDIF_STCNTI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF9614)
#define DRP_IDIF_LCSMONLI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF961C)
#define DRP_IDIF_LADMONMI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF9620)
#define DRP_IDIF_LSZMONHI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF9624)
#define DRP_IDIF_BPCTLI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF9628)
#define DRP_IDIF_BPSETI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF962C)
#define DRP_IDIF_BPDISADRI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF9630)
#define DRP_IDIF_BPACTLI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF9634)
#define DRP_IDIF_WPMONI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF9638)
#define DRP_IDIF_RPMONI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF963C)
#define DRP_IDIF_FIFOMONI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF9680)
#define DRP_IDIF_DMACNTI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF9700)
#define DRP_IDIF_BADRI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF9708)
#define DRP_IDIF_DAMONI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF970C)
#define DRP_IDIF_DSMONLI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF9710)
#define DRP_IDIF_STCNTI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF9714)
#define DRP_IDIF_LCSMONLI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF971C)
#define DRP_IDIF_LADMONMI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF9720)
#define DRP_IDIF_LSZMONHI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF9724)
#define DRP_IDIF_BPCTLI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF9728)
#define DRP_IDIF_BPSETI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF972C)
#define DRP_IDIF_BPDISADRI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF9730)
#define DRP_IDIF_BPACTLI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF9734)
#define DRP_IDIF_WPMONI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF9738)
#define DRP_IDIF_RPMONI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF973C)
#define DRP_IDIF_FIFOMONI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF9780)
#define DRP_IDIF_DMACNTI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF9800)
#define DRP_IDIF_BADRI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF9808)
#define DRP_IDIF_DAMONI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF980C)
#define DRP_IDIF_DSMONLI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF9810)
#define DRP_IDIF_STCNTI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF9814)
#define DRP_IDIF_LCSMONLI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF981C)
#define DRP_IDIF_LADMONMI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF9820)
#define DRP_IDIF_LSZMONHI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF9824)
#define DRP_IDIF_BPCTLI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF9828)
#define DRP_IDIF_BPSETI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF982C)
#define DRP_IDIF_BPDISADRI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF9830)
#define DRP_IDIF_BPACTLI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF9834)
#define DRP_IDIF_WPMONI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF9838)
#define DRP_IDIF_RPMONI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF983C)
#define DRP_IDIF_FIFOMONI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF9880)
#define DRP_IDIF_DMACNTCW *(volatile unsigned long *)(drpk_base_addr + 0xFF9900)
#define DRP_IDIF_BADRCW *(volatile unsigned long *)(drpk_base_addr + 0xFF9908)
#define DRP_IDIF_DAMONCW *(volatile unsigned long *)(drpk_base_addr + 0xFF990C)
#define DRP_IDIF_DSMONLCW *(volatile unsigned long *)(drpk_base_addr + 0xFF9910)
#define DRP_IDIF_LCSMONLCW *(volatile unsigned long *)(drpk_base_addr + 0xFF991C)
#define DRP_IDIF_LADMONMCW *(volatile unsigned long *)(drpk_base_addr + 0xFF9920)
#define DRP_IDIF_LSZMONHCW *(volatile unsigned long *)(drpk_base_addr + 0xFF9924)
#define DRP_IDIF_FIFOMONCW *(volatile unsigned long *)(drpk_base_addr + 0xFF9980)
/* INTMON */
#define DRP_INTSTSMON *(volatile unsigned long *)(drpk_base_addr + 0xFD8000)
#define DRP_EINTSTSMON *(volatile unsigned long *)(drpk_base_addr + 0xFD8008)
#define DRP_FIFOSTS0 *(volatile unsigned long *)(drpk_base_addr + 0xFD8100)
#define DRP_FIFOSTS1 *(volatile unsigned long *)(drpk_base_addr + 0xFD8104)
#define DRP_FIFOSTS2 *(volatile unsigned long *)(drpk_base_addr + 0xFD8108)
#define DRP_FIFOSTS3 *(volatile unsigned long *)(drpk_base_addr + 0xFD810C)
#define DRP_FIFOSTS4 *(volatile unsigned long *)(drpk_base_addr + 0xFD8110)
#define DRP_FIFOSTS5 *(volatile unsigned long *)(drpk_base_addr + 0xFD8114)
#define DRP_FIFOSTS6 *(volatile unsigned long *)(drpk_base_addr + 0xFD8118)
#define DRP_FIFOSTS7 *(volatile unsigned long *)(drpk_base_addr + 0xFD811C)
/* DSCC */
#define DRP_DSCC_INT *(volatile unsigned long *)(drpk_base_addr + 0xFF8000)
#define DRP_DSCC_INTMSK *(volatile unsigned long *)(drpk_base_addr + 0xFF8004)
#define DRP_DSCC_INTMSKSET *(volatile unsigned long *)(drpk_base_addr + 0xFF8020)
#define DRP_DSCC_INTMSKCLR *(volatile unsigned long *)(drpk_base_addr + 0xFF8024)
#define DRP_SYNC0STS *(volatile unsigned long *)(drpk_base_addr + 0xFF8040)
#define DRP_SYNC1STS *(volatile unsigned long *)(drpk_base_addr + 0xFF8044)
#define DRP_SYNC2STS *(volatile unsigned long *)(drpk_base_addr + 0xFF8048)
#define DRP_SYNC3STS *(volatile unsigned long *)(drpk_base_addr + 0xFF804C)
#define DRP_SYNC4STS *(volatile unsigned long *)(drpk_base_addr + 0xFF8050)
#define DRP_SYNC5STS *(volatile unsigned long *)(drpk_base_addr + 0xFF8054)
#define DRP_SYNC6STS *(volatile unsigned long *)(drpk_base_addr + 0xFF8058)
#define DRP_SYNC7STS *(volatile unsigned long *)(drpk_base_addr + 0xFF805C)
#define DRP_DSCC_IDOFS0 *(volatile unsigned long *)(drpk_base_addr + 0xFF8080)
#define DRP_DSCC_IDOFS1 *(volatile unsigned long *)(drpk_base_addr + 0xFF8084)
#define DRP_DSCC_ARBIFMON *(volatile unsigned long *)(drpk_base_addr + 0xFF8090)
#define DRP_DSCC_ARBIFADRMON *(volatile unsigned long *)(drpk_base_addr + 0xFF8094)
#define DRP_DSCC_ARBMON *(volatile unsigned long *)(drpk_base_addr + 0xFF8098)
#define DRP_DSCC_ARBADRMON *(volatile unsigned long *)(drpk_base_addr + 0xFF809C)
#define DRP_DSCC_DCTLI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF8100)
#define DRP_DSCC_DPFCI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF8104)
#define DRP_DSCC_DPAI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF8108)
#define DRP_DSCC_PAMONI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF8118)
#define DRP_DSCC_CCMONI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF8120)
#define DRP_DSCC_DBGMONI0 *(volatile unsigned long *)(drpk_base_addr + 0xFF8130)
#define DRP_DSCC_DCTLI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF8140)
#define DRP_DSCC_DPFCI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF8144)
#define DRP_DSCC_DPAI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF8148)
#define DRP_DSCC_PAMON1 *(volatile unsigned long *)(drpk_base_addr + 0xFF8158)
#define DRP_DSCC_CCMON1 *(volatile unsigned long *)(drpk_base_addr + 0xFF8160)
#define DRP_DSCC_DBGMONI1 *(volatile unsigned long *)(drpk_base_addr + 0xFF8170)
#define DRP_DSCC_DCTLI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF8180)
#define DRP_DSCC_DPFCI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF8184)
#define DRP_DSCC_DPAI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF8188)
#define DRP_DSCC_PAMONI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF8198)
#define DRP_DSCC_CCMONI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF81A0)
#define DRP_DSCC_DBGMONI2 *(volatile unsigned long *)(drpk_base_addr + 0xFF81B0)
#define DRP_DSCC_DCTLI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF81C0)
#define DRP_DSCC_DPFCI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF81C4)
#define DRP_DSCC_DPAI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF81C8)
#define DRP_DSCC_PAMONI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF81D8)
#define DRP_DSCC_CCMONI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF81E0)
#define DRP_DSCC_DBGMONI3 *(volatile unsigned long *)(drpk_base_addr + 0xFF81F0)
#define DRP_DSCC_DCTLI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF8200)
#define DRP_DSCC_DPFCI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF8204)
#define DRP_DSCC_DPAI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF8208)
#define DRP_DSCC_PAMONI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF8218)
#define DRP_DSCC_CCMONI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF8220)
#define DRP_DSCC_DBGMONI4 *(volatile unsigned long *)(drpk_base_addr + 0xFF8230)
#define DRP_DSCC_DCTLI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF8240)
#define DRP_DSCC_DPFCI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF8244)
#define DRP_DSCC_DPAI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF8248)
#define DRP_DSCC_PAMONI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF8258)
#define DRP_DSCC_CCMONI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF8260)
#define DRP_DSCC_DBGMONI5 *(volatile unsigned long *)(drpk_base_addr + 0xFF8270)
#define DRP_DSCC_DCTLI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF8280)
#define DRP_DSCC_DPFCI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF8284)
#define DRP_DSCC_DPAI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF8288)
#define DRP_DSCC_PAMONI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF8298)
#define DRP_DSCC_CCMONI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF82A0)
#define DRP_DSCC_DBGMONI6 *(volatile unsigned long *)(drpk_base_addr + 0xFF82B0)
#define DRP_DSCC_DCTLI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF82C0)
#define DRP_DSCC_DPFCI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF82C4)
#define DRP_DSCC_DPAI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF82C8)
#define DRP_DSCC_PAMONI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF82D8)
#define DRP_DSCC_CCMONI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF82E0)
#define DRP_DSCC_DBGMONI7 *(volatile unsigned long *)(drpk_base_addr + 0xFF82F0)
/* DRPIF */
#define DRP_T0_ICH0INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D1000)
#define DRP_T0_ICH0INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x1D1010)
#define DRP_T0_ICH0INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x1D1014)
#define DRP_T0_ICH0INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x1D1018)
#define DRP_T0_ICH0FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D1030)
#define DRP_T0_ICH0FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x1D1040)
#define DRP_T0_ICH0FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x1D1044)
#define DRP_T0_ICH0FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x1D1048)
#define DRP_T0_ICH0FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x1D1050)
#define DRP_T0_ICH0FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x1D1054)
#define DRP_T0_ICH0FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x1D1058)
#define DRP_T0_ICH1INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D1080)
#define DRP_T0_ICH1INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x1D1090)
#define DRP_T0_ICH1INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x1D1094)
#define DRP_T0_ICH1INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x1D1098)
#define DRP_T0_ICH1FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D10B0)
#define DRP_T0_ICH1FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x1D10C0)
#define DRP_T0_ICH1FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x1D10C4)
#define DRP_T0_ICH1FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x1D10C8)
#define DRP_T0_ICH1FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x1D10D0)
#define DRP_T0_ICH1FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x1D10D4)
#define DRP_T0_ICH1FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x1D10D8)
#define DRP_T0_ICH2INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D1100)
#define DRP_T0_ICH2INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x1D1110)
#define DRP_T0_ICH2INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x1D1114)
#define DRP_T0_ICH2INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x1D1118)
#define DRP_T0_ICH2FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D1130)
#define DRP_T0_ICH2FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x1D1140)
#define DRP_T0_ICH2FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x1D1144)
#define DRP_T0_ICH2FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x1D1148)
#define DRP_T0_ICH2FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x1D1150)
#define DRP_T0_ICH2FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x1D1154)
#define DRP_T0_ICH2FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x1D1158)
#define DRP_T0_ICH3INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D1180)
#define DRP_T0_ICH3INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x1D1190)
#define DRP_T0_ICH3INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x1D1194)
#define DRP_T0_ICH3INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x1D1198)
#define DRP_T0_ICH3FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D11B0)
#define DRP_T0_ICH3FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x1D11C0)
#define DRP_T0_ICH3FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x1D11C4)
#define DRP_T0_ICH3FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x1D11C8)
#define DRP_T0_ICH3FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x1D11D0)
#define DRP_T0_ICH3FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x1D11D4)
#define DRP_T0_ICH3FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x1D11D8)
#define DRP_T0_READCTLSTS *(volatile unsigned long *)(drpk_base_addr + 0x1D1400)
#define DRP_T0_READCMD *(volatile unsigned long *)(drpk_base_addr + 0x1D1410)
#define DRP_T0_READADDR *(volatile unsigned long *)(drpk_base_addr + 0x1D1414)
#define DRP_T0_READSIZE *(volatile unsigned long *)(drpk_base_addr + 0x1D1418)
#define DRP_T0_READSTRD *(volatile unsigned long *)(drpk_base_addr + 0x1D141C)
#define DRP_T0_IFIFOCMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x1D1430)
#define DRP_T0_IFIFOCMD1L *(volatile unsigned long *)(drpk_base_addr + 0x1D1440)
#define DRP_T0_IFIFOCMD1M *(volatile unsigned long *)(drpk_base_addr + 0x1D1444)
#define DRP_T0_IFIFOCMD1H *(volatile unsigned long *)(drpk_base_addr + 0x1D1448)
#define DRP_T0_IFIFOCMD1HH *(volatile unsigned long *)(drpk_base_addr + 0x1D144C)
#define DRP_T0_IFIFOCMD2L *(volatile unsigned long *)(drpk_base_addr + 0x1D1450)
#define DRP_T0_IFIFOCMD2M *(volatile unsigned long *)(drpk_base_addr + 0x1D1454)
#define DRP_T0_IFIFOCMD2H *(volatile unsigned long *)(drpk_base_addr + 0x1D1458)
#define DRP_T0_IFIFOCMD2HH *(volatile unsigned long *)(drpk_base_addr + 0x1D145C)
#define DRP_T0_IFIFOCMD3L *(volatile unsigned long *)(drpk_base_addr + 0x1D1460)
#define DRP_T0_IFIFOCMD3M *(volatile unsigned long *)(drpk_base_addr + 0x1D1464)
#define DRP_T0_IFIFOCMD3H *(volatile unsigned long *)(drpk_base_addr + 0x1D1468)
#define DRP_T0_IFIFOCMD3HH *(volatile unsigned long *)(drpk_base_addr + 0x1D146C)
#define DRP_T0_IFIFOCMD4L *(volatile unsigned long *)(drpk_base_addr + 0x1D1470)
#define DRP_T0_IFIFOCMD4M *(volatile unsigned long *)(drpk_base_addr + 0x1D1474)
#define DRP_T0_IFIFOCMD4H *(volatile unsigned long *)(drpk_base_addr + 0x1D1478)
#define DRP_T0_IFIFOCMD4HH *(volatile unsigned long *)(drpk_base_addr + 0x1D147C)
#define DRP_T0_ICTRLFLGMON *(volatile unsigned long *)(drpk_base_addr + 0x1D1600)
#define DRP_T0_ISTPUPDT *(volatile unsigned long *)(drpk_base_addr + 0x1D1610)
#define DRP_T0_SPAIFTX *(volatile unsigned long *)(drpk_base_addr + 0x1D1614)
#define DRP_T0_IHOLDCNTCTL *(volatile unsigned long *)(drpk_base_addr + 0x1D1700)
#define DRP_T0_IHOLDCNT *(volatile unsigned long *)(drpk_base_addr + 0x1D1704)
#define DRP_T0_DATAREQCTL *(volatile unsigned long *)(drpk_base_addr + 0x1D1710)
#define DRP_T0_DATAREQCNTL *(volatile unsigned long *)(drpk_base_addr + 0x1D1714)
#define DRP_T0_DATAREQCNTH *(volatile unsigned long *)(drpk_base_addr + 0x1D1718)
#define DRP_T0_RCMDVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x1D1720)
#define DRP_T0_RCMDVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x1D1724)
#define DRP_T0_RCMDVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x1D1728)
#define DRP_T0_OCH0INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D1800)
#define DRP_T0_OCH0OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x1D1810)
#define DRP_T0_OCH0OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x1D1814)
#define DRP_T0_OCH0OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x1D1818)
#define DRP_T0_OCH0FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D1830)
#define DRP_T0_OCH0FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x1D1840)
#define DRP_T0_OCH0FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x1D1844)
#define DRP_T0_OCH0FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x1D1848)
#define DRP_T0_OCH0FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x1D1850)
#define DRP_T0_OCH0FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x1D1854)
#define DRP_T0_OCH0FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x1D1858)
#define DRP_T0_OCH0FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x1D1860)
#define DRP_T0_OCH0FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x1D1864)
#define DRP_T0_OCH0FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x1D1868)
#define DRP_T0_OCH0FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x1D1870)
#define DRP_T0_OCH0FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x1D1874)
#define DRP_T0_OCH0FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x1D1878)
#define DRP_T0_OCH1INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D1880)
#define DRP_T0_OCH1OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x1D1890)
#define DRP_T0_OCH1OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x1D1894)
#define DRP_T0_OCH1OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x1D1898)
#define DRP_T0_OCH1FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D18B0)
#define DRP_T0_OCH1FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x1D18C0)
#define DRP_T0_OCH1FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x1D18C4)
#define DRP_T0_OCH1FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x1D18C8)
#define DRP_T0_OCH1FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x1D18D0)
#define DRP_T0_OCH1FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x1D18D4)
#define DRP_T0_OCH1FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x1D18D8)
#define DRP_T0_OCH1FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x1D18E0)
#define DRP_T0_OCH1FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x1D18E4)
#define DRP_T0_OCH1FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x1D18E8)
#define DRP_T0_OCH1FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x1D18F0)
#define DRP_T0_OCH1FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x1D18F4)
#define DRP_T0_OCH1FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x1D18F8)
#define DRP_T0_OCH2INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D1900)
#define DRP_T0_OCH2OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x1D1910)
#define DRP_T0_OCH2OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x1D1914)
#define DRP_T0_OCH2OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x1D1918)
#define DRP_T0_OCH2FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D1930)
#define DRP_T0_OCH2FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x1D1940)
#define DRP_T0_OCH2FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x1D1944)
#define DRP_T0_OCH2FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x1D1948)
#define DRP_T0_OCH2FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x1D1950)
#define DRP_T0_OCH2FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x1D1954)
#define DRP_T0_OCH2FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x1D1958)
#define DRP_T0_OCH2FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x1D1960)
#define DRP_T0_OCH2FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x1D1964)
#define DRP_T0_OCH2FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x1D1968)
#define DRP_T0_OCH2FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x1D1970)
#define DRP_T0_OCH2FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x1D1974)
#define DRP_T0_OCH2FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x1D1978)
#define DRP_T0_OCH3INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D1980)
#define DRP_T0_OCH3OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x1D1990)
#define DRP_T0_OCH3OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x1D1994)
#define DRP_T0_OCH3OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x1D1998)
#define DRP_T0_OCH3FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x1D19B0)
#define DRP_T0_OCH3FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x1D19C0)
#define DRP_T0_OCH3FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x1D19C4)
#define DRP_T0_OCH3FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x1D19C8)
#define DRP_T0_OCH3FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x1D19D0)
#define DRP_T0_OCH3FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x1D19D4)
#define DRP_T0_OCH3FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x1D19D8)
#define DRP_T0_OCH3FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x1D19E0)
#define DRP_T0_OCH3FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x1D19E4)
#define DRP_T0_OCH3FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x1D19E8)
#define DRP_T0_OCH3FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x1D19F0)
#define DRP_T0_OCH3FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x1D19F4)
#define DRP_T0_OCH3FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x1D19F8)
#define DRP_T0_WRITECMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x1D1C00)
#define DRP_T0_WRITECMD *(volatile unsigned long *)(drpk_base_addr + 0x1D1C10)
#define DRP_T0_WRITEADDR *(volatile unsigned long *)(drpk_base_addr + 0x1D1C14)
#define DRP_T0_WRITESIZE *(volatile unsigned long *)(drpk_base_addr + 0x1D1C18)
#define DRP_T0_WRITESTRD *(volatile unsigned long *)(drpk_base_addr + 0x1D1C1C)
#define DRP_T0_OFIFOCMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x1D1C30)
#define DRP_T0_OFIFOCMD1L *(volatile unsigned long *)(drpk_base_addr + 0x1D1C40)
#define DRP_T0_OFIFOCMD1M *(volatile unsigned long *)(drpk_base_addr + 0x1D1C44)
#define DRP_T0_OFIFOCMD1H *(volatile unsigned long *)(drpk_base_addr + 0x1D1C48)
#define DRP_T0_OFIFOCMD1HH *(volatile unsigned long *)(drpk_base_addr + 0x1D1C4C)
#define DRP_T0_OFIFOCMD2L *(volatile unsigned long *)(drpk_base_addr + 0x1D1C50)
#define DRP_T0_OFIFOCMD2M *(volatile unsigned long *)(drpk_base_addr + 0x1D1C54)
#define DRP_T0_OFIFOCMD2H *(volatile unsigned long *)(drpk_base_addr + 0x1D1C58)
#define DRP_T0_OFIFOCMD2HH *(volatile unsigned long *)(drpk_base_addr + 0x1D1C5C)
#define DRP_T0_OFIFOCMD3L *(volatile unsigned long *)(drpk_base_addr + 0x1D1C60)
#define DRP_T0_OFIFOCMD3M *(volatile unsigned long *)(drpk_base_addr + 0x1D1C64)
#define DRP_T0_OFIFOCMD3H *(volatile unsigned long *)(drpk_base_addr + 0x1D1C68)
#define DRP_T0_OFIFOCMD3HH *(volatile unsigned long *)(drpk_base_addr + 0x1D1C6C)
#define DRP_T0_OFIFOCMD4L *(volatile unsigned long *)(drpk_base_addr + 0x1D1C70)
#define DRP_T0_OFIFOCMD4M *(volatile unsigned long *)(drpk_base_addr + 0x1D1C74)
#define DRP_T0_OFIFOCMD4H *(volatile unsigned long *)(drpk_base_addr + 0x1D1C78)
#define DRP_T0_OFIFOCMD4HH *(volatile unsigned long *)(drpk_base_addr + 0x1D1C7C)
#define DRP_T0_OCTRLFLGMON *(volatile unsigned long *)(drpk_base_addr + 0x1D1E00)
#define DRP_T0_OHOLDCNTCTL *(volatile unsigned long *)(drpk_base_addr + 0x1D1F00)
#define DRP_T0_OHOLDCNT *(volatile unsigned long *)(drpk_base_addr + 0x1D1F04)
#define DRP_T0_DATAVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x1D1F10)
#define DRP_T0_DATAVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x1D1F14)
#define DRP_T0_DATAVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x1D1F18)
#define DRP_T0_WCMDVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x1D1F20)
#define DRP_T0_WCMDVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x1D1F24)
#define DRP_T0_WCMDVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x1D1F28)
#define DRP_T1_ICH0INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D1000)
#define DRP_T1_ICH0INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x3D1010)
#define DRP_T1_ICH0INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x3D1014)
#define DRP_T1_ICH0INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x3D1018)
#define DRP_T1_ICH0FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D1030)
#define DRP_T1_ICH0FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x3D1040)
#define DRP_T1_ICH0FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x3D1044)
#define DRP_T1_ICH0FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x3D1048)
#define DRP_T1_ICH0FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x3D1050)
#define DRP_T1_ICH0FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x3D1054)
#define DRP_T1_ICH0FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x3D1058)
#define DRP_T1_ICH1INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D1080)
#define DRP_T1_ICH1INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x3D1090)
#define DRP_T1_ICH1INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x3D1094)
#define DRP_T1_ICH1INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x3D1098)
#define DRP_T1_ICH1FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D10B0)
#define DRP_T1_ICH1FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x3D10C0)
#define DRP_T1_ICH1FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x3D10C4)
#define DRP_T1_ICH1FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x3D10C8)
#define DRP_T1_ICH1FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x3D10D0)
#define DRP_T1_ICH1FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x3D10D4)
#define DRP_T1_ICH1FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x3D10D8)
#define DRP_T1_ICH2INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D1100)
#define DRP_T1_ICH2INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x3D1110)
#define DRP_T1_ICH2INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x3D1114)
#define DRP_T1_ICH2INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x3D1118)
#define DRP_T1_ICH2FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D1130)
#define DRP_T1_ICH2FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x3D1140)
#define DRP_T1_ICH2FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x3D1144)
#define DRP_T1_ICH2FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x3D1148)
#define DRP_T1_ICH2FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x3D1150)
#define DRP_T1_ICH2FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x3D1154)
#define DRP_T1_ICH2FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x3D1158)
#define DRP_T1_ICH3INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D1180)
#define DRP_T1_ICH3INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x3D1190)
#define DRP_T1_ICH3INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x3D1194)
#define DRP_T1_ICH3INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x3D1198)
#define DRP_T1_ICH3FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D11B0)
#define DRP_T1_ICH3FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x3D11C0)
#define DRP_T1_ICH3FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x3D11C4)
#define DRP_T1_ICH3FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x3D11C8)
#define DRP_T1_ICH3FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x3D11D0)
#define DRP_T1_ICH3FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x3D11D4)
#define DRP_T1_ICH3FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x3D11D8)
#define DRP_T1_READCTLSTS *(volatile unsigned long *)(drpk_base_addr + 0x3D1400)
#define DRP_T1_READCMD *(volatile unsigned long *)(drpk_base_addr + 0x3D1410)
#define DRP_T1_READADDR *(volatile unsigned long *)(drpk_base_addr + 0x3D1414)
#define DRP_T1_READSIZE *(volatile unsigned long *)(drpk_base_addr + 0x3D1418)
#define DRP_T1_READSTRD *(volatile unsigned long *)(drpk_base_addr + 0x3D141C)
#define DRP_T1_IFIFOCMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x3D1430)
#define DRP_T1_IFIFOCMD1L *(volatile unsigned long *)(drpk_base_addr + 0x3D1440)
#define DRP_T1_IFIFOCMD1M *(volatile unsigned long *)(drpk_base_addr + 0x3D1444)
#define DRP_T1_IFIFOCMD1H *(volatile unsigned long *)(drpk_base_addr + 0x3D1448)
#define DRP_T1_IFIFOCMD1HH *(volatile unsigned long *)(drpk_base_addr + 0x3D144C)
#define DRP_T1_IFIFOCMD2L *(volatile unsigned long *)(drpk_base_addr + 0x3D1450)
#define DRP_T1_IFIFOCMD2M *(volatile unsigned long *)(drpk_base_addr + 0x3D1454)
#define DRP_T1_IFIFOCMD2H *(volatile unsigned long *)(drpk_base_addr + 0x3D1458)
#define DRP_T1_IFIFOCMD2HH *(volatile unsigned long *)(drpk_base_addr + 0x3D145C)
#define DRP_T1_IFIFOCMD3L *(volatile unsigned long *)(drpk_base_addr + 0x3D1460)
#define DRP_T1_IFIFOCMD3M *(volatile unsigned long *)(drpk_base_addr + 0x3D1464)
#define DRP_T1_IFIFOCMD3H *(volatile unsigned long *)(drpk_base_addr + 0x3D1468)
#define DRP_T1_IFIFOCMD3HH *(volatile unsigned long *)(drpk_base_addr + 0x3D146C)
#define DRP_T1_IFIFOCMD4L *(volatile unsigned long *)(drpk_base_addr + 0x3D1470)
#define DRP_T1_IFIFOCMD4M *(volatile unsigned long *)(drpk_base_addr + 0x3D1474)
#define DRP_T1_IFIFOCMD4H *(volatile unsigned long *)(drpk_base_addr + 0x3D1478)
#define DRP_T1_IFIFOCMD4HH *(volatile unsigned long *)(drpk_base_addr + 0x3D147C)
#define DRP_T1_ICTRLFLGMON *(volatile unsigned long *)(drpk_base_addr + 0x3D1600)
#define DRP_T1_ISTPUPDT *(volatile unsigned long *)(drpk_base_addr + 0x3D1610)
#define DRP_T1_SPAIFTX *(volatile unsigned long *)(drpk_base_addr + 0x3D1614)
#define DRP_T1_IHOLDCNTCTL *(volatile unsigned long *)(drpk_base_addr + 0x3D1700)
#define DRP_T1_IHOLDCNT *(volatile unsigned long *)(drpk_base_addr + 0x3D1704)
#define DRP_T1_DATAREQCTL *(volatile unsigned long *)(drpk_base_addr + 0x3D1710)
#define DRP_T1_DATAREQCNTL *(volatile unsigned long *)(drpk_base_addr + 0x3D1714)
#define DRP_T1_DATAREQCNTH *(volatile unsigned long *)(drpk_base_addr + 0x3D1718)
#define DRP_T1_RCMDVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x3D1720)
#define DRP_T1_RCMDVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x3D1724)
#define DRP_T1_RCMDVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x3D1728)
#define DRP_T1_OCH0INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D1800)
#define DRP_T1_OCH0OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x3D1810)
#define DRP_T1_OCH0OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x3D1814)
#define DRP_T1_OCH0OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x3D1818)
#define DRP_T1_OCH0FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D1830)
#define DRP_T1_OCH0FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x3D1840)
#define DRP_T1_OCH0FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x3D1844)
#define DRP_T1_OCH0FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x3D1848)
#define DRP_T1_OCH0FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x3D1850)
#define DRP_T1_OCH0FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x3D1854)
#define DRP_T1_OCH0FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x3D1858)
#define DRP_T1_OCH0FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x3D1860)
#define DRP_T1_OCH0FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x3D1864)
#define DRP_T1_OCH0FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x3D1868)
#define DRP_T1_OCH0FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x3D1870)
#define DRP_T1_OCH0FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x3D1874)
#define DRP_T1_OCH0FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x3D1878)
#define DRP_T1_OCH1INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D1880)
#define DRP_T1_OCH1OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x3D1890)
#define DRP_T1_OCH1OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x3D1894)
#define DRP_T1_OCH1OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x3D1898)
#define DRP_T1_OCH1FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D18B0)
#define DRP_T1_OCH1FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x3D18C0)
#define DRP_T1_OCH1FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x3D18C4)
#define DRP_T1_OCH1FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x3D18C8)
#define DRP_T1_OCH1FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x3D18D0)
#define DRP_T1_OCH1FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x3D18D4)
#define DRP_T1_OCH1FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x3D18D8)
#define DRP_T1_OCH1FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x3D18E0)
#define DRP_T1_OCH1FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x3D18E4)
#define DRP_T1_OCH1FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x3D18E8)
#define DRP_T1_OCH1FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x3D18F0)
#define DRP_T1_OCH1FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x3D18F4)
#define DRP_T1_OCH1FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x3D18F8)
#define DRP_T1_OCH2INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D1900)
#define DRP_T1_OCH2OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x3D1910)
#define DRP_T1_OCH2OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x3D1914)
#define DRP_T1_OCH2OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x3D1918)
#define DRP_T1_OCH2FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D1930)
#define DRP_T1_OCH2FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x3D1940)
#define DRP_T1_OCH2FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x3D1944)
#define DRP_T1_OCH2FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x3D1948)
#define DRP_T1_OCH2FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x3D1950)
#define DRP_T1_OCH2FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x3D1954)
#define DRP_T1_OCH2FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x3D1958)
#define DRP_T1_OCH2FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x3D1960)
#define DRP_T1_OCH2FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x3D1964)
#define DRP_T1_OCH2FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x3D1968)
#define DRP_T1_OCH2FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x3D1970)
#define DRP_T1_OCH2FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x3D1974)
#define DRP_T1_OCH2FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x3D1978)
#define DRP_T1_OCH3INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D1980)
#define DRP_T1_OCH3OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x3D1990)
#define DRP_T1_OCH3OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x3D1994)
#define DRP_T1_OCH3OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x3D1998)
#define DRP_T1_OCH3FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x3D19B0)
#define DRP_T1_OCH3FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x3D19C0)
#define DRP_T1_OCH3FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x3D19C4)
#define DRP_T1_OCH3FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x3D19C8)
#define DRP_T1_OCH3FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x3D19D0)
#define DRP_T1_OCH3FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x3D19D4)
#define DRP_T1_OCH3FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x3D19D8)
#define DRP_T1_OCH3FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x3D19E0)
#define DRP_T1_OCH3FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x3D19E4)
#define DRP_T1_OCH3FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x3D19E8)
#define DRP_T1_OCH3FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x3D19F0)
#define DRP_T1_OCH3FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x3D19F4)
#define DRP_T1_OCH3FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x3D19F8)
#define DRP_T1_WRITECMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x3D1C00)
#define DRP_T1_WRITECMD *(volatile unsigned long *)(drpk_base_addr + 0x3D1C10)
#define DRP_T1_WRITEADDR *(volatile unsigned long *)(drpk_base_addr + 0x3D1C14)
#define DRP_T1_WRITESIZE *(volatile unsigned long *)(drpk_base_addr + 0x3D1C18)
#define DRP_T1_WRITESTRD *(volatile unsigned long *)(drpk_base_addr + 0x3D1C1C)
#define DRP_T1_OFIFOCMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x3D1C30)
#define DRP_T1_OFIFOCMD1L *(volatile unsigned long *)(drpk_base_addr + 0x3D1C40)
#define DRP_T1_OFIFOCMD1M *(volatile unsigned long *)(drpk_base_addr + 0x3D1C44)
#define DRP_T1_OFIFOCMD1H *(volatile unsigned long *)(drpk_base_addr + 0x3D1C48)
#define DRP_T1_OFIFOCMD1HH *(volatile unsigned long *)(drpk_base_addr + 0x3D1C4C)
#define DRP_T1_OFIFOCMD2L *(volatile unsigned long *)(drpk_base_addr + 0x3D1C50)
#define DRP_T1_OFIFOCMD2M *(volatile unsigned long *)(drpk_base_addr + 0x3D1C54)
#define DRP_T1_OFIFOCMD2H *(volatile unsigned long *)(drpk_base_addr + 0x3D1C58)
#define DRP_T1_OFIFOCMD2HH *(volatile unsigned long *)(drpk_base_addr + 0x3D1C5C)
#define DRP_T1_OFIFOCMD3L *(volatile unsigned long *)(drpk_base_addr + 0x3D1C60)
#define DRP_T1_OFIFOCMD3M *(volatile unsigned long *)(drpk_base_addr + 0x3D1C64)
#define DRP_T1_OFIFOCMD3H *(volatile unsigned long *)(drpk_base_addr + 0x3D1C68)
#define DRP_T1_OFIFOCMD3HH *(volatile unsigned long *)(drpk_base_addr + 0x3D1C6C)
#define DRP_T1_OFIFOCMD4L *(volatile unsigned long *)(drpk_base_addr + 0x3D1C70)
#define DRP_T1_OFIFOCMD4M *(volatile unsigned long *)(drpk_base_addr + 0x3D1C74)
#define DRP_T1_OFIFOCMD4H *(volatile unsigned long *)(drpk_base_addr + 0x3D1C78)
#define DRP_T1_OFIFOCMD4HH *(volatile unsigned long *)(drpk_base_addr + 0x3D1C7C)
#define DRP_T1_OCTRLFLGMON *(volatile unsigned long *)(drpk_base_addr + 0x3D1E00)
#define DRP_T1_OHOLDCNTCTL *(volatile unsigned long *)(drpk_base_addr + 0x3D1F00)
#define DRP_T1_OHOLDCNT *(volatile unsigned long *)(drpk_base_addr + 0x3D1F04)
#define DRP_T1_DATAVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x3D1F10)
#define DRP_T1_DATAVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x3D1F14)
#define DRP_T1_DATAVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x3D1F18)
#define DRP_T1_WCMDVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x3D1F20)
#define DRP_T1_WCMDVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x3D1F24)
#define DRP_T1_WCMDVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x3D1F28)
#define DRP_T2_ICH0INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D1000)
#define DRP_T2_ICH0INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x5D1010)
#define DRP_T2_ICH0INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x5D1014)
#define DRP_T2_ICH0INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x5D1018)
#define DRP_T2_ICH0FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D1030)
#define DRP_T2_ICH0FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x5D1040)
#define DRP_T2_ICH0FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x5D1044)
#define DRP_T2_ICH0FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x5D1048)
#define DRP_T2_ICH0FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x5D1050)
#define DRP_T2_ICH0FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x5D1054)
#define DRP_T2_ICH0FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x5D1058)
#define DRP_T2_ICH1INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D1080)
#define DRP_T2_ICH1INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x5D1090)
#define DRP_T2_ICH1INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x5D1094)
#define DRP_T2_ICH1INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x5D1098)
#define DRP_T2_ICH1FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D10B0)
#define DRP_T2_ICH1FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x5D10C0)
#define DRP_T2_ICH1FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x5D10C4)
#define DRP_T2_ICH1FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x5D10C8)
#define DRP_T2_ICH1FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x5D10D0)
#define DRP_T2_ICH1FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x5D10D4)
#define DRP_T2_ICH1FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x5D10D8)
#define DRP_T2_ICH2INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D1100)
#define DRP_T2_ICH2INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x5D1110)
#define DRP_T2_ICH2INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x5D1114)
#define DRP_T2_ICH2INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x5D1118)
#define DRP_T2_ICH2FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D1130)
#define DRP_T2_ICH2FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x5D1140)
#define DRP_T2_ICH2FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x5D1144)
#define DRP_T2_ICH2FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x5D1148)
#define DRP_T2_ICH2FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x5D1150)
#define DRP_T2_ICH2FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x5D1154)
#define DRP_T2_ICH2FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x5D1158)
#define DRP_T2_ICH3INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D1180)
#define DRP_T2_ICH3INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x5D1190)
#define DRP_T2_ICH3INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x5D1194)
#define DRP_T2_ICH3INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x5D1198)
#define DRP_T2_ICH3FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D11B0)
#define DRP_T2_ICH3FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x5D11C0)
#define DRP_T2_ICH3FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x5D11C4)
#define DRP_T2_ICH3FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x5D11C8)
#define DRP_T2_ICH3FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x5D11D0)
#define DRP_T2_ICH3FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x5D11D4)
#define DRP_T2_ICH3FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x5D11D8)
#define DRP_T2_READCTLSTS *(volatile unsigned long *)(drpk_base_addr + 0x5D1400)
#define DRP_T2_READCMD *(volatile unsigned long *)(drpk_base_addr + 0x5D1410)
#define DRP_T2_READADDR *(volatile unsigned long *)(drpk_base_addr + 0x5D1414)
#define DRP_T2_READSIZE *(volatile unsigned long *)(drpk_base_addr + 0x5D1418)
#define DRP_T2_READSTRD *(volatile unsigned long *)(drpk_base_addr + 0x5D141C)
#define DRP_T2_IFIFOCMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x5D1430)
#define DRP_T2_IFIFOCMD1L *(volatile unsigned long *)(drpk_base_addr + 0x5D1440)
#define DRP_T2_IFIFOCMD1M *(volatile unsigned long *)(drpk_base_addr + 0x5D1444)
#define DRP_T2_IFIFOCMD1H *(volatile unsigned long *)(drpk_base_addr + 0x5D1448)
#define DRP_T2_IFIFOCMD1HH *(volatile unsigned long *)(drpk_base_addr + 0x5D144C)
#define DRP_T2_IFIFOCMD2L *(volatile unsigned long *)(drpk_base_addr + 0x5D1450)
#define DRP_T2_IFIFOCMD2M *(volatile unsigned long *)(drpk_base_addr + 0x5D1454)
#define DRP_T2_IFIFOCMD2H *(volatile unsigned long *)(drpk_base_addr + 0x5D1458)
#define DRP_T2_IFIFOCMD2HH *(volatile unsigned long *)(drpk_base_addr + 0x5D145C)
#define DRP_T2_IFIFOCMD3L *(volatile unsigned long *)(drpk_base_addr + 0x5D1460)
#define DRP_T2_IFIFOCMD3M *(volatile unsigned long *)(drpk_base_addr + 0x5D1464)
#define DRP_T2_IFIFOCMD3H *(volatile unsigned long *)(drpk_base_addr + 0x5D1468)
#define DRP_T2_IFIFOCMD3HH *(volatile unsigned long *)(drpk_base_addr + 0x5D146C)
#define DRP_T2_IFIFOCMD4L *(volatile unsigned long *)(drpk_base_addr + 0x5D1470)
#define DRP_T2_IFIFOCMD4M *(volatile unsigned long *)(drpk_base_addr + 0x5D1474)
#define DRP_T2_IFIFOCMD4H *(volatile unsigned long *)(drpk_base_addr + 0x5D1478)
#define DRP_T2_IFIFOCMD4HH *(volatile unsigned long *)(drpk_base_addr + 0x5D147C)
#define DRP_T2_ICTRLFLGMON *(volatile unsigned long *)(drpk_base_addr + 0x5D1600)
#define DRP_T2_ISTPUPDT *(volatile unsigned long *)(drpk_base_addr + 0x5D1610)
#define DRP_T2_SPAIFTX *(volatile unsigned long *)(drpk_base_addr + 0x5D1614)
#define DRP_T2_IHOLDCNTCTL *(volatile unsigned long *)(drpk_base_addr + 0x5D1700)
#define DRP_T2_IHOLDCNT *(volatile unsigned long *)(drpk_base_addr + 0x5D1704)
#define DRP_T2_DATAREQCTL *(volatile unsigned long *)(drpk_base_addr + 0x5D1710)
#define DRP_T2_DATAREQCNTL *(volatile unsigned long *)(drpk_base_addr + 0x5D1714)
#define DRP_T2_DATAREQCNTH *(volatile unsigned long *)(drpk_base_addr + 0x5D1718)
#define DRP_T2_RCMDVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x5D1720)
#define DRP_T2_RCMDVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x5D1724)
#define DRP_T2_RCMDVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x5D1728)
#define DRP_T2_OCH0INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D1800)
#define DRP_T2_OCH0OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x5D1810)
#define DRP_T2_OCH0OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x5D1814)
#define DRP_T2_OCH0OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x5D1818)
#define DRP_T2_OCH0FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D1830)
#define DRP_T2_OCH0FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x5D1840)
#define DRP_T2_OCH0FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x5D1844)
#define DRP_T2_OCH0FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x5D1848)
#define DRP_T2_OCH0FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x5D1850)
#define DRP_T2_OCH0FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x5D1854)
#define DRP_T2_OCH0FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x5D1858)
#define DRP_T2_OCH0FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x5D1860)
#define DRP_T2_OCH0FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x5D1864)
#define DRP_T2_OCH0FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x5D1868)
#define DRP_T2_OCH0FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x5D1870)
#define DRP_T2_OCH0FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x5D1874)
#define DRP_T2_OCH0FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x5D1878)
#define DRP_T2_OCH1INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D1880)
#define DRP_T2_OCH1OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x5D1890)
#define DRP_T2_OCH1OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x5D1894)
#define DRP_T2_OCH1OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x5D1898)
#define DRP_T2_OCH1FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D18B0)
#define DRP_T2_OCH1FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x5D18C0)
#define DRP_T2_OCH1FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x5D18C4)
#define DRP_T2_OCH1FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x5D18C8)
#define DRP_T2_OCH1FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x5D18D0)
#define DRP_T2_OCH1FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x5D18D4)
#define DRP_T2_OCH1FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x5D18D8)
#define DRP_T2_OCH1FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x5D18E0)
#define DRP_T2_OCH1FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x5D18E4)
#define DRP_T2_OCH1FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x5D18E8)
#define DRP_T2_OCH1FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x5D18F0)
#define DRP_T2_OCH1FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x5D18F4)
#define DRP_T2_OCH1FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x5D18F8)
#define DRP_T2_OCH2INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D1900)
#define DRP_T2_OCH2OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x5D1910)
#define DRP_T2_OCH2OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x5D1914)
#define DRP_T2_OCH2OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x5D1918)
#define DRP_T2_OCH2FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D1930)
#define DRP_T2_OCH2FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x5D1940)
#define DRP_T2_OCH2FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x5D1944)
#define DRP_T2_OCH2FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x5D1948)
#define DRP_T2_OCH2FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x5D1950)
#define DRP_T2_OCH2FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x5D1954)
#define DRP_T2_OCH2FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x5D1958)
#define DRP_T2_OCH2FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x5D1960)
#define DRP_T2_OCH2FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x5D1964)
#define DRP_T2_OCH2FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x5D1968)
#define DRP_T2_OCH2FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x5D1970)
#define DRP_T2_OCH2FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x5D1974)
#define DRP_T2_OCH2FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x5D1978)
#define DRP_T2_OCH3INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D1980)
#define DRP_T2_OCH3OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x5D1990)
#define DRP_T2_OCH3OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x5D1994)
#define DRP_T2_OCH3OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x5D1998)
#define DRP_T2_OCH3FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x5D19B0)
#define DRP_T2_OCH3FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x5D19C0)
#define DRP_T2_OCH3FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x5D19C4)
#define DRP_T2_OCH3FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x5D19C8)
#define DRP_T2_OCH3FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x5D19D0)
#define DRP_T2_OCH3FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x5D19D4)
#define DRP_T2_OCH3FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x5D19D8)
#define DRP_T2_OCH3FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x5D19E0)
#define DRP_T2_OCH3FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x5D19E4)
#define DRP_T2_OCH3FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x5D19E8)
#define DRP_T2_OCH3FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x5D19F0)
#define DRP_T2_OCH3FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x5D19F4)
#define DRP_T2_OCH3FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x5D19F8)
#define DRP_T2_WRITECMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x5D1C00)
#define DRP_T2_WRITECMD *(volatile unsigned long *)(drpk_base_addr + 0x5D1C10)
#define DRP_T2_WRITEADDR *(volatile unsigned long *)(drpk_base_addr + 0x5D1C14)
#define DRP_T2_WRITESIZE *(volatile unsigned long *)(drpk_base_addr + 0x5D1C18)
#define DRP_T2_WRITESTRD *(volatile unsigned long *)(drpk_base_addr + 0x5D1C1C)
#define DRP_T2_OFIFOCMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x5D1C30)
#define DRP_T2_OFIFOCMD1L *(volatile unsigned long *)(drpk_base_addr + 0x5D1C40)
#define DRP_T2_OFIFOCMD1M *(volatile unsigned long *)(drpk_base_addr + 0x5D1C44)
#define DRP_T2_OFIFOCMD1H *(volatile unsigned long *)(drpk_base_addr + 0x5D1C48)
#define DRP_T2_OFIFOCMD1HH *(volatile unsigned long *)(drpk_base_addr + 0x5D1C4C)
#define DRP_T2_OFIFOCMD2L *(volatile unsigned long *)(drpk_base_addr + 0x5D1C50)
#define DRP_T2_OFIFOCMD2M *(volatile unsigned long *)(drpk_base_addr + 0x5D1C54)
#define DRP_T2_OFIFOCMD2H *(volatile unsigned long *)(drpk_base_addr + 0x5D1C58)
#define DRP_T2_OFIFOCMD2HH *(volatile unsigned long *)(drpk_base_addr + 0x5D1C5C)
#define DRP_T2_OFIFOCMD3L *(volatile unsigned long *)(drpk_base_addr + 0x5D1C60)
#define DRP_T2_OFIFOCMD3M *(volatile unsigned long *)(drpk_base_addr + 0x5D1C64)
#define DRP_T2_OFIFOCMD3H *(volatile unsigned long *)(drpk_base_addr + 0x5D1C68)
#define DRP_T2_OFIFOCMD3HH *(volatile unsigned long *)(drpk_base_addr + 0x5D1C6C)
#define DRP_T2_OFIFOCMD4L *(volatile unsigned long *)(drpk_base_addr + 0x5D1C70)
#define DRP_T2_OFIFOCMD4M *(volatile unsigned long *)(drpk_base_addr + 0x5D1C74)
#define DRP_T2_OFIFOCMD4H *(volatile unsigned long *)(drpk_base_addr + 0x5D1C78)
#define DRP_T2_OFIFOCMD4HH *(volatile unsigned long *)(drpk_base_addr + 0x5D1C7C)
#define DRP_T2_OCTRLFLGMON *(volatile unsigned long *)(drpk_base_addr + 0x5D1E00)
#define DRP_T2_OHOLDCNTCTL *(volatile unsigned long *)(drpk_base_addr + 0x5D1F00)
#define DRP_T2_OHOLDCNT *(volatile unsigned long *)(drpk_base_addr + 0x5D1F04)
#define DRP_T2_DATAVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x5D1F10)
#define DRP_T2_DATAVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x5D1F14)
#define DRP_T2_DATAVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x5D1F18)
#define DRP_T2_WCMDVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x5D1F20)
#define DRP_T2_WCMDVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x5D1F24)
#define DRP_T2_WCMDVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x5D1F28)
#define DRP_T3_ICH0INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D1000)
#define DRP_T3_ICH0INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x7D1010)
#define DRP_T3_ICH0INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x7D1014)
#define DRP_T3_ICH0INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x7D1018)
#define DRP_T3_ICH0FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D1030)
#define DRP_T3_ICH0FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x7D1040)
#define DRP_T3_ICH0FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x7D1044)
#define DRP_T3_ICH0FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x7D1048)
#define DRP_T3_ICH0FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x7D1050)
#define DRP_T3_ICH0FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x7D1054)
#define DRP_T3_ICH0FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x7D1058)
#define DRP_T3_ICH1INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D1080)
#define DRP_T3_ICH1INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x7D1090)
#define DRP_T3_ICH1INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x7D1094)
#define DRP_T3_ICH1INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x7D1098)
#define DRP_T3_ICH1FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D10B0)
#define DRP_T3_ICH1FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x7D10C0)
#define DRP_T3_ICH1FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x7D10C4)
#define DRP_T3_ICH1FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x7D10C8)
#define DRP_T3_ICH1FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x7D10D0)
#define DRP_T3_ICH1FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x7D10D4)
#define DRP_T3_ICH1FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x7D10D8)
#define DRP_T3_ICH2INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D1100)
#define DRP_T3_ICH2INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x7D1110)
#define DRP_T3_ICH2INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x7D1114)
#define DRP_T3_ICH2INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x7D1118)
#define DRP_T3_ICH2FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D1130)
#define DRP_T3_ICH2FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x7D1140)
#define DRP_T3_ICH2FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x7D1144)
#define DRP_T3_ICH2FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x7D1148)
#define DRP_T3_ICH2FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x7D1150)
#define DRP_T3_ICH2FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x7D1154)
#define DRP_T3_ICH2FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x7D1158)
#define DRP_T3_ICH3INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D1180)
#define DRP_T3_ICH3INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x7D1190)
#define DRP_T3_ICH3INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x7D1194)
#define DRP_T3_ICH3INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x7D1198)
#define DRP_T3_ICH3FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D11B0)
#define DRP_T3_ICH3FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x7D11C0)
#define DRP_T3_ICH3FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x7D11C4)
#define DRP_T3_ICH3FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x7D11C8)
#define DRP_T3_ICH3FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x7D11D0)
#define DRP_T3_ICH3FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x7D11D4)
#define DRP_T3_ICH3FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x7D11D8)
#define DRP_T3_READCTLSTS *(volatile unsigned long *)(drpk_base_addr + 0x7D1400)
#define DRP_T3_READCMD *(volatile unsigned long *)(drpk_base_addr + 0x7D1410)
#define DRP_T3_READADDR *(volatile unsigned long *)(drpk_base_addr + 0x7D1414)
#define DRP_T3_READSIZE *(volatile unsigned long *)(drpk_base_addr + 0x7D1418)
#define DRP_T3_READSTRD *(volatile unsigned long *)(drpk_base_addr + 0x7D141C)
#define DRP_T3_IFIFOCMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x7D1430)
#define DRP_T3_IFIFOCMD1L *(volatile unsigned long *)(drpk_base_addr + 0x7D1440)
#define DRP_T3_IFIFOCMD1M *(volatile unsigned long *)(drpk_base_addr + 0x7D1444)
#define DRP_T3_IFIFOCMD1H *(volatile unsigned long *)(drpk_base_addr + 0x7D1448)
#define DRP_T3_IFIFOCMD1HH *(volatile unsigned long *)(drpk_base_addr + 0x7D144C)
#define DRP_T3_IFIFOCMD2L *(volatile unsigned long *)(drpk_base_addr + 0x7D1450)
#define DRP_T3_IFIFOCMD2M *(volatile unsigned long *)(drpk_base_addr + 0x7D1454)
#define DRP_T3_IFIFOCMD2H *(volatile unsigned long *)(drpk_base_addr + 0x7D1458)
#define DRP_T3_IFIFOCMD2HH *(volatile unsigned long *)(drpk_base_addr + 0x7D145C)
#define DRP_T3_IFIFOCMD3L *(volatile unsigned long *)(drpk_base_addr + 0x7D1460)
#define DRP_T3_IFIFOCMD3M *(volatile unsigned long *)(drpk_base_addr + 0x7D1464)
#define DRP_T3_IFIFOCMD3H *(volatile unsigned long *)(drpk_base_addr + 0x7D1468)
#define DRP_T3_IFIFOCMD3HH *(volatile unsigned long *)(drpk_base_addr + 0x7D146C)
#define DRP_T3_IFIFOCMD4L *(volatile unsigned long *)(drpk_base_addr + 0x7D1470)
#define DRP_T3_IFIFOCMD4M *(volatile unsigned long *)(drpk_base_addr + 0x7D1474)
#define DRP_T3_IFIFOCMD4H *(volatile unsigned long *)(drpk_base_addr + 0x7D1478)
#define DRP_T3_IFIFOCMD4HH *(volatile unsigned long *)(drpk_base_addr + 0x7D147C)
#define DRP_T3_ICTRLFLGMON *(volatile unsigned long *)(drpk_base_addr + 0x7D1600)
#define DRP_T3_ISTPUPDT *(volatile unsigned long *)(drpk_base_addr + 0x7D1610)
#define DRP_T3_SPAIFTX *(volatile unsigned long *)(drpk_base_addr + 0x7D1614)
#define DRP_T3_IHOLDCNTCTL *(volatile unsigned long *)(drpk_base_addr + 0x7D1700)
#define DRP_T3_IHOLDCNT *(volatile unsigned long *)(drpk_base_addr + 0x7D1704)
#define DRP_T3_DATAREQCTL *(volatile unsigned long *)(drpk_base_addr + 0x7D1710)
#define DRP_T3_DATAREQCNTL *(volatile unsigned long *)(drpk_base_addr + 0x7D1714)
#define DRP_T3_DATAREQCNTH *(volatile unsigned long *)(drpk_base_addr + 0x7D1718)
#define DRP_T3_RCMDVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x7D1720)
#define DRP_T3_RCMDVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x7D1724)
#define DRP_T3_RCMDVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x7D1728)
#define DRP_T3_OCH0INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D1800)
#define DRP_T3_OCH0OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x7D1810)
#define DRP_T3_OCH0OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x7D1814)
#define DRP_T3_OCH0OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x7D1818)
#define DRP_T3_OCH0FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D1830)
#define DRP_T3_OCH0FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x7D1840)
#define DRP_T3_OCH0FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x7D1844)
#define DRP_T3_OCH0FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x7D1848)
#define DRP_T3_OCH0FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x7D1850)
#define DRP_T3_OCH0FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x7D1854)
#define DRP_T3_OCH0FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x7D1858)
#define DRP_T3_OCH0FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x7D1860)
#define DRP_T3_OCH0FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x7D1864)
#define DRP_T3_OCH0FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x7D1868)
#define DRP_T3_OCH0FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x7D1870)
#define DRP_T3_OCH0FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x7D1874)
#define DRP_T3_OCH0FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x7D1878)
#define DRP_T3_OCH1INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D1880)
#define DRP_T3_OCH1OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x7D1890)
#define DRP_T3_OCH1OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x7D1894)
#define DRP_T3_OCH1OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x7D1898)
#define DRP_T3_OCH1FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D18B0)
#define DRP_T3_OCH1FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x7D18C0)
#define DRP_T3_OCH1FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x7D18C4)
#define DRP_T3_OCH1FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x7D18C8)
#define DRP_T3_OCH1FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x7D18D0)
#define DRP_T3_OCH1FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x7D18D4)
#define DRP_T3_OCH1FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x7D18D8)
#define DRP_T3_OCH1FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x7D18E0)
#define DRP_T3_OCH1FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x7D18E4)
#define DRP_T3_OCH1FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x7D18E8)
#define DRP_T3_OCH1FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x7D18F0)
#define DRP_T3_OCH1FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x7D18F4)
#define DRP_T3_OCH1FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x7D18F8)
#define DRP_T3_OCH2INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D1900)
#define DRP_T3_OCH2OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x7D1910)
#define DRP_T3_OCH2OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x7D1914)
#define DRP_T3_OCH2OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x7D1918)
#define DRP_T3_OCH2FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D1930)
#define DRP_T3_OCH2FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x7D1940)
#define DRP_T3_OCH2FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x7D1944)
#define DRP_T3_OCH2FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x7D1948)
#define DRP_T3_OCH2FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x7D1950)
#define DRP_T3_OCH2FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x7D1954)
#define DRP_T3_OCH2FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x7D1958)
#define DRP_T3_OCH2FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x7D1960)
#define DRP_T3_OCH2FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x7D1964)
#define DRP_T3_OCH2FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x7D1968)
#define DRP_T3_OCH2FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x7D1970)
#define DRP_T3_OCH2FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x7D1974)
#define DRP_T3_OCH2FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x7D1978)
#define DRP_T3_OCH3INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D1980)
#define DRP_T3_OCH3OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x7D1990)
#define DRP_T3_OCH3OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x7D1994)
#define DRP_T3_OCH3OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x7D1998)
#define DRP_T3_OCH3FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x7D19B0)
#define DRP_T3_OCH3FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x7D19C0)
#define DRP_T3_OCH3FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x7D19C4)
#define DRP_T3_OCH3FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x7D19C8)
#define DRP_T3_OCH3FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x7D19D0)
#define DRP_T3_OCH3FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x7D19D4)
#define DRP_T3_OCH3FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x7D19D8)
#define DRP_T3_OCH3FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x7D19E0)
#define DRP_T3_OCH3FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x7D19E4)
#define DRP_T3_OCH3FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x7D19E8)
#define DRP_T3_OCH3FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x7D19F0)
#define DRP_T3_OCH3FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x7D19F4)
#define DRP_T3_OCH3FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x7D19F8)
#define DRP_T3_WRITECMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x7D1C00)
#define DRP_T3_WRITECMD *(volatile unsigned long *)(drpk_base_addr + 0x7D1C10)
#define DRP_T3_WRITEADDR *(volatile unsigned long *)(drpk_base_addr + 0x7D1C14)
#define DRP_T3_WRITESIZE *(volatile unsigned long *)(drpk_base_addr + 0x7D1C18)
#define DRP_T3_WRITESTRD *(volatile unsigned long *)(drpk_base_addr + 0x7D1C1C)
#define DRP_T3_OFIFOCMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x7D1C30)
#define DRP_T3_OFIFOCMD1L *(volatile unsigned long *)(drpk_base_addr + 0x7D1C40)
#define DRP_T3_OFIFOCMD1M *(volatile unsigned long *)(drpk_base_addr + 0x7D1C44)
#define DRP_T3_OFIFOCMD1H *(volatile unsigned long *)(drpk_base_addr + 0x7D1C48)
#define DRP_T3_OFIFOCMD1HH *(volatile unsigned long *)(drpk_base_addr + 0x7D1C4C)
#define DRP_T3_OFIFOCMD2L *(volatile unsigned long *)(drpk_base_addr + 0x7D1C50)
#define DRP_T3_OFIFOCMD2M *(volatile unsigned long *)(drpk_base_addr + 0x7D1C54)
#define DRP_T3_OFIFOCMD2H *(volatile unsigned long *)(drpk_base_addr + 0x7D1C58)
#define DRP_T3_OFIFOCMD2HH *(volatile unsigned long *)(drpk_base_addr + 0x7D1C5C)
#define DRP_T3_OFIFOCMD3L *(volatile unsigned long *)(drpk_base_addr + 0x7D1C60)
#define DRP_T3_OFIFOCMD3M *(volatile unsigned long *)(drpk_base_addr + 0x7D1C64)
#define DRP_T3_OFIFOCMD3H *(volatile unsigned long *)(drpk_base_addr + 0x7D1C68)
#define DRP_T3_OFIFOCMD3HH *(volatile unsigned long *)(drpk_base_addr + 0x7D1C6C)
#define DRP_T3_OFIFOCMD4L *(volatile unsigned long *)(drpk_base_addr + 0x7D1C70)
#define DRP_T3_OFIFOCMD4M *(volatile unsigned long *)(drpk_base_addr + 0x7D1C74)
#define DRP_T3_OFIFOCMD4H *(volatile unsigned long *)(drpk_base_addr + 0x7D1C78)
#define DRP_T3_OFIFOCMD4HH *(volatile unsigned long *)(drpk_base_addr + 0x7D1C7C)
#define DRP_T3_OCTRLFLGMON *(volatile unsigned long *)(drpk_base_addr + 0x7D1E00)
#define DRP_T3_OHOLDCNTCTL *(volatile unsigned long *)(drpk_base_addr + 0x7D1F00)
#define DRP_T3_OHOLDCNT *(volatile unsigned long *)(drpk_base_addr + 0x7D1F04)
#define DRP_T3_DATAVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x7D1F10)
#define DRP_T3_DATAVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x7D1F14)
#define DRP_T3_DATAVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x7D1F18)
#define DRP_T3_WCMDVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x7D1F20)
#define DRP_T3_WCMDVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x7D1F24)
#define DRP_T3_WCMDVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x7D1F28)
#define DRP_T4_ICH0INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D1000)
#define DRP_T4_ICH0INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x9D1010)
#define DRP_T4_ICH0INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x9D1014)
#define DRP_T4_ICH0INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x9D1018)
#define DRP_T4_ICH0FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D1030)
#define DRP_T4_ICH0FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x9D1040)
#define DRP_T4_ICH0FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x9D1044)
#define DRP_T4_ICH0FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x9D1048)
#define DRP_T4_ICH0FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x9D1050)
#define DRP_T4_ICH0FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x9D1054)
#define DRP_T4_ICH0FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x9D1058)
#define DRP_T4_ICH1INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D1080)
#define DRP_T4_ICH1INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x9D1090)
#define DRP_T4_ICH1INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x9D1094)
#define DRP_T4_ICH1INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x9D1098)
#define DRP_T4_ICH1FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D10B0)
#define DRP_T4_ICH1FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x9D10C0)
#define DRP_T4_ICH1FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x9D10C4)
#define DRP_T4_ICH1FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x9D10C8)
#define DRP_T4_ICH1FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x9D10D0)
#define DRP_T4_ICH1FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x9D10D4)
#define DRP_T4_ICH1FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x9D10D8)
#define DRP_T4_ICH2INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D1100)
#define DRP_T4_ICH2INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x9D1110)
#define DRP_T4_ICH2INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x9D1114)
#define DRP_T4_ICH2INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x9D1118)
#define DRP_T4_ICH2FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D1130)
#define DRP_T4_ICH2FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x9D1140)
#define DRP_T4_ICH2FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x9D1144)
#define DRP_T4_ICH2FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x9D1148)
#define DRP_T4_ICH2FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x9D1150)
#define DRP_T4_ICH2FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x9D1154)
#define DRP_T4_ICH2FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x9D1158)
#define DRP_T4_ICH3INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D1180)
#define DRP_T4_ICH3INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0x9D1190)
#define DRP_T4_ICH3INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0x9D1194)
#define DRP_T4_ICH3INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0x9D1198)
#define DRP_T4_ICH3FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D11B0)
#define DRP_T4_ICH3FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x9D11C0)
#define DRP_T4_ICH3FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x9D11C4)
#define DRP_T4_ICH3FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x9D11C8)
#define DRP_T4_ICH3FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x9D11D0)
#define DRP_T4_ICH3FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x9D11D4)
#define DRP_T4_ICH3FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x9D11D8)
#define DRP_T4_READCTLSTS *(volatile unsigned long *)(drpk_base_addr + 0x9D1400)
#define DRP_T4_READCMD *(volatile unsigned long *)(drpk_base_addr + 0x9D1410)
#define DRP_T4_READADDR *(volatile unsigned long *)(drpk_base_addr + 0x9D1414)
#define DRP_T4_READSIZE *(volatile unsigned long *)(drpk_base_addr + 0x9D1418)
#define DRP_T4_READSTRD *(volatile unsigned long *)(drpk_base_addr + 0x9D141C)
#define DRP_T4_IFIFOCMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x9D1430)
#define DRP_T4_IFIFOCMD1L *(volatile unsigned long *)(drpk_base_addr + 0x9D1440)
#define DRP_T4_IFIFOCMD1M *(volatile unsigned long *)(drpk_base_addr + 0x9D1444)
#define DRP_T4_IFIFOCMD1H *(volatile unsigned long *)(drpk_base_addr + 0x9D1448)
#define DRP_T4_IFIFOCMD1HH *(volatile unsigned long *)(drpk_base_addr + 0x9D144C)
#define DRP_T4_IFIFOCMD2L *(volatile unsigned long *)(drpk_base_addr + 0x9D1450)
#define DRP_T4_IFIFOCMD2M *(volatile unsigned long *)(drpk_base_addr + 0x9D1454)
#define DRP_T4_IFIFOCMD2H *(volatile unsigned long *)(drpk_base_addr + 0x9D1458)
#define DRP_T4_IFIFOCMD2HH *(volatile unsigned long *)(drpk_base_addr + 0x9D145C)
#define DRP_T4_IFIFOCMD3L *(volatile unsigned long *)(drpk_base_addr + 0x9D1460)
#define DRP_T4_IFIFOCMD3M *(volatile unsigned long *)(drpk_base_addr + 0x9D1464)
#define DRP_T4_IFIFOCMD3H *(volatile unsigned long *)(drpk_base_addr + 0x9D1468)
#define DRP_T4_IFIFOCMD3HH *(volatile unsigned long *)(drpk_base_addr + 0x9D146C)
#define DRP_T4_IFIFOCMD4L *(volatile unsigned long *)(drpk_base_addr + 0x9D1470)
#define DRP_T4_IFIFOCMD4M *(volatile unsigned long *)(drpk_base_addr + 0x9D1474)
#define DRP_T4_IFIFOCMD4H *(volatile unsigned long *)(drpk_base_addr + 0x9D1478)
#define DRP_T4_IFIFOCMD4HH *(volatile unsigned long *)(drpk_base_addr + 0x9D147C)
#define DRP_T4_ICTRLFLGMON *(volatile unsigned long *)(drpk_base_addr + 0x9D1600)
#define DRP_T4_ISTPUPDT *(volatile unsigned long *)(drpk_base_addr + 0x9D1610)
#define DRP_T4_SPAIFTX *(volatile unsigned long *)(drpk_base_addr + 0x9D1614)
#define DRP_T4_IHOLDCNTCTL *(volatile unsigned long *)(drpk_base_addr + 0x9D1700)
#define DRP_T4_IHOLDCNT *(volatile unsigned long *)(drpk_base_addr + 0x9D1704)
#define DRP_T4_DATAREQCTL *(volatile unsigned long *)(drpk_base_addr + 0x9D1710)
#define DRP_T4_DATAREQCNTL *(volatile unsigned long *)(drpk_base_addr + 0x9D1714)
#define DRP_T4_DATAREQCNTH *(volatile unsigned long *)(drpk_base_addr + 0x9D1718)
#define DRP_T4_RCMDVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x9D1720)
#define DRP_T4_RCMDVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x9D1724)
#define DRP_T4_RCMDVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x9D1728)
#define DRP_T4_OCH0INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D1800)
#define DRP_T4_OCH0OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x9D1810)
#define DRP_T4_OCH0OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x9D1814)
#define DRP_T4_OCH0OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x9D1818)
#define DRP_T4_OCH0FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D1830)
#define DRP_T4_OCH0FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x9D1840)
#define DRP_T4_OCH0FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x9D1844)
#define DRP_T4_OCH0FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x9D1848)
#define DRP_T4_OCH0FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x9D1850)
#define DRP_T4_OCH0FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x9D1854)
#define DRP_T4_OCH0FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x9D1858)
#define DRP_T4_OCH0FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x9D1860)
#define DRP_T4_OCH0FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x9D1864)
#define DRP_T4_OCH0FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x9D1868)
#define DRP_T4_OCH0FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x9D1870)
#define DRP_T4_OCH0FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x9D1874)
#define DRP_T4_OCH0FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x9D1878)
#define DRP_T4_OCH1INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D1880)
#define DRP_T4_OCH1OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x9D1890)
#define DRP_T4_OCH1OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x9D1894)
#define DRP_T4_OCH1OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x9D1898)
#define DRP_T4_OCH1FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D18B0)
#define DRP_T4_OCH1FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x9D18C0)
#define DRP_T4_OCH1FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x9D18C4)
#define DRP_T4_OCH1FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x9D18C8)
#define DRP_T4_OCH1FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x9D18D0)
#define DRP_T4_OCH1FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x9D18D4)
#define DRP_T4_OCH1FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x9D18D8)
#define DRP_T4_OCH1FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x9D18E0)
#define DRP_T4_OCH1FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x9D18E4)
#define DRP_T4_OCH1FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x9D18E8)
#define DRP_T4_OCH1FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x9D18F0)
#define DRP_T4_OCH1FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x9D18F4)
#define DRP_T4_OCH1FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x9D18F8)
#define DRP_T4_OCH2INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D1900)
#define DRP_T4_OCH2OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x9D1910)
#define DRP_T4_OCH2OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x9D1914)
#define DRP_T4_OCH2OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x9D1918)
#define DRP_T4_OCH2FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D1930)
#define DRP_T4_OCH2FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x9D1940)
#define DRP_T4_OCH2FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x9D1944)
#define DRP_T4_OCH2FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x9D1948)
#define DRP_T4_OCH2FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x9D1950)
#define DRP_T4_OCH2FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x9D1954)
#define DRP_T4_OCH2FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x9D1958)
#define DRP_T4_OCH2FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x9D1960)
#define DRP_T4_OCH2FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x9D1964)
#define DRP_T4_OCH2FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x9D1968)
#define DRP_T4_OCH2FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x9D1970)
#define DRP_T4_OCH2FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x9D1974)
#define DRP_T4_OCH2FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x9D1978)
#define DRP_T4_OCH3INP_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D1980)
#define DRP_T4_OCH3OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0x9D1990)
#define DRP_T4_OCH3OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0x9D1994)
#define DRP_T4_OCH3OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0x9D1998)
#define DRP_T4_OCH3FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0x9D19B0)
#define DRP_T4_OCH3FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0x9D19C0)
#define DRP_T4_OCH3FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0x9D19C4)
#define DRP_T4_OCH3FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0x9D19C8)
#define DRP_T4_OCH3FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0x9D19D0)
#define DRP_T4_OCH3FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0x9D19D4)
#define DRP_T4_OCH3FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0x9D19D8)
#define DRP_T4_OCH3FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0x9D19E0)
#define DRP_T4_OCH3FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0x9D19E4)
#define DRP_T4_OCH3FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0x9D19E8)
#define DRP_T4_OCH3FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0x9D19F0)
#define DRP_T4_OCH3FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0x9D19F4)
#define DRP_T4_OCH3FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0x9D19F8)
#define DRP_T4_WRITECMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x9D1C00)
#define DRP_T4_WRITECMD *(volatile unsigned long *)(drpk_base_addr + 0x9D1C10)
#define DRP_T4_WRITEADDR *(volatile unsigned long *)(drpk_base_addr + 0x9D1C14)
#define DRP_T4_WRITESIZE *(volatile unsigned long *)(drpk_base_addr + 0x9D1C18)
#define DRP_T4_WRITESTRD *(volatile unsigned long *)(drpk_base_addr + 0x9D1C1C)
#define DRP_T4_OFIFOCMDSTS *(volatile unsigned long *)(drpk_base_addr + 0x9D1C30)
#define DRP_T4_OFIFOCMD1L *(volatile unsigned long *)(drpk_base_addr + 0x9D1C40)
#define DRP_T4_OFIFOCMD1M *(volatile unsigned long *)(drpk_base_addr + 0x9D1C44)
#define DRP_T4_OFIFOCMD1H *(volatile unsigned long *)(drpk_base_addr + 0x9D1C48)
#define DRP_T4_OFIFOCMD1HH *(volatile unsigned long *)(drpk_base_addr + 0x9D1C4C)
#define DRP_T4_OFIFOCMD2L *(volatile unsigned long *)(drpk_base_addr + 0x9D1C50)
#define DRP_T4_OFIFOCMD2M *(volatile unsigned long *)(drpk_base_addr + 0x9D1C54)
#define DRP_T4_OFIFOCMD2H *(volatile unsigned long *)(drpk_base_addr + 0x9D1C58)
#define DRP_T4_OFIFOCMD2HH *(volatile unsigned long *)(drpk_base_addr + 0x9D1C5C)
#define DRP_T4_OFIFOCMD3L *(volatile unsigned long *)(drpk_base_addr + 0x9D1C60)
#define DRP_T4_OFIFOCMD3M *(volatile unsigned long *)(drpk_base_addr + 0x9D1C64)
#define DRP_T4_OFIFOCMD3H *(volatile unsigned long *)(drpk_base_addr + 0x9D1C68)
#define DRP_T4_OFIFOCMD3HH *(volatile unsigned long *)(drpk_base_addr + 0x9D1C6C)
#define DRP_T4_OFIFOCMD4L *(volatile unsigned long *)(drpk_base_addr + 0x9D1C70)
#define DRP_T4_OFIFOCMD4M *(volatile unsigned long *)(drpk_base_addr + 0x9D1C74)
#define DRP_T4_OFIFOCMD4H *(volatile unsigned long *)(drpk_base_addr + 0x9D1C78)
#define DRP_T4_OFIFOCMD4HH *(volatile unsigned long *)(drpk_base_addr + 0x9D1C7C)
#define DRP_T4_OCTRLFLGMON *(volatile unsigned long *)(drpk_base_addr + 0x9D1E00)
#define DRP_T4_OHOLDCNTCTL *(volatile unsigned long *)(drpk_base_addr + 0x9D1F00)
#define DRP_T4_OHOLDCNT *(volatile unsigned long *)(drpk_base_addr + 0x9D1F04)
#define DRP_T4_DATAVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x9D1F10)
#define DRP_T4_DATAVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x9D1F14)
#define DRP_T4_DATAVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x9D1F18)
#define DRP_T4_WCMDVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0x9D1F20)
#define DRP_T4_WCMDVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0x9D1F24)
#define DRP_T4_WCMDVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0x9D1F28)
#define DRP_T5_ICH0INP_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD1000)
#define DRP_T5_ICH0INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0xBD1010)
#define DRP_T5_ICH0INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0xBD1014)
#define DRP_T5_ICH0INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0xBD1018)
#define DRP_T5_ICH0FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD1030)
#define DRP_T5_ICH0FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0xBD1040)
#define DRP_T5_ICH0FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0xBD1044)
#define DRP_T5_ICH0FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0xBD1048)
#define DRP_T5_ICH0FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0xBD1050)
#define DRP_T5_ICH0FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0xBD1054)
#define DRP_T5_ICH0FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0xBD1058)
#define DRP_T5_ICH1INP_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD1080)
#define DRP_T5_ICH1INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0xBD1090)
#define DRP_T5_ICH1INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0xBD1094)
#define DRP_T5_ICH1INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0xBD1098)
#define DRP_T5_ICH1FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD10B0)
#define DRP_T5_ICH1FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0xBD10C0)
#define DRP_T5_ICH1FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0xBD10C4)
#define DRP_T5_ICH1FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0xBD10C8)
#define DRP_T5_ICH1FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0xBD10D0)
#define DRP_T5_ICH1FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0xBD10D4)
#define DRP_T5_ICH1FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0xBD10D8)
#define DRP_T5_ICH2INP_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD1100)
#define DRP_T5_ICH2INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0xBD1110)
#define DRP_T5_ICH2INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0xBD1114)
#define DRP_T5_ICH2INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0xBD1118)
#define DRP_T5_ICH2FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD1130)
#define DRP_T5_ICH2FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0xBD1140)
#define DRP_T5_ICH2FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0xBD1144)
#define DRP_T5_ICH2FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0xBD1148)
#define DRP_T5_ICH2FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0xBD1150)
#define DRP_T5_ICH2FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0xBD1154)
#define DRP_T5_ICH2FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0xBD1158)
#define DRP_T5_ICH3INP_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD1180)
#define DRP_T5_ICH3INPDATAL *(volatile unsigned long *)(drpk_base_addr + 0xBD1190)
#define DRP_T5_ICH3INPDATAM *(volatile unsigned long *)(drpk_base_addr + 0xBD1194)
#define DRP_T5_ICH3INPDATAH *(volatile unsigned long *)(drpk_base_addr + 0xBD1198)
#define DRP_T5_ICH3FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD11B0)
#define DRP_T5_ICH3FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0xBD11C0)
#define DRP_T5_ICH3FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0xBD11C4)
#define DRP_T5_ICH3FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0xBD11C8)
#define DRP_T5_ICH3FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0xBD11D0)
#define DRP_T5_ICH3FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0xBD11D4)
#define DRP_T5_ICH3FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0xBD11D8)
#define DRP_T5_READCTLSTS *(volatile unsigned long *)(drpk_base_addr + 0xBD1400)
#define DRP_T5_READCMD *(volatile unsigned long *)(drpk_base_addr + 0xBD1410)
#define DRP_T5_READADDR *(volatile unsigned long *)(drpk_base_addr + 0xBD1414)
#define DRP_T5_READSIZE *(volatile unsigned long *)(drpk_base_addr + 0xBD1418)
#define DRP_T5_READSTRD *(volatile unsigned long *)(drpk_base_addr + 0xBD141C)
#define DRP_T5_IFIFOCMDSTS *(volatile unsigned long *)(drpk_base_addr + 0xBD1430)
#define DRP_T5_IFIFOCMD1L *(volatile unsigned long *)(drpk_base_addr + 0xBD1440)
#define DRP_T5_IFIFOCMD1M *(volatile unsigned long *)(drpk_base_addr + 0xBD1444)
#define DRP_T5_IFIFOCMD1H *(volatile unsigned long *)(drpk_base_addr + 0xBD1448)
#define DRP_T5_IFIFOCMD1HH *(volatile unsigned long *)(drpk_base_addr + 0xBD144C)
#define DRP_T5_IFIFOCMD2L *(volatile unsigned long *)(drpk_base_addr + 0xBD1450)
#define DRP_T5_IFIFOCMD2M *(volatile unsigned long *)(drpk_base_addr + 0xBD1454)
#define DRP_T5_IFIFOCMD2H *(volatile unsigned long *)(drpk_base_addr + 0xBD1458)
#define DRP_T5_IFIFOCMD2HH *(volatile unsigned long *)(drpk_base_addr + 0xBD145C)
#define DRP_T5_IFIFOCMD3L *(volatile unsigned long *)(drpk_base_addr + 0xBD1460)
#define DRP_T5_IFIFOCMD3M *(volatile unsigned long *)(drpk_base_addr + 0xBD1464)
#define DRP_T5_IFIFOCMD3H *(volatile unsigned long *)(drpk_base_addr + 0xBD1468)
#define DRP_T5_IFIFOCMD3HH *(volatile unsigned long *)(drpk_base_addr + 0xBD146C)
#define DRP_T5_IFIFOCMD4L *(volatile unsigned long *)(drpk_base_addr + 0xBD1470)
#define DRP_T5_IFIFOCMD4M *(volatile unsigned long *)(drpk_base_addr + 0xBD1474)
#define DRP_T5_IFIFOCMD4H *(volatile unsigned long *)(drpk_base_addr + 0xBD1478)
#define DRP_T5_IFIFOCMD4HH *(volatile unsigned long *)(drpk_base_addr + 0xBD147C)
#define DRP_T5_ICTRLFLGMON *(volatile unsigned long *)(drpk_base_addr + 0xBD1600)
#define DRP_T5_ISTPUPDT *(volatile unsigned long *)(drpk_base_addr + 0xBD1610)
#define DRP_T5_SPAIFTX *(volatile unsigned long *)(drpk_base_addr + 0xBD1614)
#define DRP_T5_IHOLDCNTCTL *(volatile unsigned long *)(drpk_base_addr + 0xBD1700)
#define DRP_T5_IHOLDCNT *(volatile unsigned long *)(drpk_base_addr + 0xBD1704)
#define DRP_T5_DATAREQCTL *(volatile unsigned long *)(drpk_base_addr + 0xBD1710)
#define DRP_T5_DATAREQCNTL *(volatile unsigned long *)(drpk_base_addr + 0xBD1714)
#define DRP_T5_DATAREQCNTH *(volatile unsigned long *)(drpk_base_addr + 0xBD1718)
#define DRP_T5_RCMDVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0xBD1720)
#define DRP_T5_RCMDVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0xBD1724)
#define DRP_T5_RCMDVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0xBD1728)
#define DRP_T5_OCH0INP_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD1800)
#define DRP_T5_OCH0OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0xBD1810)
#define DRP_T5_OCH0OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0xBD1814)
#define DRP_T5_OCH0OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0xBD1818)
#define DRP_T5_OCH0FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD1830)
#define DRP_T5_OCH0FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0xBD1840)
#define DRP_T5_OCH0FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0xBD1844)
#define DRP_T5_OCH0FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0xBD1848)
#define DRP_T5_OCH0FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0xBD1850)
#define DRP_T5_OCH0FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0xBD1854)
#define DRP_T5_OCH0FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0xBD1858)
#define DRP_T5_OCH0FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0xBD1860)
#define DRP_T5_OCH0FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0xBD1864)
#define DRP_T5_OCH0FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0xBD1868)
#define DRP_T5_OCH0FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0xBD1870)
#define DRP_T5_OCH0FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0xBD1874)
#define DRP_T5_OCH0FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0xBD1878)
#define DRP_T5_OCH1INP_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD1880)
#define DRP_T5_OCH1OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0xBD1890)
#define DRP_T5_OCH1OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0xBD1894)
#define DRP_T5_OCH1OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0xBD1898)
#define DRP_T5_OCH1FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD18B0)
#define DRP_T5_OCH1FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0xBD18C0)
#define DRP_T5_OCH1FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0xBD18C4)
#define DRP_T5_OCH1FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0xBD18C8)
#define DRP_T5_OCH1FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0xBD18D0)
#define DRP_T5_OCH1FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0xBD18D4)
#define DRP_T5_OCH1FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0xBD18D8)
#define DRP_T5_OCH1FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0xBD18E0)
#define DRP_T5_OCH1FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0xBD18E4)
#define DRP_T5_OCH1FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0xBD18E8)
#define DRP_T5_OCH1FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0xBD18F0)
#define DRP_T5_OCH1FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0xBD18F4)
#define DRP_T5_OCH1FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0xBD18F8)
#define DRP_T5_OCH2INP_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD1900)
#define DRP_T5_OCH2OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0xBD1910)
#define DRP_T5_OCH2OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0xBD1914)
#define DRP_T5_OCH2OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0xBD1918)
#define DRP_T5_OCH2FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD1930)
#define DRP_T5_OCH2FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0xBD1940)
#define DRP_T5_OCH2FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0xBD1944)
#define DRP_T5_OCH2FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0xBD1948)
#define DRP_T5_OCH2FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0xBD1950)
#define DRP_T5_OCH2FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0xBD1954)
#define DRP_T5_OCH2FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0xBD1958)
#define DRP_T5_OCH2FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0xBD1960)
#define DRP_T5_OCH2FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0xBD1964)
#define DRP_T5_OCH2FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0xBD1968)
#define DRP_T5_OCH2FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0xBD1970)
#define DRP_T5_OCH2FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0xBD1974)
#define DRP_T5_OCH2FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0xBD1978)
#define DRP_T5_OCH3INP_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD1980)
#define DRP_T5_OCH3OUTDATAL *(volatile unsigned long *)(drpk_base_addr + 0xBD1990)
#define DRP_T5_OCH3OUTDATAM *(volatile unsigned long *)(drpk_base_addr + 0xBD1994)
#define DRP_T5_OCH3OUTDATAH *(volatile unsigned long *)(drpk_base_addr + 0xBD1998)
#define DRP_T5_OCH3FIFO_STS *(volatile unsigned long *)(drpk_base_addr + 0xBD19B0)
#define DRP_T5_OCH3FIFODT1L *(volatile unsigned long *)(drpk_base_addr + 0xBD19C0)
#define DRP_T5_OCH3FIFODT1M *(volatile unsigned long *)(drpk_base_addr + 0xBD19C4)
#define DRP_T5_OCH3FIFODT1H *(volatile unsigned long *)(drpk_base_addr + 0xBD19C8)
#define DRP_T5_OCH3FIFODT2L *(volatile unsigned long *)(drpk_base_addr + 0xBD19D0)
#define DRP_T5_OCH3FIFODT2M *(volatile unsigned long *)(drpk_base_addr + 0xBD19D4)
#define DRP_T5_OCH3FIFODT2H *(volatile unsigned long *)(drpk_base_addr + 0xBD19D8)
#define DRP_T5_OCH3FIFODT3L *(volatile unsigned long *)(drpk_base_addr + 0xBD19E0)
#define DRP_T5_OCH3FIFODT3M *(volatile unsigned long *)(drpk_base_addr + 0xBD19E4)
#define DRP_T5_OCH3FIFODT3H *(volatile unsigned long *)(drpk_base_addr + 0xBD19E8)
#define DRP_T5_OCH3FIFODT4L *(volatile unsigned long *)(drpk_base_addr + 0xBD19F0)
#define DRP_T5_OCH3FIFODT4M *(volatile unsigned long *)(drpk_base_addr + 0xBD19F4)
#define DRP_T5_OCH3FIFODT4H *(volatile unsigned long *)(drpk_base_addr + 0xBD19F8)
#define DRP_T5_WRITECMDSTS *(volatile unsigned long *)(drpk_base_addr + 0xBD1C00)
#define DRP_T5_WRITECMD *(volatile unsigned long *)(drpk_base_addr + 0xBD1C10)
#define DRP_T5_WRITEADDR *(volatile unsigned long *)(drpk_base_addr + 0xBD1C14)
#define DRP_T5_WRITESIZE *(volatile unsigned long *)(drpk_base_addr + 0xBD1C18)
#define DRP_T5_WRITESTRD *(volatile unsigned long *)(drpk_base_addr + 0xBD1C1C)
#define DRP_T5_OFIFOCMDSTS *(volatile unsigned long *)(drpk_base_addr + 0xBD1C30)
#define DRP_T5_OFIFOCMD1L *(volatile unsigned long *)(drpk_base_addr + 0xBD1C40)
#define DRP_T5_OFIFOCMD1M *(volatile unsigned long *)(drpk_base_addr + 0xBD1C44)
#define DRP_T5_OFIFOCMD1H *(volatile unsigned long *)(drpk_base_addr + 0xBD1C48)
#define DRP_T5_OFIFOCMD1HH *(volatile unsigned long *)(drpk_base_addr + 0xBD1C4C)
#define DRP_T5_OFIFOCMD2L *(volatile unsigned long *)(drpk_base_addr + 0xBD1C50)
#define DRP_T5_OFIFOCMD2M *(volatile unsigned long *)(drpk_base_addr + 0xBD1C54)
#define DRP_T5_OFIFOCMD2H *(volatile unsigned long *)(drpk_base_addr + 0xBD1C58)
#define DRP_T5_OFIFOCMD2HH *(volatile unsigned long *)(drpk_base_addr + 0xBD1C5C)
#define DRP_T5_OFIFOCMD3L *(volatile unsigned long *)(drpk_base_addr + 0xBD1C60)
#define DRP_T5_OFIFOCMD3M *(volatile unsigned long *)(drpk_base_addr + 0xBD1C64)
#define DRP_T5_OFIFOCMD3H *(volatile unsigned long *)(drpk_base_addr + 0xBD1C68)
#define DRP_T5_OFIFOCMD3HH *(volatile unsigned long *)(drpk_base_addr + 0xBD1C6C)
#define DRP_T5_OFIFOCMD4L *(volatile unsigned long *)(drpk_base_addr + 0xBD1C70)
#define DRP_T5_OFIFOCMD4M *(volatile unsigned long *)(drpk_base_addr + 0xBD1C74)
#define DRP_T5_OFIFOCMD4H *(volatile unsigned long *)(drpk_base_addr + 0xBD1C78)
#define DRP_T5_OFIFOCMD4HH *(volatile unsigned long *)(drpk_base_addr + 0xBD1C7C)
#define DRP_T5_OCTRLFLGMON *(volatile unsigned long *)(drpk_base_addr + 0xBD1E00)
#define DRP_T5_OHOLDCNTCTL *(volatile unsigned long *)(drpk_base_addr + 0xBD1F00)
#define DRP_T5_OHOLDCNT *(volatile unsigned long *)(drpk_base_addr + 0xBD1F04)
#define DRP_T5_DATAVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0xBD1F10)
#define DRP_T5_DATAVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0xBD1F14)
#define DRP_T5_DATAVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0xBD1F18)
#define DRP_T5_WCMDVALIDCTL *(volatile unsigned long *)(drpk_base_addr + 0xBD1F20)
#define DRP_T5_WCMDVALIDCNTL *(volatile unsigned long *)(drpk_base_addr + 0xBD1F24)
#define DRP_T5_WCMDVALIDCNTH *(volatile unsigned long *)(drpk_base_addr + 0xBD1F28)
/* ODMACIF */
#define DRP_ODIF_INT *(volatile unsigned long *)(drpk_base_addr + 0xFFA000)
#define DRP_ODIF_INTMSK *(volatile unsigned long *)(drpk_base_addr + 0xFFA004)
#define DRP_ODIF_EINT *(volatile unsigned long *)(drpk_base_addr + 0xFFA008)
#define DRP_ODIF_EINTMSK *(volatile unsigned long *)(drpk_base_addr + 0xFFA00C)
#define DRP_ODIF_INTMSKSET *(volatile unsigned long *)(drpk_base_addr + 0xFFA020)
#define DRP_ODIF_INTMSKCLR *(volatile unsigned long *)(drpk_base_addr + 0xFFA024)
#define DRP_ODIF_EINTMSKSET *(volatile unsigned long *)(drpk_base_addr + 0xFFA030)
#define DRP_ODIF_EINTMSKCLR *(volatile unsigned long *)(drpk_base_addr + 0xFFA034)
#define DRP_ODIF_ERRCSMON *(volatile unsigned long *)(drpk_base_addr + 0xFFA080)
#define DRP_ODIF_ERRADMON *(volatile unsigned long *)(drpk_base_addr + 0xFFA084)
#define DRP_ODIF_ERRSZMON *(volatile unsigned long *)(drpk_base_addr + 0xFFA088)
#define DRP_ODIF_ERRMONST *(volatile unsigned long *)(drpk_base_addr + 0xFFA08C)
#define DRP_ODIF_DMACNTO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA100)
#define DRP_ODIF_BADRO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA108)
#define DRP_ODIF_DAMONO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA10C)
#define DRP_ODIF_DSMONLO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA110)
#define DRP_ODIF_STCNTO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA114)
#define DRP_ODIF_INTCNTO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA118)
#define DRP_ODIF_LCSMONLO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA11C)
#define DRP_ODIF_LADMONMO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA120)
#define DRP_ODIF_LSZMONHO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA124)
#define DRP_ODIF_BPCTLO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA128)
#define DRP_ODIF_BPSETO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA12C)
#define DRP_ODIF_BPDISADRO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA130)
#define DRP_ODIF_BPACTLO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA134)
#define DRP_ODIF_WPMONO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA138)
#define DRP_ODIF_RPMONO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA13C)
#define DRP_ODIF_FIFOMONO0 *(volatile unsigned long *)(drpk_base_addr + 0xFFA180)
#define DRP_ODIF_DMACNTO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA200)
#define DRP_ODIF_BADRO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA208)
#define DRP_ODIF_DAMONO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA20C)
#define DRP_ODIF_DSMONLO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA210)
#define DRP_ODIF_STCNTO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA214)
#define DRP_ODIF_INTCNTO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA218)
#define DRP_ODIF_LCSMONLO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA21C)
#define DRP_ODIF_LADMONMO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA220)
#define DRP_ODIF_LSZMONHO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA224)
#define DRP_ODIF_BPCTLO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA228)
#define DRP_ODIF_BPSETO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA22C)
#define DRP_ODIF_BPDISADRO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA230)
#define DRP_ODIF_BPACTLO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA234)
#define DRP_ODIF_WPMONO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA238)
#define DRP_ODIF_RPMONO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA23C)
#define DRP_ODIF_FIFOMONO1 *(volatile unsigned long *)(drpk_base_addr + 0xFFA280)
#define DRP_ODIF_DMACNTO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA300)
#define DRP_ODIF_BADRO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA308)
#define DRP_ODIF_DAMONO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA30C)
#define DRP_ODIF_DSMONLO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA310)
#define DRP_ODIF_STCNTO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA314)
#define DRP_ODIF_INTCNTO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA318)
#define DRP_ODIF_LCSMONLO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA31C)
#define DRP_ODIF_LADMONMO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA320)
#define DRP_ODIF_LSZMONHO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA324)
#define DRP_ODIF_BPCTLO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA328)
#define DRP_ODIF_BPSETO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA32C)
#define DRP_ODIF_BPDISADRO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA330)
#define DRP_ODIF_BPACTLO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA334)
#define DRP_ODIF_WPMONO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA338)
#define DRP_ODIF_RPMONO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA33C)
#define DRP_ODIF_FIFOMONO2 *(volatile unsigned long *)(drpk_base_addr + 0xFFA380)
#define DRP_ODIF_DMACNTO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA400)
#define DRP_ODIF_BADRO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA408)
#define DRP_ODIF_DAMONO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA40C)
#define DRP_ODIF_DSMONLO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA410)
#define DRP_ODIF_STCNTO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA414)
#define DRP_ODIF_INTCNTO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA418)
#define DRP_ODIF_LCSMONLO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA41C)
#define DRP_ODIF_LADMONMO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA420)
#define DRP_ODIF_LSZMONHO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA424)
#define DRP_ODIF_BPCTLO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA428)
#define DRP_ODIF_BPSETO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA42C)
#define DRP_ODIF_BPDISADRO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA430)
#define DRP_ODIF_BPACTLO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA434)
#define DRP_ODIF_WPMONO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA438)
#define DRP_ODIF_RPMONO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA43C)
#define DRP_ODIF_FIFOMONO3 *(volatile unsigned long *)(drpk_base_addr + 0xFFA480)
#define DRP_ODIF_DMACNTO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA500)
#define DRP_ODIF_BADRO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA508)
#define DRP_ODIF_DAMONO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA50C)
#define DRP_ODIF_DSMONLO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA510)
#define DRP_ODIF_STCNTO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA514)
#define DRP_ODIF_INTCNTO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA518)
#define DRP_ODIF_LCSMONLO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA51C)
#define DRP_ODIF_LADMONMO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA520)
#define DRP_ODIF_LSZMONHO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA524)
#define DRP_ODIF_BPCTLO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA528)
#define DRP_ODIF_BPSETO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA52C)
#define DRP_ODIF_BPDISADRO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA530)
#define DRP_ODIF_BPACTLO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA534)
#define DRP_ODIF_WPMONO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA538)
#define DRP_ODIF_RPMONO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA53C)
#define DRP_ODIF_FIFOMONO4 *(volatile unsigned long *)(drpk_base_addr + 0xFFA580)
#define DRP_ODIF_DMACNTO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA600)
#define DRP_ODIF_BADRO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA608)
#define DRP_ODIF_DAMONO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA60C)
#define DRP_ODIF_DSMONLO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA610)
#define DRP_ODIF_STCNTO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA614)
#define DRP_ODIF_INTCNTO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA618)
#define DRP_ODIF_LCSMONLO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA61C)
#define DRP_ODIF_LADMONMO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA620)
#define DRP_ODIF_LSZMONHO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA624)
#define DRP_ODIF_BPCTLO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA628)
#define DRP_ODIF_BPSETO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA62C)
#define DRP_ODIF_BPDISADRO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA630)
#define DRP_ODIF_BPACTLO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA634)
#define DRP_ODIF_WPMONO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA638)
#define DRP_ODIF_RPMONO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA63C)
#define DRP_ODIF_FIFOMONO5 *(volatile unsigned long *)(drpk_base_addr + 0xFFA680)
#define DRP_ODIF_DMACNTO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA700)
#define DRP_ODIF_BADRO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA708)
#define DRP_ODIF_DAMONO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA70C)
#define DRP_ODIF_DSMONLO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA710)
#define DRP_ODIF_STCNTO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA714)
#define DRP_ODIF_INTCNTO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA718)
#define DRP_ODIF_LCSMONLO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA71C)
#define DRP_ODIF_LADMONMO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA720)
#define DRP_ODIF_LSZMONHO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA724)
#define DRP_ODIF_BPCTLO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA728)
#define DRP_ODIF_BPSETO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA72C)
#define DRP_ODIF_BPDISADRO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA730)
#define DRP_ODIF_BPACTLO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA734)
#define DRP_ODIF_WPMONO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA738)
#define DRP_ODIF_RPMONO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA73C)
#define DRP_ODIF_FIFOMONO6 *(volatile unsigned long *)(drpk_base_addr + 0xFFA780)
#define DRP_ODIF_DMACNTO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA800)
#define DRP_ODIF_BADRO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA808)
#define DRP_ODIF_DAMONO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA80C)
#define DRP_ODIF_DSMONLO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA810)
#define DRP_ODIF_STCNTO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA814)
#define DRP_ODIF_INTCNTO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA818)
#define DRP_ODIF_LCSMONLO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA81C)
#define DRP_ODIF_LADMONMO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA820)
#define DRP_ODIF_LSZMONHO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA824)
#define DRP_ODIF_BPCTLO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA828)
#define DRP_ODIF_BPSETO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA82C)
#define DRP_ODIF_BPDISADRO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA830)
#define DRP_ODIF_BPACTLO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA834)
#define DRP_ODIF_WPMONO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA838)
#define DRP_ODIF_RPMONO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA83C)
#define DRP_ODIF_FIFOMONO7 *(volatile unsigned long *)(drpk_base_addr + 0xFFA880)
#define DRP_ODIF_DMACNTCR *(volatile unsigned long *)(drpk_base_addr + 0xFFA900)
#define DRP_ODIF_BADRCR *(volatile unsigned long *)(drpk_base_addr + 0xFFA908)
#define DRP_ODIF_DAMONCR *(volatile unsigned long *)(drpk_base_addr + 0xFFA90C)
#define DRP_ODIF_DSMONLCR *(volatile unsigned long *)(drpk_base_addr + 0xFFA910)
#define DRP_ODIF_LCSMONLCR *(volatile unsigned long *)(drpk_base_addr + 0xFFA91C)
#define DRP_ODIF_LADMONMCR *(volatile unsigned long *)(drpk_base_addr + 0xFFA920)
#define DRP_ODIF_LSZMONHCR *(volatile unsigned long *)(drpk_base_addr + 0xFFA924)
#define DRP_ODIF_FIFOMONCR *(volatile unsigned long *)(drpk_base_addr + 0xFFA980)
/* STPC */
#define DRP_SFTRST *(volatile unsigned long *)(drpk_base_addr + 0xFFD800)
#define DRP_INTSTS *(volatile unsigned long *)(drpk_base_addr + 0xFFD804)
#define DRP_ERRINTSTS *(volatile unsigned long *)(drpk_base_addr + 0xFFD808)
#define DRP_CLKE *(volatile unsigned long *)(drpk_base_addr + 0xFFD810)
#define DRP_DCLKINACT *(volatile unsigned long *)(drpk_base_addr + 0xFFD820)
/* cfgctrl */
#define DRP_T0_INTOUTMON *(volatile unsigned long *)(drpk_base_addr + 0x1D2000)
#define DRP_T0_EINTSTS *(volatile unsigned long *)(drpk_base_addr + 0x1D2008)
#define DRP_T0_EINTMSK *(volatile unsigned long *)(drpk_base_addr + 0x1D200C)
#define DRP_T0_INTS *(volatile unsigned long *)(drpk_base_addr + 0x1D2040)
#define DRP_T0_INTSE *(volatile unsigned long *)(drpk_base_addr + 0x1D2044)
#define DRP_T0_INTE *(volatile unsigned long *)(drpk_base_addr + 0x1D2048)
#define DRP_T0_INTCLRE *(volatile unsigned long *)(drpk_base_addr + 0x1D204C)
#define DRP_T0_INTLVL *(volatile unsigned long *)(drpk_base_addr + 0x1D2050)
#define DRP_T0_INTCLRMODE *(volatile unsigned long *)(drpk_base_addr + 0x1D2058)
#define DRP_T0_INTOUTSEL *(volatile unsigned long *)(drpk_base_addr + 0x1D2060)
#define DRP_T0_INTBYPASS *(volatile unsigned long *)(drpk_base_addr + 0x1D2070)
#define DRP_T0_DMACHE *(volatile unsigned long *)(drpk_base_addr + 0x1D2100)
#define DRP_T0_FIFODIVCTRL *(volatile unsigned long *)(drpk_base_addr + 0x1D2104)
#define DRP_T0_SMEMCTRL *(volatile unsigned long *)(drpk_base_addr + 0x1D2108)
#define DRP_T0_DPMODE *(volatile unsigned long *)(drpk_base_addr + 0x1D2110)
#define DRP_T0_DPREG0 *(volatile unsigned long *)(drpk_base_addr + 0x1D2180)
#define DRP_T0_DPREG1 *(volatile unsigned long *)(drpk_base_addr + 0x1D2184)
#define DRP_T0_DPREG2 *(volatile unsigned long *)(drpk_base_addr + 0x1D2188)
#define DRP_T0_DPREG3 *(volatile unsigned long *)(drpk_base_addr + 0x1D218C)
#define DRP_T0_DPREG4 *(volatile unsigned long *)(drpk_base_addr + 0x1D2190)
#define DRP_T0_DPREG5 *(volatile unsigned long *)(drpk_base_addr + 0x1D2194)
#define DRP_T0_DPREG6 *(volatile unsigned long *)(drpk_base_addr + 0x1D2198)
#define DRP_T0_DPREG7 *(volatile unsigned long *)(drpk_base_addr + 0x1D219C)
#define DRP_T0_SRST *(volatile unsigned long *)(drpk_base_addr + 0x1D2200)
#define DRP_T0_DW *(volatile unsigned long *)(drpk_base_addr + 0x1D2210)
#define DRP_T0_TH *(volatile unsigned long *)(drpk_base_addr + 0x1D2214)
#define DRP_T0_THD *(volatile unsigned long *)(drpk_base_addr + 0x1D2218)
#define DRP_T0_CONVSTS *(volatile unsigned long *)(drpk_base_addr + 0x1D221C)
#define DRP_T0_VERSION0 *(volatile unsigned long *)(drpk_base_addr + 0x1D2300)
#define DRP_T0_VERSION1 *(volatile unsigned long *)(drpk_base_addr + 0x1D2304)
#define DRP_T0_VERLOCK *(volatile unsigned long *)(drpk_base_addr + 0x1D2310)
#define DRP_T0_ELC *(volatile unsigned long *)(drpk_base_addr + 0x1D2400)
#define DRP_T0_CLKSEL *(volatile unsigned long *)(drpk_base_addr + 0x1D2500)
#define DRP_T0_TILECLKE *(volatile unsigned long *)(drpk_base_addr + 0x1D2508)
#define DRP_T0_DIV *(volatile unsigned long *)(drpk_base_addr + 0x1D2510)
#define DRP_T0_DIVLAT *(volatile unsigned long *)(drpk_base_addr + 0x1D2514)
#define DRP_T0_DFCCTRL *(volatile unsigned long *)(drpk_base_addr + 0x1D2518)
#define DRP_T0_CLKECTRL *(volatile unsigned long *)(drpk_base_addr + 0x1D2530)
#define DRP_T1_INTOUTMON *(volatile unsigned long *)(drpk_base_addr + 0x3D2000)
#define DRP_T1_EINTSTS *(volatile unsigned long *)(drpk_base_addr + 0x3D2008)
#define DRP_T1_EINTMSK *(volatile unsigned long *)(drpk_base_addr + 0x3D200C)
#define DRP_T1_INTS *(volatile unsigned long *)(drpk_base_addr + 0x3D2040)
#define DRP_T1_INTSE *(volatile unsigned long *)(drpk_base_addr + 0x3D2044)
#define DRP_T1_INTE *(volatile unsigned long *)(drpk_base_addr + 0x3D2048)
#define DRP_T1_INTCLRE *(volatile unsigned long *)(drpk_base_addr + 0x3D204C)
#define DRP_T1_INTLVL *(volatile unsigned long *)(drpk_base_addr + 0x3D2050)
#define DRP_T1_INTCLRMODE *(volatile unsigned long *)(drpk_base_addr + 0x3D2058)
#define DRP_T1_INTOUTSEL *(volatile unsigned long *)(drpk_base_addr + 0x3D2060)
#define DRP_T1_INTBYPASS *(volatile unsigned long *)(drpk_base_addr + 0x3D2070)
#define DRP_T1_DMACHE *(volatile unsigned long *)(drpk_base_addr + 0x3D2100)
#define DRP_T1_FIFODIVCTRL *(volatile unsigned long *)(drpk_base_addr + 0x3D2104)
#define DRP_T1_SMEMCTRL *(volatile unsigned long *)(drpk_base_addr + 0x3D2108)
#define DRP_T1_DPMODE *(volatile unsigned long *)(drpk_base_addr + 0x3D2110)
#define DRP_T1_DPREG0 *(volatile unsigned long *)(drpk_base_addr + 0x3D2180)
#define DRP_T1_DPREG1 *(volatile unsigned long *)(drpk_base_addr + 0x3D2184)
#define DRP_T1_DPREG2 *(volatile unsigned long *)(drpk_base_addr + 0x3D2188)
#define DRP_T1_DPREG3 *(volatile unsigned long *)(drpk_base_addr + 0x3D218C)
#define DRP_T1_DPREG4 *(volatile unsigned long *)(drpk_base_addr + 0x3D2190)
#define DRP_T1_DPREG5 *(volatile unsigned long *)(drpk_base_addr + 0x3D2194)
#define DRP_T1_DPREG6 *(volatile unsigned long *)(drpk_base_addr + 0x3D2198)
#define DRP_T1_DPREG7 *(volatile unsigned long *)(drpk_base_addr + 0x3D219C)
#define DRP_T1_SRST *(volatile unsigned long *)(drpk_base_addr + 0x3D2200)
#define DRP_T1_DW *(volatile unsigned long *)(drpk_base_addr + 0x3D2210)
#define DRP_T1_TH *(volatile unsigned long *)(drpk_base_addr + 0x3D2214)
#define DRP_T1_THD *(volatile unsigned long *)(drpk_base_addr + 0x3D2218)
#define DRP_T1_CONVSTS *(volatile unsigned long *)(drpk_base_addr + 0x3D221C)
#define DRP_T1_VERSION0 *(volatile unsigned long *)(drpk_base_addr + 0x3D2300)
#define DRP_T1_VERSION1 *(volatile unsigned long *)(drpk_base_addr + 0x3D2304)
#define DRP_T1_VERLOCK *(volatile unsigned long *)(drpk_base_addr + 0x3D2310)
#define DRP_T1_ELC *(volatile unsigned long *)(drpk_base_addr + 0x3D2400)
#define DRP_T1_CLKSEL *(volatile unsigned long *)(drpk_base_addr + 0x3D2500)
#define DRP_T1_TILECLKE *(volatile unsigned long *)(drpk_base_addr + 0x3D2508)
#define DRP_T1_DIV *(volatile unsigned long *)(drpk_base_addr + 0x3D2510)
#define DRP_T1_DIVLAT *(volatile unsigned long *)(drpk_base_addr + 0x3D2514)
#define DRP_T1_DFCCTRL *(volatile unsigned long *)(drpk_base_addr + 0x3D2518)
#define DRP_T1_CLKECTRL *(volatile unsigned long *)(drpk_base_addr + 0x3D2530)
#define DRP_T2_INTOUTMON *(volatile unsigned long *)(drpk_base_addr + 0x5D2000)
#define DRP_T2_EINTSTS *(volatile unsigned long *)(drpk_base_addr + 0x5D2008)
#define DRP_T2_EINTMSK *(volatile unsigned long *)(drpk_base_addr + 0x5D200C)
#define DRP_T2_INTS *(volatile unsigned long *)(drpk_base_addr + 0x5D2040)
#define DRP_T2_INTSE *(volatile unsigned long *)(drpk_base_addr + 0x5D2044)
#define DRP_T2_INTE *(volatile unsigned long *)(drpk_base_addr + 0x5D2048)
#define DRP_T2_INTCLRE *(volatile unsigned long *)(drpk_base_addr + 0x5D204C)
#define DRP_T2_INTLVL *(volatile unsigned long *)(drpk_base_addr + 0x5D2050)
#define DRP_T2_INTCLRMODE *(volatile unsigned long *)(drpk_base_addr + 0x5D2058)
#define DRP_T2_INTOUTSEL *(volatile unsigned long *)(drpk_base_addr + 0x5D2060)
#define DRP_T2_INTBYPASS *(volatile unsigned long *)(drpk_base_addr + 0x5D2070)
#define DRP_T2_DMACHE *(volatile unsigned long *)(drpk_base_addr + 0x5D2100)
#define DRP_T2_FIFODIVCTRL *(volatile unsigned long *)(drpk_base_addr + 0x5D2104)
#define DRP_T2_SMEMCTRL *(volatile unsigned long *)(drpk_base_addr + 0x5D2108)
#define DRP_T2_DPMODE *(volatile unsigned long *)(drpk_base_addr + 0x5D2110)
#define DRP_T2_DPREG0 *(volatile unsigned long *)(drpk_base_addr + 0x5D2180)
#define DRP_T2_DPREG1 *(volatile unsigned long *)(drpk_base_addr + 0x5D2184)
#define DRP_T2_DPREG2 *(volatile unsigned long *)(drpk_base_addr + 0x5D2188)
#define DRP_T2_DPREG3 *(volatile unsigned long *)(drpk_base_addr + 0x5D218C)
#define DRP_T2_DPREG4 *(volatile unsigned long *)(drpk_base_addr + 0x5D2190)
#define DRP_T2_DPREG5 *(volatile unsigned long *)(drpk_base_addr + 0x5D2194)
#define DRP_T2_DPREG6 *(volatile unsigned long *)(drpk_base_addr + 0x5D2198)
#define DRP_T2_DPREG7 *(volatile unsigned long *)(drpk_base_addr + 0x5D219C)
#define DRP_T2_SRST *(volatile unsigned long *)(drpk_base_addr + 0x5D2200)
#define DRP_T2_DW *(volatile unsigned long *)(drpk_base_addr + 0x5D2210)
#define DRP_T2_TH *(volatile unsigned long *)(drpk_base_addr + 0x5D2214)
#define DRP_T2_THD *(volatile unsigned long *)(drpk_base_addr + 0x5D2218)
#define DRP_T2_CONVSTS *(volatile unsigned long *)(drpk_base_addr + 0x5D221C)
#define DRP_T2_VERSION0 *(volatile unsigned long *)(drpk_base_addr + 0x5D2300)
#define DRP_T2_VERSION1 *(volatile unsigned long *)(drpk_base_addr + 0x5D2304)
#define DRP_T2_VERLOCK *(volatile unsigned long *)(drpk_base_addr + 0x5D2310)
#define DRP_T2_ELC *(volatile unsigned long *)(drpk_base_addr + 0x5D2400)
#define DRP_T2_CLKSEL *(volatile unsigned long *)(drpk_base_addr + 0x5D2500)
#define DRP_T2_TILECLKE *(volatile unsigned long *)(drpk_base_addr + 0x5D2508)
#define DRP_T2_DIV *(volatile unsigned long *)(drpk_base_addr + 0x5D2510)
#define DRP_T2_DIVLAT *(volatile unsigned long *)(drpk_base_addr + 0x5D2514)
#define DRP_T2_DFCCTRL *(volatile unsigned long *)(drpk_base_addr + 0x5D2518)
#define DRP_T2_CLKECTRL *(volatile unsigned long *)(drpk_base_addr + 0x5D2530)
#define DRP_T3_INTOUTMON *(volatile unsigned long *)(drpk_base_addr + 0x7D2000)
#define DRP_T3_EINTSTS *(volatile unsigned long *)(drpk_base_addr + 0x7D2008)
#define DRP_T3_EINTMSK *(volatile unsigned long *)(drpk_base_addr + 0x7D200C)
#define DRP_T3_INTS *(volatile unsigned long *)(drpk_base_addr + 0x7D2040)
#define DRP_T3_INTSE *(volatile unsigned long *)(drpk_base_addr + 0x7D2044)
#define DRP_T3_INTE *(volatile unsigned long *)(drpk_base_addr + 0x7D2048)
#define DRP_T3_INTCLRE *(volatile unsigned long *)(drpk_base_addr + 0x7D204C)
#define DRP_T3_INTLVL *(volatile unsigned long *)(drpk_base_addr + 0x7D2050)
#define DRP_T3_INTCLRMODE *(volatile unsigned long *)(drpk_base_addr + 0x7D2058)
#define DRP_T3_INTOUTSEL *(volatile unsigned long *)(drpk_base_addr + 0x7D2060)
#define DRP_T3_INTBYPASS *(volatile unsigned long *)(drpk_base_addr + 0x7D2070)
#define DRP_T3_DMACHE *(volatile unsigned long *)(drpk_base_addr + 0x7D2100)
#define DRP_T3_FIFODIVCTRL *(volatile unsigned long *)(drpk_base_addr + 0x7D2104)
#define DRP_T3_SMEMCTRL *(volatile unsigned long *)(drpk_base_addr + 0x7D2108)
#define DRP_T3_DPMODE *(volatile unsigned long *)(drpk_base_addr + 0x7D2110)
#define DRP_T3_DPREG0 *(volatile unsigned long *)(drpk_base_addr + 0x7D2180)
#define DRP_T3_DPREG1 *(volatile unsigned long *)(drpk_base_addr + 0x7D2184)
#define DRP_T3_DPREG2 *(volatile unsigned long *)(drpk_base_addr + 0x7D2188)
#define DRP_T3_DPREG3 *(volatile unsigned long *)(drpk_base_addr + 0x7D218C)
#define DRP_T3_DPREG4 *(volatile unsigned long *)(drpk_base_addr + 0x7D2190)
#define DRP_T3_DPREG5 *(volatile unsigned long *)(drpk_base_addr + 0x7D2194)
#define DRP_T3_DPREG6 *(volatile unsigned long *)(drpk_base_addr + 0x7D2198)
#define DRP_T3_DPREG7 *(volatile unsigned long *)(drpk_base_addr + 0x7D219C)
#define DRP_T3_SRST *(volatile unsigned long *)(drpk_base_addr + 0x7D2200)
#define DRP_T3_DW *(volatile unsigned long *)(drpk_base_addr + 0x7D2210)
#define DRP_T3_TH *(volatile unsigned long *)(drpk_base_addr + 0x7D2214)
#define DRP_T3_THD *(volatile unsigned long *)(drpk_base_addr + 0x7D2218)
#define DRP_T3_CONVSTS *(volatile unsigned long *)(drpk_base_addr + 0x7D221C)
#define DRP_T3_VERSION0 *(volatile unsigned long *)(drpk_base_addr + 0x7D2300)
#define DRP_T3_VERSION1 *(volatile unsigned long *)(drpk_base_addr + 0x7D2304)
#define DRP_T3_VERLOCK *(volatile unsigned long *)(drpk_base_addr + 0x7D2310)
#define DRP_T3_ELC *(volatile unsigned long *)(drpk_base_addr + 0x7D2400)
#define DRP_T3_CLKSEL *(volatile unsigned long *)(drpk_base_addr + 0x7D2500)
#define DRP_T3_TILECLKE *(volatile unsigned long *)(drpk_base_addr + 0x7D2508)
#define DRP_T3_DIV *(volatile unsigned long *)(drpk_base_addr + 0x7D2510)
#define DRP_T3_DIVLAT *(volatile unsigned long *)(drpk_base_addr + 0x7D2514)
#define DRP_T3_DFCCTRL *(volatile unsigned long *)(drpk_base_addr + 0x7D2518)
#define DRP_T3_CLKECTRL *(volatile unsigned long *)(drpk_base_addr + 0x7D2530)
#define DRP_T4_INTOUTMON *(volatile unsigned long *)(drpk_base_addr + 0x9D2000)
#define DRP_T4_EINTSTS *(volatile unsigned long *)(drpk_base_addr + 0x9D2008)
#define DRP_T4_EINTMSK *(volatile unsigned long *)(drpk_base_addr + 0x9D200C)
#define DRP_T4_INTS *(volatile unsigned long *)(drpk_base_addr + 0x9D2040)
#define DRP_T4_INTSE *(volatile unsigned long *)(drpk_base_addr + 0x9D2044)
#define DRP_T4_INTE *(volatile unsigned long *)(drpk_base_addr + 0x9D2048)
#define DRP_T4_INTCLRE *(volatile unsigned long *)(drpk_base_addr + 0x9D204C)
#define DRP_T4_INTLVL *(volatile unsigned long *)(drpk_base_addr + 0x9D2050)
#define DRP_T4_INTCLRMODE *(volatile unsigned long *)(drpk_base_addr + 0x9D2058)
#define DRP_T4_INTOUTSEL *(volatile unsigned long *)(drpk_base_addr + 0x9D2060)
#define DRP_T4_INTBYPASS *(volatile unsigned long *)(drpk_base_addr + 0x9D2070)
#define DRP_T4_DMACHE *(volatile unsigned long *)(drpk_base_addr + 0x9D2100)
#define DRP_T4_FIFODIVCTRL *(volatile unsigned long *)(drpk_base_addr + 0x9D2104)
#define DRP_T4_SMEMCTRL *(volatile unsigned long *)(drpk_base_addr + 0x9D2108)
#define DRP_T4_DPMODE *(volatile unsigned long *)(drpk_base_addr + 0x9D2110)
#define DRP_T4_DPREG0 *(volatile unsigned long *)(drpk_base_addr + 0x9D2180)
#define DRP_T4_DPREG1 *(volatile unsigned long *)(drpk_base_addr + 0x9D2184)
#define DRP_T4_DPREG2 *(volatile unsigned long *)(drpk_base_addr + 0x9D2188)
#define DRP_T4_DPREG3 *(volatile unsigned long *)(drpk_base_addr + 0x9D218C)
#define DRP_T4_DPREG4 *(volatile unsigned long *)(drpk_base_addr + 0x9D2190)
#define DRP_T4_DPREG5 *(volatile unsigned long *)(drpk_base_addr + 0x9D2194)
#define DRP_T4_DPREG6 *(volatile unsigned long *)(drpk_base_addr + 0x9D2198)
#define DRP_T4_DPREG7 *(volatile unsigned long *)(drpk_base_addr + 0x9D219C)
#define DRP_T4_SRST *(volatile unsigned long *)(drpk_base_addr + 0x9D2200)
#define DRP_T4_DW *(volatile unsigned long *)(drpk_base_addr + 0x9D2210)
#define DRP_T4_TH *(volatile unsigned long *)(drpk_base_addr + 0x9D2214)
#define DRP_T4_THD *(volatile unsigned long *)(drpk_base_addr + 0x9D2218)
#define DRP_T4_CONVSTS *(volatile unsigned long *)(drpk_base_addr + 0x9D221C)
#define DRP_T4_VERSION0 *(volatile unsigned long *)(drpk_base_addr + 0x9D2300)
#define DRP_T4_VERSION1 *(volatile unsigned long *)(drpk_base_addr + 0x9D2304)
#define DRP_T4_VERLOCK *(volatile unsigned long *)(drpk_base_addr + 0x9D2310)
#define DRP_T4_ELC *(volatile unsigned long *)(drpk_base_addr + 0x9D2400)
#define DRP_T4_CLKSEL *(volatile unsigned long *)(drpk_base_addr + 0x9D2500)
#define DRP_T4_TILECLKE *(volatile unsigned long *)(drpk_base_addr + 0x9D2508)
#define DRP_T4_DIV *(volatile unsigned long *)(drpk_base_addr + 0x9D2510)
#define DRP_T4_DIVLAT *(volatile unsigned long *)(drpk_base_addr + 0x9D2514)
#define DRP_T4_DFCCTRL *(volatile unsigned long *)(drpk_base_addr + 0x9D2518)
#define DRP_T4_CLKECTRL *(volatile unsigned long *)(drpk_base_addr + 0x9D2530)
#define DRP_T5_INTOUTMON *(volatile unsigned long *)(drpk_base_addr + 0xBD2000)
#define DRP_T5_EINTSTS *(volatile unsigned long *)(drpk_base_addr + 0xBD2008)
#define DRP_T5_EINTMSK *(volatile unsigned long *)(drpk_base_addr + 0xBD200C)
#define DRP_T5_INTS *(volatile unsigned long *)(drpk_base_addr + 0xBD2040)
#define DRP_T5_INTSE *(volatile unsigned long *)(drpk_base_addr + 0xBD2044)
#define DRP_T5_INTE *(volatile unsigned long *)(drpk_base_addr + 0xBD2048)
#define DRP_T5_INTCLRE *(volatile unsigned long *)(drpk_base_addr + 0xBD204C)
#define DRP_T5_INTLVL *(volatile unsigned long *)(drpk_base_addr + 0xBD2050)
#define DRP_T5_INTCLRMODE *(volatile unsigned long *)(drpk_base_addr + 0xBD2058)
#define DRP_T5_INTOUTSEL *(volatile unsigned long *)(drpk_base_addr + 0xBD2060)
#define DRP_T5_INTBYPASS *(volatile unsigned long *)(drpk_base_addr + 0xBD2070)
#define DRP_T5_DMACHE *(volatile unsigned long *)(drpk_base_addr + 0xBD2100)
#define DRP_T5_FIFODIVCTRL *(volatile unsigned long *)(drpk_base_addr + 0xBD2104)
#define DRP_T5_SMEMCTRL *(volatile unsigned long *)(drpk_base_addr + 0xBD2108)
#define DRP_T5_DPMODE *(volatile unsigned long *)(drpk_base_addr + 0xBD2110)
#define DRP_T5_DPREG0 *(volatile unsigned long *)(drpk_base_addr + 0xBD2180)
#define DRP_T5_DPREG1 *(volatile unsigned long *)(drpk_base_addr + 0xBD2184)
#define DRP_T5_DPREG2 *(volatile unsigned long *)(drpk_base_addr + 0xBD2188)
#define DRP_T5_DPREG3 *(volatile unsigned long *)(drpk_base_addr + 0xBD218C)
#define DRP_T5_DPREG4 *(volatile unsigned long *)(drpk_base_addr + 0xBD2190)
#define DRP_T5_DPREG5 *(volatile unsigned long *)(drpk_base_addr + 0xBD2194)
#define DRP_T5_DPREG6 *(volatile unsigned long *)(drpk_base_addr + 0xBD2198)
#define DRP_T5_DPREG7 *(volatile unsigned long *)(drpk_base_addr + 0xBD219C)
#define DRP_T5_SRST *(volatile unsigned long *)(drpk_base_addr + 0xBD2200)
#define DRP_T5_DW *(volatile unsigned long *)(drpk_base_addr + 0xBD2210)
#define DRP_T5_TH *(volatile unsigned long *)(drpk_base_addr + 0xBD2214)
#define DRP_T5_THD *(volatile unsigned long *)(drpk_base_addr + 0xBD2218)
#define DRP_T5_CONVSTS *(volatile unsigned long *)(drpk_base_addr + 0xBD221C)
#define DRP_T5_VERSION0 *(volatile unsigned long *)(drpk_base_addr + 0xBD2300)
#define DRP_T5_VERSION1 *(volatile unsigned long *)(drpk_base_addr + 0xBD2304)
#define DRP_T5_VERLOCK *(volatile unsigned long *)(drpk_base_addr + 0xBD2310)
#define DRP_T5_ELC *(volatile unsigned long *)(drpk_base_addr + 0xBD2400)
#define DRP_T5_CLKSEL *(volatile unsigned long *)(drpk_base_addr + 0xBD2500)
#define DRP_T5_TILECLKE *(volatile unsigned long *)(drpk_base_addr + 0xBD2508)
#define DRP_T5_DIV *(volatile unsigned long *)(drpk_base_addr + 0xBD2510)
#define DRP_T5_DIVLAT *(volatile unsigned long *)(drpk_base_addr + 0xBD2514)
#define DRP_T5_DFCCTRL *(volatile unsigned long *)(drpk_base_addr + 0xBD2518)
#define DRP_T5_CLKECTRL *(volatile unsigned long *)(drpk_base_addr + 0xBD2530)
#define DRP_T6_INTOUTMON *(volatile unsigned long *)(drpk_base_addr + 0xDD2000)
#define DRP_T6_EINTSTS *(volatile unsigned long *)(drpk_base_addr + 0xDD2008)
#define DRP_T6_EINTMSK *(volatile unsigned long *)(drpk_base_addr + 0xDD200C)
#define DRP_T6_INTS *(volatile unsigned long *)(drpk_base_addr + 0xDD2040)
#define DRP_T6_INTSE *(volatile unsigned long *)(drpk_base_addr + 0xDD2044)
#define DRP_T6_INTE *(volatile unsigned long *)(drpk_base_addr + 0xDD2048)
#define DRP_T6_INTCLRE *(volatile unsigned long *)(drpk_base_addr + 0xDD204C)
#define DRP_T6_INTLVL *(volatile unsigned long *)(drpk_base_addr + 0xDD2050)
#define DRP_T6_INTCLRMODE *(volatile unsigned long *)(drpk_base_addr + 0xDD2058)
#define DRP_T6_INTOUTSEL *(volatile unsigned long *)(drpk_base_addr + 0xDD2060)
#define DRP_T6_INTBYPASS *(volatile unsigned long *)(drpk_base_addr + 0xDD2070)
#define DRP_T6_DMACHE *(volatile unsigned long *)(drpk_base_addr + 0xDD2100)
#define DRP_T6_FIFODIVCTRL *(volatile unsigned long *)(drpk_base_addr + 0xDD2104)
#define DRP_T6_SMEMCTRL *(volatile unsigned long *)(drpk_base_addr + 0xDD2108)
#define DRP_T6_DPMODE *(volatile unsigned long *)(drpk_base_addr + 0xDD2110)
#define DRP_T6_DPREG0 *(volatile unsigned long *)(drpk_base_addr + 0xDD2180)
#define DRP_T6_DPREG1 *(volatile unsigned long *)(drpk_base_addr + 0xDD2184)
#define DRP_T6_DPREG2 *(volatile unsigned long *)(drpk_base_addr + 0xDD2188)
#define DRP_T6_DPREG3 *(volatile unsigned long *)(drpk_base_addr + 0xDD218C)
#define DRP_T6_DPREG4 *(volatile unsigned long *)(drpk_base_addr + 0xDD2190)
#define DRP_T6_DPREG5 *(volatile unsigned long *)(drpk_base_addr + 0xDD2194)
#define DRP_T6_DPREG6 *(volatile unsigned long *)(drpk_base_addr + 0xDD2198)
#define DRP_T6_DPREG7 *(volatile unsigned long *)(drpk_base_addr + 0xDD219C)
#define DRP_T6_SRST *(volatile unsigned long *)(drpk_base_addr + 0xDD2200)
#define DRP_T6_DW *(volatile unsigned long *)(drpk_base_addr + 0xDD2210)
#define DRP_T6_TH *(volatile unsigned long *)(drpk_base_addr + 0xDD2214)
#define DRP_T6_THD *(volatile unsigned long *)(drpk_base_addr + 0xDD2218)
#define DRP_T6_CONVSTS *(volatile unsigned long *)(drpk_base_addr + 0xDD221C)
#define DRP_T6_VERSION0 *(volatile unsigned long *)(drpk_base_addr + 0xDD2300)
#define DRP_T6_VERSION1 *(volatile unsigned long *)(drpk_base_addr + 0xDD2304)
#define DRP_T6_VERLOCK *(volatile unsigned long *)(drpk_base_addr + 0xDD2310)
#define DRP_T6_ELC *(volatile unsigned long *)(drpk_base_addr + 0xDD2400)
#define DRP_T6_CLKSEL *(volatile unsigned long *)(drpk_base_addr + 0xDD2500)
#define DRP_T6_TILECLKE *(volatile unsigned long *)(drpk_base_addr + 0xDD2508)
#define DRP_T6_DIV *(volatile unsigned long *)(drpk_base_addr + 0xDD2510)
#define DRP_T6_DIVLAT *(volatile unsigned long *)(drpk_base_addr + 0xDD2514)
#define DRP_T6_DFCCTRL *(volatile unsigned long *)(drpk_base_addr + 0xDD2518)
#define DRP_T6_CLKECTRL *(volatile unsigned long *)(drpk_base_addr + 0xDD2530)
#define DRP_T7_INTOUTMON *(volatile unsigned long *)(drpk_base_addr + 0xFD2000)
#define DRP_T7_EINTSTS *(volatile unsigned long *)(drpk_base_addr + 0xFD2008)
#define DRP_T7_EINTMSK *(volatile unsigned long *)(drpk_base_addr + 0xFD200C)
#define DRP_T7_INTS *(volatile unsigned long *)(drpk_base_addr + 0xFD2040)
#define DRP_T7_INTSE *(volatile unsigned long *)(drpk_base_addr + 0xFD2044)
#define DRP_T7_INTE *(volatile unsigned long *)(drpk_base_addr + 0xFD2048)
#define DRP_T7_INTCLRE *(volatile unsigned long *)(drpk_base_addr + 0xFD204C)
#define DRP_T7_INTLVL *(volatile unsigned long *)(drpk_base_addr + 0xFD2050)
#define DRP_T7_INTCLRMODE *(volatile unsigned long *)(drpk_base_addr + 0xFD2058)
#define DRP_T7_INTOUTSEL *(volatile unsigned long *)(drpk_base_addr + 0xFD2060)
#define DRP_T7_INTBYPASS *(volatile unsigned long *)(drpk_base_addr + 0xFD2070)
#define DRP_T7_DMACHE *(volatile unsigned long *)(drpk_base_addr + 0xFD2100)
#define DRP_T7_FIFODIVCTRL *(volatile unsigned long *)(drpk_base_addr + 0xFD2104)
#define DRP_T7_SMEMCTRL *(volatile unsigned long *)(drpk_base_addr + 0xFD2108)
#define DRP_T7_DPMODE *(volatile unsigned long *)(drpk_base_addr + 0xFD2110)
#define DRP_T7_DPREG0 *(volatile unsigned long *)(drpk_base_addr + 0xFD2180)
#define DRP_T7_DPREG1 *(volatile unsigned long *)(drpk_base_addr + 0xFD2184)
#define DRP_T7_DPREG2 *(volatile unsigned long *)(drpk_base_addr + 0xFD2188)
#define DRP_T7_DPREG3 *(volatile unsigned long *)(drpk_base_addr + 0xFD218C)
#define DRP_T7_DPREG4 *(volatile unsigned long *)(drpk_base_addr + 0xFD2190)
#define DRP_T7_DPREG5 *(volatile unsigned long *)(drpk_base_addr + 0xFD2194)
#define DRP_T7_DPREG6 *(volatile unsigned long *)(drpk_base_addr + 0xFD2198)
#define DRP_T7_DPREG7 *(volatile unsigned long *)(drpk_base_addr + 0xFD219C)
#define DRP_T7_SRST *(volatile unsigned long *)(drpk_base_addr + 0xFD2200)
#define DRP_T7_DW *(volatile unsigned long *)(drpk_base_addr + 0xFD2210)
#define DRP_T7_TH *(volatile unsigned long *)(drpk_base_addr + 0xFD2214)
#define DRP_T7_THD *(volatile unsigned long *)(drpk_base_addr + 0xFD2218)
#define DRP_T7_CONVSTS *(volatile unsigned long *)(drpk_base_addr + 0xFD221C)
#define DRP_T7_VERSION0 *(volatile unsigned long *)(drpk_base_addr + 0xFD2300)
#define DRP_T7_VERSION1 *(volatile unsigned long *)(drpk_base_addr + 0xFD2304)
#define DRP_T7_VERLOCK *(volatile unsigned long *)(drpk_base_addr + 0xFD2310)
#define DRP_T7_ELC *(volatile unsigned long *)(drpk_base_addr + 0xFD2400)
#define DRP_T7_CLKSEL *(volatile unsigned long *)(drpk_base_addr + 0xFD2500)
#define DRP_T7_TILECLKE *(volatile unsigned long *)(drpk_base_addr + 0xFD2508)
#define DRP_T7_DIV *(volatile unsigned long *)(drpk_base_addr + 0xFD2510)
#define DRP_T7_DIVLAT *(volatile unsigned long *)(drpk_base_addr + 0xFD2514)
#define DRP_T7_DFCCTRL *(volatile unsigned long *)(drpk_base_addr + 0xFD2518)
#define DRP_T7_CLKECTRL *(volatile unsigned long *)(drpk_base_addr + 0xFD2530)
/* OTHER */
#define DRP_T0_RegBResetZ *(volatile unsigned long *)(drpk_base_addr + 0x1B0070)
#define DRP_T1_RegBResetZ *(volatile unsigned long *)(drpk_base_addr + 0x3B0070)
#define DRP_T2_RegBResetZ *(volatile unsigned long *)(drpk_base_addr + 0x5B0070)
#define DRP_T3_RegBResetZ *(volatile unsigned long *)(drpk_base_addr + 0x7B0070)
#define DRP_T4_RegBResetZ *(volatile unsigned long *)(drpk_base_addr + 0x9B0070)
#define DRP_T5_RegBResetZ *(volatile unsigned long *)(drpk_base_addr + 0xBB0070)
#define DRP_T6_RegBResetZ *(volatile unsigned long *)(drpk_base_addr + 0xDB0070)
#define DRP_T7_RegBResetZ *(volatile unsigned long *)(drpk_base_addr + 0xFB0070)
#define DRP_T0_RegCtrlEn *(volatile unsigned long *)(drpk_base_addr + 0x1B0000)
#define DRP_T1_RegCtrlEn *(volatile unsigned long *)(drpk_base_addr + 0x3B0000)
#define DRP_T2_RegCtrlEn *(volatile unsigned long *)(drpk_base_addr + 0x5B0000)
#define DRP_T3_RegCtrlEn *(volatile unsigned long *)(drpk_base_addr + 0x7B0000)
#define DRP_T4_RegCtrlEn *(volatile unsigned long *)(drpk_base_addr + 0x9B0000)
#define DRP_T5_RegCtrlEn *(volatile unsigned long *)(drpk_base_addr + 0xBB0000)
#define DRP_T6_RegCtrlEn *(volatile unsigned long *)(drpk_base_addr + 0xDB0000)
#define DRP_T7_RegCtrlEn *(volatile unsigned long *)(drpk_base_addr + 0xFB0000)
#define DRP_T0_RegRun *(volatile unsigned long *)(drpk_base_addr + 0x118008)
#define DRP_T0_RegReset *(volatile unsigned long *)(drpk_base_addr + 0x118010)
#define DRP_T0_RegCfgmReadEn *(volatile unsigned long *)(drpk_base_addr + 0x118040)
#define DRP_T0_RegConfigEn *(volatile unsigned long *)(drpk_base_addr + 0x118048)
#define DRP_T0_RegRunSel *(volatile unsigned long *)(drpk_base_addr + 0x118078)
#define DRP_T1_RegRun *(volatile unsigned long *)(drpk_base_addr + 0x318008)
#define DRP_T1_RegReset *(volatile unsigned long *)(drpk_base_addr + 0x318010)
#define DRP_T1_RegCfgmReadEn *(volatile unsigned long *)(drpk_base_addr + 0x318040)
#define DRP_T1_RegConfigEn *(volatile unsigned long *)(drpk_base_addr + 0x318048)
#define DRP_T1_RegRunSel *(volatile unsigned long *)(drpk_base_addr + 0x318078)
#define DRP_T2_RegRun *(volatile unsigned long *)(drpk_base_addr + 0x518008)
#define DRP_T2_RegReset *(volatile unsigned long *)(drpk_base_addr + 0x518010)
#define DRP_T2_RegCfgmReadEn *(volatile unsigned long *)(drpk_base_addr + 0x518040)
#define DRP_T2_RegConfigEn *(volatile unsigned long *)(drpk_base_addr + 0x518048)
#define DRP_T2_RegRunSel *(volatile unsigned long *)(drpk_base_addr + 0x518078)
#define DRP_T3_RegRun *(volatile unsigned long *)(drpk_base_addr + 0x718008)
#define DRP_T3_RegReset *(volatile unsigned long *)(drpk_base_addr + 0x718010)
#define DRP_T3_RegCfgmReadEn *(volatile unsigned long *)(drpk_base_addr + 0x718040)
#define DRP_T3_RegConfigEn *(volatile unsigned long *)(drpk_base_addr + 0x718048)
#define DRP_T3_RegRunSel *(volatile unsigned long *)(drpk_base_addr + 0x718078)
#define DRP_T4_RegRun *(volatile unsigned long *)(drpk_base_addr + 0x918008)
#define DRP_T4_RegReset *(volatile unsigned long *)(drpk_base_addr + 0x918010)
#define DRP_T4_RegCfgmReadEn *(volatile unsigned long *)(drpk_base_addr + 0x918040)
#define DRP_T4_RegConfigEn *(volatile unsigned long *)(drpk_base_addr + 0x918048)
#define DRP_T4_RegRunSel *(volatile unsigned long *)(drpk_base_addr + 0x918078)
#define DRP_T5_RegRun *(volatile unsigned long *)(drpk_base_addr + 0xB18008)
#define DRP_T5_RegReset *(volatile unsigned long *)(drpk_base_addr + 0xB18010)
#define DRP_T5_RegCfgmReadEn *(volatile unsigned long *)(drpk_base_addr + 0xB18040)
#define DRP_T5_RegConfigEn *(volatile unsigned long *)(drpk_base_addr + 0xB18048)
#define DRP_T5_RegRunSel *(volatile unsigned long *)(drpk_base_addr + 0xB18078)
#define DRP_IDMAC_INTME *(volatile unsigned long *)(drpk_base_addr + 0xFFB024)
#define DRP_IDMAC_INTMES *(volatile unsigned long *)(drpk_base_addr + 0xFFB028)
#define DRP_ODMAC_INTME *(volatile unsigned long *)(drpk_base_addr + 0xFFC024)
#define DRP_DRPK0_FIFODATA *(volatile unsigned long *)(drpk_base_addr + 0xFD3000)
#define DRP_DRPK1_FIFODATA *(volatile unsigned long *)(drpk_base_addr + 0xFD3200)
#define DRP_DRPK2_FIFODATA *(volatile unsigned long *)(drpk_base_addr + 0xFD3400)
#define DRP_DRPK3_FIFODATA *(volatile unsigned long *)(drpk_base_addr + 0xFD3600)
#define DRP_DRPK4_FIFODATA *(volatile unsigned long *)(drpk_base_addr + 0xFD3800)
#define DRP_DRPK5_FIFODATA *(volatile unsigned long *)(drpk_base_addr + 0xFD3A00)


#define DRP_RAC_DMMY *(volatile unsigned long *)(drpk_base_addr + 0xFFD000)

#define DRP_CFGL_INT_STS *(volatile unsigned long *)(drpk_base_addr + 0xFF0000)
#define DRP_CFGL_INT_MSK *(volatile unsigned long *)(drpk_base_addr + 0xFF0004)

#define DRPK_BASE_ADDR  ((unsigned long)drpk_base_addr)	/* 0xEA000000 */
#define DRPK_TILE0_ADDR (DRPK_BASE_ADDR + 0x00000000)
#define REG_CFGMREADEN  (0x00118040)

/*******************************************************************************
Typedef definitions
*******************************************************************************/

/*******************************************************************************
Public Functions
*******************************************************************************/

#endif /* DRP_IODEFINE_H */
