-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 11.1 Build 173 11/01/2011 SJ Web Edition"

-- DATE "11/03/2015 16:04:09"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	processor IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk : IN std_logic;
	reset_pin : IN std_logic;
	Clock50 : IN std_logic
	);
END processor;

-- Design Ports Information
-- Clock50	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_pin	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF processor IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset_pin : std_logic;
SIGNAL ww_Clock50 : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Clock50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \d|alu|Add0~1\ : std_logic;
SIGNAL \d|alu|Add0~0_combout\ : std_logic;
SIGNAL \d|alu|Add0~3\ : std_logic;
SIGNAL \d|alu|Add0~2_combout\ : std_logic;
SIGNAL \d|alu|Add0~5\ : std_logic;
SIGNAL \d|alu|Add0~4_combout\ : std_logic;
SIGNAL \d|alu|Add0~7\ : std_logic;
SIGNAL \d|alu|Add0~6_combout\ : std_logic;
SIGNAL \d|alu|Add0~9\ : std_logic;
SIGNAL \d|alu|Add0~8_combout\ : std_logic;
SIGNAL \d|alu|Add0~11\ : std_logic;
SIGNAL \d|alu|Add0~10_combout\ : std_logic;
SIGNAL \d|alu|Add0~13\ : std_logic;
SIGNAL \d|alu|Add0~12_combout\ : std_logic;
SIGNAL \d|alu|Add0~15\ : std_logic;
SIGNAL \d|alu|Add0~14_combout\ : std_logic;
SIGNAL \d|alu|Add0~17\ : std_logic;
SIGNAL \d|alu|Add0~16_combout\ : std_logic;
SIGNAL \d|alu|Add0~19\ : std_logic;
SIGNAL \d|alu|Add0~18_combout\ : std_logic;
SIGNAL \d|alu|Add0~21\ : std_logic;
SIGNAL \d|alu|Add0~20_combout\ : std_logic;
SIGNAL \d|alu|Add0~23\ : std_logic;
SIGNAL \d|alu|Add0~22_combout\ : std_logic;
SIGNAL \d|alu|Add0~25\ : std_logic;
SIGNAL \d|alu|Add0~24_combout\ : std_logic;
SIGNAL \d|alu|Add0~27\ : std_logic;
SIGNAL \d|alu|Add0~26_combout\ : std_logic;
SIGNAL \d|alu|Add0~29\ : std_logic;
SIGNAL \d|alu|Add0~28_combout\ : std_logic;
SIGNAL \d|alu|Add0~30_combout\ : std_logic;
SIGNAL \d|file|regs_file[3][0]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][10]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][11]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][12]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][13]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][14]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][15]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][1]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][2]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][3]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][4]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][5]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][6]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][7]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][8]~q\ : std_logic;
SIGNAL \d|file|regs_file[3][9]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][0]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][10]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][11]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][12]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][13]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][14]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][15]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][1]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][2]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][3]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][4]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][5]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][6]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][7]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][8]~q\ : std_logic;
SIGNAL \d|file|regs_file[4][9]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][0]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][10]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][11]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][12]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][13]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][14]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][15]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][1]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][2]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][3]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][4]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][5]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][6]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][7]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][8]~q\ : std_logic;
SIGNAL \d|file|regs_file[5][9]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][0]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][10]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][11]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][12]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][13]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][14]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][15]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][1]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][2]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][3]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][4]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][5]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][6]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][7]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][8]~q\ : std_logic;
SIGNAL \d|file|regs_file[6][9]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][0]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][10]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][11]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][12]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][13]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][14]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][15]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][1]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][2]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][3]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][4]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][5]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][6]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][7]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][8]~q\ : std_logic;
SIGNAL \d|file|regs_file[7][9]~q\ : std_logic;
SIGNAL \c|state.SM1~q\ : std_logic;
SIGNAL \c|state.ALU~q\ : std_logic;
SIGNAL \c|state.LM1~q\ : std_logic;
SIGNAL \c|WideOr23~combout\ : std_logic;
SIGNAL \d|file|regs_file[2][0]~q\ : std_logic;
SIGNAL \c|state.ir_fetch~q\ : std_logic;
SIGNAL \c|state.JLR1~q\ : std_logic;
SIGNAL \c|state.BEQ2~q\ : std_logic;
SIGNAL \c|state.JAL2~q\ : std_logic;
SIGNAL \c|WideOr1~0_combout\ : std_logic;
SIGNAL \c|state.LW1~q\ : std_logic;
SIGNAL \d|mux_pc|Mux14~0_combout\ : std_logic;
SIGNAL \d|p|out3[2]~0_combout\ : std_logic;
SIGNAL \d|p|out3[2]~1_combout\ : std_logic;
SIGNAL \d|p|out3[2]~2_combout\ : std_logic;
SIGNAL \d|mux_pc|Mux14~1_combout\ : std_logic;
SIGNAL \d|mux_pc|Mux15~0_combout\ : std_logic;
SIGNAL \d|p|out3[1]~3_combout\ : std_logic;
SIGNAL \d|p|out3[1]~4_combout\ : std_logic;
SIGNAL \d|p|out3[1]~5_combout\ : std_logic;
SIGNAL \d|mux_pc|Mux15~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[1][0]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][0]~q\ : std_logic;
SIGNAL \d|mux_A|Mux15~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux15~1_combout\ : std_logic;
SIGNAL \d|mux_A|Mux15~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux15~3_combout\ : std_logic;
SIGNAL \d|mux_pc|Mux13~0_combout\ : std_logic;
SIGNAL \d|p|out3[1]~6_combout\ : std_logic;
SIGNAL \d|p|out3~7_combout\ : std_logic;
SIGNAL \d|p|out3[3]~8_combout\ : std_logic;
SIGNAL \d|mux_pc|Mux13~1_combout\ : std_logic;
SIGNAL \d|mux_A|Mux15~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux15~5_combout\ : std_logic;
SIGNAL \c|state.ADI~q\ : std_logic;
SIGNAL \c|WideOr14~0_combout\ : std_logic;
SIGNAL \c|WideOr5~combout\ : std_logic;
SIGNAL \c|WideOr6~combout\ : std_logic;
SIGNAL \d|mux_alu|Mux15~0_combout\ : std_logic;
SIGNAL \d|alu|result~0_combout\ : std_logic;
SIGNAL \c|state.decode~q\ : std_logic;
SIGNAL \c|state.Reset~q\ : std_logic;
SIGNAL \c|state.SW2~q\ : std_logic;
SIGNAL \c|Selector1~0_combout\ : std_logic;
SIGNAL \c|state.LHI~q\ : std_logic;
SIGNAL \c|state.ADI_w~q\ : std_logic;
SIGNAL \c|WideOr12~2_combout\ : std_logic;
SIGNAL \c|state.JLR2~q\ : std_logic;
SIGNAL \c|state.LW2~q\ : std_logic;
SIGNAL \c|state.Reg_write~q\ : std_logic;
SIGNAL \c|Selector6~0_combout\ : std_logic;
SIGNAL \c|Selector1~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][1]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][1]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][1]~q\ : std_logic;
SIGNAL \d|mux_A|Mux14~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux14~1_combout\ : std_logic;
SIGNAL \d|mux_A|Mux14~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux14~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux14~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux14~5_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux14~0_combout\ : std_logic;
SIGNAL \d|alu|Equal1~0_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][2]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][2]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][2]~q\ : std_logic;
SIGNAL \d|mux_A|Mux13~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux13~1_combout\ : std_logic;
SIGNAL \d|mux_A|Mux13~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux13~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux13~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux13~5_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][3]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][3]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][3]~q\ : std_logic;
SIGNAL \d|mux_A|Mux12~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux12~1_combout\ : std_logic;
SIGNAL \d|mux_A|Mux12~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux12~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux12~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux12~5_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux12~0_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux13~0_combout\ : std_logic;
SIGNAL \d|alu|Equal1~1_combout\ : std_logic;
SIGNAL \d|mux_A|Mux11~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux11~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][4]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][4]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][4]~q\ : std_logic;
SIGNAL \d|mux_A|Mux11~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux11~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux11~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux11~5_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][5]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][5]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][5]~q\ : std_logic;
SIGNAL \d|mux_A|Mux10~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux10~1_combout\ : std_logic;
SIGNAL \d|mux_A|Mux10~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux10~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux10~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux10~5_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux10~0_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux11~0_combout\ : std_logic;
SIGNAL \d|alu|Equal1~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux9~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux9~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][6]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][6]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][6]~q\ : std_logic;
SIGNAL \d|mux_A|Mux9~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux9~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux9~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux9~5_combout\ : std_logic;
SIGNAL \d|mux_A|Mux8~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux8~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][7]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][7]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][7]~q\ : std_logic;
SIGNAL \d|mux_A|Mux8~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux8~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux8~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux8~5_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux8~0_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux8~1_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux9~0_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux9~1_combout\ : std_logic;
SIGNAL \d|alu|Equal1~3_combout\ : std_logic;
SIGNAL \d|alu|Equal1~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux7~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux7~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][8]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][8]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][8]~q\ : std_logic;
SIGNAL \d|mux_A|Mux7~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux7~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux7~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux7~5_combout\ : std_logic;
SIGNAL \d|mux_A|Mux6~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux6~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][9]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][9]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][9]~q\ : std_logic;
SIGNAL \d|mux_A|Mux6~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux6~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux6~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux6~5_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux6~0_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux6~1_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux7~0_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux7~1_combout\ : std_logic;
SIGNAL \d|alu|Equal1~5_combout\ : std_logic;
SIGNAL \d|mux_A|Mux5~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux5~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][10]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][10]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][10]~q\ : std_logic;
SIGNAL \d|mux_A|Mux5~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux5~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux5~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux5~5_combout\ : std_logic;
SIGNAL \d|mux_A|Mux4~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux4~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][11]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][11]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][11]~q\ : std_logic;
SIGNAL \d|mux_A|Mux4~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux4~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux4~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux4~5_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux4~0_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux4~1_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux5~0_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux5~1_combout\ : std_logic;
SIGNAL \d|alu|Equal1~6_combout\ : std_logic;
SIGNAL \d|mux_A|Mux3~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux3~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][12]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][12]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][12]~q\ : std_logic;
SIGNAL \d|mux_A|Mux3~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux3~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux3~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux3~5_combout\ : std_logic;
SIGNAL \d|mux_A|Mux2~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux2~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][13]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][13]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][13]~q\ : std_logic;
SIGNAL \d|mux_A|Mux2~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux2~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux2~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux2~5_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux2~0_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux2~1_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux3~0_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux3~1_combout\ : std_logic;
SIGNAL \d|alu|Equal1~7_combout\ : std_logic;
SIGNAL \d|mux_A|Mux0~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux0~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][15]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][15]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][15]~q\ : std_logic;
SIGNAL \d|mux_A|Mux0~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux0~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux0~4_combout\ : std_logic;
SIGNAL \d|mux_A|Mux0~5_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux0~0_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux0~1_combout\ : std_logic;
SIGNAL \d|mux_A|Mux1~0_combout\ : std_logic;
SIGNAL \d|mux_A|Mux1~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][14]~q\ : std_logic;
SIGNAL \d|file|regs_file[1][14]~q\ : std_logic;
SIGNAL \d|file|regs_file[0][14]~q\ : std_logic;
SIGNAL \d|mux_A|Mux1~2_combout\ : std_logic;
SIGNAL \d|mux_A|Mux1~3_combout\ : std_logic;
SIGNAL \d|mux_A|Mux1~4_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux1~0_combout\ : std_logic;
SIGNAL \d|mux_alu|Mux1~1_combout\ : std_logic;
SIGNAL \d|alu|Equal1~8_combout\ : std_logic;
SIGNAL \d|alu|Equal1~9_combout\ : std_logic;
SIGNAL \d|alu|Equal1~10_combout\ : std_logic;
SIGNAL \c|WideOr10~0_combout\ : std_logic;
SIGNAL \c|Selector2~0_combout\ : std_logic;
SIGNAL \d|alu|Mux15~0_combout\ : std_logic;
SIGNAL \d|alu|result~1_combout\ : std_logic;
SIGNAL \d|alu|Mux15~1_combout\ : std_logic;
SIGNAL \c|WideOr11~combout\ : std_logic;
SIGNAL \c|WideOr14~1_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux15~0_combout\ : std_logic;
SIGNAL \d|Mem|Memory~448_q\ : std_logic;
SIGNAL \c|state.BEQ1~q\ : std_logic;
SIGNAL \c|WideOr2~0_combout\ : std_logic;
SIGNAL \c|WideOr2~combout\ : std_logic;
SIGNAL \d|mux_mem_addr|result[2]~0_combout\ : std_logic;
SIGNAL \d|Mem|Memory~416_q\ : std_logic;
SIGNAL \d|mux_mem_addr|result[1]~1_combout\ : std_logic;
SIGNAL \d|Mem|Memory~384_q\ : std_logic;
SIGNAL \d|Mem|Memory~1040_combout\ : std_logic;
SIGNAL \d|Mem|Memory~480_q\ : std_logic;
SIGNAL \d|Mem|Memory~1041_combout\ : std_logic;
SIGNAL \d|mux_mem_addr|result[3]~2_combout\ : std_logic;
SIGNAL \d|Mem|Memory~336_q\ : std_logic;
SIGNAL \d|Mem|Memory~304_q\ : std_logic;
SIGNAL \d|Mem|Memory~272_q\ : std_logic;
SIGNAL \d|Mem|Memory~1042_combout\ : std_logic;
SIGNAL \d|Mem|Memory~368_q\ : std_logic;
SIGNAL \d|Mem|Memory~1043_combout\ : std_logic;
SIGNAL \d|mux_mem_addr|result[0]~3_combout\ : std_logic;
SIGNAL \d|Mem|Memory~320_q\ : std_logic;
SIGNAL \d|Mem|Memory~288_q\ : std_logic;
SIGNAL \d|Mem|Memory~256_q\ : std_logic;
SIGNAL \d|Mem|Memory~1044_combout\ : std_logic;
SIGNAL \d|Mem|Memory~352_q\ : std_logic;
SIGNAL \d|Mem|Memory~1045_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1046_combout\ : std_logic;
SIGNAL \d|Mem|Memory~464_q\ : std_logic;
SIGNAL \d|Mem|Memory~432_q\ : std_logic;
SIGNAL \d|Mem|Memory~400_q\ : std_logic;
SIGNAL \d|Mem|Memory~1047_combout\ : std_logic;
SIGNAL \d|Mem|Memory~496_q\ : std_logic;
SIGNAL \d|Mem|Memory~1048_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1049_combout\ : std_logic;
SIGNAL \d|mux_mem_addr|result[4]~4_combout\ : std_logic;
SIGNAL \d|Mem|Memory~704_q\ : std_logic;
SIGNAL \d|Mem|Memory~656_q\ : std_logic;
SIGNAL \d|Mem|Memory~640_q\ : std_logic;
SIGNAL \d|Mem|Memory~1050_combout\ : std_logic;
SIGNAL \d|Mem|Memory~720_q\ : std_logic;
SIGNAL \d|Mem|Memory~1051_combout\ : std_logic;
SIGNAL \d|Mem|Memory~560_q\ : std_logic;
SIGNAL \d|Mem|Memory~608_q\ : std_logic;
SIGNAL \d|Mem|Memory~544_q\ : std_logic;
SIGNAL \d|Mem|Memory~1052_combout\ : std_logic;
SIGNAL \d|Mem|Memory~624_q\ : std_logic;
SIGNAL \d|Mem|Memory~1053_combout\ : std_logic;
SIGNAL \d|Mem|Memory~528_q\ : std_logic;
SIGNAL \d|Mem|Memory~576_q\ : std_logic;
SIGNAL \d|Mem|Memory~512_q\ : std_logic;
SIGNAL \d|Mem|Memory~1054_combout\ : std_logic;
SIGNAL \d|Mem|Memory~592_q\ : std_logic;
SIGNAL \d|Mem|Memory~1055_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1056_combout\ : std_logic;
SIGNAL \d|Mem|Memory~688_q\ : std_logic;
SIGNAL \d|Mem|Memory~736_q\ : std_logic;
SIGNAL \d|Mem|Memory~672_q\ : std_logic;
SIGNAL \d|Mem|Memory~1057_combout\ : std_logic;
SIGNAL \d|Mem|Memory~752_q\ : std_logic;
SIGNAL \d|Mem|Memory~1058_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1059_combout\ : std_logic;
SIGNAL \d|mux_mem_addr|result[5]~5_combout\ : std_logic;
SIGNAL \d|Mem|Memory~160_q\ : std_logic;
SIGNAL \d|Mem|Memory~144_q\ : std_logic;
SIGNAL \d|Mem|Memory~128_q\ : std_logic;
SIGNAL \d|Mem|Memory~1060_combout\ : std_logic;
SIGNAL \d|Mem|Memory~176_q\ : std_logic;
SIGNAL \d|Mem|Memory~1061_combout\ : std_logic;
SIGNAL \d|Mem|Memory~80_q\ : std_logic;
SIGNAL \d|Mem|Memory~96_q\ : std_logic;
SIGNAL \d|Mem|Memory~64_q\ : std_logic;
SIGNAL \d|Mem|Memory~1062_combout\ : std_logic;
SIGNAL \d|Mem|Memory~112_q\ : std_logic;
SIGNAL \d|Mem|Memory~1063_combout\ : std_logic;
SIGNAL \d|Mem|Memory~32_q\ : std_logic;
SIGNAL \d|Mem|Memory~16_q\ : std_logic;
SIGNAL \d|Mem|Memory~0_q\ : std_logic;
SIGNAL \d|Mem|Memory~1064_combout\ : std_logic;
SIGNAL \d|Mem|Memory~48_q\ : std_logic;
SIGNAL \d|Mem|Memory~1065_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1066_combout\ : std_logic;
SIGNAL \d|Mem|Memory~208_q\ : std_logic;
SIGNAL \d|Mem|Memory~224_q\ : std_logic;
SIGNAL \d|Mem|Memory~192_q\ : std_logic;
SIGNAL \d|Mem|Memory~1067_combout\ : std_logic;
SIGNAL \d|Mem|Memory~240_q\ : std_logic;
SIGNAL \d|Mem|Memory~1068_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1069_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1070_combout\ : std_logic;
SIGNAL \d|Mem|Memory~928_q\ : std_logic;
SIGNAL \d|Mem|Memory~912_q\ : std_logic;
SIGNAL \d|Mem|Memory~896_q\ : std_logic;
SIGNAL \d|Mem|Memory~1071_combout\ : std_logic;
SIGNAL \d|Mem|Memory~944_q\ : std_logic;
SIGNAL \d|Mem|Memory~1072_combout\ : std_logic;
SIGNAL \d|Mem|Memory~864_q\ : std_logic;
SIGNAL \d|Mem|Memory~848_q\ : std_logic;
SIGNAL \d|Mem|Memory~832_q\ : std_logic;
SIGNAL \d|Mem|Memory~1073_combout\ : std_logic;
SIGNAL \d|Mem|Memory~880_q\ : std_logic;
SIGNAL \d|Mem|Memory~1074_combout\ : std_logic;
SIGNAL \d|Mem|Memory~800_q\ : std_logic;
SIGNAL \d|Mem|Memory~784_q\ : std_logic;
SIGNAL \d|Mem|Memory~768_q\ : std_logic;
SIGNAL \d|Mem|Memory~1075_combout\ : std_logic;
SIGNAL \d|Mem|Memory~816_q\ : std_logic;
SIGNAL \d|Mem|Memory~1076_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1077_combout\ : std_logic;
SIGNAL \d|Mem|Memory~992_q\ : std_logic;
SIGNAL \d|Mem|Memory~976_q\ : std_logic;
SIGNAL \d|Mem|Memory~960_q\ : std_logic;
SIGNAL \d|Mem|Memory~1078_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1008_q\ : std_logic;
SIGNAL \d|Mem|Memory~1079_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1080_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1081_combout\ : std_logic;
SIGNAL \d|p|out3[0]~9_combout\ : std_logic;
SIGNAL \c|Selector4~0_combout\ : std_logic;
SIGNAL \d|Mem|Equal1~0_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[0]~0_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux15~1_combout\ : std_logic;
SIGNAL \c|WideOr14~combout\ : std_logic;
SIGNAL \c|WideOr2~1_combout\ : std_logic;
SIGNAL \c|WideOr0~0_combout\ : std_logic;
SIGNAL \d|mux_pcw|Mux15~0_combout\ : std_logic;
SIGNAL \d|mux_pcw|Mux15~1_combout\ : std_logic;
SIGNAL \d|mux_pcw|Mux15~2_combout\ : std_logic;
SIGNAL \d|mux_pcw|Mux15~combout\ : std_logic;
SIGNAL \c|Selector6~1_combout\ : std_logic;
SIGNAL \d|mux_pcw|Mux14~0_combout\ : std_logic;
SIGNAL \d|mux_pcw|Mux14~combout\ : std_logic;
SIGNAL \d|mux_pcw|Mux13~0_combout\ : std_logic;
SIGNAL \d|mux_pcw|Mux13~combout\ : std_logic;
SIGNAL \d|file|regs_file[3][0]~0_combout\ : std_logic;
SIGNAL \d|alu|Mux7~0_combout\ : std_logic;
SIGNAL \d|alu|result~2_combout\ : std_logic;
SIGNAL \d|alu|Mux7~1_combout\ : std_logic;
SIGNAL \d|alu|Mux5~0_combout\ : std_logic;
SIGNAL \d|alu|Mux5~combout\ : std_logic;
SIGNAL \d|Mem|Memory~794_q\ : std_logic;
SIGNAL \d|Mem|Memory~842_q\ : std_logic;
SIGNAL \d|Mem|Memory~778_q\ : std_logic;
SIGNAL \d|Mem|Memory~1082_combout\ : std_logic;
SIGNAL \d|Mem|Memory~858_q\ : std_logic;
SIGNAL \d|Mem|Memory~1083_combout\ : std_logic;
SIGNAL \d|Mem|Memory~570_q\ : std_logic;
SIGNAL \d|Mem|Memory~618_q\ : std_logic;
SIGNAL \d|Mem|Memory~554_q\ : std_logic;
SIGNAL \d|Mem|Memory~1084_combout\ : std_logic;
SIGNAL \d|Mem|Memory~634_q\ : std_logic;
SIGNAL \d|Mem|Memory~1085_combout\ : std_logic;
SIGNAL \d|Mem|Memory~538_q\ : std_logic;
SIGNAL \d|Mem|Memory~586_q\ : std_logic;
SIGNAL \d|Mem|Memory~522_q\ : std_logic;
SIGNAL \d|Mem|Memory~1086_combout\ : std_logic;
SIGNAL \d|Mem|Memory~602_q\ : std_logic;
SIGNAL \d|Mem|Memory~1087_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1088_combout\ : std_logic;
SIGNAL \d|Mem|Memory~826_q\ : std_logic;
SIGNAL \d|Mem|Memory~874_q\ : std_logic;
SIGNAL \d|Mem|Memory~810_q\ : std_logic;
SIGNAL \d|Mem|Memory~1089_combout\ : std_logic;
SIGNAL \d|Mem|Memory~890_q\ : std_logic;
SIGNAL \d|Mem|Memory~1090_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1091_combout\ : std_logic;
SIGNAL \d|Mem|Memory~426_q\ : std_logic;
SIGNAL \d|Mem|Memory~410_q\ : std_logic;
SIGNAL \d|Mem|Memory~394_q\ : std_logic;
SIGNAL \d|Mem|Memory~1092_combout\ : std_logic;
SIGNAL \d|Mem|Memory~442_q\ : std_logic;
SIGNAL \d|Mem|Memory~1093_combout\ : std_logic;
SIGNAL \d|Mem|Memory~234_q\ : std_logic;
SIGNAL \d|Mem|Memory~218_q\ : std_logic;
SIGNAL \d|Mem|Memory~202_q\ : std_logic;
SIGNAL \d|Mem|Memory~1094_combout\ : std_logic;
SIGNAL \d|Mem|Memory~250_q\ : std_logic;
SIGNAL \d|Mem|Memory~1095_combout\ : std_logic;
SIGNAL \d|Mem|Memory~170_q\ : std_logic;
SIGNAL \d|Mem|Memory~154_q\ : std_logic;
SIGNAL \d|Mem|Memory~138_q\ : std_logic;
SIGNAL \d|Mem|Memory~1096_combout\ : std_logic;
SIGNAL \d|Mem|Memory~186_q\ : std_logic;
SIGNAL \d|Mem|Memory~1097_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1098_combout\ : std_logic;
SIGNAL \d|Mem|Memory~490_q\ : std_logic;
SIGNAL \d|Mem|Memory~474_q\ : std_logic;
SIGNAL \d|Mem|Memory~458_q\ : std_logic;
SIGNAL \d|Mem|Memory~1099_combout\ : std_logic;
SIGNAL \d|Mem|Memory~506_q\ : std_logic;
SIGNAL \d|Mem|Memory~1100_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1101_combout\ : std_logic;
SIGNAL \d|Mem|Memory~330_q\ : std_logic;
SIGNAL \d|Mem|Memory~298_q\ : std_logic;
SIGNAL \d|Mem|Memory~266_q\ : std_logic;
SIGNAL \d|Mem|Memory~1102_combout\ : std_logic;
SIGNAL \d|Mem|Memory~362_q\ : std_logic;
SIGNAL \d|Mem|Memory~1103_combout\ : std_logic;
SIGNAL \d|Mem|Memory~90_q\ : std_logic;
SIGNAL \d|Mem|Memory~58_q\ : std_logic;
SIGNAL \d|Mem|Memory~26_q\ : std_logic;
SIGNAL \d|Mem|Memory~1104_combout\ : std_logic;
SIGNAL \d|Mem|Memory~122_q\ : std_logic;
SIGNAL \d|Mem|Memory~1105_combout\ : std_logic;
SIGNAL \d|Mem|Memory~74_q\ : std_logic;
SIGNAL \d|Mem|Memory~42_q\ : std_logic;
SIGNAL \d|Mem|Memory~10_q\ : std_logic;
SIGNAL \d|Mem|Memory~1106_combout\ : std_logic;
SIGNAL \d|Mem|Memory~106_q\ : std_logic;
SIGNAL \d|Mem|Memory~1107_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1108_combout\ : std_logic;
SIGNAL \d|Mem|Memory~346_q\ : std_logic;
SIGNAL \d|Mem|Memory~314_q\ : std_logic;
SIGNAL \d|Mem|Memory~282_q\ : std_logic;
SIGNAL \d|Mem|Memory~1109_combout\ : std_logic;
SIGNAL \d|Mem|Memory~378_q\ : std_logic;
SIGNAL \d|Mem|Memory~1110_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1111_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1112_combout\ : std_logic;
SIGNAL \d|Mem|Memory~970_q\ : std_logic;
SIGNAL \d|Mem|Memory~938_q\ : std_logic;
SIGNAL \d|Mem|Memory~906_q\ : std_logic;
SIGNAL \d|Mem|Memory~1113_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1002_q\ : std_logic;
SIGNAL \d|Mem|Memory~1114_combout\ : std_logic;
SIGNAL \d|Mem|Memory~730_q\ : std_logic;
SIGNAL \d|Mem|Memory~698_q\ : std_logic;
SIGNAL \d|Mem|Memory~666_q\ : std_logic;
SIGNAL \d|Mem|Memory~1115_combout\ : std_logic;
SIGNAL \d|Mem|Memory~762_q\ : std_logic;
SIGNAL \d|Mem|Memory~1116_combout\ : std_logic;
SIGNAL \d|Mem|Memory~714_q\ : std_logic;
SIGNAL \d|Mem|Memory~682_q\ : std_logic;
SIGNAL \d|Mem|Memory~650_q\ : std_logic;
SIGNAL \d|Mem|Memory~1117_combout\ : std_logic;
SIGNAL \d|Mem|Memory~746_q\ : std_logic;
SIGNAL \d|Mem|Memory~1118_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1119_combout\ : std_logic;
SIGNAL \d|Mem|Memory~986_q\ : std_logic;
SIGNAL \d|Mem|Memory~954_q\ : std_logic;
SIGNAL \d|Mem|Memory~922_q\ : std_logic;
SIGNAL \d|Mem|Memory~1120_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1018_q\ : std_logic;
SIGNAL \d|Mem|Memory~1121_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1122_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1123_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[10]~1_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux5~0_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux5~1_combout\ : std_logic;
SIGNAL \d|alu|result~3_combout\ : std_logic;
SIGNAL \d|alu|Mux4~0_combout\ : std_logic;
SIGNAL \d|alu|Mux4~combout\ : std_logic;
SIGNAL \d|Mem|Memory~795_q\ : std_logic;
SIGNAL \d|Mem|Memory~315_q\ : std_logic;
SIGNAL \d|Mem|Memory~283_q\ : std_logic;
SIGNAL \d|Mem|Memory~1124_combout\ : std_logic;
SIGNAL \d|Mem|Memory~827_q\ : std_logic;
SIGNAL \d|Mem|Memory~1125_combout\ : std_logic;
SIGNAL \d|Mem|Memory~843_q\ : std_logic;
SIGNAL \d|Mem|Memory~363_q\ : std_logic;
SIGNAL \d|Mem|Memory~331_q\ : std_logic;
SIGNAL \d|Mem|Memory~1126_combout\ : std_logic;
SIGNAL \d|Mem|Memory~875_q\ : std_logic;
SIGNAL \d|Mem|Memory~1127_combout\ : std_logic;
SIGNAL \d|Mem|Memory~779_q\ : std_logic;
SIGNAL \d|Mem|Memory~299_q\ : std_logic;
SIGNAL \d|Mem|Memory~267_q\ : std_logic;
SIGNAL \d|Mem|Memory~1128_combout\ : std_logic;
SIGNAL \d|Mem|Memory~811_q\ : std_logic;
SIGNAL \d|Mem|Memory~1129_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1130_combout\ : std_logic;
SIGNAL \d|Mem|Memory~859_q\ : std_logic;
SIGNAL \d|Mem|Memory~379_q\ : std_logic;
SIGNAL \d|Mem|Memory~347_q\ : std_logic;
SIGNAL \d|Mem|Memory~1131_combout\ : std_logic;
SIGNAL \d|Mem|Memory~891_q\ : std_logic;
SIGNAL \d|Mem|Memory~1132_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1133_combout\ : std_logic;
SIGNAL \d|Mem|Memory~715_q\ : std_logic;
SIGNAL \d|Mem|Memory~667_q\ : std_logic;
SIGNAL \d|Mem|Memory~651_q\ : std_logic;
SIGNAL \d|Mem|Memory~1134_combout\ : std_logic;
SIGNAL \d|Mem|Memory~731_q\ : std_logic;
SIGNAL \d|Mem|Memory~1135_combout\ : std_logic;
SIGNAL \d|Mem|Memory~187_q\ : std_logic;
SIGNAL \d|Mem|Memory~235_q\ : std_logic;
SIGNAL \d|Mem|Memory~171_q\ : std_logic;
SIGNAL \d|Mem|Memory~1136_combout\ : std_logic;
SIGNAL \d|Mem|Memory~251_q\ : std_logic;
SIGNAL \d|Mem|Memory~1137_combout\ : std_logic;
SIGNAL \d|Mem|Memory~203_q\ : std_logic;
SIGNAL \d|Mem|Memory~155_q\ : std_logic;
SIGNAL \d|Mem|Memory~139_q\ : std_logic;
SIGNAL \d|Mem|Memory~1138_combout\ : std_logic;
SIGNAL \d|Mem|Memory~219_q\ : std_logic;
SIGNAL \d|Mem|Memory~1139_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1140_combout\ : std_logic;
SIGNAL \d|Mem|Memory~747_q\ : std_logic;
SIGNAL \d|Mem|Memory~699_q\ : std_logic;
SIGNAL \d|Mem|Memory~683_q\ : std_logic;
SIGNAL \d|Mem|Memory~1141_combout\ : std_logic;
SIGNAL \d|Mem|Memory~763_q\ : std_logic;
SIGNAL \d|Mem|Memory~1142_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1143_combout\ : std_logic;
SIGNAL \d|Mem|Memory~539_q\ : std_logic;
SIGNAL \d|Mem|Memory~587_q\ : std_logic;
SIGNAL \d|Mem|Memory~523_q\ : std_logic;
SIGNAL \d|Mem|Memory~1144_combout\ : std_logic;
SIGNAL \d|Mem|Memory~603_q\ : std_logic;
SIGNAL \d|Mem|Memory~1145_combout\ : std_logic;
SIGNAL \d|Mem|Memory~59_q\ : std_logic;
SIGNAL \d|Mem|Memory~107_q\ : std_logic;
SIGNAL \d|Mem|Memory~43_q\ : std_logic;
SIGNAL \d|Mem|Memory~1146_combout\ : std_logic;
SIGNAL \d|Mem|Memory~123_q\ : std_logic;
SIGNAL \d|Mem|Memory~1147_combout\ : std_logic;
SIGNAL \d|Mem|Memory~27_q\ : std_logic;
SIGNAL \d|Mem|Memory~75_q\ : std_logic;
SIGNAL \d|Mem|Memory~11_q\ : std_logic;
SIGNAL \d|Mem|Memory~1148_combout\ : std_logic;
SIGNAL \d|Mem|Memory~91_q\ : std_logic;
SIGNAL \d|Mem|Memory~1149_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1150_combout\ : std_logic;
SIGNAL \d|Mem|Memory~571_q\ : std_logic;
SIGNAL \d|Mem|Memory~619_q\ : std_logic;
SIGNAL \d|Mem|Memory~555_q\ : std_logic;
SIGNAL \d|Mem|Memory~1151_combout\ : std_logic;
SIGNAL \d|Mem|Memory~635_q\ : std_logic;
SIGNAL \d|Mem|Memory~1152_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1153_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1154_combout\ : std_logic;
SIGNAL \d|Mem|Memory~923_q\ : std_logic;
SIGNAL \d|Mem|Memory~443_q\ : std_logic;
SIGNAL \d|Mem|Memory~411_q\ : std_logic;
SIGNAL \d|Mem|Memory~1155_combout\ : std_logic;
SIGNAL \d|Mem|Memory~955_q\ : std_logic;
SIGNAL \d|Mem|Memory~1156_combout\ : std_logic;
SIGNAL \d|Mem|Memory~971_q\ : std_logic;
SIGNAL \d|Mem|Memory~491_q\ : std_logic;
SIGNAL \d|Mem|Memory~459_q\ : std_logic;
SIGNAL \d|Mem|Memory~1157_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1003_q\ : std_logic;
SIGNAL \d|Mem|Memory~1158_combout\ : std_logic;
SIGNAL \d|Mem|Memory~907_q\ : std_logic;
SIGNAL \d|Mem|Memory~427_q\ : std_logic;
SIGNAL \d|Mem|Memory~395_q\ : std_logic;
SIGNAL \d|Mem|Memory~1159_combout\ : std_logic;
SIGNAL \d|Mem|Memory~939_q\ : std_logic;
SIGNAL \d|Mem|Memory~1160_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1161_combout\ : std_logic;
SIGNAL \d|Mem|Memory~987_q\ : std_logic;
SIGNAL \d|Mem|Memory~507_q\ : std_logic;
SIGNAL \d|Mem|Memory~475_q\ : std_logic;
SIGNAL \d|Mem|Memory~1162_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1019_q\ : std_logic;
SIGNAL \d|Mem|Memory~1163_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1164_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1165_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[11]~2_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux4~0_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux4~1_combout\ : std_logic;
SIGNAL \d|alu|result~4_combout\ : std_logic;
SIGNAL \d|alu|Mux3~0_combout\ : std_logic;
SIGNAL \d|alu|Mux3~combout\ : std_logic;
SIGNAL \d|Mem|Memory~428_q\ : std_logic;
SIGNAL \d|Mem|Memory~316_q\ : std_logic;
SIGNAL \d|Mem|Memory~300_q\ : std_logic;
SIGNAL \d|Mem|Memory~1166_combout\ : std_logic;
SIGNAL \d|Mem|Memory~444_q\ : std_logic;
SIGNAL \d|Mem|Memory~1167_combout\ : std_logic;
SIGNAL \d|Mem|Memory~460_q\ : std_logic;
SIGNAL \d|Mem|Memory~348_q\ : std_logic;
SIGNAL \d|Mem|Memory~332_q\ : std_logic;
SIGNAL \d|Mem|Memory~1168_combout\ : std_logic;
SIGNAL \d|Mem|Memory~476_q\ : std_logic;
SIGNAL \d|Mem|Memory~1169_combout\ : std_logic;
SIGNAL \d|Mem|Memory~396_q\ : std_logic;
SIGNAL \d|Mem|Memory~284_q\ : std_logic;
SIGNAL \d|Mem|Memory~268_q\ : std_logic;
SIGNAL \d|Mem|Memory~1170_combout\ : std_logic;
SIGNAL \d|Mem|Memory~412_q\ : std_logic;
SIGNAL \d|Mem|Memory~1171_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1172_combout\ : std_logic;
SIGNAL \d|Mem|Memory~492_q\ : std_logic;
SIGNAL \d|Mem|Memory~380_q\ : std_logic;
SIGNAL \d|Mem|Memory~364_q\ : std_logic;
SIGNAL \d|Mem|Memory~1173_combout\ : std_logic;
SIGNAL \d|Mem|Memory~508_q\ : std_logic;
SIGNAL \d|Mem|Memory~1174_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1175_combout\ : std_logic;
SIGNAL \d|Mem|Memory~684_q\ : std_logic;
SIGNAL \d|Mem|Memory~668_q\ : std_logic;
SIGNAL \d|Mem|Memory~652_q\ : std_logic;
SIGNAL \d|Mem|Memory~1176_combout\ : std_logic;
SIGNAL \d|Mem|Memory~700_q\ : std_logic;
SIGNAL \d|Mem|Memory~1177_combout\ : std_logic;
SIGNAL \d|Mem|Memory~620_q\ : std_logic;
SIGNAL \d|Mem|Memory~604_q\ : std_logic;
SIGNAL \d|Mem|Memory~588_q\ : std_logic;
SIGNAL \d|Mem|Memory~1178_combout\ : std_logic;
SIGNAL \d|Mem|Memory~636_q\ : std_logic;
SIGNAL \d|Mem|Memory~1179_combout\ : std_logic;
SIGNAL \d|Mem|Memory~556_q\ : std_logic;
SIGNAL \d|Mem|Memory~540_q\ : std_logic;
SIGNAL \d|Mem|Memory~524_q\ : std_logic;
SIGNAL \d|Mem|Memory~1180_combout\ : std_logic;
SIGNAL \d|Mem|Memory~572_q\ : std_logic;
SIGNAL \d|Mem|Memory~1181_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1182_combout\ : std_logic;
SIGNAL \d|Mem|Memory~748_q\ : std_logic;
SIGNAL \d|Mem|Memory~732_q\ : std_logic;
SIGNAL \d|Mem|Memory~716_q\ : std_logic;
SIGNAL \d|Mem|Memory~1183_combout\ : std_logic;
SIGNAL \d|Mem|Memory~764_q\ : std_logic;
SIGNAL \d|Mem|Memory~1184_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1185_combout\ : std_logic;
SIGNAL \d|Mem|Memory~172_q\ : std_logic;
SIGNAL \d|Mem|Memory~108_q\ : std_logic;
SIGNAL \d|Mem|Memory~44_q\ : std_logic;
SIGNAL \d|Mem|Memory~1186_combout\ : std_logic;
SIGNAL \d|Mem|Memory~236_q\ : std_logic;
SIGNAL \d|Mem|Memory~1187_combout\ : std_logic;
SIGNAL \d|Mem|Memory~156_q\ : std_logic;
SIGNAL \d|Mem|Memory~92_q\ : std_logic;
SIGNAL \d|Mem|Memory~28_q\ : std_logic;
SIGNAL \d|Mem|Memory~1188_combout\ : std_logic;
SIGNAL \d|Mem|Memory~220_q\ : std_logic;
SIGNAL \d|Mem|Memory~1189_combout\ : std_logic;
SIGNAL \d|Mem|Memory~140_q\ : std_logic;
SIGNAL \d|Mem|Memory~76_q\ : std_logic;
SIGNAL \d|Mem|Memory~12_q\ : std_logic;
SIGNAL \d|Mem|Memory~1190_combout\ : std_logic;
SIGNAL \d|Mem|Memory~204_q\ : std_logic;
SIGNAL \d|Mem|Memory~1191_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1192_combout\ : std_logic;
SIGNAL \d|Mem|Memory~188_q\ : std_logic;
SIGNAL \d|Mem|Memory~124_q\ : std_logic;
SIGNAL \d|Mem|Memory~60_q\ : std_logic;
SIGNAL \d|Mem|Memory~1193_combout\ : std_logic;
SIGNAL \d|Mem|Memory~252_q\ : std_logic;
SIGNAL \d|Mem|Memory~1194_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1195_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1196_combout\ : std_logic;
SIGNAL \d|Mem|Memory~940_q\ : std_logic;
SIGNAL \d|Mem|Memory~876_q\ : std_logic;
SIGNAL \d|Mem|Memory~812_q\ : std_logic;
SIGNAL \d|Mem|Memory~1197_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1004_q\ : std_logic;
SIGNAL \d|Mem|Memory~1198_combout\ : std_logic;
SIGNAL \d|Mem|Memory~924_q\ : std_logic;
SIGNAL \d|Mem|Memory~860_q\ : std_logic;
SIGNAL \d|Mem|Memory~796_q\ : std_logic;
SIGNAL \d|Mem|Memory~1199_combout\ : std_logic;
SIGNAL \d|Mem|Memory~988_q\ : std_logic;
SIGNAL \d|Mem|Memory~1200_combout\ : std_logic;
SIGNAL \d|Mem|Memory~908_q\ : std_logic;
SIGNAL \d|Mem|Memory~844_q\ : std_logic;
SIGNAL \d|Mem|Memory~780_q\ : std_logic;
SIGNAL \d|Mem|Memory~1201_combout\ : std_logic;
SIGNAL \d|Mem|Memory~972_q\ : std_logic;
SIGNAL \d|Mem|Memory~1202_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1203_combout\ : std_logic;
SIGNAL \d|Mem|Memory~956_q\ : std_logic;
SIGNAL \d|Mem|Memory~892_q\ : std_logic;
SIGNAL \d|Mem|Memory~828_q\ : std_logic;
SIGNAL \d|Mem|Memory~1204_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1020_q\ : std_logic;
SIGNAL \d|Mem|Memory~1205_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1206_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1207_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[12]~3_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux3~0_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux3~1_combout\ : std_logic;
SIGNAL \d|alu|result~5_combout\ : std_logic;
SIGNAL \d|alu|Mux2~0_combout\ : std_logic;
SIGNAL \d|alu|Mux2~combout\ : std_logic;
SIGNAL \d|Mem|Memory~797_q\ : std_logic;
SIGNAL \d|Mem|Memory~605_q\ : std_logic;
SIGNAL \d|Mem|Memory~541_q\ : std_logic;
SIGNAL \d|Mem|Memory~1208_combout\ : std_logic;
SIGNAL \d|Mem|Memory~861_q\ : std_logic;
SIGNAL \d|Mem|Memory~1209_combout\ : std_logic;
SIGNAL \d|Mem|Memory~813_q\ : std_logic;
SIGNAL \d|Mem|Memory~621_q\ : std_logic;
SIGNAL \d|Mem|Memory~557_q\ : std_logic;
SIGNAL \d|Mem|Memory~1210_combout\ : std_logic;
SIGNAL \d|Mem|Memory~877_q\ : std_logic;
SIGNAL \d|Mem|Memory~1211_combout\ : std_logic;
SIGNAL \d|Mem|Memory~781_q\ : std_logic;
SIGNAL \d|Mem|Memory~589_q\ : std_logic;
SIGNAL \d|Mem|Memory~525_q\ : std_logic;
SIGNAL \d|Mem|Memory~1212_combout\ : std_logic;
SIGNAL \d|Mem|Memory~845_q\ : std_logic;
SIGNAL \d|Mem|Memory~1213_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1214_combout\ : std_logic;
SIGNAL \d|Mem|Memory~829_q\ : std_logic;
SIGNAL \d|Mem|Memory~637_q\ : std_logic;
SIGNAL \d|Mem|Memory~573_q\ : std_logic;
SIGNAL \d|Mem|Memory~1215_combout\ : std_logic;
SIGNAL \d|Mem|Memory~893_q\ : std_logic;
SIGNAL \d|Mem|Memory~1216_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1217_combout\ : std_logic;
SIGNAL \d|Mem|Memory~461_q\ : std_logic;
SIGNAL \d|Mem|Memory~221_q\ : std_logic;
SIGNAL \d|Mem|Memory~205_q\ : std_logic;
SIGNAL \d|Mem|Memory~1218_combout\ : std_logic;
SIGNAL \d|Mem|Memory~477_q\ : std_logic;
SIGNAL \d|Mem|Memory~1219_combout\ : std_logic;
SIGNAL \d|Mem|Memory~429_q\ : std_logic;
SIGNAL \d|Mem|Memory~189_q\ : std_logic;
SIGNAL \d|Mem|Memory~173_q\ : std_logic;
SIGNAL \d|Mem|Memory~1220_combout\ : std_logic;
SIGNAL \d|Mem|Memory~445_q\ : std_logic;
SIGNAL \d|Mem|Memory~1221_combout\ : std_logic;
SIGNAL \d|Mem|Memory~397_q\ : std_logic;
SIGNAL \d|Mem|Memory~157_q\ : std_logic;
SIGNAL \d|Mem|Memory~141_q\ : std_logic;
SIGNAL \d|Mem|Memory~1222_combout\ : std_logic;
SIGNAL \d|Mem|Memory~413_q\ : std_logic;
SIGNAL \d|Mem|Memory~1223_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1224_combout\ : std_logic;
SIGNAL \d|Mem|Memory~493_q\ : std_logic;
SIGNAL \d|Mem|Memory~253_q\ : std_logic;
SIGNAL \d|Mem|Memory~237_q\ : std_logic;
SIGNAL \d|Mem|Memory~1225_combout\ : std_logic;
SIGNAL \d|Mem|Memory~509_q\ : std_logic;
SIGNAL \d|Mem|Memory~1226_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1227_combout\ : std_logic;
SIGNAL \d|Mem|Memory~285_q\ : std_logic;
SIGNAL \d|Mem|Memory~61_q\ : std_logic;
SIGNAL \d|Mem|Memory~29_q\ : std_logic;
SIGNAL \d|Mem|Memory~1228_combout\ : std_logic;
SIGNAL \d|Mem|Memory~317_q\ : std_logic;
SIGNAL \d|Mem|Memory~1229_combout\ : std_logic;
SIGNAL \d|Mem|Memory~333_q\ : std_logic;
SIGNAL \d|Mem|Memory~109_q\ : std_logic;
SIGNAL \d|Mem|Memory~77_q\ : std_logic;
SIGNAL \d|Mem|Memory~1230_combout\ : std_logic;
SIGNAL \d|Mem|Memory~365_q\ : std_logic;
SIGNAL \d|Mem|Memory~1231_combout\ : std_logic;
SIGNAL \d|Mem|Memory~269_q\ : std_logic;
SIGNAL \d|Mem|Memory~45_q\ : std_logic;
SIGNAL \d|Mem|Memory~13_q\ : std_logic;
SIGNAL \d|Mem|Memory~1232_combout\ : std_logic;
SIGNAL \d|Mem|Memory~301_q\ : std_logic;
SIGNAL \d|Mem|Memory~1233_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1234_combout\ : std_logic;
SIGNAL \d|Mem|Memory~349_q\ : std_logic;
SIGNAL \d|Mem|Memory~125_q\ : std_logic;
SIGNAL \d|Mem|Memory~93_q\ : std_logic;
SIGNAL \d|Mem|Memory~1235_combout\ : std_logic;
SIGNAL \d|Mem|Memory~381_q\ : std_logic;
SIGNAL \d|Mem|Memory~1236_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1237_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1238_combout\ : std_logic;
SIGNAL \d|Mem|Memory~973_q\ : std_logic;
SIGNAL \d|Mem|Memory~749_q\ : std_logic;
SIGNAL \d|Mem|Memory~717_q\ : std_logic;
SIGNAL \d|Mem|Memory~1239_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1005_q\ : std_logic;
SIGNAL \d|Mem|Memory~1240_combout\ : std_logic;
SIGNAL \d|Mem|Memory~925_q\ : std_logic;
SIGNAL \d|Mem|Memory~701_q\ : std_logic;
SIGNAL \d|Mem|Memory~669_q\ : std_logic;
SIGNAL \d|Mem|Memory~1241_combout\ : std_logic;
SIGNAL \d|Mem|Memory~957_q\ : std_logic;
SIGNAL \d|Mem|Memory~1242_combout\ : std_logic;
SIGNAL \d|Mem|Memory~909_q\ : std_logic;
SIGNAL \d|Mem|Memory~685_q\ : std_logic;
SIGNAL \d|Mem|Memory~653_q\ : std_logic;
SIGNAL \d|Mem|Memory~1243_combout\ : std_logic;
SIGNAL \d|Mem|Memory~941_q\ : std_logic;
SIGNAL \d|Mem|Memory~1244_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1245_combout\ : std_logic;
SIGNAL \d|Mem|Memory~989_q\ : std_logic;
SIGNAL \d|Mem|Memory~765_q\ : std_logic;
SIGNAL \d|Mem|Memory~733_q\ : std_logic;
SIGNAL \d|Mem|Memory~1246_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1021_q\ : std_logic;
SIGNAL \d|Mem|Memory~1247_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1248_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1249_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[13]~4_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux2~0_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux2~1_combout\ : std_logic;
SIGNAL \d|mux_A|Mux1~5_combout\ : std_logic;
SIGNAL \d|alu|result~6_combout\ : std_logic;
SIGNAL \d|alu|Mux1~0_combout\ : std_logic;
SIGNAL \d|alu|Mux1~combout\ : std_logic;
SIGNAL \d|Mem|Memory~814_q\ : std_logic;
SIGNAL \d|Mem|Memory~318_q\ : std_logic;
SIGNAL \d|Mem|Memory~302_q\ : std_logic;
SIGNAL \d|Mem|Memory~1250_combout\ : std_logic;
SIGNAL \d|Mem|Memory~830_q\ : std_logic;
SIGNAL \d|Mem|Memory~1251_combout\ : std_logic;
SIGNAL \d|Mem|Memory~846_q\ : std_logic;
SIGNAL \d|Mem|Memory~350_q\ : std_logic;
SIGNAL \d|Mem|Memory~334_q\ : std_logic;
SIGNAL \d|Mem|Memory~1252_combout\ : std_logic;
SIGNAL \d|Mem|Memory~862_q\ : std_logic;
SIGNAL \d|Mem|Memory~1253_combout\ : std_logic;
SIGNAL \d|Mem|Memory~782_q\ : std_logic;
SIGNAL \d|Mem|Memory~286_q\ : std_logic;
SIGNAL \d|Mem|Memory~270_q\ : std_logic;
SIGNAL \d|Mem|Memory~1254_combout\ : std_logic;
SIGNAL \d|Mem|Memory~798_q\ : std_logic;
SIGNAL \d|Mem|Memory~1255_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1256_combout\ : std_logic;
SIGNAL \d|Mem|Memory~878_q\ : std_logic;
SIGNAL \d|Mem|Memory~382_q\ : std_logic;
SIGNAL \d|Mem|Memory~366_q\ : std_logic;
SIGNAL \d|Mem|Memory~1257_combout\ : std_logic;
SIGNAL \d|Mem|Memory~894_q\ : std_logic;
SIGNAL \d|Mem|Memory~1258_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1259_combout\ : std_logic;
SIGNAL \d|Mem|Memory~718_q\ : std_logic;
SIGNAL \d|Mem|Memory~238_q\ : std_logic;
SIGNAL \d|Mem|Memory~206_q\ : std_logic;
SIGNAL \d|Mem|Memory~1260_combout\ : std_logic;
SIGNAL \d|Mem|Memory~750_q\ : std_logic;
SIGNAL \d|Mem|Memory~1261_combout\ : std_logic;
SIGNAL \d|Mem|Memory~670_q\ : std_logic;
SIGNAL \d|Mem|Memory~190_q\ : std_logic;
SIGNAL \d|Mem|Memory~158_q\ : std_logic;
SIGNAL \d|Mem|Memory~1262_combout\ : std_logic;
SIGNAL \d|Mem|Memory~702_q\ : std_logic;
SIGNAL \d|Mem|Memory~1263_combout\ : std_logic;
SIGNAL \d|Mem|Memory~654_q\ : std_logic;
SIGNAL \d|Mem|Memory~174_q\ : std_logic;
SIGNAL \d|Mem|Memory~142_q\ : std_logic;
SIGNAL \d|Mem|Memory~1264_combout\ : std_logic;
SIGNAL \d|Mem|Memory~686_q\ : std_logic;
SIGNAL \d|Mem|Memory~1265_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1266_combout\ : std_logic;
SIGNAL \d|Mem|Memory~734_q\ : std_logic;
SIGNAL \d|Mem|Memory~254_q\ : std_logic;
SIGNAL \d|Mem|Memory~222_q\ : std_logic;
SIGNAL \d|Mem|Memory~1267_combout\ : std_logic;
SIGNAL \d|Mem|Memory~766_q\ : std_logic;
SIGNAL \d|Mem|Memory~1268_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1269_combout\ : std_logic;
SIGNAL \d|Mem|Memory~542_q\ : std_logic;
SIGNAL \d|Mem|Memory~94_q\ : std_logic;
SIGNAL \d|Mem|Memory~30_q\ : std_logic;
SIGNAL \d|Mem|Memory~1270_combout\ : std_logic;
SIGNAL \d|Mem|Memory~606_q\ : std_logic;
SIGNAL \d|Mem|Memory~1271_combout\ : std_logic;
SIGNAL \d|Mem|Memory~558_q\ : std_logic;
SIGNAL \d|Mem|Memory~110_q\ : std_logic;
SIGNAL \d|Mem|Memory~46_q\ : std_logic;
SIGNAL \d|Mem|Memory~1272_combout\ : std_logic;
SIGNAL \d|Mem|Memory~622_q\ : std_logic;
SIGNAL \d|Mem|Memory~1273_combout\ : std_logic;
SIGNAL \d|Mem|Memory~526_q\ : std_logic;
SIGNAL \d|Mem|Memory~78_q\ : std_logic;
SIGNAL \d|Mem|Memory~14_q\ : std_logic;
SIGNAL \d|Mem|Memory~1274_combout\ : std_logic;
SIGNAL \d|Mem|Memory~590_q\ : std_logic;
SIGNAL \d|Mem|Memory~1275_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1276_combout\ : std_logic;
SIGNAL \d|Mem|Memory~574_q\ : std_logic;
SIGNAL \d|Mem|Memory~126_q\ : std_logic;
SIGNAL \d|Mem|Memory~62_q\ : std_logic;
SIGNAL \d|Mem|Memory~1277_combout\ : std_logic;
SIGNAL \d|Mem|Memory~638_q\ : std_logic;
SIGNAL \d|Mem|Memory~1278_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1279_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1280_combout\ : std_logic;
SIGNAL \d|Mem|Memory~926_q\ : std_logic;
SIGNAL \d|Mem|Memory~478_q\ : std_logic;
SIGNAL \d|Mem|Memory~414_q\ : std_logic;
SIGNAL \d|Mem|Memory~1281_combout\ : std_logic;
SIGNAL \d|Mem|Memory~990_q\ : std_logic;
SIGNAL \d|Mem|Memory~1282_combout\ : std_logic;
SIGNAL \d|Mem|Memory~942_q\ : std_logic;
SIGNAL \d|Mem|Memory~494_q\ : std_logic;
SIGNAL \d|Mem|Memory~430_q\ : std_logic;
SIGNAL \d|Mem|Memory~1283_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1006_q\ : std_logic;
SIGNAL \d|Mem|Memory~1284_combout\ : std_logic;
SIGNAL \d|Mem|Memory~910_q\ : std_logic;
SIGNAL \d|Mem|Memory~462_q\ : std_logic;
SIGNAL \d|Mem|Memory~398_q\ : std_logic;
SIGNAL \d|Mem|Memory~1285_combout\ : std_logic;
SIGNAL \d|Mem|Memory~974_q\ : std_logic;
SIGNAL \d|Mem|Memory~1286_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1287_combout\ : std_logic;
SIGNAL \d|Mem|Memory~958_q\ : std_logic;
SIGNAL \d|Mem|Memory~510_q\ : std_logic;
SIGNAL \d|Mem|Memory~446_q\ : std_logic;
SIGNAL \d|Mem|Memory~1288_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1022_q\ : std_logic;
SIGNAL \d|Mem|Memory~1289_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1290_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1291_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[14]~5_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux1~0_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux1~1_combout\ : std_logic;
SIGNAL \d|alu|line1~combout\ : std_logic;
SIGNAL \d|alu|Mux0~0_combout\ : std_logic;
SIGNAL \d|alu|Mux0~1_combout\ : std_logic;
SIGNAL \d|Mem|Memory~463_q\ : std_logic;
SIGNAL \d|Mem|Memory~367_q\ : std_logic;
SIGNAL \d|Mem|Memory~335_q\ : std_logic;
SIGNAL \d|Mem|Memory~1292_combout\ : std_logic;
SIGNAL \d|Mem|Memory~495_q\ : std_logic;
SIGNAL \d|Mem|Memory~1293_combout\ : std_logic;
SIGNAL \d|Mem|Memory~415_q\ : std_logic;
SIGNAL \d|Mem|Memory~319_q\ : std_logic;
SIGNAL \d|Mem|Memory~287_q\ : std_logic;
SIGNAL \d|Mem|Memory~1294_combout\ : std_logic;
SIGNAL \d|Mem|Memory~447_q\ : std_logic;
SIGNAL \d|Mem|Memory~1295_combout\ : std_logic;
SIGNAL \d|Mem|Memory~399_q\ : std_logic;
SIGNAL \d|Mem|Memory~303_q\ : std_logic;
SIGNAL \d|Mem|Memory~271_q\ : std_logic;
SIGNAL \d|Mem|Memory~1296_combout\ : std_logic;
SIGNAL \d|Mem|Memory~431_q\ : std_logic;
SIGNAL \d|Mem|Memory~1297_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1298_combout\ : std_logic;
SIGNAL \d|Mem|Memory~479_q\ : std_logic;
SIGNAL \d|Mem|Memory~383_q\ : std_logic;
SIGNAL \d|Mem|Memory~351_q\ : std_logic;
SIGNAL \d|Mem|Memory~1299_combout\ : std_logic;
SIGNAL \d|Mem|Memory~511_q\ : std_logic;
SIGNAL \d|Mem|Memory~1300_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1301_combout\ : std_logic;
SIGNAL \d|Mem|Memory~671_q\ : std_logic;
SIGNAL \d|Mem|Memory~607_q\ : std_logic;
SIGNAL \d|Mem|Memory~543_q\ : std_logic;
SIGNAL \d|Mem|Memory~1302_combout\ : std_logic;
SIGNAL \d|Mem|Memory~735_q\ : std_logic;
SIGNAL \d|Mem|Memory~1303_combout\ : std_logic;
SIGNAL \d|Mem|Memory~687_q\ : std_logic;
SIGNAL \d|Mem|Memory~623_q\ : std_logic;
SIGNAL \d|Mem|Memory~559_q\ : std_logic;
SIGNAL \d|Mem|Memory~1304_combout\ : std_logic;
SIGNAL \d|Mem|Memory~751_q\ : std_logic;
SIGNAL \d|Mem|Memory~1305_combout\ : std_logic;
SIGNAL \d|Mem|Memory~655_q\ : std_logic;
SIGNAL \d|Mem|Memory~591_q\ : std_logic;
SIGNAL \d|Mem|Memory~527_q\ : std_logic;
SIGNAL \d|Mem|Memory~1306_combout\ : std_logic;
SIGNAL \d|Mem|Memory~719_q\ : std_logic;
SIGNAL \d|Mem|Memory~1307_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1308_combout\ : std_logic;
SIGNAL \d|Mem|Memory~703_q\ : std_logic;
SIGNAL \d|Mem|Memory~639_q\ : std_logic;
SIGNAL \d|Mem|Memory~575_q\ : std_logic;
SIGNAL \d|Mem|Memory~1309_combout\ : std_logic;
SIGNAL \d|Mem|Memory~767_q\ : std_logic;
SIGNAL \d|Mem|Memory~1310_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1311_combout\ : std_logic;
SIGNAL \d|Mem|Memory~175_q\ : std_logic;
SIGNAL \d|Mem|Memory~63_q\ : std_logic;
SIGNAL \d|Mem|Memory~47_q\ : std_logic;
SIGNAL \d|Mem|Memory~1312_combout\ : std_logic;
SIGNAL \d|Mem|Memory~191_q\ : std_logic;
SIGNAL \d|Mem|Memory~1313_combout\ : std_logic;
SIGNAL \d|Mem|Memory~207_q\ : std_logic;
SIGNAL \d|Mem|Memory~95_q\ : std_logic;
SIGNAL \d|Mem|Memory~79_q\ : std_logic;
SIGNAL \d|Mem|Memory~1314_combout\ : std_logic;
SIGNAL \d|Mem|Memory~223_q\ : std_logic;
SIGNAL \d|Mem|Memory~1315_combout\ : std_logic;
SIGNAL \d|Mem|Memory~143_q\ : std_logic;
SIGNAL \d|Mem|Memory~31_q\ : std_logic;
SIGNAL \d|Mem|Memory~15_q\ : std_logic;
SIGNAL \d|Mem|Memory~1316_combout\ : std_logic;
SIGNAL \d|Mem|Memory~159_q\ : std_logic;
SIGNAL \d|Mem|Memory~1317_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1318_combout\ : std_logic;
SIGNAL \d|Mem|Memory~239_q\ : std_logic;
SIGNAL \d|Mem|Memory~127_q\ : std_logic;
SIGNAL \d|Mem|Memory~111_q\ : std_logic;
SIGNAL \d|Mem|Memory~1319_combout\ : std_logic;
SIGNAL \d|Mem|Memory~255_q\ : std_logic;
SIGNAL \d|Mem|Memory~1320_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1321_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1322_combout\ : std_logic;
SIGNAL \d|Mem|Memory~943_q\ : std_logic;
SIGNAL \d|Mem|Memory~831_q\ : std_logic;
SIGNAL \d|Mem|Memory~815_q\ : std_logic;
SIGNAL \d|Mem|Memory~1323_combout\ : std_logic;
SIGNAL \d|Mem|Memory~959_q\ : std_logic;
SIGNAL \d|Mem|Memory~1324_combout\ : std_logic;
SIGNAL \d|Mem|Memory~975_q\ : std_logic;
SIGNAL \d|Mem|Memory~863_q\ : std_logic;
SIGNAL \d|Mem|Memory~847_q\ : std_logic;
SIGNAL \d|Mem|Memory~1325_combout\ : std_logic;
SIGNAL \d|Mem|Memory~991_q\ : std_logic;
SIGNAL \d|Mem|Memory~1326_combout\ : std_logic;
SIGNAL \d|Mem|Memory~911_q\ : std_logic;
SIGNAL \d|Mem|Memory~799_q\ : std_logic;
SIGNAL \d|Mem|Memory~783_q\ : std_logic;
SIGNAL \d|Mem|Memory~1327_combout\ : std_logic;
SIGNAL \d|Mem|Memory~927_q\ : std_logic;
SIGNAL \d|Mem|Memory~1328_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1329_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1007_q\ : std_logic;
SIGNAL \d|Mem|Memory~895_q\ : std_logic;
SIGNAL \d|Mem|Memory~879_q\ : std_logic;
SIGNAL \d|Mem|Memory~1330_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1023_q\ : std_logic;
SIGNAL \d|Mem|Memory~1331_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1332_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1333_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[15]~6_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux0~0_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux0~1_combout\ : std_logic;
SIGNAL \d|alu|result~7_combout\ : std_logic;
SIGNAL \d|alu|Mux14~0_combout\ : std_logic;
SIGNAL \d|alu|Mux14~combout\ : std_logic;
SIGNAL \d|mux_reg|Mux14~0_combout\ : std_logic;
SIGNAL \d|Mem|Memory~785_q\ : std_logic;
SIGNAL \d|Mem|Memory~593_q\ : std_logic;
SIGNAL \d|Mem|Memory~529_q\ : std_logic;
SIGNAL \d|Mem|Memory~1334_combout\ : std_logic;
SIGNAL \d|Mem|Memory~849_q\ : std_logic;
SIGNAL \d|Mem|Memory~1335_combout\ : std_logic;
SIGNAL \d|Mem|Memory~801_q\ : std_logic;
SIGNAL \d|Mem|Memory~609_q\ : std_logic;
SIGNAL \d|Mem|Memory~545_q\ : std_logic;
SIGNAL \d|Mem|Memory~1336_combout\ : std_logic;
SIGNAL \d|Mem|Memory~865_q\ : std_logic;
SIGNAL \d|Mem|Memory~1337_combout\ : std_logic;
SIGNAL \d|Mem|Memory~769_q\ : std_logic;
SIGNAL \d|Mem|Memory~577_q\ : std_logic;
SIGNAL \d|Mem|Memory~513_q\ : std_logic;
SIGNAL \d|Mem|Memory~1338_combout\ : std_logic;
SIGNAL \d|Mem|Memory~833_q\ : std_logic;
SIGNAL \d|Mem|Memory~1339_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1340_combout\ : std_logic;
SIGNAL \d|Mem|Memory~817_q\ : std_logic;
SIGNAL \d|Mem|Memory~625_q\ : std_logic;
SIGNAL \d|Mem|Memory~561_q\ : std_logic;
SIGNAL \d|Mem|Memory~1341_combout\ : std_logic;
SIGNAL \d|Mem|Memory~881_q\ : std_logic;
SIGNAL \d|Mem|Memory~1342_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1343_combout\ : std_logic;
SIGNAL \d|Mem|Memory~417_q\ : std_logic;
SIGNAL \d|Mem|Memory~177_q\ : std_logic;
SIGNAL \d|Mem|Memory~161_q\ : std_logic;
SIGNAL \d|Mem|Memory~1344_combout\ : std_logic;
SIGNAL \d|Mem|Memory~433_q\ : std_logic;
SIGNAL \d|Mem|Memory~1345_combout\ : std_logic;
SIGNAL \d|Mem|Memory~449_q\ : std_logic;
SIGNAL \d|Mem|Memory~209_q\ : std_logic;
SIGNAL \d|Mem|Memory~193_q\ : std_logic;
SIGNAL \d|Mem|Memory~1346_combout\ : std_logic;
SIGNAL \d|Mem|Memory~465_q\ : std_logic;
SIGNAL \d|Mem|Memory~1347_combout\ : std_logic;
SIGNAL \d|Mem|Memory~385_q\ : std_logic;
SIGNAL \d|Mem|Memory~145_q\ : std_logic;
SIGNAL \d|Mem|Memory~129_q\ : std_logic;
SIGNAL \d|Mem|Memory~1348_combout\ : std_logic;
SIGNAL \d|Mem|Memory~401_q\ : std_logic;
SIGNAL \d|Mem|Memory~1349_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1350_combout\ : std_logic;
SIGNAL \d|Mem|Memory~481_q\ : std_logic;
SIGNAL \d|Mem|Memory~241_q\ : std_logic;
SIGNAL \d|Mem|Memory~225_q\ : std_logic;
SIGNAL \d|Mem|Memory~1351_combout\ : std_logic;
SIGNAL \d|Mem|Memory~497_q\ : std_logic;
SIGNAL \d|Mem|Memory~1352_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1353_combout\ : std_logic;
SIGNAL \d|Mem|Memory~321_q\ : std_logic;
SIGNAL \d|Mem|Memory~97_q\ : std_logic;
SIGNAL \d|Mem|Memory~65_q\ : std_logic;
SIGNAL \d|Mem|Memory~1354_combout\ : std_logic;
SIGNAL \d|Mem|Memory~353_q\ : std_logic;
SIGNAL \d|Mem|Memory~1355_combout\ : std_logic;
SIGNAL \d|Mem|Memory~273_q\ : std_logic;
SIGNAL \d|Mem|Memory~49_q\ : std_logic;
SIGNAL \d|Mem|Memory~17_q\ : std_logic;
SIGNAL \d|Mem|Memory~1356_combout\ : std_logic;
SIGNAL \d|Mem|Memory~305_q\ : std_logic;
SIGNAL \d|Mem|Memory~1357_combout\ : std_logic;
SIGNAL \d|Mem|Memory~257_q\ : std_logic;
SIGNAL \d|Mem|Memory~33_q\ : std_logic;
SIGNAL \d|Mem|Memory~1_q\ : std_logic;
SIGNAL \d|Mem|Memory~1358_combout\ : std_logic;
SIGNAL \d|Mem|Memory~289_q\ : std_logic;
SIGNAL \d|Mem|Memory~1359_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1360_combout\ : std_logic;
SIGNAL \d|Mem|Memory~337_q\ : std_logic;
SIGNAL \d|Mem|Memory~113_q\ : std_logic;
SIGNAL \d|Mem|Memory~81_q\ : std_logic;
SIGNAL \d|Mem|Memory~1361_combout\ : std_logic;
SIGNAL \d|Mem|Memory~369_q\ : std_logic;
SIGNAL \d|Mem|Memory~1362_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1363_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1364_combout\ : std_logic;
SIGNAL \d|Mem|Memory~961_q\ : std_logic;
SIGNAL \d|Mem|Memory~737_q\ : std_logic;
SIGNAL \d|Mem|Memory~705_q\ : std_logic;
SIGNAL \d|Mem|Memory~1365_combout\ : std_logic;
SIGNAL \d|Mem|Memory~993_q\ : std_logic;
SIGNAL \d|Mem|Memory~1366_combout\ : std_logic;
SIGNAL \d|Mem|Memory~913_q\ : std_logic;
SIGNAL \d|Mem|Memory~689_q\ : std_logic;
SIGNAL \d|Mem|Memory~657_q\ : std_logic;
SIGNAL \d|Mem|Memory~1367_combout\ : std_logic;
SIGNAL \d|Mem|Memory~945_q\ : std_logic;
SIGNAL \d|Mem|Memory~1368_combout\ : std_logic;
SIGNAL \d|Mem|Memory~897_q\ : std_logic;
SIGNAL \d|Mem|Memory~673_q\ : std_logic;
SIGNAL \d|Mem|Memory~641_q\ : std_logic;
SIGNAL \d|Mem|Memory~1369_combout\ : std_logic;
SIGNAL \d|Mem|Memory~929_q\ : std_logic;
SIGNAL \d|Mem|Memory~1370_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1371_combout\ : std_logic;
SIGNAL \d|Mem|Memory~977_q\ : std_logic;
SIGNAL \d|Mem|Memory~753_q\ : std_logic;
SIGNAL \d|Mem|Memory~721_q\ : std_logic;
SIGNAL \d|Mem|Memory~1372_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1009_q\ : std_logic;
SIGNAL \d|Mem|Memory~1373_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1374_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1375_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[1]~7_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux14~1_combout\ : std_logic;
SIGNAL \d|alu|result~8_combout\ : std_logic;
SIGNAL \d|alu|Mux13~0_combout\ : std_logic;
SIGNAL \d|alu|Mux13~combout\ : std_logic;
SIGNAL \d|mux_reg|Mux13~0_combout\ : std_logic;
SIGNAL \d|Mem|Memory~802_q\ : std_logic;
SIGNAL \d|Mem|Memory~306_q\ : std_logic;
SIGNAL \d|Mem|Memory~290_q\ : std_logic;
SIGNAL \d|Mem|Memory~1376_combout\ : std_logic;
SIGNAL \d|Mem|Memory~818_q\ : std_logic;
SIGNAL \d|Mem|Memory~1377_combout\ : std_logic;
SIGNAL \d|Mem|Memory~834_q\ : std_logic;
SIGNAL \d|Mem|Memory~338_q\ : std_logic;
SIGNAL \d|Mem|Memory~322_q\ : std_logic;
SIGNAL \d|Mem|Memory~1378_combout\ : std_logic;
SIGNAL \d|Mem|Memory~850_q\ : std_logic;
SIGNAL \d|Mem|Memory~1379_combout\ : std_logic;
SIGNAL \d|Mem|Memory~770_q\ : std_logic;
SIGNAL \d|Mem|Memory~274_q\ : std_logic;
SIGNAL \d|Mem|Memory~258_q\ : std_logic;
SIGNAL \d|Mem|Memory~1380_combout\ : std_logic;
SIGNAL \d|Mem|Memory~786_q\ : std_logic;
SIGNAL \d|Mem|Memory~1381_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1382_combout\ : std_logic;
SIGNAL \d|Mem|Memory~866_q\ : std_logic;
SIGNAL \d|Mem|Memory~370_q\ : std_logic;
SIGNAL \d|Mem|Memory~354_q\ : std_logic;
SIGNAL \d|Mem|Memory~1383_combout\ : std_logic;
SIGNAL \d|Mem|Memory~882_q\ : std_logic;
SIGNAL \d|Mem|Memory~1384_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1385_combout\ : std_logic;
SIGNAL \d|Mem|Memory~706_q\ : std_logic;
SIGNAL \d|Mem|Memory~226_q\ : std_logic;
SIGNAL \d|Mem|Memory~194_q\ : std_logic;
SIGNAL \d|Mem|Memory~1386_combout\ : std_logic;
SIGNAL \d|Mem|Memory~738_q\ : std_logic;
SIGNAL \d|Mem|Memory~1387_combout\ : std_logic;
SIGNAL \d|Mem|Memory~658_q\ : std_logic;
SIGNAL \d|Mem|Memory~178_q\ : std_logic;
SIGNAL \d|Mem|Memory~146_q\ : std_logic;
SIGNAL \d|Mem|Memory~1388_combout\ : std_logic;
SIGNAL \d|Mem|Memory~690_q\ : std_logic;
SIGNAL \d|Mem|Memory~1389_combout\ : std_logic;
SIGNAL \d|Mem|Memory~642_q\ : std_logic;
SIGNAL \d|Mem|Memory~162_q\ : std_logic;
SIGNAL \d|Mem|Memory~130_q\ : std_logic;
SIGNAL \d|Mem|Memory~1390_combout\ : std_logic;
SIGNAL \d|Mem|Memory~674_q\ : std_logic;
SIGNAL \d|Mem|Memory~1391_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1392_combout\ : std_logic;
SIGNAL \d|Mem|Memory~722_q\ : std_logic;
SIGNAL \d|Mem|Memory~242_q\ : std_logic;
SIGNAL \d|Mem|Memory~210_q\ : std_logic;
SIGNAL \d|Mem|Memory~1393_combout\ : std_logic;
SIGNAL \d|Mem|Memory~754_q\ : std_logic;
SIGNAL \d|Mem|Memory~1394_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1395_combout\ : std_logic;
SIGNAL \d|Mem|Memory~530_q\ : std_logic;
SIGNAL \d|Mem|Memory~82_q\ : std_logic;
SIGNAL \d|Mem|Memory~18_q\ : std_logic;
SIGNAL \d|Mem|Memory~1396_combout\ : std_logic;
SIGNAL \d|Mem|Memory~594_q\ : std_logic;
SIGNAL \d|Mem|Memory~1397_combout\ : std_logic;
SIGNAL \d|Mem|Memory~546_q\ : std_logic;
SIGNAL \d|Mem|Memory~98_q\ : std_logic;
SIGNAL \d|Mem|Memory~34_q\ : std_logic;
SIGNAL \d|Mem|Memory~1398_combout\ : std_logic;
SIGNAL \d|Mem|Memory~610_q\ : std_logic;
SIGNAL \d|Mem|Memory~1399_combout\ : std_logic;
SIGNAL \d|Mem|Memory~514_q\ : std_logic;
SIGNAL \d|Mem|Memory~66_q\ : std_logic;
SIGNAL \d|Mem|Memory~2_q\ : std_logic;
SIGNAL \d|Mem|Memory~1400_combout\ : std_logic;
SIGNAL \d|Mem|Memory~578_q\ : std_logic;
SIGNAL \d|Mem|Memory~1401_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1402_combout\ : std_logic;
SIGNAL \d|Mem|Memory~562_q\ : std_logic;
SIGNAL \d|Mem|Memory~114_q\ : std_logic;
SIGNAL \d|Mem|Memory~50_q\ : std_logic;
SIGNAL \d|Mem|Memory~1403_combout\ : std_logic;
SIGNAL \d|Mem|Memory~626_q\ : std_logic;
SIGNAL \d|Mem|Memory~1404_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1405_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1406_combout\ : std_logic;
SIGNAL \d|Mem|Memory~914_q\ : std_logic;
SIGNAL \d|Mem|Memory~466_q\ : std_logic;
SIGNAL \d|Mem|Memory~402_q\ : std_logic;
SIGNAL \d|Mem|Memory~1407_combout\ : std_logic;
SIGNAL \d|Mem|Memory~978_q\ : std_logic;
SIGNAL \d|Mem|Memory~1408_combout\ : std_logic;
SIGNAL \d|Mem|Memory~930_q\ : std_logic;
SIGNAL \d|Mem|Memory~482_q\ : std_logic;
SIGNAL \d|Mem|Memory~418_q\ : std_logic;
SIGNAL \d|Mem|Memory~1409_combout\ : std_logic;
SIGNAL \d|Mem|Memory~994_q\ : std_logic;
SIGNAL \d|Mem|Memory~1410_combout\ : std_logic;
SIGNAL \d|Mem|Memory~898_q\ : std_logic;
SIGNAL \d|Mem|Memory~450_q\ : std_logic;
SIGNAL \d|Mem|Memory~386_q\ : std_logic;
SIGNAL \d|Mem|Memory~1411_combout\ : std_logic;
SIGNAL \d|Mem|Memory~962_q\ : std_logic;
SIGNAL \d|Mem|Memory~1412_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1413_combout\ : std_logic;
SIGNAL \d|Mem|Memory~946_q\ : std_logic;
SIGNAL \d|Mem|Memory~498_q\ : std_logic;
SIGNAL \d|Mem|Memory~434_q\ : std_logic;
SIGNAL \d|Mem|Memory~1414_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1010_q\ : std_logic;
SIGNAL \d|Mem|Memory~1415_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1416_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1417_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[2]~8_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux13~1_combout\ : std_logic;
SIGNAL \d|alu|result~9_combout\ : std_logic;
SIGNAL \d|alu|Mux12~0_combout\ : std_logic;
SIGNAL \d|alu|Mux12~combout\ : std_logic;
SIGNAL \d|mux_reg|Mux12~0_combout\ : std_logic;
SIGNAL \d|Mem|Memory~451_q\ : std_logic;
SIGNAL \d|Mem|Memory~355_q\ : std_logic;
SIGNAL \d|Mem|Memory~323_q\ : std_logic;
SIGNAL \d|Mem|Memory~1418_combout\ : std_logic;
SIGNAL \d|Mem|Memory~483_q\ : std_logic;
SIGNAL \d|Mem|Memory~1419_combout\ : std_logic;
SIGNAL \d|Mem|Memory~403_q\ : std_logic;
SIGNAL \d|Mem|Memory~307_q\ : std_logic;
SIGNAL \d|Mem|Memory~275_q\ : std_logic;
SIGNAL \d|Mem|Memory~1420_combout\ : std_logic;
SIGNAL \d|Mem|Memory~435_q\ : std_logic;
SIGNAL \d|Mem|Memory~1421_combout\ : std_logic;
SIGNAL \d|Mem|Memory~387_q\ : std_logic;
SIGNAL \d|Mem|Memory~291_q\ : std_logic;
SIGNAL \d|Mem|Memory~259_q\ : std_logic;
SIGNAL \d|Mem|Memory~1422_combout\ : std_logic;
SIGNAL \d|Mem|Memory~419_q\ : std_logic;
SIGNAL \d|Mem|Memory~1423_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1424_combout\ : std_logic;
SIGNAL \d|Mem|Memory~467_q\ : std_logic;
SIGNAL \d|Mem|Memory~371_q\ : std_logic;
SIGNAL \d|Mem|Memory~339_q\ : std_logic;
SIGNAL \d|Mem|Memory~1425_combout\ : std_logic;
SIGNAL \d|Mem|Memory~499_q\ : std_logic;
SIGNAL \d|Mem|Memory~1426_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1427_combout\ : std_logic;
SIGNAL \d|Mem|Memory~659_q\ : std_logic;
SIGNAL \d|Mem|Memory~595_q\ : std_logic;
SIGNAL \d|Mem|Memory~531_q\ : std_logic;
SIGNAL \d|Mem|Memory~1428_combout\ : std_logic;
SIGNAL \d|Mem|Memory~723_q\ : std_logic;
SIGNAL \d|Mem|Memory~1429_combout\ : std_logic;
SIGNAL \d|Mem|Memory~675_q\ : std_logic;
SIGNAL \d|Mem|Memory~611_q\ : std_logic;
SIGNAL \d|Mem|Memory~547_q\ : std_logic;
SIGNAL \d|Mem|Memory~1430_combout\ : std_logic;
SIGNAL \d|Mem|Memory~739_q\ : std_logic;
SIGNAL \d|Mem|Memory~1431_combout\ : std_logic;
SIGNAL \d|Mem|Memory~643_q\ : std_logic;
SIGNAL \d|Mem|Memory~579_q\ : std_logic;
SIGNAL \d|Mem|Memory~515_q\ : std_logic;
SIGNAL \d|Mem|Memory~1432_combout\ : std_logic;
SIGNAL \d|Mem|Memory~707_q\ : std_logic;
SIGNAL \d|Mem|Memory~1433_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1434_combout\ : std_logic;
SIGNAL \d|Mem|Memory~691_q\ : std_logic;
SIGNAL \d|Mem|Memory~627_q\ : std_logic;
SIGNAL \d|Mem|Memory~563_q\ : std_logic;
SIGNAL \d|Mem|Memory~1435_combout\ : std_logic;
SIGNAL \d|Mem|Memory~755_q\ : std_logic;
SIGNAL \d|Mem|Memory~1436_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1437_combout\ : std_logic;
SIGNAL \d|Mem|Memory~163_q\ : std_logic;
SIGNAL \d|Mem|Memory~51_q\ : std_logic;
SIGNAL \d|Mem|Memory~35_q\ : std_logic;
SIGNAL \d|Mem|Memory~1438_combout\ : std_logic;
SIGNAL \d|Mem|Memory~179_q\ : std_logic;
SIGNAL \d|Mem|Memory~1439_combout\ : std_logic;
SIGNAL \d|Mem|Memory~195_q\ : std_logic;
SIGNAL \d|Mem|Memory~83_q\ : std_logic;
SIGNAL \d|Mem|Memory~67_q\ : std_logic;
SIGNAL \d|Mem|Memory~1440_combout\ : std_logic;
SIGNAL \d|Mem|Memory~211_q\ : std_logic;
SIGNAL \d|Mem|Memory~1441_combout\ : std_logic;
SIGNAL \d|Mem|Memory~131_q\ : std_logic;
SIGNAL \d|Mem|Memory~19_q\ : std_logic;
SIGNAL \d|Mem|Memory~3_q\ : std_logic;
SIGNAL \d|Mem|Memory~1442_combout\ : std_logic;
SIGNAL \d|Mem|Memory~147_q\ : std_logic;
SIGNAL \d|Mem|Memory~1443_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1444_combout\ : std_logic;
SIGNAL \d|Mem|Memory~227_q\ : std_logic;
SIGNAL \d|Mem|Memory~115_q\ : std_logic;
SIGNAL \d|Mem|Memory~99_q\ : std_logic;
SIGNAL \d|Mem|Memory~1445_combout\ : std_logic;
SIGNAL \d|Mem|Memory~243_q\ : std_logic;
SIGNAL \d|Mem|Memory~1446_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1447_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1448_combout\ : std_logic;
SIGNAL \d|Mem|Memory~931_q\ : std_logic;
SIGNAL \d|Mem|Memory~819_q\ : std_logic;
SIGNAL \d|Mem|Memory~803_q\ : std_logic;
SIGNAL \d|Mem|Memory~1449_combout\ : std_logic;
SIGNAL \d|Mem|Memory~947_q\ : std_logic;
SIGNAL \d|Mem|Memory~1450_combout\ : std_logic;
SIGNAL \d|Mem|Memory~963_q\ : std_logic;
SIGNAL \d|Mem|Memory~851_q\ : std_logic;
SIGNAL \d|Mem|Memory~835_q\ : std_logic;
SIGNAL \d|Mem|Memory~1451_combout\ : std_logic;
SIGNAL \d|Mem|Memory~979_q\ : std_logic;
SIGNAL \d|Mem|Memory~1452_combout\ : std_logic;
SIGNAL \d|Mem|Memory~899_q\ : std_logic;
SIGNAL \d|Mem|Memory~787_q\ : std_logic;
SIGNAL \d|Mem|Memory~771_q\ : std_logic;
SIGNAL \d|Mem|Memory~1453_combout\ : std_logic;
SIGNAL \d|Mem|Memory~915_q\ : std_logic;
SIGNAL \d|Mem|Memory~1454_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1455_combout\ : std_logic;
SIGNAL \d|Mem|Memory~995_q\ : std_logic;
SIGNAL \d|Mem|Memory~883_q\ : std_logic;
SIGNAL \d|Mem|Memory~867_q\ : std_logic;
SIGNAL \d|Mem|Memory~1456_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1011_q\ : std_logic;
SIGNAL \d|Mem|Memory~1457_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1458_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1459_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[3]~9_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux12~1_combout\ : std_logic;
SIGNAL \d|alu|result~10_combout\ : std_logic;
SIGNAL \d|alu|Mux11~0_combout\ : std_logic;
SIGNAL \d|alu|Mux11~combout\ : std_logic;
SIGNAL \d|mux_reg|Mux11~0_combout\ : std_logic;
SIGNAL \d|Mem|Memory~788_q\ : std_logic;
SIGNAL \d|Mem|Memory~596_q\ : std_logic;
SIGNAL \d|Mem|Memory~532_q\ : std_logic;
SIGNAL \d|Mem|Memory~1460_combout\ : std_logic;
SIGNAL \d|Mem|Memory~852_q\ : std_logic;
SIGNAL \d|Mem|Memory~1461_combout\ : std_logic;
SIGNAL \d|Mem|Memory~804_q\ : std_logic;
SIGNAL \d|Mem|Memory~612_q\ : std_logic;
SIGNAL \d|Mem|Memory~548_q\ : std_logic;
SIGNAL \d|Mem|Memory~1462_combout\ : std_logic;
SIGNAL \d|Mem|Memory~868_q\ : std_logic;
SIGNAL \d|Mem|Memory~1463_combout\ : std_logic;
SIGNAL \d|Mem|Memory~772_q\ : std_logic;
SIGNAL \d|Mem|Memory~580_q\ : std_logic;
SIGNAL \d|Mem|Memory~516_q\ : std_logic;
SIGNAL \d|Mem|Memory~1464_combout\ : std_logic;
SIGNAL \d|Mem|Memory~836_q\ : std_logic;
SIGNAL \d|Mem|Memory~1465_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1466_combout\ : std_logic;
SIGNAL \d|Mem|Memory~820_q\ : std_logic;
SIGNAL \d|Mem|Memory~628_q\ : std_logic;
SIGNAL \d|Mem|Memory~564_q\ : std_logic;
SIGNAL \d|Mem|Memory~1467_combout\ : std_logic;
SIGNAL \d|Mem|Memory~884_q\ : std_logic;
SIGNAL \d|Mem|Memory~1468_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1469_combout\ : std_logic;
SIGNAL \d|Mem|Memory~420_q\ : std_logic;
SIGNAL \d|Mem|Memory~180_q\ : std_logic;
SIGNAL \d|Mem|Memory~164_q\ : std_logic;
SIGNAL \d|Mem|Memory~1470_combout\ : std_logic;
SIGNAL \d|Mem|Memory~436_q\ : std_logic;
SIGNAL \d|Mem|Memory~1471_combout\ : std_logic;
SIGNAL \d|Mem|Memory~452_q\ : std_logic;
SIGNAL \d|Mem|Memory~212_q\ : std_logic;
SIGNAL \d|Mem|Memory~196_q\ : std_logic;
SIGNAL \d|Mem|Memory~1472_combout\ : std_logic;
SIGNAL \d|Mem|Memory~468_q\ : std_logic;
SIGNAL \d|Mem|Memory~1473_combout\ : std_logic;
SIGNAL \d|Mem|Memory~388_q\ : std_logic;
SIGNAL \d|Mem|Memory~148_q\ : std_logic;
SIGNAL \d|Mem|Memory~132_q\ : std_logic;
SIGNAL \d|Mem|Memory~1474_combout\ : std_logic;
SIGNAL \d|Mem|Memory~404_q\ : std_logic;
SIGNAL \d|Mem|Memory~1475_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1476_combout\ : std_logic;
SIGNAL \d|Mem|Memory~484_q\ : std_logic;
SIGNAL \d|Mem|Memory~244_q\ : std_logic;
SIGNAL \d|Mem|Memory~228_q\ : std_logic;
SIGNAL \d|Mem|Memory~1477_combout\ : std_logic;
SIGNAL \d|Mem|Memory~500_q\ : std_logic;
SIGNAL \d|Mem|Memory~1478_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1479_combout\ : std_logic;
SIGNAL \d|Mem|Memory~324_q\ : std_logic;
SIGNAL \d|Mem|Memory~100_q\ : std_logic;
SIGNAL \d|Mem|Memory~68_q\ : std_logic;
SIGNAL \d|Mem|Memory~1480_combout\ : std_logic;
SIGNAL \d|Mem|Memory~356_q\ : std_logic;
SIGNAL \d|Mem|Memory~1481_combout\ : std_logic;
SIGNAL \d|Mem|Memory~276_q\ : std_logic;
SIGNAL \d|Mem|Memory~52_q\ : std_logic;
SIGNAL \d|Mem|Memory~20_q\ : std_logic;
SIGNAL \d|Mem|Memory~1482_combout\ : std_logic;
SIGNAL \d|Mem|Memory~308_q\ : std_logic;
SIGNAL \d|Mem|Memory~1483_combout\ : std_logic;
SIGNAL \d|Mem|Memory~260_q\ : std_logic;
SIGNAL \d|Mem|Memory~36_q\ : std_logic;
SIGNAL \d|Mem|Memory~4_q\ : std_logic;
SIGNAL \d|Mem|Memory~1484_combout\ : std_logic;
SIGNAL \d|Mem|Memory~292_q\ : std_logic;
SIGNAL \d|Mem|Memory~1485_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1486_combout\ : std_logic;
SIGNAL \d|Mem|Memory~340_q\ : std_logic;
SIGNAL \d|Mem|Memory~116_q\ : std_logic;
SIGNAL \d|Mem|Memory~84_q\ : std_logic;
SIGNAL \d|Mem|Memory~1487_combout\ : std_logic;
SIGNAL \d|Mem|Memory~372_q\ : std_logic;
SIGNAL \d|Mem|Memory~1488_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1489_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1490_combout\ : std_logic;
SIGNAL \d|Mem|Memory~964_q\ : std_logic;
SIGNAL \d|Mem|Memory~740_q\ : std_logic;
SIGNAL \d|Mem|Memory~708_q\ : std_logic;
SIGNAL \d|Mem|Memory~1491_combout\ : std_logic;
SIGNAL \d|Mem|Memory~996_q\ : std_logic;
SIGNAL \d|Mem|Memory~1492_combout\ : std_logic;
SIGNAL \d|Mem|Memory~916_q\ : std_logic;
SIGNAL \d|Mem|Memory~692_q\ : std_logic;
SIGNAL \d|Mem|Memory~660_q\ : std_logic;
SIGNAL \d|Mem|Memory~1493_combout\ : std_logic;
SIGNAL \d|Mem|Memory~948_q\ : std_logic;
SIGNAL \d|Mem|Memory~1494_combout\ : std_logic;
SIGNAL \d|Mem|Memory~900_q\ : std_logic;
SIGNAL \d|Mem|Memory~676_q\ : std_logic;
SIGNAL \d|Mem|Memory~644_q\ : std_logic;
SIGNAL \d|Mem|Memory~1495_combout\ : std_logic;
SIGNAL \d|Mem|Memory~932_q\ : std_logic;
SIGNAL \d|Mem|Memory~1496_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1497_combout\ : std_logic;
SIGNAL \d|Mem|Memory~980_q\ : std_logic;
SIGNAL \d|Mem|Memory~756_q\ : std_logic;
SIGNAL \d|Mem|Memory~724_q\ : std_logic;
SIGNAL \d|Mem|Memory~1498_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1012_q\ : std_logic;
SIGNAL \d|Mem|Memory~1499_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1500_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1501_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[4]~10_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux11~1_combout\ : std_logic;
SIGNAL \d|alu|result~11_combout\ : std_logic;
SIGNAL \d|alu|Mux10~0_combout\ : std_logic;
SIGNAL \d|alu|Mux10~combout\ : std_logic;
SIGNAL \d|mux_reg|Mux10~0_combout\ : std_logic;
SIGNAL \d|Mem|Memory~805_q\ : std_logic;
SIGNAL \d|Mem|Memory~309_q\ : std_logic;
SIGNAL \d|Mem|Memory~293_q\ : std_logic;
SIGNAL \d|Mem|Memory~1502_combout\ : std_logic;
SIGNAL \d|Mem|Memory~821_q\ : std_logic;
SIGNAL \d|Mem|Memory~1503_combout\ : std_logic;
SIGNAL \d|Mem|Memory~837_q\ : std_logic;
SIGNAL \d|Mem|Memory~341_q\ : std_logic;
SIGNAL \d|Mem|Memory~325_q\ : std_logic;
SIGNAL \d|Mem|Memory~1504_combout\ : std_logic;
SIGNAL \d|Mem|Memory~853_q\ : std_logic;
SIGNAL \d|Mem|Memory~1505_combout\ : std_logic;
SIGNAL \d|Mem|Memory~773_q\ : std_logic;
SIGNAL \d|Mem|Memory~277_q\ : std_logic;
SIGNAL \d|Mem|Memory~261_q\ : std_logic;
SIGNAL \d|Mem|Memory~1506_combout\ : std_logic;
SIGNAL \d|Mem|Memory~789_q\ : std_logic;
SIGNAL \d|Mem|Memory~1507_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1508_combout\ : std_logic;
SIGNAL \d|Mem|Memory~869_q\ : std_logic;
SIGNAL \d|Mem|Memory~373_q\ : std_logic;
SIGNAL \d|Mem|Memory~357_q\ : std_logic;
SIGNAL \d|Mem|Memory~1509_combout\ : std_logic;
SIGNAL \d|Mem|Memory~885_q\ : std_logic;
SIGNAL \d|Mem|Memory~1510_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1511_combout\ : std_logic;
SIGNAL \d|Mem|Memory~709_q\ : std_logic;
SIGNAL \d|Mem|Memory~229_q\ : std_logic;
SIGNAL \d|Mem|Memory~197_q\ : std_logic;
SIGNAL \d|Mem|Memory~1512_combout\ : std_logic;
SIGNAL \d|Mem|Memory~741_q\ : std_logic;
SIGNAL \d|Mem|Memory~1513_combout\ : std_logic;
SIGNAL \d|Mem|Memory~661_q\ : std_logic;
SIGNAL \d|Mem|Memory~181_q\ : std_logic;
SIGNAL \d|Mem|Memory~149_q\ : std_logic;
SIGNAL \d|Mem|Memory~1514_combout\ : std_logic;
SIGNAL \d|Mem|Memory~693_q\ : std_logic;
SIGNAL \d|Mem|Memory~1515_combout\ : std_logic;
SIGNAL \d|Mem|Memory~645_q\ : std_logic;
SIGNAL \d|Mem|Memory~165_q\ : std_logic;
SIGNAL \d|Mem|Memory~133_q\ : std_logic;
SIGNAL \d|Mem|Memory~1516_combout\ : std_logic;
SIGNAL \d|Mem|Memory~677_q\ : std_logic;
SIGNAL \d|Mem|Memory~1517_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1518_combout\ : std_logic;
SIGNAL \d|Mem|Memory~725_q\ : std_logic;
SIGNAL \d|Mem|Memory~245_q\ : std_logic;
SIGNAL \d|Mem|Memory~213_q\ : std_logic;
SIGNAL \d|Mem|Memory~1519_combout\ : std_logic;
SIGNAL \d|Mem|Memory~757_q\ : std_logic;
SIGNAL \d|Mem|Memory~1520_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1521_combout\ : std_logic;
SIGNAL \d|Mem|Memory~533_q\ : std_logic;
SIGNAL \d|Mem|Memory~85_q\ : std_logic;
SIGNAL \d|Mem|Memory~21_q\ : std_logic;
SIGNAL \d|Mem|Memory~1522_combout\ : std_logic;
SIGNAL \d|Mem|Memory~597_q\ : std_logic;
SIGNAL \d|Mem|Memory~1523_combout\ : std_logic;
SIGNAL \d|Mem|Memory~549_q\ : std_logic;
SIGNAL \d|Mem|Memory~101_q\ : std_logic;
SIGNAL \d|Mem|Memory~37_q\ : std_logic;
SIGNAL \d|Mem|Memory~1524_combout\ : std_logic;
SIGNAL \d|Mem|Memory~613_q\ : std_logic;
SIGNAL \d|Mem|Memory~1525_combout\ : std_logic;
SIGNAL \d|Mem|Memory~517_q\ : std_logic;
SIGNAL \d|Mem|Memory~69_q\ : std_logic;
SIGNAL \d|Mem|Memory~5_q\ : std_logic;
SIGNAL \d|Mem|Memory~1526_combout\ : std_logic;
SIGNAL \d|Mem|Memory~581_q\ : std_logic;
SIGNAL \d|Mem|Memory~1527_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1528_combout\ : std_logic;
SIGNAL \d|Mem|Memory~565_q\ : std_logic;
SIGNAL \d|Mem|Memory~117_q\ : std_logic;
SIGNAL \d|Mem|Memory~53_q\ : std_logic;
SIGNAL \d|Mem|Memory~1529_combout\ : std_logic;
SIGNAL \d|Mem|Memory~629_q\ : std_logic;
SIGNAL \d|Mem|Memory~1530_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1531_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1532_combout\ : std_logic;
SIGNAL \d|Mem|Memory~917_q\ : std_logic;
SIGNAL \d|Mem|Memory~469_q\ : std_logic;
SIGNAL \d|Mem|Memory~405_q\ : std_logic;
SIGNAL \d|Mem|Memory~1533_combout\ : std_logic;
SIGNAL \d|Mem|Memory~981_q\ : std_logic;
SIGNAL \d|Mem|Memory~1534_combout\ : std_logic;
SIGNAL \d|Mem|Memory~933_q\ : std_logic;
SIGNAL \d|Mem|Memory~485_q\ : std_logic;
SIGNAL \d|Mem|Memory~421_q\ : std_logic;
SIGNAL \d|Mem|Memory~1535_combout\ : std_logic;
SIGNAL \d|Mem|Memory~997_q\ : std_logic;
SIGNAL \d|Mem|Memory~1536_combout\ : std_logic;
SIGNAL \d|Mem|Memory~901_q\ : std_logic;
SIGNAL \d|Mem|Memory~453_q\ : std_logic;
SIGNAL \d|Mem|Memory~389_q\ : std_logic;
SIGNAL \d|Mem|Memory~1537_combout\ : std_logic;
SIGNAL \d|Mem|Memory~965_q\ : std_logic;
SIGNAL \d|Mem|Memory~1538_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1539_combout\ : std_logic;
SIGNAL \d|Mem|Memory~949_q\ : std_logic;
SIGNAL \d|Mem|Memory~501_q\ : std_logic;
SIGNAL \d|Mem|Memory~437_q\ : std_logic;
SIGNAL \d|Mem|Memory~1540_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1013_q\ : std_logic;
SIGNAL \d|Mem|Memory~1541_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1542_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1543_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[5]~11_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux10~1_combout\ : std_logic;
SIGNAL \d|mux_A|Mux9~6_combout\ : std_logic;
SIGNAL \d|alu|result~12_combout\ : std_logic;
SIGNAL \d|alu|Mux9~0_combout\ : std_logic;
SIGNAL \d|alu|Mux9~combout\ : std_logic;
SIGNAL \d|mux_reg|Mux9~0_combout\ : std_logic;
SIGNAL \d|Mem|Memory~454_q\ : std_logic;
SIGNAL \d|Mem|Memory~358_q\ : std_logic;
SIGNAL \d|Mem|Memory~326_q\ : std_logic;
SIGNAL \d|Mem|Memory~1544_combout\ : std_logic;
SIGNAL \d|Mem|Memory~486_q\ : std_logic;
SIGNAL \d|Mem|Memory~1545_combout\ : std_logic;
SIGNAL \d|Mem|Memory~406_q\ : std_logic;
SIGNAL \d|Mem|Memory~310_q\ : std_logic;
SIGNAL \d|Mem|Memory~278_q\ : std_logic;
SIGNAL \d|Mem|Memory~1546_combout\ : std_logic;
SIGNAL \d|Mem|Memory~438_q\ : std_logic;
SIGNAL \d|Mem|Memory~1547_combout\ : std_logic;
SIGNAL \d|Mem|Memory~390_q\ : std_logic;
SIGNAL \d|Mem|Memory~294_q\ : std_logic;
SIGNAL \d|Mem|Memory~262_q\ : std_logic;
SIGNAL \d|Mem|Memory~1548_combout\ : std_logic;
SIGNAL \d|Mem|Memory~422_q\ : std_logic;
SIGNAL \d|Mem|Memory~1549_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1550_combout\ : std_logic;
SIGNAL \d|Mem|Memory~470_q\ : std_logic;
SIGNAL \d|Mem|Memory~374_q\ : std_logic;
SIGNAL \d|Mem|Memory~342_q\ : std_logic;
SIGNAL \d|Mem|Memory~1551_combout\ : std_logic;
SIGNAL \d|Mem|Memory~502_q\ : std_logic;
SIGNAL \d|Mem|Memory~1552_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1553_combout\ : std_logic;
SIGNAL \d|Mem|Memory~662_q\ : std_logic;
SIGNAL \d|Mem|Memory~598_q\ : std_logic;
SIGNAL \d|Mem|Memory~534_q\ : std_logic;
SIGNAL \d|Mem|Memory~1554_combout\ : std_logic;
SIGNAL \d|Mem|Memory~726_q\ : std_logic;
SIGNAL \d|Mem|Memory~1555_combout\ : std_logic;
SIGNAL \d|Mem|Memory~678_q\ : std_logic;
SIGNAL \d|Mem|Memory~614_q\ : std_logic;
SIGNAL \d|Mem|Memory~550_q\ : std_logic;
SIGNAL \d|Mem|Memory~1556_combout\ : std_logic;
SIGNAL \d|Mem|Memory~742_q\ : std_logic;
SIGNAL \d|Mem|Memory~1557_combout\ : std_logic;
SIGNAL \d|Mem|Memory~646_q\ : std_logic;
SIGNAL \d|Mem|Memory~582_q\ : std_logic;
SIGNAL \d|Mem|Memory~518_q\ : std_logic;
SIGNAL \d|Mem|Memory~1558_combout\ : std_logic;
SIGNAL \d|Mem|Memory~710_q\ : std_logic;
SIGNAL \d|Mem|Memory~1559_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1560_combout\ : std_logic;
SIGNAL \d|Mem|Memory~694_q\ : std_logic;
SIGNAL \d|Mem|Memory~630_q\ : std_logic;
SIGNAL \d|Mem|Memory~566_q\ : std_logic;
SIGNAL \d|Mem|Memory~1561_combout\ : std_logic;
SIGNAL \d|Mem|Memory~758_q\ : std_logic;
SIGNAL \d|Mem|Memory~1562_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1563_combout\ : std_logic;
SIGNAL \d|Mem|Memory~166_q\ : std_logic;
SIGNAL \d|Mem|Memory~54_q\ : std_logic;
SIGNAL \d|Mem|Memory~38_q\ : std_logic;
SIGNAL \d|Mem|Memory~1564_combout\ : std_logic;
SIGNAL \d|Mem|Memory~182_q\ : std_logic;
SIGNAL \d|Mem|Memory~1565_combout\ : std_logic;
SIGNAL \d|Mem|Memory~198_q\ : std_logic;
SIGNAL \d|Mem|Memory~86_q\ : std_logic;
SIGNAL \d|Mem|Memory~70_q\ : std_logic;
SIGNAL \d|Mem|Memory~1566_combout\ : std_logic;
SIGNAL \d|Mem|Memory~214_q\ : std_logic;
SIGNAL \d|Mem|Memory~1567_combout\ : std_logic;
SIGNAL \d|Mem|Memory~134_q\ : std_logic;
SIGNAL \d|Mem|Memory~22_q\ : std_logic;
SIGNAL \d|Mem|Memory~6_q\ : std_logic;
SIGNAL \d|Mem|Memory~1568_combout\ : std_logic;
SIGNAL \d|Mem|Memory~150_q\ : std_logic;
SIGNAL \d|Mem|Memory~1569_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1570_combout\ : std_logic;
SIGNAL \d|Mem|Memory~230_q\ : std_logic;
SIGNAL \d|Mem|Memory~118_q\ : std_logic;
SIGNAL \d|Mem|Memory~102_q\ : std_logic;
SIGNAL \d|Mem|Memory~1571_combout\ : std_logic;
SIGNAL \d|Mem|Memory~246_q\ : std_logic;
SIGNAL \d|Mem|Memory~1572_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1573_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1574_combout\ : std_logic;
SIGNAL \d|Mem|Memory~934_q\ : std_logic;
SIGNAL \d|Mem|Memory~822_q\ : std_logic;
SIGNAL \d|Mem|Memory~806_q\ : std_logic;
SIGNAL \d|Mem|Memory~1575_combout\ : std_logic;
SIGNAL \d|Mem|Memory~950_q\ : std_logic;
SIGNAL \d|Mem|Memory~1576_combout\ : std_logic;
SIGNAL \d|Mem|Memory~966_q\ : std_logic;
SIGNAL \d|Mem|Memory~854_q\ : std_logic;
SIGNAL \d|Mem|Memory~838_q\ : std_logic;
SIGNAL \d|Mem|Memory~1577_combout\ : std_logic;
SIGNAL \d|Mem|Memory~982_q\ : std_logic;
SIGNAL \d|Mem|Memory~1578_combout\ : std_logic;
SIGNAL \d|Mem|Memory~902_q\ : std_logic;
SIGNAL \d|Mem|Memory~790_q\ : std_logic;
SIGNAL \d|Mem|Memory~774_q\ : std_logic;
SIGNAL \d|Mem|Memory~1579_combout\ : std_logic;
SIGNAL \d|Mem|Memory~918_q\ : std_logic;
SIGNAL \d|Mem|Memory~1580_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1581_combout\ : std_logic;
SIGNAL \d|Mem|Memory~998_q\ : std_logic;
SIGNAL \d|Mem|Memory~886_q\ : std_logic;
SIGNAL \d|Mem|Memory~870_q\ : std_logic;
SIGNAL \d|Mem|Memory~1582_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1014_q\ : std_logic;
SIGNAL \d|Mem|Memory~1583_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1584_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1585_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[6]~12_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux9~1_combout\ : std_logic;
SIGNAL \d|alu|result~13_combout\ : std_logic;
SIGNAL \d|alu|Mux8~0_combout\ : std_logic;
SIGNAL \d|alu|Mux8~combout\ : std_logic;
SIGNAL \d|Mem|Memory~791_q\ : std_logic;
SIGNAL \d|Mem|Memory~599_q\ : std_logic;
SIGNAL \d|Mem|Memory~535_q\ : std_logic;
SIGNAL \d|Mem|Memory~1586_combout\ : std_logic;
SIGNAL \d|Mem|Memory~855_q\ : std_logic;
SIGNAL \d|Mem|Memory~1587_combout\ : std_logic;
SIGNAL \d|Mem|Memory~807_q\ : std_logic;
SIGNAL \d|Mem|Memory~615_q\ : std_logic;
SIGNAL \d|Mem|Memory~551_q\ : std_logic;
SIGNAL \d|Mem|Memory~1588_combout\ : std_logic;
SIGNAL \d|Mem|Memory~871_q\ : std_logic;
SIGNAL \d|Mem|Memory~1589_combout\ : std_logic;
SIGNAL \d|Mem|Memory~775_q\ : std_logic;
SIGNAL \d|Mem|Memory~583_q\ : std_logic;
SIGNAL \d|Mem|Memory~519_q\ : std_logic;
SIGNAL \d|Mem|Memory~1590_combout\ : std_logic;
SIGNAL \d|Mem|Memory~839_q\ : std_logic;
SIGNAL \d|Mem|Memory~1591_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1592_combout\ : std_logic;
SIGNAL \d|Mem|Memory~823_q\ : std_logic;
SIGNAL \d|Mem|Memory~631_q\ : std_logic;
SIGNAL \d|Mem|Memory~567_q\ : std_logic;
SIGNAL \d|Mem|Memory~1593_combout\ : std_logic;
SIGNAL \d|Mem|Memory~887_q\ : std_logic;
SIGNAL \d|Mem|Memory~1594_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1595_combout\ : std_logic;
SIGNAL \d|Mem|Memory~423_q\ : std_logic;
SIGNAL \d|Mem|Memory~183_q\ : std_logic;
SIGNAL \d|Mem|Memory~167_q\ : std_logic;
SIGNAL \d|Mem|Memory~1596_combout\ : std_logic;
SIGNAL \d|Mem|Memory~439_q\ : std_logic;
SIGNAL \d|Mem|Memory~1597_combout\ : std_logic;
SIGNAL \d|Mem|Memory~455_q\ : std_logic;
SIGNAL \d|Mem|Memory~215_q\ : std_logic;
SIGNAL \d|Mem|Memory~199_q\ : std_logic;
SIGNAL \d|Mem|Memory~1598_combout\ : std_logic;
SIGNAL \d|Mem|Memory~471_q\ : std_logic;
SIGNAL \d|Mem|Memory~1599_combout\ : std_logic;
SIGNAL \d|Mem|Memory~391_q\ : std_logic;
SIGNAL \d|Mem|Memory~151_q\ : std_logic;
SIGNAL \d|Mem|Memory~135_q\ : std_logic;
SIGNAL \d|Mem|Memory~1600_combout\ : std_logic;
SIGNAL \d|Mem|Memory~407_q\ : std_logic;
SIGNAL \d|Mem|Memory~1601_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1602_combout\ : std_logic;
SIGNAL \d|Mem|Memory~487_q\ : std_logic;
SIGNAL \d|Mem|Memory~247_q\ : std_logic;
SIGNAL \d|Mem|Memory~231_q\ : std_logic;
SIGNAL \d|Mem|Memory~1603_combout\ : std_logic;
SIGNAL \d|Mem|Memory~503_q\ : std_logic;
SIGNAL \d|Mem|Memory~1604_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1605_combout\ : std_logic;
SIGNAL \d|Mem|Memory~327_q\ : std_logic;
SIGNAL \d|Mem|Memory~103_q\ : std_logic;
SIGNAL \d|Mem|Memory~71_q\ : std_logic;
SIGNAL \d|Mem|Memory~1606_combout\ : std_logic;
SIGNAL \d|Mem|Memory~359_q\ : std_logic;
SIGNAL \d|Mem|Memory~1607_combout\ : std_logic;
SIGNAL \d|Mem|Memory~279_q\ : std_logic;
SIGNAL \d|Mem|Memory~55_q\ : std_logic;
SIGNAL \d|Mem|Memory~23_q\ : std_logic;
SIGNAL \d|Mem|Memory~1608_combout\ : std_logic;
SIGNAL \d|Mem|Memory~311_q\ : std_logic;
SIGNAL \d|Mem|Memory~1609_combout\ : std_logic;
SIGNAL \d|Mem|Memory~263_q\ : std_logic;
SIGNAL \d|Mem|Memory~39_q\ : std_logic;
SIGNAL \d|Mem|Memory~7_q\ : std_logic;
SIGNAL \d|Mem|Memory~1610_combout\ : std_logic;
SIGNAL \d|Mem|Memory~295_q\ : std_logic;
SIGNAL \d|Mem|Memory~1611_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1612_combout\ : std_logic;
SIGNAL \d|Mem|Memory~343_q\ : std_logic;
SIGNAL \d|Mem|Memory~119_q\ : std_logic;
SIGNAL \d|Mem|Memory~87_q\ : std_logic;
SIGNAL \d|Mem|Memory~1613_combout\ : std_logic;
SIGNAL \d|Mem|Memory~375_q\ : std_logic;
SIGNAL \d|Mem|Memory~1614_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1615_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1616_combout\ : std_logic;
SIGNAL \d|Mem|Memory~967_q\ : std_logic;
SIGNAL \d|Mem|Memory~743_q\ : std_logic;
SIGNAL \d|Mem|Memory~711_q\ : std_logic;
SIGNAL \d|Mem|Memory~1617_combout\ : std_logic;
SIGNAL \d|Mem|Memory~999_q\ : std_logic;
SIGNAL \d|Mem|Memory~1618_combout\ : std_logic;
SIGNAL \d|Mem|Memory~919_q\ : std_logic;
SIGNAL \d|Mem|Memory~695_q\ : std_logic;
SIGNAL \d|Mem|Memory~663_q\ : std_logic;
SIGNAL \d|Mem|Memory~1619_combout\ : std_logic;
SIGNAL \d|Mem|Memory~951_q\ : std_logic;
SIGNAL \d|Mem|Memory~1620_combout\ : std_logic;
SIGNAL \d|Mem|Memory~903_q\ : std_logic;
SIGNAL \d|Mem|Memory~679_q\ : std_logic;
SIGNAL \d|Mem|Memory~647_q\ : std_logic;
SIGNAL \d|Mem|Memory~1621_combout\ : std_logic;
SIGNAL \d|Mem|Memory~935_q\ : std_logic;
SIGNAL \d|Mem|Memory~1622_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1623_combout\ : std_logic;
SIGNAL \d|Mem|Memory~983_q\ : std_logic;
SIGNAL \d|Mem|Memory~759_q\ : std_logic;
SIGNAL \d|Mem|Memory~727_q\ : std_logic;
SIGNAL \d|Mem|Memory~1624_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1015_q\ : std_logic;
SIGNAL \d|Mem|Memory~1625_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1626_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1627_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[7]~13_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux8~0_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux8~1_combout\ : std_logic;
SIGNAL \d|alu|result~14_combout\ : std_logic;
SIGNAL \d|alu|Mux7~2_combout\ : std_logic;
SIGNAL \d|alu|Mux7~combout\ : std_logic;
SIGNAL \d|Mem|Memory~808_q\ : std_logic;
SIGNAL \d|Mem|Memory~312_q\ : std_logic;
SIGNAL \d|Mem|Memory~296_q\ : std_logic;
SIGNAL \d|Mem|Memory~1628_combout\ : std_logic;
SIGNAL \d|Mem|Memory~824_q\ : std_logic;
SIGNAL \d|Mem|Memory~1629_combout\ : std_logic;
SIGNAL \d|Mem|Memory~840_q\ : std_logic;
SIGNAL \d|Mem|Memory~344_q\ : std_logic;
SIGNAL \d|Mem|Memory~328_q\ : std_logic;
SIGNAL \d|Mem|Memory~1630_combout\ : std_logic;
SIGNAL \d|Mem|Memory~856_q\ : std_logic;
SIGNAL \d|Mem|Memory~1631_combout\ : std_logic;
SIGNAL \d|Mem|Memory~776_q\ : std_logic;
SIGNAL \d|Mem|Memory~280_q\ : std_logic;
SIGNAL \d|Mem|Memory~264_q\ : std_logic;
SIGNAL \d|Mem|Memory~1632_combout\ : std_logic;
SIGNAL \d|Mem|Memory~792_q\ : std_logic;
SIGNAL \d|Mem|Memory~1633_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1634_combout\ : std_logic;
SIGNAL \d|Mem|Memory~872_q\ : std_logic;
SIGNAL \d|Mem|Memory~376_q\ : std_logic;
SIGNAL \d|Mem|Memory~360_q\ : std_logic;
SIGNAL \d|Mem|Memory~1635_combout\ : std_logic;
SIGNAL \d|Mem|Memory~888_q\ : std_logic;
SIGNAL \d|Mem|Memory~1636_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1637_combout\ : std_logic;
SIGNAL \d|Mem|Memory~712_q\ : std_logic;
SIGNAL \d|Mem|Memory~232_q\ : std_logic;
SIGNAL \d|Mem|Memory~200_q\ : std_logic;
SIGNAL \d|Mem|Memory~1638_combout\ : std_logic;
SIGNAL \d|Mem|Memory~744_q\ : std_logic;
SIGNAL \d|Mem|Memory~1639_combout\ : std_logic;
SIGNAL \d|Mem|Memory~664_q\ : std_logic;
SIGNAL \d|Mem|Memory~184_q\ : std_logic;
SIGNAL \d|Mem|Memory~152_q\ : std_logic;
SIGNAL \d|Mem|Memory~1640_combout\ : std_logic;
SIGNAL \d|Mem|Memory~696_q\ : std_logic;
SIGNAL \d|Mem|Memory~1641_combout\ : std_logic;
SIGNAL \d|Mem|Memory~648_q\ : std_logic;
SIGNAL \d|Mem|Memory~168_q\ : std_logic;
SIGNAL \d|Mem|Memory~136_q\ : std_logic;
SIGNAL \d|Mem|Memory~1642_combout\ : std_logic;
SIGNAL \d|Mem|Memory~680_q\ : std_logic;
SIGNAL \d|Mem|Memory~1643_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1644_combout\ : std_logic;
SIGNAL \d|Mem|Memory~728_q\ : std_logic;
SIGNAL \d|Mem|Memory~248_q\ : std_logic;
SIGNAL \d|Mem|Memory~216_q\ : std_logic;
SIGNAL \d|Mem|Memory~1645_combout\ : std_logic;
SIGNAL \d|Mem|Memory~760_q\ : std_logic;
SIGNAL \d|Mem|Memory~1646_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1647_combout\ : std_logic;
SIGNAL \d|Mem|Memory~536_q\ : std_logic;
SIGNAL \d|Mem|Memory~88_q\ : std_logic;
SIGNAL \d|Mem|Memory~24_q\ : std_logic;
SIGNAL \d|Mem|Memory~1648_combout\ : std_logic;
SIGNAL \d|Mem|Memory~600_q\ : std_logic;
SIGNAL \d|Mem|Memory~1649_combout\ : std_logic;
SIGNAL \d|Mem|Memory~552_q\ : std_logic;
SIGNAL \d|Mem|Memory~104_q\ : std_logic;
SIGNAL \d|Mem|Memory~40_q\ : std_logic;
SIGNAL \d|Mem|Memory~1650_combout\ : std_logic;
SIGNAL \d|Mem|Memory~616_q\ : std_logic;
SIGNAL \d|Mem|Memory~1651_combout\ : std_logic;
SIGNAL \d|Mem|Memory~520_q\ : std_logic;
SIGNAL \d|Mem|Memory~72_q\ : std_logic;
SIGNAL \d|Mem|Memory~8_q\ : std_logic;
SIGNAL \d|Mem|Memory~1652_combout\ : std_logic;
SIGNAL \d|Mem|Memory~584_q\ : std_logic;
SIGNAL \d|Mem|Memory~1653_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1654_combout\ : std_logic;
SIGNAL \d|Mem|Memory~568_q\ : std_logic;
SIGNAL \d|Mem|Memory~120_q\ : std_logic;
SIGNAL \d|Mem|Memory~56_q\ : std_logic;
SIGNAL \d|Mem|Memory~1655_combout\ : std_logic;
SIGNAL \d|Mem|Memory~632_q\ : std_logic;
SIGNAL \d|Mem|Memory~1656_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1657_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1658_combout\ : std_logic;
SIGNAL \d|Mem|Memory~920_q\ : std_logic;
SIGNAL \d|Mem|Memory~472_q\ : std_logic;
SIGNAL \d|Mem|Memory~408_q\ : std_logic;
SIGNAL \d|Mem|Memory~1659_combout\ : std_logic;
SIGNAL \d|Mem|Memory~984_q\ : std_logic;
SIGNAL \d|Mem|Memory~1660_combout\ : std_logic;
SIGNAL \d|Mem|Memory~936_q\ : std_logic;
SIGNAL \d|Mem|Memory~488_q\ : std_logic;
SIGNAL \d|Mem|Memory~424_q\ : std_logic;
SIGNAL \d|Mem|Memory~1661_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1000_q\ : std_logic;
SIGNAL \d|Mem|Memory~1662_combout\ : std_logic;
SIGNAL \d|Mem|Memory~904_q\ : std_logic;
SIGNAL \d|Mem|Memory~456_q\ : std_logic;
SIGNAL \d|Mem|Memory~392_q\ : std_logic;
SIGNAL \d|Mem|Memory~1663_combout\ : std_logic;
SIGNAL \d|Mem|Memory~968_q\ : std_logic;
SIGNAL \d|Mem|Memory~1664_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1665_combout\ : std_logic;
SIGNAL \d|Mem|Memory~952_q\ : std_logic;
SIGNAL \d|Mem|Memory~504_q\ : std_logic;
SIGNAL \d|Mem|Memory~440_q\ : std_logic;
SIGNAL \d|Mem|Memory~1666_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1016_q\ : std_logic;
SIGNAL \d|Mem|Memory~1667_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1668_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1669_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[8]~14_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux7~0_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux7~1_combout\ : std_logic;
SIGNAL \d|alu|result~15_combout\ : std_logic;
SIGNAL \d|alu|Mux6~0_combout\ : std_logic;
SIGNAL \d|alu|Mux6~combout\ : std_logic;
SIGNAL \d|Mem|Memory~457_q\ : std_logic;
SIGNAL \d|Mem|Memory~361_q\ : std_logic;
SIGNAL \d|Mem|Memory~329_q\ : std_logic;
SIGNAL \d|Mem|Memory~1670_combout\ : std_logic;
SIGNAL \d|Mem|Memory~489_q\ : std_logic;
SIGNAL \d|Mem|Memory~1671_combout\ : std_logic;
SIGNAL \d|Mem|Memory~409_q\ : std_logic;
SIGNAL \d|Mem|Memory~313_q\ : std_logic;
SIGNAL \d|Mem|Memory~281_q\ : std_logic;
SIGNAL \d|Mem|Memory~1672_combout\ : std_logic;
SIGNAL \d|Mem|Memory~441_q\ : std_logic;
SIGNAL \d|Mem|Memory~1673_combout\ : std_logic;
SIGNAL \d|Mem|Memory~393_q\ : std_logic;
SIGNAL \d|Mem|Memory~297_q\ : std_logic;
SIGNAL \d|Mem|Memory~265_q\ : std_logic;
SIGNAL \d|Mem|Memory~1674_combout\ : std_logic;
SIGNAL \d|Mem|Memory~425_q\ : std_logic;
SIGNAL \d|Mem|Memory~1675_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1676_combout\ : std_logic;
SIGNAL \d|Mem|Memory~473_q\ : std_logic;
SIGNAL \d|Mem|Memory~377_q\ : std_logic;
SIGNAL \d|Mem|Memory~345_q\ : std_logic;
SIGNAL \d|Mem|Memory~1677_combout\ : std_logic;
SIGNAL \d|Mem|Memory~505_q\ : std_logic;
SIGNAL \d|Mem|Memory~1678_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1679_combout\ : std_logic;
SIGNAL \d|Mem|Memory~665_q\ : std_logic;
SIGNAL \d|Mem|Memory~601_q\ : std_logic;
SIGNAL \d|Mem|Memory~537_q\ : std_logic;
SIGNAL \d|Mem|Memory~1680_combout\ : std_logic;
SIGNAL \d|Mem|Memory~729_q\ : std_logic;
SIGNAL \d|Mem|Memory~1681_combout\ : std_logic;
SIGNAL \d|Mem|Memory~681_q\ : std_logic;
SIGNAL \d|Mem|Memory~617_q\ : std_logic;
SIGNAL \d|Mem|Memory~553_q\ : std_logic;
SIGNAL \d|Mem|Memory~1682_combout\ : std_logic;
SIGNAL \d|Mem|Memory~745_q\ : std_logic;
SIGNAL \d|Mem|Memory~1683_combout\ : std_logic;
SIGNAL \d|Mem|Memory~649_q\ : std_logic;
SIGNAL \d|Mem|Memory~585_q\ : std_logic;
SIGNAL \d|Mem|Memory~521_q\ : std_logic;
SIGNAL \d|Mem|Memory~1684_combout\ : std_logic;
SIGNAL \d|Mem|Memory~713_q\ : std_logic;
SIGNAL \d|Mem|Memory~1685_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1686_combout\ : std_logic;
SIGNAL \d|Mem|Memory~697_q\ : std_logic;
SIGNAL \d|Mem|Memory~633_q\ : std_logic;
SIGNAL \d|Mem|Memory~569_q\ : std_logic;
SIGNAL \d|Mem|Memory~1687_combout\ : std_logic;
SIGNAL \d|Mem|Memory~761_q\ : std_logic;
SIGNAL \d|Mem|Memory~1688_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1689_combout\ : std_logic;
SIGNAL \d|Mem|Memory~169_q\ : std_logic;
SIGNAL \d|Mem|Memory~57_q\ : std_logic;
SIGNAL \d|Mem|Memory~41_q\ : std_logic;
SIGNAL \d|Mem|Memory~1690_combout\ : std_logic;
SIGNAL \d|Mem|Memory~185_q\ : std_logic;
SIGNAL \d|Mem|Memory~1691_combout\ : std_logic;
SIGNAL \d|Mem|Memory~201_q\ : std_logic;
SIGNAL \d|Mem|Memory~89_q\ : std_logic;
SIGNAL \d|Mem|Memory~73_q\ : std_logic;
SIGNAL \d|Mem|Memory~1692_combout\ : std_logic;
SIGNAL \d|Mem|Memory~217_q\ : std_logic;
SIGNAL \d|Mem|Memory~1693_combout\ : std_logic;
SIGNAL \d|Mem|Memory~137_q\ : std_logic;
SIGNAL \d|Mem|Memory~25_q\ : std_logic;
SIGNAL \d|Mem|Memory~9_q\ : std_logic;
SIGNAL \d|Mem|Memory~1694_combout\ : std_logic;
SIGNAL \d|Mem|Memory~153_q\ : std_logic;
SIGNAL \d|Mem|Memory~1695_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1696_combout\ : std_logic;
SIGNAL \d|Mem|Memory~233_q\ : std_logic;
SIGNAL \d|Mem|Memory~121_q\ : std_logic;
SIGNAL \d|Mem|Memory~105_q\ : std_logic;
SIGNAL \d|Mem|Memory~1697_combout\ : std_logic;
SIGNAL \d|Mem|Memory~249_q\ : std_logic;
SIGNAL \d|Mem|Memory~1698_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1699_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1700_combout\ : std_logic;
SIGNAL \d|Mem|Memory~937_q\ : std_logic;
SIGNAL \d|Mem|Memory~825_q\ : std_logic;
SIGNAL \d|Mem|Memory~809_q\ : std_logic;
SIGNAL \d|Mem|Memory~1701_combout\ : std_logic;
SIGNAL \d|Mem|Memory~953_q\ : std_logic;
SIGNAL \d|Mem|Memory~1702_combout\ : std_logic;
SIGNAL \d|Mem|Memory~969_q\ : std_logic;
SIGNAL \d|Mem|Memory~857_q\ : std_logic;
SIGNAL \d|Mem|Memory~841_q\ : std_logic;
SIGNAL \d|Mem|Memory~1703_combout\ : std_logic;
SIGNAL \d|Mem|Memory~985_q\ : std_logic;
SIGNAL \d|Mem|Memory~1704_combout\ : std_logic;
SIGNAL \d|Mem|Memory~905_q\ : std_logic;
SIGNAL \d|Mem|Memory~793_q\ : std_logic;
SIGNAL \d|Mem|Memory~777_q\ : std_logic;
SIGNAL \d|Mem|Memory~1705_combout\ : std_logic;
SIGNAL \d|Mem|Memory~921_q\ : std_logic;
SIGNAL \d|Mem|Memory~1706_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1707_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1001_q\ : std_logic;
SIGNAL \d|Mem|Memory~889_q\ : std_logic;
SIGNAL \d|Mem|Memory~873_q\ : std_logic;
SIGNAL \d|Mem|Memory~1708_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1017_q\ : std_logic;
SIGNAL \d|Mem|Memory~1709_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1710_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1711_combout\ : std_logic;
SIGNAL \d|Mem|data_outs[9]~15_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux6~0_combout\ : std_logic;
SIGNAL \d|mux_reg|Mux6~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[4][0]~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[5][0]~2_combout\ : std_logic;
SIGNAL \d|file|regs_file[6][0]~3_combout\ : std_logic;
SIGNAL \d|file|regs_file~4_combout\ : std_logic;
SIGNAL \d|file|regs_file[1][0]~5_combout\ : std_logic;
SIGNAL \d|file|regs_file[7][2]~6_combout\ : std_logic;
SIGNAL \d|file|regs_file~7_combout\ : std_logic;
SIGNAL \d|file|regs_file~8_combout\ : std_logic;
SIGNAL \d|file|regs_file~9_combout\ : std_logic;
SIGNAL \d|file|regs_file~10_combout\ : std_logic;
SIGNAL \d|file|regs_file~11_combout\ : std_logic;
SIGNAL \d|file|regs_file~12_combout\ : std_logic;
SIGNAL \d|file|regs_file~13_combout\ : std_logic;
SIGNAL \d|file|regs_file~14_combout\ : std_logic;
SIGNAL \d|file|regs_file~15_combout\ : std_logic;
SIGNAL \d|file|regs_file~16_combout\ : std_logic;
SIGNAL \d|file|regs_file~17_combout\ : std_logic;
SIGNAL \d|file|regs_file~18_combout\ : std_logic;
SIGNAL \d|file|regs_file~19_combout\ : std_logic;
SIGNAL \d|file|regs_file~20_combout\ : std_logic;
SIGNAL \d|file|regs_file~21_combout\ : std_logic;
SIGNAL \d|file|regs_file~22_combout\ : std_logic;
SIGNAL \d|file|regs_file~23_combout\ : std_logic;
SIGNAL \d|IR|reg_m[3]~0_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~2_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m[13]~3_combout\ : std_logic;
SIGNAL \c|next_state.LW1~0_combout\ : std_logic;
SIGNAL \c|Selector9~0_combout\ : std_logic;
SIGNAL \c|next_state~0_combout\ : std_logic;
SIGNAL \c|Selector9~1_combout\ : std_logic;
SIGNAL \c|always2~0_combout\ : std_logic;
SIGNAL \c|next_state.ALU~0_combout\ : std_logic;
SIGNAL \c|Selector8~0_combout\ : std_logic;
SIGNAL \c|Selector8~1_combout\ : std_logic;
SIGNAL \d|file|regs_file[2][0]~24_combout\ : std_logic;
SIGNAL \c|Selector7~0_combout\ : std_logic;
SIGNAL \c|Selector7~1_combout\ : std_logic;
SIGNAL \c|Selector7~2_combout\ : std_logic;
SIGNAL \c|Selector7~3_combout\ : std_logic;
SIGNAL \c|Selector7~4_combout\ : std_logic;
SIGNAL \c|Selector7~5_combout\ : std_logic;
SIGNAL \c|next_state.BEQ1~0_combout\ : std_logic;
SIGNAL \c|next_state.JLR1~0_combout\ : std_logic;
SIGNAL \c|next_state.BEQ2~0_combout\ : std_logic;
SIGNAL \c|next_state.JAL2~0_combout\ : std_logic;
SIGNAL \c|next_state.LW1~1_combout\ : std_logic;
SIGNAL \d|p|in~4_combout\ : std_logic;
SIGNAL \d|p|in~5_combout\ : std_logic;
SIGNAL \c|WideOr0~1_combout\ : std_logic;
SIGNAL \d|p|in~6_combout\ : std_logic;
SIGNAL \d|p|in~7_combout\ : std_logic;
SIGNAL \d|p|in~8_combout\ : std_logic;
SIGNAL \d|p|in~9_combout\ : std_logic;
SIGNAL \d|p|in~10_combout\ : std_logic;
SIGNAL \d|p|in~11_combout\ : std_logic;
SIGNAL \d|p|in~12_combout\ : std_logic;
SIGNAL \d|p|in~13_combout\ : std_logic;
SIGNAL \d|p|in~14_combout\ : std_logic;
SIGNAL \d|p|in~15_combout\ : std_logic;
SIGNAL \d|file|regs_file[1][0]~25_combout\ : std_logic;
SIGNAL \d|file|regs_file[0][0]~26_combout\ : std_logic;
SIGNAL \d|regA|reg_m[0]~32_combout\ : std_logic;
SIGNAL \d|regA|reg_m[0]~33_combout\ : std_logic;
SIGNAL \d|regA|reg_m[0]~34_combout\ : std_logic;
SIGNAL \d|mux_B|Mux15~0_combout\ : std_logic;
SIGNAL \d|mux_B|Mux14~0_combout\ : std_logic;
SIGNAL \d|file|Mux31~0_combout\ : std_logic;
SIGNAL \d|file|Mux31~1_combout\ : std_logic;
SIGNAL \d|file|Mux31~2_combout\ : std_logic;
SIGNAL \d|file|Mux31~3_combout\ : std_logic;
SIGNAL \d|mux_B|Mux13~0_combout\ : std_logic;
SIGNAL \d|regB|reg_m~0_combout\ : std_logic;
SIGNAL \d|regB|reg_m[14]~1_combout\ : std_logic;
SIGNAL \d|regB|reg_m[14]~2_combout\ : std_logic;
SIGNAL \c|next_state.ADI~0_combout\ : std_logic;
SIGNAL \c|next_state.decode~0_combout\ : std_logic;
SIGNAL \c|Selector10~0_combout\ : std_logic;
SIGNAL \c|next_state.SW2~0_combout\ : std_logic;
SIGNAL \c|next_state.LHI~0_combout\ : std_logic;
SIGNAL \c|next_state.ADI_w~0_combout\ : std_logic;
SIGNAL \c|next_state.JLR2~0_combout\ : std_logic;
SIGNAL \c|next_state.LW2~0_combout\ : std_logic;
SIGNAL \c|next_state.Reg_write~0_combout\ : std_logic;
SIGNAL \d|file|Mux30~0_combout\ : std_logic;
SIGNAL \d|file|Mux30~1_combout\ : std_logic;
SIGNAL \d|file|Mux30~2_combout\ : std_logic;
SIGNAL \d|file|Mux30~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~3_combout\ : std_logic;
SIGNAL \d|file|Mux28~0_combout\ : std_logic;
SIGNAL \d|file|Mux28~1_combout\ : std_logic;
SIGNAL \d|file|Mux28~2_combout\ : std_logic;
SIGNAL \d|file|Mux28~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~4_combout\ : std_logic;
SIGNAL \d|file|Mux29~0_combout\ : std_logic;
SIGNAL \d|file|Mux29~1_combout\ : std_logic;
SIGNAL \d|file|Mux29~2_combout\ : std_logic;
SIGNAL \d|file|Mux29~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~5_combout\ : std_logic;
SIGNAL \d|file|Mux26~0_combout\ : std_logic;
SIGNAL \d|file|Mux26~1_combout\ : std_logic;
SIGNAL \d|file|Mux26~2_combout\ : std_logic;
SIGNAL \d|file|Mux26~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~6_combout\ : std_logic;
SIGNAL \d|file|Mux27~0_combout\ : std_logic;
SIGNAL \d|file|Mux27~1_combout\ : std_logic;
SIGNAL \d|file|Mux27~2_combout\ : std_logic;
SIGNAL \d|file|Mux27~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~7_combout\ : std_logic;
SIGNAL \d|file|Mux24~0_combout\ : std_logic;
SIGNAL \d|file|Mux24~1_combout\ : std_logic;
SIGNAL \d|file|Mux24~2_combout\ : std_logic;
SIGNAL \d|file|Mux24~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~8_combout\ : std_logic;
SIGNAL \d|file|Mux25~0_combout\ : std_logic;
SIGNAL \d|file|Mux25~1_combout\ : std_logic;
SIGNAL \d|file|Mux25~2_combout\ : std_logic;
SIGNAL \d|file|Mux25~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~9_combout\ : std_logic;
SIGNAL \d|file|Mux22~0_combout\ : std_logic;
SIGNAL \d|file|Mux22~1_combout\ : std_logic;
SIGNAL \d|file|Mux22~2_combout\ : std_logic;
SIGNAL \d|file|Mux22~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~10_combout\ : std_logic;
SIGNAL \d|file|Mux23~0_combout\ : std_logic;
SIGNAL \d|file|Mux23~1_combout\ : std_logic;
SIGNAL \d|file|Mux23~2_combout\ : std_logic;
SIGNAL \d|file|Mux23~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~11_combout\ : std_logic;
SIGNAL \d|file|Mux20~0_combout\ : std_logic;
SIGNAL \d|file|Mux20~1_combout\ : std_logic;
SIGNAL \d|file|Mux20~2_combout\ : std_logic;
SIGNAL \d|file|Mux20~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~12_combout\ : std_logic;
SIGNAL \d|file|Mux21~0_combout\ : std_logic;
SIGNAL \d|file|Mux21~1_combout\ : std_logic;
SIGNAL \d|file|Mux21~2_combout\ : std_logic;
SIGNAL \d|file|Mux21~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~13_combout\ : std_logic;
SIGNAL \d|file|Mux18~0_combout\ : std_logic;
SIGNAL \d|file|Mux18~1_combout\ : std_logic;
SIGNAL \d|file|Mux18~2_combout\ : std_logic;
SIGNAL \d|file|Mux18~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~14_combout\ : std_logic;
SIGNAL \d|file|Mux19~0_combout\ : std_logic;
SIGNAL \d|file|Mux19~1_combout\ : std_logic;
SIGNAL \d|file|Mux19~2_combout\ : std_logic;
SIGNAL \d|file|Mux19~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~15_combout\ : std_logic;
SIGNAL \d|file|Mux16~0_combout\ : std_logic;
SIGNAL \d|file|Mux16~1_combout\ : std_logic;
SIGNAL \d|file|Mux16~2_combout\ : std_logic;
SIGNAL \d|file|Mux16~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~16_combout\ : std_logic;
SIGNAL \d|file|Mux17~0_combout\ : std_logic;
SIGNAL \d|file|Mux17~1_combout\ : std_logic;
SIGNAL \d|file|Mux17~2_combout\ : std_logic;
SIGNAL \d|file|Mux17~3_combout\ : std_logic;
SIGNAL \d|regB|reg_m~17_combout\ : std_logic;
SIGNAL \d|memw|result[0]~0_combout\ : std_logic;
SIGNAL \d|memw|result[0]~1_combout\ : std_logic;
SIGNAL \d|Mem|Equal0~0_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1712_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1713_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1714_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~4_combout\ : std_logic;
SIGNAL \c|next_state.BEQ1~1_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1715_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~5_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1716_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1717_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~6_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1718_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1719_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1720_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1721_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1722_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1723_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1724_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1725_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1726_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1727_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1728_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1729_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1730_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1731_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~7_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1732_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1733_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1734_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1735_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1736_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1737_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1738_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1739_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1740_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1741_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1742_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1743_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1744_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1745_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1746_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1747_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1748_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1749_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~8_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1750_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1751_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1752_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1753_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1754_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1755_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1756_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1757_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1758_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1759_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1760_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1761_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1762_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1763_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1764_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1765_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1766_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1767_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1768_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1769_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1770_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1771_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1772_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1773_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1774_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1775_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1776_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1777_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1778_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1779_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1780_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1781_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1782_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1783_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1784_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1785_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~9_combout\ : std_logic;
SIGNAL \d|memw|result[10]~2_combout\ : std_logic;
SIGNAL \d|memw|result[10]~3_combout\ : std_logic;
SIGNAL \d|memw|result[11]~4_combout\ : std_logic;
SIGNAL \d|memw|result[11]~5_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~10_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~11_combout\ : std_logic;
SIGNAL \d|memw|result[12]~6_combout\ : std_logic;
SIGNAL \d|memw|result[12]~7_combout\ : std_logic;
SIGNAL \d|memw|result[13]~8_combout\ : std_logic;
SIGNAL \d|memw|result[13]~9_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~12_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~13_combout\ : std_logic;
SIGNAL \d|memw|result[14]~10_combout\ : std_logic;
SIGNAL \d|memw|result[14]~11_combout\ : std_logic;
SIGNAL \d|memw|result[15]~12_combout\ : std_logic;
SIGNAL \d|memw|result[15]~13_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~14_combout\ : std_logic;
SIGNAL \d|memw|result[1]~14_combout\ : std_logic;
SIGNAL \d|memw|result[1]~15_combout\ : std_logic;
SIGNAL \d|memw|result[2]~16_combout\ : std_logic;
SIGNAL \d|memw|result[2]~17_combout\ : std_logic;
SIGNAL \d|memw|result[3]~18_combout\ : std_logic;
SIGNAL \d|memw|result[3]~19_combout\ : std_logic;
SIGNAL \d|memw|result[4]~20_combout\ : std_logic;
SIGNAL \d|memw|result[4]~21_combout\ : std_logic;
SIGNAL \d|memw|result[5]~22_combout\ : std_logic;
SIGNAL \d|memw|result[5]~23_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~15_combout\ : std_logic;
SIGNAL \d|memw|result[6]~24_combout\ : std_logic;
SIGNAL \d|memw|result[6]~25_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~16_combout\ : std_logic;
SIGNAL \d|memw|result[7]~26_combout\ : std_logic;
SIGNAL \d|memw|result[7]~27_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~17_combout\ : std_logic;
SIGNAL \d|memw|result[8]~28_combout\ : std_logic;
SIGNAL \d|memw|result[8]~29_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~18_combout\ : std_logic;
SIGNAL \d|memw|result[9]~30_combout\ : std_logic;
SIGNAL \d|memw|result[9]~31_combout\ : std_logic;
SIGNAL \c|Selector3~0_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~32_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~33_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~34_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~35_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~36_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~37_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~38_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~39_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~40_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~41_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~42_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~43_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~44_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~45_combout\ : std_logic;
SIGNAL \c|WideOr12~combout\ : std_logic;
SIGNAL \d|p|in~16_combout\ : std_logic;
SIGNAL \d|p|in~17_combout\ : std_logic;
SIGNAL \d|regA|reg_m~35_combout\ : std_logic;
SIGNAL \d|regA|reg_m~36_combout\ : std_logic;
SIGNAL \d|regA|reg_m~37_combout\ : std_logic;
SIGNAL \d|regA|reg_m~38_combout\ : std_logic;
SIGNAL \d|regA|reg_m~39_combout\ : std_logic;
SIGNAL \d|regA|reg_m~40_combout\ : std_logic;
SIGNAL \d|regA|reg_m~41_combout\ : std_logic;
SIGNAL \d|regA|reg_m~42_combout\ : std_logic;
SIGNAL \d|regA|reg_m~43_combout\ : std_logic;
SIGNAL \d|regA|reg_m~44_combout\ : std_logic;
SIGNAL \d|regA|reg_m~45_combout\ : std_logic;
SIGNAL \d|regA|reg_m~46_combout\ : std_logic;
SIGNAL \d|regA|reg_m~47_combout\ : std_logic;
SIGNAL \d|regA|reg_m~48_combout\ : std_logic;
SIGNAL \d|regA|reg_m~49_combout\ : std_logic;
SIGNAL \d|regA|reg_m~50_combout\ : std_logic;
SIGNAL \d|alu_out|reg_m~19_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~46_combout\ : std_logic;
SIGNAL \d|CCR|reg_m~47_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1786_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1787_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1788_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1789_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1790_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1791_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1792_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1793_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1794_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1795_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1796_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1797_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1798_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1799_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1800_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1801_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1802_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1803_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1804_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1805_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1806_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1807_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1808_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1809_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1810_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1811_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1812_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1813_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1814_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1815_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1816_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1817_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1818_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1819_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1820_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1821_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1822_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1823_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1824_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1825_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1826_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1827_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1828_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1829_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1830_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1831_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1832_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1833_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1834_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1835_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1836_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1837_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1838_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1839_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1840_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1841_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1842_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1843_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1844_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1845_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1846_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1847_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1848_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1849_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1850_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1851_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1852_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1853_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1854_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1855_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1856_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1857_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1858_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1859_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1860_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1861_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1862_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1863_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1864_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1865_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1866_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1867_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1868_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1869_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1870_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1871_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1872_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1873_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1874_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1875_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1876_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1877_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1878_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1879_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1880_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1881_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1882_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1883_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1884_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1885_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1886_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1887_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1888_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1889_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1890_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1891_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1892_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1893_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1894_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1895_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1896_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1897_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1898_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1899_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1900_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1901_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1902_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1903_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1904_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1905_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1906_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1907_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1908_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1909_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1910_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1911_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1912_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1913_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1914_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1915_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1916_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1917_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1918_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1919_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1920_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1921_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1922_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1923_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1924_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1925_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1926_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1927_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1928_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1929_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1930_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1931_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1932_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1933_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1934_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1935_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1936_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1937_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1938_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1939_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1940_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1941_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1942_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1943_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1944_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1945_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1946_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1947_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1948_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1949_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1950_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1951_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1952_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1953_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1954_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1955_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1956_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1957_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1958_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1959_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1960_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1961_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1962_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1963_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1964_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1965_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1966_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1967_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1968_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1969_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1970_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1971_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1972_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1973_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1974_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~6\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~8\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~12\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~14\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[4]~15_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~27_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~33_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~34_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~64_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][60]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~65_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][64]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~66_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][65]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][64]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~67_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][66]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][65]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][64]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~68_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][67]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][66]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][65]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][64]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~69_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][68]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][67]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][66]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][65]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~70_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][69]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][68]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][67]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][66]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~71_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][70]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][69]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][68]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][67]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~72_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][71]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][70]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][69]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][68]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~73_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][72]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][71]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][70]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][69]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~74_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][73]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][72]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][71]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][70]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~75_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][74]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][73]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][72]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][71]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~76_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][75]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][74]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][73]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][72]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~77_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][76]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][75]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][74]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][73]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~78_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][77]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][76]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][75]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][74]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~79_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][78]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][77]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][76]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][75]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~80_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][79]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][78]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][77]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][76]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~81_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][80]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][79]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][78]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][77]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~82_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][81]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][80]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][79]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][78]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~83_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][82]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][81]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][80]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][79]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~84_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][83]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][82]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][81]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][80]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~85_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][84]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][83]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][82]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][81]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~86_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][85]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][84]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][83]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][82]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~87_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][86]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][85]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][84]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][83]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~88_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][87]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][86]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][85]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][84]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~89_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][88]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][87]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][86]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][85]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~90_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][89]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][88]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][87]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][86]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~91_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][90]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][89]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][88]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][87]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~92_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][91]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][90]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][89]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][88]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~93_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][92]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][91]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][90]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][89]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~94_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][93]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][92]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][91]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][90]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~95_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][94]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][93]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][92]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][91]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~96_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][95]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][94]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][93]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][92]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~97_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][96]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][95]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][94]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][93]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~98_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][97]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][96]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][95]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][94]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][98]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][97]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][96]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][95]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][98]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][97]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][96]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][98]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][97]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][98]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|p_match_out~1_combout\ : std_logic;
SIGNAL \Clock50~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \reset_pin~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \Clock50~inputclkctrl_outclk\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[36]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[36]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[43]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[43]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[44]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[46]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[49]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[52]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[52]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[53]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[53]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[58]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[58]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[59]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[60]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[60]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[61]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[61]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[62]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[63]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[64]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[64]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[66]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[67]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[67]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[68]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[68]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[69]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[70]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[71]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[71]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[72]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[72]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[73]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[74]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[75]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[75]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[76]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[77]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[78]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[78]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[79]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[80]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[80]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[81]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[81]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[82]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[82]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[83]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[84]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[84]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[85]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[86]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[86]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[88]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[88]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[89]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[89]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[90]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[92]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[92]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[93]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[93]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[95]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[95]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[96]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[96]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[97]~feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~672feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~640feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~752feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~512feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~896feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~720feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~400feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~890feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~906feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~282feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~875feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~651feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~171feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~347feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~364feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~828feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1004feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~412feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~716feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~268feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~652feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~812feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~972feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~988feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~252feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~300feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~381feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~365feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~334feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~398feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~430feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~46feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~894feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1022feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~79feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~751feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~351feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~879feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~767feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1023feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~47feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~849feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~881feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~865feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~945feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~929feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~433feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~994feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~882feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~850feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~978feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~610feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1010feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~674feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~738feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~130feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~194feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~386feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~947feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1011feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~867feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~723feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~915feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~435feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~67feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~835feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~228feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~404feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~468feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~436feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~660feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~708feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~644feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~997feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~757feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~693feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1013feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~981feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~677feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~741feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~405feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~133feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~261feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~213feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~21feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~389feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~357feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~325feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~293feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~38feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~838feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1015feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~407feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~408feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~760feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~1000feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~984feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~953feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~73feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~185feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~9feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~841feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~345feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~569feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~985feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~873feeder_combout\ : std_logic;
SIGNAL \d|Mem|Memory~921feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][64]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][66]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][64]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][67]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][66]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][64]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][68]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][66]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][69]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][67]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][70]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][68]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][70]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][69]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][71]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][70]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][69]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][71]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][70]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][73]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][72]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][71]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][74]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][73]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][72]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][74]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][73]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][77]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][75]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][74]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][78]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][77]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][79]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][78]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][77]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][76]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][79]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][78]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][81]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][80]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][79]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][78]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][82]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][81]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][80]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][79]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][83]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][81]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][82]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][85]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][84]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][83]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][86]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][83]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][86]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][85]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][84]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][88]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][87]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][86]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][85]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][89]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][88]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][87]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][86]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][89]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][88]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][91]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][90]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][88]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][92]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][91]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][90]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][93]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][92]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][91]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][94]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][93]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][92]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][95]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][94]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][92]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][96]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][95]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][94]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][93]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][97]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][96]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][95]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][94]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][98]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][97]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][98]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][97]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][96]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[98]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~5_combout\ : std_logic;
SIGNAL \QIC_SIGNALTAP_GND~combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~1_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|Equal6~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[296]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[294]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[293]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[291]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[290]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[285]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[284]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[282]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[281]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[279]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[278]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[276]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[275]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[272]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[269]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[266]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[264]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[263]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[260]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[258]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[257]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[255]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[254]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[252]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[248]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[245]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[242]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[240]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[239]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[236]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[233]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[231]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[230]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[228]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[227]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[225]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[224]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[222]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[221]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[218]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[216]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[215]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[209]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[207]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[204]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[201]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[200]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[194]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[191]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[188]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[185]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[183]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[182]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[180]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|tdo~q\ : std_logic;
SIGNAL \auto_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\ : std_logic_vector(98 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d|IR|reg_m\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \d|p|in\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \d|regA|reg_m\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \c|mux_pc_sel\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \d|CCR|reg_m\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \d|alu_out|reg_m\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \d|regB|reg_m\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(98 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(296 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\ : std_logic_vector(98 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk <= clk;
ww_reset_pin <= reset_pin;
ww_Clock50 <= Clock50;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(32);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(33);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(34);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(35);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][71]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][70]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][69]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][68]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][67]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][66]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][65]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][64]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~q\);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(4);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(5);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(6);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(7);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(8);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(9);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(10);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(11);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(12);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(13);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(14);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(15);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(16);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(17);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(18);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(19);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(20);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(21);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(22);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(23);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(24);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(25);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(26);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(27);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(28);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(29);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(30);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(31);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(32);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(33);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(34);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(35);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][98]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][97]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][96]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][95]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][94]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][93]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][92]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][91]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][90]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][89]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][88]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][87]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][86]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][85]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][84]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][83]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][82]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][81]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][80]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][79]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][78]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][77]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][76]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][75]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][74]~q\ & 
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][73]~q\ & \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][72]~q\);

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3) & 
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(4);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(5);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(6);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(7);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(8);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(9);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(10);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(11);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(12);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(13);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(14);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(15);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(16);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(17);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(18);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(19);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(20);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(21);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(22);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(23);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(24);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(25);
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98\ <= \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(26);

\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \auto_signaltap_0|sld_signaltap_body|reset_all~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\Clock50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Clock50~input_o\);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\auto_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|clr_reg~q\;
\auto_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|shadow_jsm|state\(8);
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~9_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout\;
\auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\ <= NOT \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;

-- Location: FF_X30_Y12_N17
\d|regA|reg_m[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~35_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(0));

-- Location: FF_X30_Y12_N3
\d|regA|reg_m[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~36_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(1));

-- Location: FF_X30_Y12_N5
\d|regA|reg_m[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~37_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(2));

-- Location: FF_X30_Y11_N1
\d|regA|reg_m[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~38_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(3));

-- Location: FF_X30_Y12_N15
\d|regA|reg_m[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~39_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(4));

-- Location: FF_X30_Y12_N25
\d|regA|reg_m[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~40_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(5));

-- Location: FF_X30_Y11_N3
\d|regA|reg_m[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~41_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(6));

-- Location: FF_X30_Y11_N5
\d|regA|reg_m[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~42_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(7));

-- Location: FF_X30_Y12_N19
\d|regA|reg_m[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~43_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(8));

-- Location: FF_X28_Y10_N1
\d|regA|reg_m[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~44_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(9));

-- Location: FF_X28_Y10_N11
\d|regA|reg_m[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~45_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(10));

-- Location: FF_X30_Y12_N29
\d|regA|reg_m[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~46_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(11));

-- Location: FF_X28_Y10_N5
\d|regA|reg_m[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~47_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(12));

-- Location: FF_X28_Y10_N7
\d|regA|reg_m[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~48_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(13));

-- Location: FF_X28_Y10_N9
\d|regA|reg_m[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~49_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(15));

-- Location: FF_X28_Y12_N25
\d|regA|reg_m[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regA|reg_m~50_combout\,
	sclr => \c|state.Reset~q\,
	ena => \d|regA|reg_m[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regA|reg_m\(14));

-- Location: LCCOMB_X28_Y11_N0
\d|alu|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~0_combout\ = (\d|mux_alu|Mux15~0_combout\ & (\d|mux_A|Mux15~5_combout\ $ (VCC))) # (!\d|mux_alu|Mux15~0_combout\ & (\d|mux_A|Mux15~5_combout\ & VCC))
-- \d|alu|Add0~1\ = CARRY((\d|mux_alu|Mux15~0_combout\ & \d|mux_A|Mux15~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux15~0_combout\,
	datab => \d|mux_A|Mux15~5_combout\,
	datad => VCC,
	combout => \d|alu|Add0~0_combout\,
	cout => \d|alu|Add0~1\);

-- Location: LCCOMB_X28_Y11_N2
\d|alu|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~2_combout\ = (\d|mux_alu|Mux14~0_combout\ & ((\d|mux_A|Mux14~5_combout\ & (\d|alu|Add0~1\ & VCC)) # (!\d|mux_A|Mux14~5_combout\ & (!\d|alu|Add0~1\)))) # (!\d|mux_alu|Mux14~0_combout\ & ((\d|mux_A|Mux14~5_combout\ & (!\d|alu|Add0~1\)) # 
-- (!\d|mux_A|Mux14~5_combout\ & ((\d|alu|Add0~1\) # (GND)))))
-- \d|alu|Add0~3\ = CARRY((\d|mux_alu|Mux14~0_combout\ & (!\d|mux_A|Mux14~5_combout\ & !\d|alu|Add0~1\)) # (!\d|mux_alu|Mux14~0_combout\ & ((!\d|alu|Add0~1\) # (!\d|mux_A|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux14~0_combout\,
	datab => \d|mux_A|Mux14~5_combout\,
	datad => VCC,
	cin => \d|alu|Add0~1\,
	combout => \d|alu|Add0~2_combout\,
	cout => \d|alu|Add0~3\);

-- Location: LCCOMB_X28_Y11_N4
\d|alu|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~4_combout\ = ((\d|mux_A|Mux13~5_combout\ $ (\d|mux_alu|Mux13~0_combout\ $ (!\d|alu|Add0~3\)))) # (GND)
-- \d|alu|Add0~5\ = CARRY((\d|mux_A|Mux13~5_combout\ & ((\d|mux_alu|Mux13~0_combout\) # (!\d|alu|Add0~3\))) # (!\d|mux_A|Mux13~5_combout\ & (\d|mux_alu|Mux13~0_combout\ & !\d|alu|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux13~5_combout\,
	datab => \d|mux_alu|Mux13~0_combout\,
	datad => VCC,
	cin => \d|alu|Add0~3\,
	combout => \d|alu|Add0~4_combout\,
	cout => \d|alu|Add0~5\);

-- Location: LCCOMB_X28_Y11_N6
\d|alu|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~6_combout\ = (\d|mux_alu|Mux12~0_combout\ & ((\d|mux_A|Mux12~5_combout\ & (\d|alu|Add0~5\ & VCC)) # (!\d|mux_A|Mux12~5_combout\ & (!\d|alu|Add0~5\)))) # (!\d|mux_alu|Mux12~0_combout\ & ((\d|mux_A|Mux12~5_combout\ & (!\d|alu|Add0~5\)) # 
-- (!\d|mux_A|Mux12~5_combout\ & ((\d|alu|Add0~5\) # (GND)))))
-- \d|alu|Add0~7\ = CARRY((\d|mux_alu|Mux12~0_combout\ & (!\d|mux_A|Mux12~5_combout\ & !\d|alu|Add0~5\)) # (!\d|mux_alu|Mux12~0_combout\ & ((!\d|alu|Add0~5\) # (!\d|mux_A|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux12~0_combout\,
	datab => \d|mux_A|Mux12~5_combout\,
	datad => VCC,
	cin => \d|alu|Add0~5\,
	combout => \d|alu|Add0~6_combout\,
	cout => \d|alu|Add0~7\);

-- Location: LCCOMB_X28_Y11_N8
\d|alu|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~8_combout\ = ((\d|mux_alu|Mux11~0_combout\ $ (\d|mux_A|Mux11~5_combout\ $ (!\d|alu|Add0~7\)))) # (GND)
-- \d|alu|Add0~9\ = CARRY((\d|mux_alu|Mux11~0_combout\ & ((\d|mux_A|Mux11~5_combout\) # (!\d|alu|Add0~7\))) # (!\d|mux_alu|Mux11~0_combout\ & (\d|mux_A|Mux11~5_combout\ & !\d|alu|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux11~0_combout\,
	datab => \d|mux_A|Mux11~5_combout\,
	datad => VCC,
	cin => \d|alu|Add0~7\,
	combout => \d|alu|Add0~8_combout\,
	cout => \d|alu|Add0~9\);

-- Location: LCCOMB_X28_Y11_N10
\d|alu|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~10_combout\ = (\d|mux_alu|Mux10~0_combout\ & ((\d|mux_A|Mux10~5_combout\ & (\d|alu|Add0~9\ & VCC)) # (!\d|mux_A|Mux10~5_combout\ & (!\d|alu|Add0~9\)))) # (!\d|mux_alu|Mux10~0_combout\ & ((\d|mux_A|Mux10~5_combout\ & (!\d|alu|Add0~9\)) # 
-- (!\d|mux_A|Mux10~5_combout\ & ((\d|alu|Add0~9\) # (GND)))))
-- \d|alu|Add0~11\ = CARRY((\d|mux_alu|Mux10~0_combout\ & (!\d|mux_A|Mux10~5_combout\ & !\d|alu|Add0~9\)) # (!\d|mux_alu|Mux10~0_combout\ & ((!\d|alu|Add0~9\) # (!\d|mux_A|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux10~0_combout\,
	datab => \d|mux_A|Mux10~5_combout\,
	datad => VCC,
	cin => \d|alu|Add0~9\,
	combout => \d|alu|Add0~10_combout\,
	cout => \d|alu|Add0~11\);

-- Location: LCCOMB_X28_Y11_N12
\d|alu|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~12_combout\ = ((\d|mux_A|Mux9~5_combout\ $ (\d|mux_alu|Mux9~1_combout\ $ (!\d|alu|Add0~11\)))) # (GND)
-- \d|alu|Add0~13\ = CARRY((\d|mux_A|Mux9~5_combout\ & ((\d|mux_alu|Mux9~1_combout\) # (!\d|alu|Add0~11\))) # (!\d|mux_A|Mux9~5_combout\ & (\d|mux_alu|Mux9~1_combout\ & !\d|alu|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux9~5_combout\,
	datab => \d|mux_alu|Mux9~1_combout\,
	datad => VCC,
	cin => \d|alu|Add0~11\,
	combout => \d|alu|Add0~12_combout\,
	cout => \d|alu|Add0~13\);

-- Location: LCCOMB_X28_Y11_N14
\d|alu|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~14_combout\ = (\d|mux_alu|Mux8~1_combout\ & ((\d|mux_A|Mux8~5_combout\ & (\d|alu|Add0~13\ & VCC)) # (!\d|mux_A|Mux8~5_combout\ & (!\d|alu|Add0~13\)))) # (!\d|mux_alu|Mux8~1_combout\ & ((\d|mux_A|Mux8~5_combout\ & (!\d|alu|Add0~13\)) # 
-- (!\d|mux_A|Mux8~5_combout\ & ((\d|alu|Add0~13\) # (GND)))))
-- \d|alu|Add0~15\ = CARRY((\d|mux_alu|Mux8~1_combout\ & (!\d|mux_A|Mux8~5_combout\ & !\d|alu|Add0~13\)) # (!\d|mux_alu|Mux8~1_combout\ & ((!\d|alu|Add0~13\) # (!\d|mux_A|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux8~1_combout\,
	datab => \d|mux_A|Mux8~5_combout\,
	datad => VCC,
	cin => \d|alu|Add0~13\,
	combout => \d|alu|Add0~14_combout\,
	cout => \d|alu|Add0~15\);

-- Location: LCCOMB_X28_Y11_N16
\d|alu|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~16_combout\ = ((\d|mux_A|Mux7~5_combout\ $ (\d|mux_alu|Mux7~1_combout\ $ (!\d|alu|Add0~15\)))) # (GND)
-- \d|alu|Add0~17\ = CARRY((\d|mux_A|Mux7~5_combout\ & ((\d|mux_alu|Mux7~1_combout\) # (!\d|alu|Add0~15\))) # (!\d|mux_A|Mux7~5_combout\ & (\d|mux_alu|Mux7~1_combout\ & !\d|alu|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux7~5_combout\,
	datab => \d|mux_alu|Mux7~1_combout\,
	datad => VCC,
	cin => \d|alu|Add0~15\,
	combout => \d|alu|Add0~16_combout\,
	cout => \d|alu|Add0~17\);

-- Location: LCCOMB_X28_Y11_N18
\d|alu|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~18_combout\ = (\d|mux_alu|Mux6~1_combout\ & ((\d|mux_A|Mux6~5_combout\ & (\d|alu|Add0~17\ & VCC)) # (!\d|mux_A|Mux6~5_combout\ & (!\d|alu|Add0~17\)))) # (!\d|mux_alu|Mux6~1_combout\ & ((\d|mux_A|Mux6~5_combout\ & (!\d|alu|Add0~17\)) # 
-- (!\d|mux_A|Mux6~5_combout\ & ((\d|alu|Add0~17\) # (GND)))))
-- \d|alu|Add0~19\ = CARRY((\d|mux_alu|Mux6~1_combout\ & (!\d|mux_A|Mux6~5_combout\ & !\d|alu|Add0~17\)) # (!\d|mux_alu|Mux6~1_combout\ & ((!\d|alu|Add0~17\) # (!\d|mux_A|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux6~1_combout\,
	datab => \d|mux_A|Mux6~5_combout\,
	datad => VCC,
	cin => \d|alu|Add0~17\,
	combout => \d|alu|Add0~18_combout\,
	cout => \d|alu|Add0~19\);

-- Location: LCCOMB_X28_Y11_N20
\d|alu|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~20_combout\ = ((\d|mux_A|Mux5~5_combout\ $ (\d|mux_alu|Mux5~1_combout\ $ (!\d|alu|Add0~19\)))) # (GND)
-- \d|alu|Add0~21\ = CARRY((\d|mux_A|Mux5~5_combout\ & ((\d|mux_alu|Mux5~1_combout\) # (!\d|alu|Add0~19\))) # (!\d|mux_A|Mux5~5_combout\ & (\d|mux_alu|Mux5~1_combout\ & !\d|alu|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux5~5_combout\,
	datab => \d|mux_alu|Mux5~1_combout\,
	datad => VCC,
	cin => \d|alu|Add0~19\,
	combout => \d|alu|Add0~20_combout\,
	cout => \d|alu|Add0~21\);

-- Location: LCCOMB_X28_Y11_N22
\d|alu|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~22_combout\ = (\d|mux_A|Mux4~5_combout\ & ((\d|mux_alu|Mux4~1_combout\ & (\d|alu|Add0~21\ & VCC)) # (!\d|mux_alu|Mux4~1_combout\ & (!\d|alu|Add0~21\)))) # (!\d|mux_A|Mux4~5_combout\ & ((\d|mux_alu|Mux4~1_combout\ & (!\d|alu|Add0~21\)) # 
-- (!\d|mux_alu|Mux4~1_combout\ & ((\d|alu|Add0~21\) # (GND)))))
-- \d|alu|Add0~23\ = CARRY((\d|mux_A|Mux4~5_combout\ & (!\d|mux_alu|Mux4~1_combout\ & !\d|alu|Add0~21\)) # (!\d|mux_A|Mux4~5_combout\ & ((!\d|alu|Add0~21\) # (!\d|mux_alu|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux4~5_combout\,
	datab => \d|mux_alu|Mux4~1_combout\,
	datad => VCC,
	cin => \d|alu|Add0~21\,
	combout => \d|alu|Add0~22_combout\,
	cout => \d|alu|Add0~23\);

-- Location: LCCOMB_X28_Y11_N24
\d|alu|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~24_combout\ = ((\d|mux_A|Mux3~5_combout\ $ (\d|mux_alu|Mux3~1_combout\ $ (!\d|alu|Add0~23\)))) # (GND)
-- \d|alu|Add0~25\ = CARRY((\d|mux_A|Mux3~5_combout\ & ((\d|mux_alu|Mux3~1_combout\) # (!\d|alu|Add0~23\))) # (!\d|mux_A|Mux3~5_combout\ & (\d|mux_alu|Mux3~1_combout\ & !\d|alu|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux3~5_combout\,
	datab => \d|mux_alu|Mux3~1_combout\,
	datad => VCC,
	cin => \d|alu|Add0~23\,
	combout => \d|alu|Add0~24_combout\,
	cout => \d|alu|Add0~25\);

-- Location: LCCOMB_X28_Y11_N26
\d|alu|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~26_combout\ = (\d|mux_A|Mux2~5_combout\ & ((\d|mux_alu|Mux2~1_combout\ & (\d|alu|Add0~25\ & VCC)) # (!\d|mux_alu|Mux2~1_combout\ & (!\d|alu|Add0~25\)))) # (!\d|mux_A|Mux2~5_combout\ & ((\d|mux_alu|Mux2~1_combout\ & (!\d|alu|Add0~25\)) # 
-- (!\d|mux_alu|Mux2~1_combout\ & ((\d|alu|Add0~25\) # (GND)))))
-- \d|alu|Add0~27\ = CARRY((\d|mux_A|Mux2~5_combout\ & (!\d|mux_alu|Mux2~1_combout\ & !\d|alu|Add0~25\)) # (!\d|mux_A|Mux2~5_combout\ & ((!\d|alu|Add0~25\) # (!\d|mux_alu|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux2~5_combout\,
	datab => \d|mux_alu|Mux2~1_combout\,
	datad => VCC,
	cin => \d|alu|Add0~25\,
	combout => \d|alu|Add0~26_combout\,
	cout => \d|alu|Add0~27\);

-- Location: LCCOMB_X28_Y11_N28
\d|alu|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~28_combout\ = ((\d|mux_A|Mux1~5_combout\ $ (\d|mux_alu|Mux1~1_combout\ $ (!\d|alu|Add0~27\)))) # (GND)
-- \d|alu|Add0~29\ = CARRY((\d|mux_A|Mux1~5_combout\ & ((\d|mux_alu|Mux1~1_combout\) # (!\d|alu|Add0~27\))) # (!\d|mux_A|Mux1~5_combout\ & (\d|mux_alu|Mux1~1_combout\ & !\d|alu|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux1~5_combout\,
	datab => \d|mux_alu|Mux1~1_combout\,
	datad => VCC,
	cin => \d|alu|Add0~27\,
	combout => \d|alu|Add0~28_combout\,
	cout => \d|alu|Add0~29\);

-- Location: LCCOMB_X28_Y11_N30
\d|alu|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Add0~30_combout\ = \d|mux_alu|Mux0~1_combout\ $ (\d|alu|Add0~29\ $ (\d|mux_A|Mux0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_alu|Mux0~1_combout\,
	datad => \d|mux_A|Mux0~5_combout\,
	cin => \d|alu|Add0~29\,
	combout => \d|alu|Add0~30_combout\);

-- Location: FF_X31_Y10_N17
\d|CCR|reg_m[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|CCR|reg_m~34_combout\,
	sclr => \c|state.Reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|CCR|reg_m\(0));

-- Location: FF_X32_Y10_N9
\d|CCR|reg_m[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|CCR|reg_m~45_combout\,
	sclr => \c|state.Reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|CCR|reg_m\(1));

-- Location: FF_X27_Y16_N17
\d|file|regs_file[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux15~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][0]~q\);

-- Location: FF_X28_Y16_N25
\d|file|regs_file[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux5~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][10]~q\);

-- Location: FF_X28_Y16_N11
\d|file|regs_file[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux4~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][11]~q\);

-- Location: FF_X28_Y16_N21
\d|file|regs_file[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux3~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][12]~q\);

-- Location: FF_X30_Y14_N17
\d|file|regs_file[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux2~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][13]~q\);

-- Location: FF_X27_Y16_N27
\d|file|regs_file[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux1~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][14]~q\);

-- Location: FF_X29_Y10_N25
\d|file|regs_file[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux0~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][15]~q\);

-- Location: FF_X30_Y14_N27
\d|file|regs_file[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux14~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][1]~q\);

-- Location: FF_X29_Y15_N25
\d|file|regs_file[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux13~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][2]~q\);

-- Location: FF_X29_Y15_N27
\d|file|regs_file[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux12~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][3]~q\);

-- Location: FF_X29_Y15_N13
\d|file|regs_file[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux11~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][4]~q\);

-- Location: FF_X29_Y15_N23
\d|file|regs_file[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux10~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][5]~q\);

-- Location: FF_X29_Y13_N1
\d|file|regs_file[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux9~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][6]~q\);

-- Location: FF_X29_Y15_N9
\d|file|regs_file[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux8~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][7]~q\);

-- Location: FF_X28_Y17_N1
\d|file|regs_file[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux7~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][8]~q\);

-- Location: FF_X28_Y17_N27
\d|file|regs_file[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux6~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[3][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[3][9]~q\);

-- Location: FF_X27_Y13_N17
\d|file|regs_file[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux15~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][0]~q\);

-- Location: FF_X27_Y12_N17
\d|file|regs_file[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux5~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][10]~q\);

-- Location: FF_X27_Y13_N11
\d|file|regs_file[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux4~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][11]~q\);

-- Location: FF_X28_Y13_N25
\d|file|regs_file[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux3~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][12]~q\);

-- Location: FF_X30_Y13_N25
\d|file|regs_file[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux2~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][13]~q\);

-- Location: FF_X28_Y9_N17
\d|file|regs_file[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux1~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][14]~q\);

-- Location: FF_X28_Y9_N27
\d|file|regs_file[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux0~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][15]~q\);

-- Location: FF_X31_Y13_N17
\d|file|regs_file[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux14~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][1]~q\);

-- Location: FF_X31_Y13_N11
\d|file|regs_file[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux13~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][2]~q\);

-- Location: FF_X31_Y13_N21
\d|file|regs_file[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux12~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][3]~q\);

-- Location: FF_X31_Y13_N23
\d|file|regs_file[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux11~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][4]~q\);

-- Location: FF_X31_Y13_N9
\d|file|regs_file[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux10~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][5]~q\);

-- Location: FF_X34_Y12_N17
\d|file|regs_file[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux9~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][6]~q\);

-- Location: FF_X34_Y12_N27
\d|file|regs_file[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux8~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][7]~q\);

-- Location: FF_X26_Y15_N9
\d|file|regs_file[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux7~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][8]~q\);

-- Location: FF_X27_Y11_N1
\d|file|regs_file[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux6~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[4][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[4][9]~q\);

-- Location: FF_X27_Y17_N17
\d|file|regs_file[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux15~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][0]~q\);

-- Location: FF_X27_Y14_N9
\d|file|regs_file[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux5~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][10]~q\);

-- Location: FF_X27_Y14_N3
\d|file|regs_file[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux4~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][11]~q\);

-- Location: FF_X29_Y14_N9
\d|file|regs_file[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux3~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][12]~q\);

-- Location: FF_X29_Y14_N11
\d|file|regs_file[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux2~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][13]~q\);

-- Location: FF_X32_Y16_N25
\d|file|regs_file[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux1~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][14]~q\);

-- Location: FF_X25_Y10_N25
\d|file|regs_file[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux0~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][15]~q\);

-- Location: FF_X30_Y15_N25
\d|file|regs_file[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux14~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][1]~q\);

-- Location: FF_X31_Y15_N25
\d|file|regs_file[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux13~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][2]~q\);

-- Location: FF_X34_Y16_N25
\d|file|regs_file[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux12~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][3]~q\);

-- Location: FF_X32_Y17_N25
\d|file|regs_file[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux11~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][4]~q\);

-- Location: FF_X31_Y11_N9
\d|file|regs_file[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux10~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][5]~q\);

-- Location: FF_X31_Y16_N9
\d|file|regs_file[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux9~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][6]~q\);

-- Location: FF_X32_Y12_N1
\d|file|regs_file[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux8~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][7]~q\);

-- Location: FF_X27_Y15_N25
\d|file|regs_file[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux7~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][8]~q\);

-- Location: FF_X27_Y17_N27
\d|file|regs_file[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux6~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[5][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[5][9]~q\);

-- Location: FF_X31_Y13_N3
\d|file|regs_file[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux15~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][0]~q\);

-- Location: FF_X29_Y12_N9
\d|file|regs_file[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux5~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][10]~q\);

-- Location: FF_X29_Y12_N11
\d|file|regs_file[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux4~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][11]~q\);

-- Location: FF_X29_Y12_N29
\d|file|regs_file[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux3~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][12]~q\);

-- Location: FF_X29_Y12_N15
\d|file|regs_file[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux2~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][13]~q\);

-- Location: FF_X29_Y12_N17
\d|file|regs_file[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux1~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][14]~q\);

-- Location: FF_X29_Y12_N27
\d|file|regs_file[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux0~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][15]~q\);

-- Location: FF_X31_Y13_N29
\d|file|regs_file[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux14~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][1]~q\);

-- Location: FF_X31_Y13_N7
\d|file|regs_file[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux13~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][2]~q\);

-- Location: FF_X31_Y13_N1
\d|file|regs_file[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux12~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][3]~q\);

-- Location: FF_X31_Y13_N27
\d|file|regs_file[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux11~1_combout\,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][4]~q\);

-- Location: FF_X31_Y13_N5
\d|file|regs_file[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux10~1_combout\,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][5]~q\);

-- Location: FF_X29_Y12_N13
\d|file|regs_file[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux9~1_combout\,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][6]~q\);

-- Location: FF_X29_Y12_N23
\d|file|regs_file[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux8~1_combout\,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][7]~q\);

-- Location: FF_X29_Y12_N25
\d|file|regs_file[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux7~1_combout\,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][8]~q\);

-- Location: FF_X27_Y11_N19
\d|file|regs_file[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux6~1_combout\,
	ena => \d|file|regs_file[6][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[6][9]~q\);

-- Location: FF_X32_Y14_N9
\d|file|regs_file[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~4_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][0]~q\);

-- Location: FF_X29_Y13_N19
\d|file|regs_file[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~7_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][10]~q\);

-- Location: FF_X29_Y13_N21
\d|file|regs_file[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~8_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][11]~q\);

-- Location: FF_X29_Y13_N23
\d|file|regs_file[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~10_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][12]~q\);

-- Location: FF_X29_Y13_N25
\d|file|regs_file[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~11_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][13]~q\);

-- Location: FF_X29_Y13_N11
\d|file|regs_file[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~13_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][14]~q\);

-- Location: FF_X29_Y13_N29
\d|file|regs_file[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~14_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][15]~q\);

-- Location: FF_X29_Y13_N31
\d|file|regs_file[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~15_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][1]~q\);

-- Location: FF_X29_Y13_N17
\d|file|regs_file[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~16_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][2]~q\);

-- Location: FF_X29_Y13_N27
\d|file|regs_file[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~17_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][3]~q\);

-- Location: FF_X29_Y13_N5
\d|file|regs_file[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~18_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][4]~q\);

-- Location: FF_X29_Y13_N15
\d|file|regs_file[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~19_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][5]~q\);

-- Location: FF_X29_Y13_N9
\d|file|regs_file[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~20_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][6]~q\);

-- Location: FF_X29_Y13_N3
\d|file|regs_file[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~21_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][7]~q\);

-- Location: FF_X29_Y13_N13
\d|file|regs_file[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~22_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][8]~q\);

-- Location: FF_X29_Y13_N7
\d|file|regs_file[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|file|regs_file~23_combout\,
	ena => \d|file|regs_file[7][2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[7][9]~q\);

-- Location: FF_X31_Y14_N17
\d|IR|reg_m[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[0]~0_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(0));

-- Location: FF_X34_Y14_N17
\d|IR|reg_m[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[10]~1_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(10));

-- Location: FF_X34_Y14_N19
\d|IR|reg_m[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[11]~2_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(11));

-- Location: FF_X31_Y14_N19
\d|IR|reg_m[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[12]~3_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(12));

-- Location: FF_X31_Y14_N29
\d|IR|reg_m[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[13]~4_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(13));

-- Location: FF_X31_Y14_N23
\d|IR|reg_m[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[14]~5_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(14));

-- Location: FF_X31_Y14_N25
\d|IR|reg_m[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[15]~6_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(15));

-- Location: FF_X31_Y14_N11
\d|IR|reg_m[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[1]~7_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(1));

-- Location: FF_X31_Y14_N5
\d|IR|reg_m[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[2]~8_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(2));

-- Location: FF_X32_Y10_N19
\d|IR|reg_m[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[3]~9_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(3));

-- Location: FF_X32_Y10_N21
\d|IR|reg_m[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[4]~10_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(4));

-- Location: FF_X31_Y14_N7
\d|IR|reg_m[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[5]~11_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(5));

-- Location: FF_X30_Y10_N17
\d|IR|reg_m[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[6]~12_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(6));

-- Location: FF_X30_Y10_N11
\d|IR|reg_m[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[7]~13_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(7));

-- Location: FF_X30_Y10_N21
\d|IR|reg_m[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[8]~14_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(8));

-- Location: FF_X30_Y10_N15
\d|IR|reg_m[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|data_outs[9]~15_combout\,
	ena => \d|IR|reg_m[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|IR|reg_m\(9));

-- Location: FF_X31_Y10_N3
\d|alu_out|reg_m[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~2_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(0));

-- Location: FF_X36_Y10_N9
\c|state.SM1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|Selector9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.SM1~q\);

-- Location: FF_X35_Y10_N25
\c|state.ALU\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.ALU~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.ALU~q\);

-- Location: FF_X36_Y10_N11
\c|state.LM1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|Selector8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.LM1~q\);

-- Location: LCCOMB_X31_Y17_N24
\c|WideOr23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr23~combout\ = (\c|state.ALU~q\) # ((\c|state.SM1~q\) # (\c|state.LM1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.ALU~q\,
	datac => \c|state.SM1~q\,
	datad => \c|state.LM1~q\,
	combout => \c|WideOr23~combout\);

-- Location: FF_X30_Y17_N17
\d|file|regs_file[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux15~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][0]~q\);

-- Location: FF_X35_Y14_N25
\c|state.ir_fetch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|Selector7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.ir_fetch~q\);

-- Location: FF_X35_Y10_N11
\c|state.JLR1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.JLR1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.JLR1~q\);

-- Location: FF_X31_Y10_N21
\c|state.BEQ2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.BEQ2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.BEQ2~q\);

-- Location: FF_X35_Y14_N3
\c|state.JAL2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.JAL2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.JAL2~q\);

-- Location: LCCOMB_X34_Y10_N0
\c|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr1~0_combout\ = (!\c|state.JAL2~q\ & (\c|state.ir_fetch~q\ & (!\c|state.JLR1~q\ & !\c|state.BEQ2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.JAL2~q\,
	datab => \c|state.ir_fetch~q\,
	datac => \c|state.JLR1~q\,
	datad => \c|state.BEQ2~q\,
	combout => \c|WideOr1~0_combout\);

-- Location: FF_X35_Y10_N13
\c|state.LW1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.LW1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.LW1~q\);

-- Location: LCCOMB_X34_Y10_N18
\c|mux_pc_sel[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|mux_pc_sel\(1) = (\c|state.LW1~q\) # (\c|state.SM1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|state.LW1~q\,
	datac => \c|state.SM1~q\,
	combout => \c|mux_pc_sel\(1));

-- Location: LCCOMB_X34_Y14_N12
\d|mux_pc|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pc|Mux14~0_combout\ = (\c|WideOr1~0_combout\ & ((\c|mux_pc_sel\(1) & ((\d|IR|reg_m\(7)))) # (!\c|mux_pc_sel\(1) & (\d|IR|reg_m\(10))))) # (!\c|WideOr1~0_combout\ & (((!\c|mux_pc_sel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr1~0_combout\,
	datab => \d|IR|reg_m\(10),
	datac => \d|IR|reg_m\(7),
	datad => \c|mux_pc_sel\(1),
	combout => \d|mux_pc|Mux14~0_combout\);

-- Location: FF_X36_Y14_N1
\d|p|in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|p|in~5_combout\,
	ena => \c|WideOr0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|p|in\(6));

-- Location: FF_X36_Y14_N19
\d|p|in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|p|in~7_combout\,
	ena => \c|WideOr0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|p|in\(7));

-- Location: FF_X36_Y14_N13
\d|p|in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|p|in~9_combout\,
	ena => \c|WideOr0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|p|in\(4));

-- Location: FF_X36_Y14_N15
\d|p|in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|p|in~11_combout\,
	ena => \c|WideOr0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|p|in\(5));

-- Location: LCCOMB_X36_Y14_N16
\d|p|out3[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|out3[2]~0_combout\ = (!\d|p|in\(4) & (!\d|p|in\(5) & ((\d|p|in\(6)) # (\d|p|in\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|in\(4),
	datab => \d|p|in\(6),
	datac => \d|p|in\(5),
	datad => \d|p|in\(7),
	combout => \d|p|out3[2]~0_combout\);

-- Location: FF_X36_Y14_N11
\d|p|in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|p|in~16_combout\,
	ena => \c|WideOr0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|p|in\(2));

-- Location: FF_X36_Y14_N29
\d|p|in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|p|in~17_combout\,
	ena => \c|WideOr0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|p|in\(3));

-- Location: LCCOMB_X36_Y14_N30
\d|p|out3[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|out3[2]~1_combout\ = (\d|p|in\(3)) # (\d|p|in\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|p|in\(3),
	datad => \d|p|in\(2),
	combout => \d|p|out3[2]~1_combout\);

-- Location: FF_X36_Y14_N25
\d|p|in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|p|in~14_combout\,
	ena => \c|WideOr0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|p|in\(0));

-- Location: FF_X36_Y14_N27
\d|p|in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|p|in~15_combout\,
	ena => \c|WideOr0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|p|in\(1));

-- Location: LCCOMB_X36_Y14_N4
\d|p|out3[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|out3[2]~2_combout\ = (!\d|p|in\(1) & (!\d|p|in\(0) & ((\d|p|out3[2]~1_combout\) # (\d|p|out3[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|in\(1),
	datab => \d|p|in\(0),
	datac => \d|p|out3[2]~1_combout\,
	datad => \d|p|out3[2]~0_combout\,
	combout => \d|p|out3[2]~2_combout\);

-- Location: LCCOMB_X34_Y14_N6
\d|mux_pc|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pc|Mux14~1_combout\ = (\d|mux_pc|Mux14~0_combout\) # ((!\c|WideOr1~0_combout\ & \d|p|out3[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux14~0_combout\,
	datab => \c|WideOr1~0_combout\,
	datad => \d|p|out3[2]~2_combout\,
	combout => \d|mux_pc|Mux14~1_combout\);

-- Location: LCCOMB_X34_Y14_N0
\d|mux_pc|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pc|Mux15~0_combout\ = (\c|WideOr1~0_combout\ & ((\c|mux_pc_sel\(1) & ((\d|IR|reg_m\(6)))) # (!\c|mux_pc_sel\(1) & (\d|IR|reg_m\(9))))) # (!\c|WideOr1~0_combout\ & (((!\c|mux_pc_sel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr1~0_combout\,
	datab => \d|IR|reg_m\(9),
	datac => \d|IR|reg_m\(6),
	datad => \c|mux_pc_sel\(1),
	combout => \d|mux_pc|Mux15~0_combout\);

-- Location: LCCOMB_X36_Y14_N22
\d|p|out3[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|out3[1]~3_combout\ = (!\d|p|in\(0) & ((\d|p|in\(1)) # ((\d|p|in\(3) & !\d|p|in\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|in\(3),
	datab => \d|p|in\(0),
	datac => \d|p|in\(1),
	datad => \d|p|in\(2),
	combout => \d|p|out3[1]~3_combout\);

-- Location: LCCOMB_X36_Y14_N8
\d|p|out3[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|out3[1]~4_combout\ = (!\d|p|in\(4) & ((\d|p|in\(5)) # ((!\d|p|in\(6) & \d|p|in\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|in\(4),
	datab => \d|p|in\(6),
	datac => \d|p|in\(5),
	datad => \d|p|in\(7),
	combout => \d|p|out3[1]~4_combout\);

-- Location: LCCOMB_X36_Y14_N2
\d|p|out3[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|out3[1]~5_combout\ = (\d|p|out3[1]~3_combout\) # ((!\d|p|in\(0) & (\d|p|out3[1]~4_combout\ & !\d|p|in\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|out3[1]~3_combout\,
	datab => \d|p|in\(0),
	datac => \d|p|out3[1]~4_combout\,
	datad => \d|p|in\(2),
	combout => \d|p|out3[1]~5_combout\);

-- Location: LCCOMB_X34_Y14_N2
\d|mux_pc|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pc|Mux15~1_combout\ = (\d|mux_pc|Mux15~0_combout\) # ((\d|p|out3[1]~5_combout\ & !\c|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|out3[1]~5_combout\,
	datab => \d|mux_pc|Mux15~0_combout\,
	datad => \c|WideOr1~0_combout\,
	combout => \d|mux_pc|Mux15~1_combout\);

-- Location: FF_X32_Y14_N19
\d|file|regs_file[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux15~1_combout\,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][0]~q\);

-- Location: FF_X30_Y16_N9
\d|file|regs_file[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux15~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][0]~q\);

-- Location: LCCOMB_X27_Y16_N20
\d|mux_A|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux15~0_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|file|regs_file[1][0]~q\) # ((\d|mux_pc|Mux14~1_combout\)))) # (!\d|mux_pc|Mux15~1_combout\ & (((\d|file|regs_file[0][0]~q\ & !\d|mux_pc|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[1][0]~q\,
	datab => \d|mux_pc|Mux15~1_combout\,
	datac => \d|file|regs_file[0][0]~q\,
	datad => \d|mux_pc|Mux14~1_combout\,
	combout => \d|mux_A|Mux15~0_combout\);

-- Location: LCCOMB_X27_Y16_N16
\d|mux_A|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux15~1_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_A|Mux15~0_combout\ & ((\d|file|regs_file[3][0]~q\))) # (!\d|mux_A|Mux15~0_combout\ & (\d|file|regs_file[2][0]~q\)))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|mux_A|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[2][0]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[3][0]~q\,
	datad => \d|mux_A|Mux15~0_combout\,
	combout => \d|mux_A|Mux15~1_combout\);

-- Location: LCCOMB_X27_Y13_N28
\d|mux_A|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux15~2_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_pc|Mux15~1_combout\ & ((\d|file|regs_file[7][0]~q\))) # (!\d|mux_pc|Mux15~1_combout\ & (\d|file|regs_file[6][0]~q\)))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|mux_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[6][0]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|mux_pc|Mux15~1_combout\,
	datad => \d|file|regs_file[7][0]~q\,
	combout => \d|mux_A|Mux15~2_combout\);

-- Location: LCCOMB_X27_Y13_N16
\d|mux_A|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux15~3_combout\ = (\d|mux_A|Mux15~2_combout\ & ((\d|file|regs_file[5][0]~q\) # ((\d|mux_pc|Mux14~1_combout\)))) # (!\d|mux_A|Mux15~2_combout\ & (((\d|file|regs_file[4][0]~q\ & !\d|mux_pc|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[5][0]~q\,
	datab => \d|mux_A|Mux15~2_combout\,
	datac => \d|file|regs_file[4][0]~q\,
	datad => \d|mux_pc|Mux14~1_combout\,
	combout => \d|mux_A|Mux15~3_combout\);

-- Location: LCCOMB_X34_Y14_N4
\d|mux_pc|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pc|Mux13~0_combout\ = (\c|WideOr1~0_combout\ & ((\c|mux_pc_sel\(1) & ((\d|IR|reg_m\(8)))) # (!\c|mux_pc_sel\(1) & (\d|IR|reg_m\(11))))) # (!\c|WideOr1~0_combout\ & (((!\c|mux_pc_sel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr1~0_combout\,
	datab => \d|IR|reg_m\(11),
	datac => \d|IR|reg_m\(8),
	datad => \c|mux_pc_sel\(1),
	combout => \d|mux_pc|Mux13~0_combout\);

-- Location: LCCOMB_X36_Y14_N20
\d|p|out3[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|out3[1]~6_combout\ = (!\d|p|in\(0) & !\d|p|in\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|p|in\(0),
	datad => \d|p|in\(2),
	combout => \d|p|out3[1]~6_combout\);

-- Location: LCCOMB_X36_Y14_N6
\d|p|out3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|out3~7_combout\ = (!\d|p|in\(4) & (!\d|p|in\(6) & (!\d|p|in\(5) & !\d|p|in\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|in\(4),
	datab => \d|p|in\(6),
	datac => \d|p|in\(5),
	datad => \d|p|in\(7),
	combout => \d|p|out3~7_combout\);

-- Location: LCCOMB_X35_Y14_N4
\d|p|out3[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|out3[3]~8_combout\ = (!\d|p|out3~7_combout\ & (!\d|p|in\(1) & (\d|p|out3[1]~6_combout\ & !\d|p|in\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|out3~7_combout\,
	datab => \d|p|in\(1),
	datac => \d|p|out3[1]~6_combout\,
	datad => \d|p|in\(3),
	combout => \d|p|out3[3]~8_combout\);

-- Location: LCCOMB_X34_Y14_N14
\d|mux_pc|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pc|Mux13~1_combout\ = (\d|mux_pc|Mux13~0_combout\) # ((\d|p|out3[3]~8_combout\ & !\c|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|out3[3]~8_combout\,
	datab => \d|mux_pc|Mux13~0_combout\,
	datad => \c|WideOr1~0_combout\,
	combout => \d|mux_pc|Mux13~1_combout\);

-- Location: LCCOMB_X27_Y16_N22
\d|mux_A|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux15~4_combout\ = (\c|WideOr23~combout\ & ((\d|regA|reg_m\(0)))) # (!\c|WideOr23~combout\ & (!\d|mux_pc|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|WideOr23~combout\,
	datac => \d|mux_pc|Mux13~1_combout\,
	datad => \d|regA|reg_m\(0),
	combout => \d|mux_A|Mux15~4_combout\);

-- Location: LCCOMB_X27_Y16_N8
\d|mux_A|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux15~5_combout\ = (\d|mux_A|Mux15~4_combout\ & ((\c|WideOr23~combout\) # ((\d|mux_A|Mux15~1_combout\)))) # (!\d|mux_A|Mux15~4_combout\ & (!\c|WideOr23~combout\ & (\d|mux_A|Mux15~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux15~4_combout\,
	datab => \c|WideOr23~combout\,
	datac => \d|mux_A|Mux15~3_combout\,
	datad => \d|mux_A|Mux15~1_combout\,
	combout => \d|mux_A|Mux15~5_combout\);

-- Location: FF_X28_Y15_N9
\d|regB|reg_m[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~0_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(0));

-- Location: FF_X35_Y10_N15
\c|state.ADI\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.ADI~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.ADI~q\);

-- Location: LCCOMB_X34_Y10_N20
\c|WideOr14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr14~0_combout\ = (!\c|state.LM1~q\ & (!\c|state.LW1~q\ & (!\c|state.ADI~q\ & !\c|state.SM1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LM1~q\,
	datab => \c|state.LW1~q\,
	datac => \c|state.ADI~q\,
	datad => \c|state.SM1~q\,
	combout => \c|WideOr14~0_combout\);

-- Location: LCCOMB_X34_Y10_N14
\c|WideOr5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr5~combout\ = (\c|state.BEQ2~q\) # ((!\c|state.ir_fetch~q\) # (!\c|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.BEQ2~q\,
	datab => \c|WideOr14~0_combout\,
	datad => \c|state.ir_fetch~q\,
	combout => \c|WideOr5~combout\);

-- Location: LCCOMB_X34_Y10_N16
\c|WideOr6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr6~combout\ = (\c|state.JAL2~q\) # ((\c|state.ADI~q\) # ((\c|state.LW1~q\) # (\c|state.BEQ2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.JAL2~q\,
	datab => \c|state.ADI~q\,
	datac => \c|state.LW1~q\,
	datad => \c|state.BEQ2~q\,
	combout => \c|WideOr6~combout\);

-- Location: LCCOMB_X30_Y11_N22
\d|mux_alu|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux15~0_combout\ = (\c|WideOr6~combout\ & (((\d|IR|reg_m\(0))))) # (!\c|WideOr6~combout\ & ((\c|WideOr5~combout\) # ((\d|regB|reg_m\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr5~combout\,
	datab => \d|regB|reg_m\(0),
	datac => \c|WideOr6~combout\,
	datad => \d|IR|reg_m\(0),
	combout => \d|mux_alu|Mux15~0_combout\);

-- Location: LCCOMB_X30_Y12_N6
\d|alu|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~0_combout\ = (\d|mux_alu|Mux15~0_combout\ & \d|mux_A|Mux15~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux15~0_combout\,
	datad => \d|mux_A|Mux15~5_combout\,
	combout => \d|alu|result~0_combout\);

-- Location: FF_X32_Y10_N23
\c|state.decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.decode~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.decode~q\);

-- Location: FF_X32_Y10_N25
\c|state.Reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|Selector10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.Reset~q\);

-- Location: FF_X35_Y14_N7
\c|state.SW2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.SW2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.SW2~q\);

-- Location: LCCOMB_X35_Y10_N16
\c|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector1~0_combout\ = (\c|state.SW2~q\) # ((\c|state.JLR1~q\) # ((\d|IR|reg_m\(13) & \c|state.ALU~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SW2~q\,
	datab => \d|IR|reg_m\(13),
	datac => \c|state.JLR1~q\,
	datad => \c|state.ALU~q\,
	combout => \c|Selector1~0_combout\);

-- Location: FF_X35_Y10_N3
\c|state.LHI\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.LHI~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.LHI~q\);

-- Location: FF_X34_Y10_N11
\c|state.ADI_w\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.ADI_w~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.ADI_w~q\);

-- Location: LCCOMB_X34_Y10_N12
\c|WideOr12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr12~2_combout\ = (!\c|state.ADI_w~q\ & !\c|state.LHI~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.ADI_w~q\,
	datad => \c|state.LHI~q\,
	combout => \c|WideOr12~2_combout\);

-- Location: FF_X35_Y14_N17
\c|state.JLR2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.JLR2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.JLR2~q\);

-- Location: FF_X35_Y14_N19
\c|state.LW2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.LW2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.LW2~q\);

-- Location: FF_X35_Y14_N13
\c|state.Reg_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.Reg_write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.Reg_write~q\);

-- Location: LCCOMB_X35_Y14_N30
\c|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector6~0_combout\ = (\c|WideOr12~2_combout\ & (!\c|state.JLR2~q\ & (!\c|state.LW2~q\ & !\c|state.Reg_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr12~2_combout\,
	datab => \c|state.JLR2~q\,
	datac => \c|state.LW2~q\,
	datad => \c|state.Reg_write~q\,
	combout => \c|Selector6~0_combout\);

-- Location: LCCOMB_X35_Y14_N8
\c|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector1~1_combout\ = (\c|state.decode~q\) # ((\c|state.Reset~q\) # ((\c|Selector1~0_combout\) # (!\c|Selector6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.decode~q\,
	datab => \c|state.Reset~q\,
	datac => \c|Selector6~0_combout\,
	datad => \c|Selector1~0_combout\,
	combout => \c|Selector1~1_combout\);

-- Location: FF_X30_Y14_N21
\d|file|regs_file[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux14~1_combout\,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][1]~q\);

-- Location: FF_X29_Y16_N9
\d|file|regs_file[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux14~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][1]~q\);

-- Location: FF_X30_Y16_N11
\d|file|regs_file[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux14~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][1]~q\);

-- Location: LCCOMB_X29_Y16_N8
\d|mux_A|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux14~0_combout\ = (\d|mux_pc|Mux14~1_combout\ & (((\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_pc|Mux14~1_combout\ & ((\d|mux_pc|Mux15~1_combout\ & ((\d|file|regs_file[1][1]~q\))) # (!\d|mux_pc|Mux15~1_combout\ & (\d|file|regs_file[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[0][1]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[1][1]~q\,
	datad => \d|mux_pc|Mux15~1_combout\,
	combout => \d|mux_A|Mux14~0_combout\);

-- Location: LCCOMB_X30_Y14_N6
\d|mux_A|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux14~1_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_A|Mux14~0_combout\ & ((\d|file|regs_file[3][1]~q\))) # (!\d|mux_A|Mux14~0_combout\ & (\d|file|regs_file[2][1]~q\)))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|mux_A|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux14~1_combout\,
	datab => \d|file|regs_file[2][1]~q\,
	datac => \d|file|regs_file[3][1]~q\,
	datad => \d|mux_A|Mux14~0_combout\,
	combout => \d|mux_A|Mux14~1_combout\);

-- Location: LCCOMB_X30_Y15_N2
\d|mux_A|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux14~2_combout\ = (\c|WideOr23~combout\ & (\d|regA|reg_m\(1))) # (!\c|WideOr23~combout\ & (((!\d|mux_pc|Mux13~1_combout\ & \d|mux_A|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|regA|reg_m\(1),
	datab => \c|WideOr23~combout\,
	datac => \d|mux_pc|Mux13~1_combout\,
	datad => \d|mux_A|Mux14~1_combout\,
	combout => \d|mux_A|Mux14~2_combout\);

-- Location: LCCOMB_X31_Y13_N16
\d|mux_A|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux14~3_combout\ = (\d|mux_pc|Mux15~1_combout\ & (\d|mux_pc|Mux14~1_combout\)) # (!\d|mux_pc|Mux15~1_combout\ & ((\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[6][1]~q\))) # (!\d|mux_pc|Mux14~1_combout\ & (\d|file|regs_file[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[4][1]~q\,
	datad => \d|file|regs_file[6][1]~q\,
	combout => \d|mux_A|Mux14~3_combout\);

-- Location: LCCOMB_X30_Y15_N12
\d|mux_A|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux14~4_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_A|Mux14~3_combout\ & ((\d|file|regs_file[7][1]~q\))) # (!\d|mux_A|Mux14~3_combout\ & (\d|file|regs_file[5][1]~q\)))) # (!\d|mux_pc|Mux15~1_combout\ & (((\d|mux_A|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|file|regs_file[5][1]~q\,
	datac => \d|mux_A|Mux14~3_combout\,
	datad => \d|file|regs_file[7][1]~q\,
	combout => \d|mux_A|Mux14~4_combout\);

-- Location: LCCOMB_X30_Y15_N14
\d|mux_A|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux14~5_combout\ = (\d|mux_A|Mux14~2_combout\) # ((\d|mux_A|Mux14~4_combout\ & (!\c|WideOr23~combout\ & \d|mux_pc|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux14~4_combout\,
	datab => \c|WideOr23~combout\,
	datac => \d|mux_pc|Mux13~1_combout\,
	datad => \d|mux_A|Mux14~2_combout\,
	combout => \d|mux_A|Mux14~5_combout\);

-- Location: FF_X28_Y15_N3
\d|regB|reg_m[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~3_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(1));

-- Location: LCCOMB_X30_Y11_N8
\d|mux_alu|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux14~0_combout\ = (\c|WideOr6~combout\ & (((\d|IR|reg_m\(1))))) # (!\c|WideOr6~combout\ & (!\c|WideOr5~combout\ & (\d|regB|reg_m\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr5~combout\,
	datab => \d|regB|reg_m\(1),
	datac => \c|WideOr6~combout\,
	datad => \d|IR|reg_m\(1),
	combout => \d|mux_alu|Mux14~0_combout\);

-- Location: LCCOMB_X30_Y12_N0
\d|alu|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Equal1~0_combout\ = (\d|mux_alu|Mux15~0_combout\ & (\d|mux_A|Mux15~5_combout\ & (\d|mux_alu|Mux14~0_combout\ $ (!\d|mux_A|Mux14~5_combout\)))) # (!\d|mux_alu|Mux15~0_combout\ & (!\d|mux_A|Mux15~5_combout\ & (\d|mux_alu|Mux14~0_combout\ $ 
-- (!\d|mux_A|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux15~0_combout\,
	datab => \d|mux_alu|Mux14~0_combout\,
	datac => \d|mux_A|Mux14~5_combout\,
	datad => \d|mux_A|Mux15~5_combout\,
	combout => \d|alu|Equal1~0_combout\);

-- Location: FF_X30_Y17_N27
\d|file|regs_file[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux13~1_combout\,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][2]~q\);

-- Location: FF_X30_Y16_N13
\d|file|regs_file[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux13~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][2]~q\);

-- Location: FF_X29_Y16_N11
\d|file|regs_file[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux13~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][2]~q\);

-- Location: LCCOMB_X30_Y17_N28
\d|mux_A|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux13~0_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[3][2]~q\) # ((!\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|mux_pc|Mux15~1_combout\ & \d|file|regs_file[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[3][2]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|mux_pc|Mux15~1_combout\,
	datad => \d|file|regs_file[1][2]~q\,
	combout => \d|mux_A|Mux13~0_combout\);

-- Location: LCCOMB_X30_Y16_N12
\d|mux_A|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux13~1_combout\ = (\d|mux_pc|Mux15~1_combout\ & (((\d|mux_A|Mux13~0_combout\)))) # (!\d|mux_pc|Mux15~1_combout\ & ((\d|mux_A|Mux13~0_combout\ & (\d|file|regs_file[2][2]~q\)) # (!\d|mux_A|Mux13~0_combout\ & ((\d|file|regs_file[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|file|regs_file[2][2]~q\,
	datac => \d|file|regs_file[0][2]~q\,
	datad => \d|mux_A|Mux13~0_combout\,
	combout => \d|mux_A|Mux13~1_combout\);

-- Location: LCCOMB_X31_Y13_N10
\d|mux_A|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux13~2_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[6][2]~q\) # ((\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|file|regs_file[4][2]~q\ & !\d|mux_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[6][2]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[4][2]~q\,
	datad => \d|mux_pc|Mux15~1_combout\,
	combout => \d|mux_A|Mux13~2_combout\);

-- Location: LCCOMB_X31_Y15_N2
\d|mux_A|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux13~3_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_A|Mux13~2_combout\ & (\d|file|regs_file[7][2]~q\)) # (!\d|mux_A|Mux13~2_combout\ & ((\d|file|regs_file[5][2]~q\))))) # (!\d|mux_pc|Mux15~1_combout\ & (((\d|mux_A|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][2]~q\,
	datab => \d|file|regs_file[5][2]~q\,
	datac => \d|mux_pc|Mux15~1_combout\,
	datad => \d|mux_A|Mux13~2_combout\,
	combout => \d|mux_A|Mux13~3_combout\);

-- Location: LCCOMB_X31_Y15_N12
\d|mux_A|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux13~4_combout\ = (\c|WideOr23~combout\ & ((\d|regA|reg_m\(2)))) # (!\c|WideOr23~combout\ & (!\d|mux_pc|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_pc|Mux13~1_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|regA|reg_m\(2),
	combout => \d|mux_A|Mux13~4_combout\);

-- Location: LCCOMB_X31_Y15_N22
\d|mux_A|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux13~5_combout\ = (\d|mux_A|Mux13~4_combout\ & (((\c|WideOr23~combout\) # (\d|mux_A|Mux13~1_combout\)))) # (!\d|mux_A|Mux13~4_combout\ & (\d|mux_A|Mux13~3_combout\ & (!\c|WideOr23~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux13~4_combout\,
	datab => \d|mux_A|Mux13~3_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|mux_A|Mux13~1_combout\,
	combout => \d|mux_A|Mux13~5_combout\);

-- Location: FF_X29_Y17_N9
\d|file|regs_file[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux12~1_combout\,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][3]~q\);

-- Location: FF_X30_Y16_N7
\d|file|regs_file[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux12~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][3]~q\);

-- Location: FF_X29_Y16_N29
\d|file|regs_file[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux12~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][3]~q\);

-- Location: LCCOMB_X29_Y17_N10
\d|mux_A|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux12~0_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_pc|Mux14~1_combout\ & (\d|file|regs_file[3][3]~q\)) # (!\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[1][3]~q\))))) # (!\d|mux_pc|Mux15~1_combout\ & (\d|mux_pc|Mux14~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[3][3]~q\,
	datad => \d|file|regs_file[1][3]~q\,
	combout => \d|mux_A|Mux12~0_combout\);

-- Location: LCCOMB_X30_Y16_N6
\d|mux_A|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux12~1_combout\ = (\d|mux_A|Mux12~0_combout\ & ((\d|file|regs_file[2][3]~q\) # ((\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_A|Mux12~0_combout\ & (((\d|file|regs_file[0][3]~q\ & !\d|mux_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[2][3]~q\,
	datab => \d|mux_A|Mux12~0_combout\,
	datac => \d|file|regs_file[0][3]~q\,
	datad => \d|mux_pc|Mux15~1_combout\,
	combout => \d|mux_A|Mux12~1_combout\);

-- Location: LCCOMB_X31_Y13_N20
\d|mux_A|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux12~2_combout\ = (\d|mux_pc|Mux15~1_combout\ & (\d|mux_pc|Mux14~1_combout\)) # (!\d|mux_pc|Mux15~1_combout\ & ((\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[6][3]~q\))) # (!\d|mux_pc|Mux14~1_combout\ & (\d|file|regs_file[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[4][3]~q\,
	datad => \d|file|regs_file[6][3]~q\,
	combout => \d|mux_A|Mux12~2_combout\);

-- Location: LCCOMB_X31_Y13_N14
\d|mux_A|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux12~3_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_A|Mux12~2_combout\ & (\d|file|regs_file[7][3]~q\)) # (!\d|mux_A|Mux12~2_combout\ & ((\d|file|regs_file[5][3]~q\))))) # (!\d|mux_pc|Mux15~1_combout\ & (((\d|mux_A|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|file|regs_file[7][3]~q\,
	datac => \d|file|regs_file[5][3]~q\,
	datad => \d|mux_A|Mux12~2_combout\,
	combout => \d|mux_A|Mux12~3_combout\);

-- Location: LCCOMB_X31_Y13_N24
\d|mux_A|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux12~4_combout\ = (\c|WideOr23~combout\ & ((\d|regA|reg_m\(3)))) # (!\c|WideOr23~combout\ & (!\d|mux_pc|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux13~1_combout\,
	datab => \c|WideOr23~combout\,
	datad => \d|regA|reg_m\(3),
	combout => \d|mux_A|Mux12~4_combout\);

-- Location: LCCOMB_X31_Y13_N18
\d|mux_A|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux12~5_combout\ = (\c|WideOr23~combout\ & (((\d|mux_A|Mux12~4_combout\)))) # (!\c|WideOr23~combout\ & ((\d|mux_A|Mux12~4_combout\ & (\d|mux_A|Mux12~1_combout\)) # (!\d|mux_A|Mux12~4_combout\ & ((\d|mux_A|Mux12~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux12~1_combout\,
	datab => \c|WideOr23~combout\,
	datac => \d|mux_A|Mux12~3_combout\,
	datad => \d|mux_A|Mux12~4_combout\,
	combout => \d|mux_A|Mux12~5_combout\);

-- Location: FF_X28_Y15_N21
\d|regB|reg_m[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~4_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(3));

-- Location: LCCOMB_X30_Y11_N10
\d|mux_alu|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux12~0_combout\ = (\c|WideOr6~combout\ & (((\d|IR|reg_m\(3))))) # (!\c|WideOr6~combout\ & (\d|regB|reg_m\(3) & ((!\c|WideOr5~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datab => \d|regB|reg_m\(3),
	datac => \d|IR|reg_m\(3),
	datad => \c|WideOr5~combout\,
	combout => \d|mux_alu|Mux12~0_combout\);

-- Location: FF_X28_Y15_N15
\d|regB|reg_m[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~5_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(2));

-- Location: LCCOMB_X30_Y11_N20
\d|mux_alu|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux13~0_combout\ = (\c|WideOr6~combout\ & (((\d|IR|reg_m\(2))))) # (!\c|WideOr6~combout\ & (!\c|WideOr5~combout\ & (\d|regB|reg_m\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datab => \c|WideOr5~combout\,
	datac => \d|regB|reg_m\(2),
	datad => \d|IR|reg_m\(2),
	combout => \d|mux_alu|Mux13~0_combout\);

-- Location: LCCOMB_X30_Y11_N30
\d|alu|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Equal1~1_combout\ = (\d|mux_A|Mux13~5_combout\ & (\d|mux_alu|Mux13~0_combout\ & (\d|mux_A|Mux12~5_combout\ $ (!\d|mux_alu|Mux12~0_combout\)))) # (!\d|mux_A|Mux13~5_combout\ & (!\d|mux_alu|Mux13~0_combout\ & (\d|mux_A|Mux12~5_combout\ $ 
-- (!\d|mux_alu|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux13~5_combout\,
	datab => \d|mux_alu|Mux13~0_combout\,
	datac => \d|mux_A|Mux12~5_combout\,
	datad => \d|mux_alu|Mux12~0_combout\,
	combout => \d|alu|Equal1~1_combout\);

-- Location: LCCOMB_X31_Y13_N12
\d|mux_A|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux11~0_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|file|regs_file[7][4]~q\) # ((!\d|mux_pc|Mux14~1_combout\)))) # (!\d|mux_pc|Mux15~1_combout\ & (((\d|mux_pc|Mux14~1_combout\ & \d|file|regs_file[6][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|file|regs_file[7][4]~q\,
	datac => \d|mux_pc|Mux14~1_combout\,
	datad => \d|file|regs_file[6][4]~q\,
	combout => \d|mux_A|Mux11~0_combout\);

-- Location: LCCOMB_X31_Y13_N30
\d|mux_A|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux11~1_combout\ = (\d|mux_pc|Mux14~1_combout\ & (((\d|mux_A|Mux11~0_combout\)))) # (!\d|mux_pc|Mux14~1_combout\ & ((\d|mux_A|Mux11~0_combout\ & ((\d|file|regs_file[5][4]~q\))) # (!\d|mux_A|Mux11~0_combout\ & (\d|file|regs_file[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[4][4]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[5][4]~q\,
	datad => \d|mux_A|Mux11~0_combout\,
	combout => \d|mux_A|Mux11~1_combout\);

-- Location: FF_X31_Y12_N1
\d|file|regs_file[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux11~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][4]~q\);

-- Location: FF_X29_Y16_N31
\d|file|regs_file[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux11~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][4]~q\);

-- Location: FF_X30_Y16_N1
\d|file|regs_file[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux11~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][4]~q\);

-- Location: LCCOMB_X29_Y16_N30
\d|mux_A|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux11~2_combout\ = (\d|mux_pc|Mux14~1_combout\ & (((\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_pc|Mux14~1_combout\ & ((\d|mux_pc|Mux15~1_combout\ & ((\d|file|regs_file[1][4]~q\))) # (!\d|mux_pc|Mux15~1_combout\ & (\d|file|regs_file[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[0][4]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[1][4]~q\,
	datad => \d|mux_pc|Mux15~1_combout\,
	combout => \d|mux_A|Mux11~2_combout\);

-- Location: LCCOMB_X31_Y12_N0
\d|mux_A|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux11~3_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_A|Mux11~2_combout\ & (\d|file|regs_file[3][4]~q\)) # (!\d|mux_A|Mux11~2_combout\ & ((\d|file|regs_file[2][4]~q\))))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|mux_A|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux14~1_combout\,
	datab => \d|file|regs_file[3][4]~q\,
	datac => \d|file|regs_file[2][4]~q\,
	datad => \d|mux_A|Mux11~2_combout\,
	combout => \d|mux_A|Mux11~3_combout\);

-- Location: LCCOMB_X31_Y12_N2
\d|mux_A|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux11~4_combout\ = (\c|WideOr23~combout\ & ((\d|regA|reg_m\(4)))) # (!\c|WideOr23~combout\ & (\d|mux_pc|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux13~1_combout\,
	datab => \c|WideOr23~combout\,
	datad => \d|regA|reg_m\(4),
	combout => \d|mux_A|Mux11~4_combout\);

-- Location: LCCOMB_X31_Y12_N20
\d|mux_A|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux11~5_combout\ = (\c|WideOr23~combout\ & (\d|mux_A|Mux11~4_combout\)) # (!\c|WideOr23~combout\ & ((\d|mux_A|Mux11~4_combout\ & (\d|mux_A|Mux11~1_combout\)) # (!\d|mux_A|Mux11~4_combout\ & ((\d|mux_A|Mux11~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr23~combout\,
	datab => \d|mux_A|Mux11~4_combout\,
	datac => \d|mux_A|Mux11~1_combout\,
	datad => \d|mux_A|Mux11~3_combout\,
	combout => \d|mux_A|Mux11~5_combout\);

-- Location: FF_X28_Y14_N25
\d|file|regs_file[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux10~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][5]~q\);

-- Location: FF_X29_Y16_N1
\d|file|regs_file[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux10~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][5]~q\);

-- Location: FF_X30_Y16_N27
\d|file|regs_file[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux10~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][5]~q\);

-- Location: LCCOMB_X29_Y16_N0
\d|mux_A|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux10~0_combout\ = (\d|mux_pc|Mux14~1_combout\ & (((\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_pc|Mux14~1_combout\ & ((\d|mux_pc|Mux15~1_combout\ & ((\d|file|regs_file[1][5]~q\))) # (!\d|mux_pc|Mux15~1_combout\ & (\d|file|regs_file[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[0][5]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[1][5]~q\,
	datad => \d|mux_pc|Mux15~1_combout\,
	combout => \d|mux_A|Mux10~0_combout\);

-- Location: LCCOMB_X28_Y14_N24
\d|mux_A|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux10~1_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_A|Mux10~0_combout\ & (\d|file|regs_file[3][5]~q\)) # (!\d|mux_A|Mux10~0_combout\ & ((\d|file|regs_file[2][5]~q\))))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|mux_A|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[3][5]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[2][5]~q\,
	datad => \d|mux_A|Mux10~0_combout\,
	combout => \d|mux_A|Mux10~1_combout\);

-- Location: LCCOMB_X31_Y11_N2
\d|mux_A|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux10~2_combout\ = (\c|WideOr23~combout\ & (((\d|regA|reg_m\(5))))) # (!\c|WideOr23~combout\ & (!\d|mux_pc|Mux13~1_combout\ & ((\d|mux_A|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr23~combout\,
	datab => \d|mux_pc|Mux13~1_combout\,
	datac => \d|regA|reg_m\(5),
	datad => \d|mux_A|Mux10~1_combout\,
	combout => \d|mux_A|Mux10~2_combout\);

-- Location: LCCOMB_X31_Y11_N12
\d|mux_A|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux10~3_combout\ = (\d|mux_pc|Mux15~1_combout\ & (\d|mux_pc|Mux14~1_combout\)) # (!\d|mux_pc|Mux15~1_combout\ & ((\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[6][5]~q\))) # (!\d|mux_pc|Mux14~1_combout\ & (\d|file|regs_file[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[4][5]~q\,
	datad => \d|file|regs_file[6][5]~q\,
	combout => \d|mux_A|Mux10~3_combout\);

-- Location: LCCOMB_X31_Y11_N6
\d|mux_A|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux10~4_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_A|Mux10~3_combout\ & ((\d|file|regs_file[7][5]~q\))) # (!\d|mux_A|Mux10~3_combout\ & (\d|file|regs_file[5][5]~q\)))) # (!\d|mux_pc|Mux15~1_combout\ & (((\d|mux_A|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[5][5]~q\,
	datab => \d|mux_pc|Mux15~1_combout\,
	datac => \d|file|regs_file[7][5]~q\,
	datad => \d|mux_A|Mux10~3_combout\,
	combout => \d|mux_A|Mux10~4_combout\);

-- Location: LCCOMB_X31_Y11_N24
\d|mux_A|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux10~5_combout\ = (\d|mux_A|Mux10~2_combout\) # ((\d|mux_A|Mux10~4_combout\ & (\d|mux_pc|Mux13~1_combout\ & !\c|WideOr23~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux10~4_combout\,
	datab => \d|mux_pc|Mux13~1_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|mux_A|Mux10~2_combout\,
	combout => \d|mux_A|Mux10~5_combout\);

-- Location: FF_X29_Y15_N11
\d|regB|reg_m[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~6_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(5));

-- Location: LCCOMB_X30_Y11_N24
\d|mux_alu|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux10~0_combout\ = (\c|WideOr6~combout\ & (((\d|IR|reg_m\(5))))) # (!\c|WideOr6~combout\ & (!\c|WideOr5~combout\ & (\d|regB|reg_m\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr5~combout\,
	datab => \d|regB|reg_m\(5),
	datac => \c|WideOr6~combout\,
	datad => \d|IR|reg_m\(5),
	combout => \d|mux_alu|Mux10~0_combout\);

-- Location: FF_X29_Y15_N5
\d|regB|reg_m[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~7_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(4));

-- Location: LCCOMB_X30_Y11_N18
\d|mux_alu|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux11~0_combout\ = (\c|WideOr6~combout\ & (((\d|IR|reg_m\(4))))) # (!\c|WideOr6~combout\ & (!\c|WideOr5~combout\ & ((\d|regB|reg_m\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr5~combout\,
	datab => \d|IR|reg_m\(4),
	datac => \c|WideOr6~combout\,
	datad => \d|regB|reg_m\(4),
	combout => \d|mux_alu|Mux11~0_combout\);

-- Location: LCCOMB_X30_Y12_N10
\d|alu|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Equal1~2_combout\ = (\d|mux_alu|Mux11~0_combout\ & (\d|mux_A|Mux11~5_combout\ & (\d|mux_alu|Mux10~0_combout\ $ (!\d|mux_A|Mux10~5_combout\)))) # (!\d|mux_alu|Mux11~0_combout\ & (!\d|mux_A|Mux11~5_combout\ & (\d|mux_alu|Mux10~0_combout\ $ 
-- (!\d|mux_A|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux11~0_combout\,
	datab => \d|mux_A|Mux11~5_combout\,
	datac => \d|mux_alu|Mux10~0_combout\,
	datad => \d|mux_A|Mux10~5_combout\,
	combout => \d|alu|Equal1~2_combout\);

-- Location: LCCOMB_X31_Y16_N10
\d|mux_A|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux9~0_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[6][6]~q\) # ((\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|file|regs_file[4][6]~q\ & !\d|mux_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[6][6]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[4][6]~q\,
	datad => \d|mux_pc|Mux15~1_combout\,
	combout => \d|mux_A|Mux9~0_combout\);

-- Location: LCCOMB_X31_Y16_N20
\d|mux_A|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux9~1_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_A|Mux9~0_combout\ & (\d|file|regs_file[7][6]~q\)) # (!\d|mux_A|Mux9~0_combout\ & ((\d|file|regs_file[5][6]~q\))))) # (!\d|mux_pc|Mux15~1_combout\ & (((\d|mux_A|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][6]~q\,
	datab => \d|file|regs_file[5][6]~q\,
	datac => \d|mux_pc|Mux15~1_combout\,
	datad => \d|mux_A|Mux9~0_combout\,
	combout => \d|mux_A|Mux9~1_combout\);

-- Location: FF_X30_Y17_N31
\d|file|regs_file[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux9~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][6]~q\);

-- Location: FF_X29_Y16_N19
\d|file|regs_file[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux9~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][6]~q\);

-- Location: FF_X30_Y16_N29
\d|file|regs_file[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux9~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][6]~q\);

-- Location: LCCOMB_X29_Y16_N18
\d|mux_A|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux9~2_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_pc|Mux14~1_combout\) # ((\d|file|regs_file[1][6]~q\)))) # (!\d|mux_pc|Mux15~1_combout\ & (!\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[1][6]~q\,
	datad => \d|file|regs_file[0][6]~q\,
	combout => \d|mux_A|Mux9~2_combout\);

-- Location: LCCOMB_X30_Y17_N30
\d|mux_A|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux9~3_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_A|Mux9~2_combout\ & (\d|file|regs_file[3][6]~q\)) # (!\d|mux_A|Mux9~2_combout\ & ((\d|file|regs_file[2][6]~q\))))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|mux_A|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[3][6]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[2][6]~q\,
	datad => \d|mux_A|Mux9~2_combout\,
	combout => \d|mux_A|Mux9~3_combout\);

-- Location: LCCOMB_X31_Y16_N22
\d|mux_A|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux9~4_combout\ = (\c|WideOr23~combout\ & (\d|regA|reg_m\(6))) # (!\c|WideOr23~combout\ & ((\d|mux_pc|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|regA|reg_m\(6),
	datab => \c|WideOr23~combout\,
	datac => \d|mux_pc|Mux13~1_combout\,
	combout => \d|mux_A|Mux9~4_combout\);

-- Location: LCCOMB_X31_Y16_N16
\d|mux_A|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux9~5_combout\ = (\d|mux_A|Mux9~4_combout\ & ((\c|WideOr23~combout\) # ((\d|mux_A|Mux9~1_combout\)))) # (!\d|mux_A|Mux9~4_combout\ & (!\c|WideOr23~combout\ & (\d|mux_A|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux9~4_combout\,
	datab => \c|WideOr23~combout\,
	datac => \d|mux_A|Mux9~3_combout\,
	datad => \d|mux_A|Mux9~1_combout\,
	combout => \d|mux_A|Mux9~5_combout\);

-- Location: LCCOMB_X32_Y12_N10
\d|mux_A|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux8~0_combout\ = (\d|mux_pc|Mux15~1_combout\ & (\d|mux_pc|Mux14~1_combout\)) # (!\d|mux_pc|Mux15~1_combout\ & ((\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[6][7]~q\))) # (!\d|mux_pc|Mux14~1_combout\ & (\d|file|regs_file[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[4][7]~q\,
	datad => \d|file|regs_file[6][7]~q\,
	combout => \d|mux_A|Mux8~0_combout\);

-- Location: LCCOMB_X32_Y12_N20
\d|mux_A|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux8~1_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_A|Mux8~0_combout\ & (\d|file|regs_file[7][7]~q\)) # (!\d|mux_A|Mux8~0_combout\ & ((\d|file|regs_file[5][7]~q\))))) # (!\d|mux_pc|Mux15~1_combout\ & (((\d|mux_A|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][7]~q\,
	datab => \d|mux_pc|Mux15~1_combout\,
	datac => \d|file|regs_file[5][7]~q\,
	datad => \d|mux_A|Mux8~0_combout\,
	combout => \d|mux_A|Mux8~1_combout\);

-- Location: FF_X31_Y12_N31
\d|file|regs_file[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux8~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][7]~q\);

-- Location: FF_X29_Y16_N13
\d|file|regs_file[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux8~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][7]~q\);

-- Location: FF_X30_Y16_N23
\d|file|regs_file[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux8~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][7]~q\);

-- Location: LCCOMB_X29_Y16_N12
\d|mux_A|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux8~2_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_pc|Mux14~1_combout\) # ((\d|file|regs_file[1][7]~q\)))) # (!\d|mux_pc|Mux15~1_combout\ & (!\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[1][7]~q\,
	datad => \d|file|regs_file[0][7]~q\,
	combout => \d|mux_A|Mux8~2_combout\);

-- Location: LCCOMB_X31_Y12_N30
\d|mux_A|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux8~3_combout\ = (\d|mux_A|Mux8~2_combout\ & ((\d|file|regs_file[3][7]~q\) # ((!\d|mux_pc|Mux14~1_combout\)))) # (!\d|mux_A|Mux8~2_combout\ & (((\d|file|regs_file[2][7]~q\ & \d|mux_pc|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[3][7]~q\,
	datab => \d|mux_A|Mux8~2_combout\,
	datac => \d|file|regs_file[2][7]~q\,
	datad => \d|mux_pc|Mux14~1_combout\,
	combout => \d|mux_A|Mux8~3_combout\);

-- Location: LCCOMB_X32_Y12_N14
\d|mux_A|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux8~4_combout\ = (!\c|WideOr23~combout\ & ((\d|mux_pc|Mux13~1_combout\ & ((\d|mux_A|Mux8~1_combout\))) # (!\d|mux_pc|Mux13~1_combout\ & (\d|mux_A|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux8~3_combout\,
	datab => \c|WideOr23~combout\,
	datac => \d|mux_pc|Mux13~1_combout\,
	datad => \d|mux_A|Mux8~1_combout\,
	combout => \d|mux_A|Mux8~4_combout\);

-- Location: LCCOMB_X29_Y11_N24
\d|mux_A|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux8~5_combout\ = (\d|mux_A|Mux8~4_combout\) # ((\c|WideOr23~combout\ & \d|regA|reg_m\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_A|Mux8~4_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|regA|reg_m\(7),
	combout => \d|mux_A|Mux8~5_combout\);

-- Location: FF_X29_Y15_N31
\d|regB|reg_m[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~8_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(7));

-- Location: LCCOMB_X30_Y11_N28
\d|mux_alu|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux8~0_combout\ = (\c|WideOr6~combout\ & (\d|IR|reg_m\(7))) # (!\c|WideOr6~combout\ & ((\d|regB|reg_m\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(7),
	datac => \c|WideOr6~combout\,
	datad => \d|regB|reg_m\(7),
	combout => \d|mux_alu|Mux8~0_combout\);

-- Location: LCCOMB_X30_Y11_N6
\d|mux_alu|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux8~1_combout\ = (\c|WideOr5~combout\ & (((\c|WideOr6~combout\ & \d|IR|reg_m\(5))))) # (!\c|WideOr5~combout\ & (\d|mux_alu|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr5~combout\,
	datab => \d|mux_alu|Mux8~0_combout\,
	datac => \c|WideOr6~combout\,
	datad => \d|IR|reg_m\(5),
	combout => \d|mux_alu|Mux8~1_combout\);

-- Location: FF_X29_Y15_N17
\d|regB|reg_m[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~9_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(6));

-- Location: LCCOMB_X30_Y11_N16
\d|mux_alu|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux9~0_combout\ = (\c|WideOr6~combout\ & (\d|IR|reg_m\(6))) # (!\c|WideOr6~combout\ & ((\d|regB|reg_m\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|IR|reg_m\(6),
	datac => \c|WideOr6~combout\,
	datad => \d|regB|reg_m\(6),
	combout => \d|mux_alu|Mux9~0_combout\);

-- Location: LCCOMB_X30_Y11_N26
\d|mux_alu|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux9~1_combout\ = (\c|WideOr5~combout\ & (((\c|WideOr6~combout\ & \d|IR|reg_m\(5))))) # (!\c|WideOr5~combout\ & (\d|mux_alu|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr5~combout\,
	datab => \d|mux_alu|Mux9~0_combout\,
	datac => \c|WideOr6~combout\,
	datad => \d|IR|reg_m\(5),
	combout => \d|mux_alu|Mux9~1_combout\);

-- Location: LCCOMB_X29_Y11_N2
\d|alu|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Equal1~3_combout\ = (\d|mux_alu|Mux9~1_combout\ & (\d|mux_A|Mux9~5_combout\ & (\d|mux_A|Mux8~5_combout\ $ (!\d|mux_alu|Mux8~1_combout\)))) # (!\d|mux_alu|Mux9~1_combout\ & (!\d|mux_A|Mux9~5_combout\ & (\d|mux_A|Mux8~5_combout\ $ 
-- (!\d|mux_alu|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux9~1_combout\,
	datab => \d|mux_A|Mux8~5_combout\,
	datac => \d|mux_A|Mux9~5_combout\,
	datad => \d|mux_alu|Mux8~1_combout\,
	combout => \d|alu|Equal1~3_combout\);

-- Location: LCCOMB_X30_Y12_N20
\d|alu|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Equal1~4_combout\ = (\d|alu|Equal1~2_combout\ & (\d|alu|Equal1~0_combout\ & (\d|alu|Equal1~1_combout\ & \d|alu|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Equal1~2_combout\,
	datab => \d|alu|Equal1~0_combout\,
	datac => \d|alu|Equal1~1_combout\,
	datad => \d|alu|Equal1~3_combout\,
	combout => \d|alu|Equal1~4_combout\);

-- Location: LCCOMB_X27_Y15_N18
\d|mux_A|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux7~0_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[6][8]~q\) # ((\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_pc|Mux14~1_combout\ & (((!\d|mux_pc|Mux15~1_combout\ & \d|file|regs_file[4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux14~1_combout\,
	datab => \d|file|regs_file[6][8]~q\,
	datac => \d|mux_pc|Mux15~1_combout\,
	datad => \d|file|regs_file[4][8]~q\,
	combout => \d|mux_A|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y15_N28
\d|mux_A|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux7~1_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_A|Mux7~0_combout\ & (\d|file|regs_file[7][8]~q\)) # (!\d|mux_A|Mux7~0_combout\ & ((\d|file|regs_file[5][8]~q\))))) # (!\d|mux_pc|Mux15~1_combout\ & (((\d|mux_A|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][8]~q\,
	datab => \d|file|regs_file[5][8]~q\,
	datac => \d|mux_pc|Mux15~1_combout\,
	datad => \d|mux_A|Mux7~0_combout\,
	combout => \d|mux_A|Mux7~1_combout\);

-- Location: FF_X28_Y14_N3
\d|file|regs_file[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux7~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][8]~q\);

-- Location: FF_X29_Y16_N23
\d|file|regs_file[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux7~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][8]~q\);

-- Location: FF_X30_Y16_N17
\d|file|regs_file[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux7~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][8]~q\);

-- Location: LCCOMB_X29_Y16_N22
\d|mux_A|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux7~2_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_pc|Mux14~1_combout\) # ((\d|file|regs_file[1][8]~q\)))) # (!\d|mux_pc|Mux15~1_combout\ & (!\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[1][8]~q\,
	datad => \d|file|regs_file[0][8]~q\,
	combout => \d|mux_A|Mux7~2_combout\);

-- Location: LCCOMB_X28_Y14_N2
\d|mux_A|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux7~3_combout\ = (\d|mux_A|Mux7~2_combout\ & ((\d|file|regs_file[3][8]~q\) # ((!\d|mux_pc|Mux14~1_combout\)))) # (!\d|mux_A|Mux7~2_combout\ & (((\d|file|regs_file[2][8]~q\ & \d|mux_pc|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux7~2_combout\,
	datab => \d|file|regs_file[3][8]~q\,
	datac => \d|file|regs_file[2][8]~q\,
	datad => \d|mux_pc|Mux14~1_combout\,
	combout => \d|mux_A|Mux7~3_combout\);

-- Location: LCCOMB_X28_Y14_N20
\d|mux_A|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux7~4_combout\ = (!\c|WideOr23~combout\ & ((\d|mux_pc|Mux13~1_combout\ & (\d|mux_A|Mux7~1_combout\)) # (!\d|mux_pc|Mux13~1_combout\ & ((\d|mux_A|Mux7~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux7~1_combout\,
	datab => \c|WideOr23~combout\,
	datac => \d|mux_pc|Mux13~1_combout\,
	datad => \d|mux_A|Mux7~3_combout\,
	combout => \d|mux_A|Mux7~4_combout\);

-- Location: LCCOMB_X27_Y11_N28
\d|mux_A|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux7~5_combout\ = (\d|mux_A|Mux7~4_combout\) # ((\c|WideOr23~combout\ & \d|regA|reg_m\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux7~4_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|regA|reg_m\(8),
	combout => \d|mux_A|Mux7~5_combout\);

-- Location: LCCOMB_X27_Y11_N22
\d|mux_A|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux6~0_combout\ = (\d|mux_pc|Mux15~1_combout\ & (((\d|mux_pc|Mux14~1_combout\)))) # (!\d|mux_pc|Mux15~1_combout\ & ((\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[6][9]~q\))) # (!\d|mux_pc|Mux14~1_combout\ & (\d|file|regs_file[4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|file|regs_file[4][9]~q\,
	datac => \d|mux_pc|Mux14~1_combout\,
	datad => \d|file|regs_file[6][9]~q\,
	combout => \d|mux_A|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y11_N8
\d|mux_A|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux6~1_combout\ = (\d|mux_A|Mux6~0_combout\ & ((\d|file|regs_file[7][9]~q\) # ((!\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_A|Mux6~0_combout\ & (((\d|file|regs_file[5][9]~q\ & \d|mux_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux6~0_combout\,
	datab => \d|file|regs_file[7][9]~q\,
	datac => \d|file|regs_file[5][9]~q\,
	datad => \d|mux_pc|Mux15~1_combout\,
	combout => \d|mux_A|Mux6~1_combout\);

-- Location: FF_X29_Y17_N5
\d|file|regs_file[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux6~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][9]~q\);

-- Location: FF_X29_Y16_N17
\d|file|regs_file[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux6~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][9]~q\);

-- Location: FF_X30_Y16_N19
\d|file|regs_file[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux6~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][9]~q\);

-- Location: LCCOMB_X29_Y16_N16
\d|mux_A|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux6~2_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_pc|Mux14~1_combout\) # ((\d|file|regs_file[1][9]~q\)))) # (!\d|mux_pc|Mux15~1_combout\ & (!\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[0][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[1][9]~q\,
	datad => \d|file|regs_file[0][9]~q\,
	combout => \d|mux_A|Mux6~2_combout\);

-- Location: LCCOMB_X29_Y17_N4
\d|mux_A|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux6~3_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_A|Mux6~2_combout\ & (\d|file|regs_file[3][9]~q\)) # (!\d|mux_A|Mux6~2_combout\ & ((\d|file|regs_file[2][9]~q\))))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|mux_A|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[3][9]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[2][9]~q\,
	datad => \d|mux_A|Mux6~2_combout\,
	combout => \d|mux_A|Mux6~3_combout\);

-- Location: LCCOMB_X27_Y11_N2
\d|mux_A|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux6~4_combout\ = (!\c|WideOr23~combout\ & ((\d|mux_pc|Mux13~1_combout\ & ((\d|mux_A|Mux6~1_combout\))) # (!\d|mux_pc|Mux13~1_combout\ & (\d|mux_A|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr23~combout\,
	datab => \d|mux_A|Mux6~3_combout\,
	datac => \d|mux_A|Mux6~1_combout\,
	datad => \d|mux_pc|Mux13~1_combout\,
	combout => \d|mux_A|Mux6~4_combout\);

-- Location: LCCOMB_X27_Y11_N20
\d|mux_A|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux6~5_combout\ = (\d|mux_A|Mux6~4_combout\) # ((\d|regA|reg_m\(9) & \c|WideOr23~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|regA|reg_m\(9),
	datac => \c|WideOr23~combout\,
	datad => \d|mux_A|Mux6~4_combout\,
	combout => \d|mux_A|Mux6~5_combout\);

-- Location: FF_X28_Y15_N1
\d|regB|reg_m[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~10_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(9));

-- Location: LCCOMB_X28_Y15_N26
\d|mux_alu|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux6~0_combout\ = (\c|WideOr6~combout\ & (\d|IR|reg_m\(8))) # (!\c|WideOr6~combout\ & ((\d|regB|reg_m\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datac => \d|IR|reg_m\(8),
	datad => \d|regB|reg_m\(9),
	combout => \d|mux_alu|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y11_N14
\d|mux_alu|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux6~1_combout\ = (\c|WideOr5~combout\ & (((\d|IR|reg_m\(5) & \c|WideOr6~combout\)))) # (!\c|WideOr5~combout\ & (\d|mux_alu|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr5~combout\,
	datab => \d|mux_alu|Mux6~0_combout\,
	datac => \d|IR|reg_m\(5),
	datad => \c|WideOr6~combout\,
	combout => \d|mux_alu|Mux6~1_combout\);

-- Location: FF_X28_Y15_N13
\d|regB|reg_m[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~11_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(8));

-- Location: LCCOMB_X28_Y15_N6
\d|mux_alu|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux7~0_combout\ = (\c|WideOr6~combout\ & (\d|IR|reg_m\(8))) # (!\c|WideOr6~combout\ & ((\d|regB|reg_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datac => \d|IR|reg_m\(8),
	datad => \d|regB|reg_m\(8),
	combout => \d|mux_alu|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y11_N24
\d|mux_alu|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux7~1_combout\ = (\c|WideOr5~combout\ & (((\d|IR|reg_m\(5) & \c|WideOr6~combout\)))) # (!\c|WideOr5~combout\ & (\d|mux_alu|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux7~0_combout\,
	datab => \d|IR|reg_m\(5),
	datac => \c|WideOr5~combout\,
	datad => \c|WideOr6~combout\,
	combout => \d|mux_alu|Mux7~1_combout\);

-- Location: LCCOMB_X27_Y11_N26
\d|alu|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Equal1~5_combout\ = (\d|mux_A|Mux7~5_combout\ & (\d|mux_alu|Mux7~1_combout\ & (\d|mux_alu|Mux6~1_combout\ $ (!\d|mux_A|Mux6~5_combout\)))) # (!\d|mux_A|Mux7~5_combout\ & (!\d|mux_alu|Mux7~1_combout\ & (\d|mux_alu|Mux6~1_combout\ $ 
-- (!\d|mux_A|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux7~5_combout\,
	datab => \d|mux_alu|Mux7~1_combout\,
	datac => \d|mux_alu|Mux6~1_combout\,
	datad => \d|mux_A|Mux6~5_combout\,
	combout => \d|alu|Equal1~5_combout\);

-- Location: LCCOMB_X27_Y12_N16
\d|mux_A|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux5~0_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[6][10]~q\) # ((\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|file|regs_file[4][10]~q\ & !\d|mux_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[6][10]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[4][10]~q\,
	datad => \d|mux_pc|Mux15~1_combout\,
	combout => \d|mux_A|Mux5~0_combout\);

-- Location: LCCOMB_X27_Y12_N18
\d|mux_A|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux5~1_combout\ = (\d|mux_A|Mux5~0_combout\ & ((\d|file|regs_file[7][10]~q\) # ((!\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_A|Mux5~0_combout\ & (((\d|file|regs_file[5][10]~q\ & \d|mux_pc|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux5~0_combout\,
	datab => \d|file|regs_file[7][10]~q\,
	datac => \d|file|regs_file[5][10]~q\,
	datad => \d|mux_pc|Mux15~1_combout\,
	combout => \d|mux_A|Mux5~1_combout\);

-- Location: FF_X28_Y14_N23
\d|file|regs_file[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux5~1_combout\,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][10]~q\);

-- Location: FF_X29_Y16_N27
\d|file|regs_file[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux5~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][10]~q\);

-- Location: FF_X30_Y16_N5
\d|file|regs_file[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux5~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][10]~q\);

-- Location: LCCOMB_X29_Y16_N26
\d|mux_A|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux5~2_combout\ = (\d|mux_pc|Mux14~1_combout\ & (((\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_pc|Mux14~1_combout\ & ((\d|mux_pc|Mux15~1_combout\ & ((\d|file|regs_file[1][10]~q\))) # (!\d|mux_pc|Mux15~1_combout\ & (\d|file|regs_file[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[0][10]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[1][10]~q\,
	datad => \d|mux_pc|Mux15~1_combout\,
	combout => \d|mux_A|Mux5~2_combout\);

-- Location: LCCOMB_X27_Y12_N20
\d|mux_A|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux5~3_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_A|Mux5~2_combout\ & (\d|file|regs_file[3][10]~q\)) # (!\d|mux_A|Mux5~2_combout\ & ((\d|file|regs_file[2][10]~q\))))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|mux_A|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[3][10]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[2][10]~q\,
	datad => \d|mux_A|Mux5~2_combout\,
	combout => \d|mux_A|Mux5~3_combout\);

-- Location: LCCOMB_X27_Y12_N14
\d|mux_A|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux5~4_combout\ = (!\c|WideOr23~combout\ & ((\d|mux_pc|Mux13~1_combout\ & (\d|mux_A|Mux5~1_combout\)) # (!\d|mux_pc|Mux13~1_combout\ & ((\d|mux_A|Mux5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux13~1_combout\,
	datab => \d|mux_A|Mux5~1_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|mux_A|Mux5~3_combout\,
	combout => \d|mux_A|Mux5~4_combout\);

-- Location: LCCOMB_X27_Y12_N8
\d|mux_A|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux5~5_combout\ = (\d|mux_A|Mux5~4_combout\) # ((\d|regA|reg_m\(10) & \c|WideOr23~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_A|Mux5~4_combout\,
	datac => \d|regA|reg_m\(10),
	datad => \c|WideOr23~combout\,
	combout => \d|mux_A|Mux5~5_combout\);

-- Location: LCCOMB_X27_Y13_N10
\d|mux_A|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux4~0_combout\ = (\d|mux_pc|Mux15~1_combout\ & (\d|mux_pc|Mux14~1_combout\)) # (!\d|mux_pc|Mux15~1_combout\ & ((\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[6][11]~q\))) # (!\d|mux_pc|Mux14~1_combout\ & (\d|file|regs_file[4][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[4][11]~q\,
	datad => \d|file|regs_file[6][11]~q\,
	combout => \d|mux_A|Mux4~0_combout\);

-- Location: LCCOMB_X26_Y12_N14
\d|mux_A|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux4~1_combout\ = (\d|mux_A|Mux4~0_combout\ & ((\d|file|regs_file[7][11]~q\) # ((!\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_A|Mux4~0_combout\ & (((\d|mux_pc|Mux15~1_combout\ & \d|file|regs_file[5][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux4~0_combout\,
	datab => \d|file|regs_file[7][11]~q\,
	datac => \d|mux_pc|Mux15~1_combout\,
	datad => \d|file|regs_file[5][11]~q\,
	combout => \d|mux_A|Mux4~1_combout\);

-- Location: FF_X28_Y14_N9
\d|file|regs_file[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux4~1_combout\,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][11]~q\);

-- Location: FF_X29_Y16_N21
\d|file|regs_file[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux4~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][11]~q\);

-- Location: FF_X29_Y16_N7
\d|file|regs_file[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux4~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][11]~q\);

-- Location: LCCOMB_X29_Y16_N20
\d|mux_A|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux4~2_combout\ = (\d|mux_pc|Mux14~1_combout\ & (((\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_pc|Mux14~1_combout\ & ((\d|mux_pc|Mux15~1_combout\ & ((\d|file|regs_file[1][11]~q\))) # (!\d|mux_pc|Mux15~1_combout\ & (\d|file|regs_file[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[0][11]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[1][11]~q\,
	datad => \d|mux_pc|Mux15~1_combout\,
	combout => \d|mux_A|Mux4~2_combout\);

-- Location: LCCOMB_X26_Y12_N6
\d|mux_A|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux4~3_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_A|Mux4~2_combout\ & ((\d|file|regs_file[3][11]~q\))) # (!\d|mux_A|Mux4~2_combout\ & (\d|file|regs_file[2][11]~q\)))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|mux_A|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[2][11]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|mux_A|Mux4~2_combout\,
	datad => \d|file|regs_file[3][11]~q\,
	combout => \d|mux_A|Mux4~3_combout\);

-- Location: LCCOMB_X26_Y12_N28
\d|mux_A|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux4~4_combout\ = (!\c|WideOr23~combout\ & ((\d|mux_pc|Mux13~1_combout\ & ((\d|mux_A|Mux4~1_combout\))) # (!\d|mux_pc|Mux13~1_combout\ & (\d|mux_A|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux4~3_combout\,
	datab => \c|WideOr23~combout\,
	datac => \d|mux_A|Mux4~1_combout\,
	datad => \d|mux_pc|Mux13~1_combout\,
	combout => \d|mux_A|Mux4~4_combout\);

-- Location: LCCOMB_X26_Y12_N8
\d|mux_A|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux4~5_combout\ = (\d|mux_A|Mux4~4_combout\) # ((\c|WideOr23~combout\ & \d|regA|reg_m\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|WideOr23~combout\,
	datac => \d|regA|reg_m\(11),
	datad => \d|mux_A|Mux4~4_combout\,
	combout => \d|mux_A|Mux4~5_combout\);

-- Location: FF_X28_Y15_N17
\d|regB|reg_m[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~12_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(11));

-- Location: LCCOMB_X28_Y15_N10
\d|mux_alu|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux4~0_combout\ = (\c|WideOr6~combout\ & (\d|IR|reg_m\(8))) # (!\c|WideOr6~combout\ & ((\d|regB|reg_m\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datac => \d|IR|reg_m\(8),
	datad => \d|regB|reg_m\(11),
	combout => \d|mux_alu|Mux4~0_combout\);

-- Location: LCCOMB_X27_Y12_N26
\d|mux_alu|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux4~1_combout\ = (\c|WideOr5~combout\ & (\c|WideOr6~combout\ & ((\d|IR|reg_m\(5))))) # (!\c|WideOr5~combout\ & (((\d|mux_alu|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datab => \c|WideOr5~combout\,
	datac => \d|mux_alu|Mux4~0_combout\,
	datad => \d|IR|reg_m\(5),
	combout => \d|mux_alu|Mux4~1_combout\);

-- Location: FF_X28_Y15_N5
\d|regB|reg_m[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~13_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(10));

-- Location: LCCOMB_X28_Y15_N22
\d|mux_alu|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux5~0_combout\ = (\c|WideOr6~combout\ & ((\d|IR|reg_m\(8)))) # (!\c|WideOr6~combout\ & (\d|regB|reg_m\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datab => \d|regB|reg_m\(10),
	datac => \d|IR|reg_m\(8),
	combout => \d|mux_alu|Mux5~0_combout\);

-- Location: LCCOMB_X27_Y12_N28
\d|mux_alu|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux5~1_combout\ = (\c|WideOr5~combout\ & (\c|WideOr6~combout\ & ((\d|IR|reg_m\(5))))) # (!\c|WideOr5~combout\ & (((\d|mux_alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datab => \c|WideOr5~combout\,
	datac => \d|mux_alu|Mux5~0_combout\,
	datad => \d|IR|reg_m\(5),
	combout => \d|mux_alu|Mux5~1_combout\);

-- Location: LCCOMB_X27_Y12_N30
\d|alu|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Equal1~6_combout\ = (\d|mux_alu|Mux4~1_combout\ & (\d|mux_A|Mux4~5_combout\ & (\d|mux_alu|Mux5~1_combout\ $ (!\d|mux_A|Mux5~5_combout\)))) # (!\d|mux_alu|Mux4~1_combout\ & (!\d|mux_A|Mux4~5_combout\ & (\d|mux_alu|Mux5~1_combout\ $ 
-- (!\d|mux_A|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux4~1_combout\,
	datab => \d|mux_alu|Mux5~1_combout\,
	datac => \d|mux_A|Mux5~5_combout\,
	datad => \d|mux_A|Mux4~5_combout\,
	combout => \d|alu|Equal1~6_combout\);

-- Location: LCCOMB_X28_Y13_N24
\d|mux_A|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux3~0_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_pc|Mux15~1_combout\) # ((\d|file|regs_file[6][12]~q\)))) # (!\d|mux_pc|Mux14~1_combout\ & (!\d|mux_pc|Mux15~1_combout\ & (\d|file|regs_file[4][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux14~1_combout\,
	datab => \d|mux_pc|Mux15~1_combout\,
	datac => \d|file|regs_file[4][12]~q\,
	datad => \d|file|regs_file[6][12]~q\,
	combout => \d|mux_A|Mux3~0_combout\);

-- Location: LCCOMB_X28_Y13_N10
\d|mux_A|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux3~1_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_A|Mux3~0_combout\ & (\d|file|regs_file[7][12]~q\)) # (!\d|mux_A|Mux3~0_combout\ & ((\d|file|regs_file[5][12]~q\))))) # (!\d|mux_pc|Mux15~1_combout\ & (((\d|mux_A|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][12]~q\,
	datab => \d|file|regs_file[5][12]~q\,
	datac => \d|mux_pc|Mux15~1_combout\,
	datad => \d|mux_A|Mux3~0_combout\,
	combout => \d|mux_A|Mux3~1_combout\);

-- Location: FF_X30_Y18_N25
\d|file|regs_file[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux3~1_combout\,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][12]~q\);

-- Location: FF_X29_Y16_N25
\d|file|regs_file[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux3~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][12]~q\);

-- Location: FF_X29_Y16_N3
\d|file|regs_file[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux3~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][12]~q\);

-- Location: LCCOMB_X29_Y16_N24
\d|mux_A|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux3~2_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_pc|Mux14~1_combout\) # ((\d|file|regs_file[1][12]~q\)))) # (!\d|mux_pc|Mux15~1_combout\ & (!\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[0][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[1][12]~q\,
	datad => \d|file|regs_file[0][12]~q\,
	combout => \d|mux_A|Mux3~2_combout\);

-- Location: LCCOMB_X28_Y16_N30
\d|mux_A|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux3~3_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_A|Mux3~2_combout\ & ((\d|file|regs_file[3][12]~q\))) # (!\d|mux_A|Mux3~2_combout\ & (\d|file|regs_file[2][12]~q\)))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|mux_A|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[2][12]~q\,
	datab => \d|file|regs_file[3][12]~q\,
	datac => \d|mux_pc|Mux14~1_combout\,
	datad => \d|mux_A|Mux3~2_combout\,
	combout => \d|mux_A|Mux3~3_combout\);

-- Location: LCCOMB_X28_Y13_N28
\d|mux_A|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux3~4_combout\ = (!\c|WideOr23~combout\ & ((\d|mux_pc|Mux13~1_combout\ & (\d|mux_A|Mux3~1_combout\)) # (!\d|mux_pc|Mux13~1_combout\ & ((\d|mux_A|Mux3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux3~1_combout\,
	datab => \d|mux_A|Mux3~3_combout\,
	datac => \d|mux_pc|Mux13~1_combout\,
	datad => \c|WideOr23~combout\,
	combout => \d|mux_A|Mux3~4_combout\);

-- Location: LCCOMB_X28_Y13_N14
\d|mux_A|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux3~5_combout\ = (\d|mux_A|Mux3~4_combout\) # ((\d|regA|reg_m\(12) & \c|WideOr23~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|regA|reg_m\(12),
	datab => \c|WideOr23~combout\,
	datad => \d|mux_A|Mux3~4_combout\,
	combout => \d|mux_A|Mux3~5_combout\);

-- Location: LCCOMB_X30_Y13_N24
\d|mux_A|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux2~0_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_pc|Mux15~1_combout\) # ((\d|file|regs_file[6][13]~q\)))) # (!\d|mux_pc|Mux14~1_combout\ & (!\d|mux_pc|Mux15~1_combout\ & (\d|file|regs_file[4][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux14~1_combout\,
	datab => \d|mux_pc|Mux15~1_combout\,
	datac => \d|file|regs_file[4][13]~q\,
	datad => \d|file|regs_file[6][13]~q\,
	combout => \d|mux_A|Mux2~0_combout\);

-- Location: LCCOMB_X30_Y13_N2
\d|mux_A|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux2~1_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_A|Mux2~0_combout\ & (\d|file|regs_file[7][13]~q\)) # (!\d|mux_A|Mux2~0_combout\ & ((\d|file|regs_file[5][13]~q\))))) # (!\d|mux_pc|Mux15~1_combout\ & (((\d|mux_A|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][13]~q\,
	datab => \d|file|regs_file[5][13]~q\,
	datac => \d|mux_pc|Mux15~1_combout\,
	datad => \d|mux_A|Mux2~0_combout\,
	combout => \d|mux_A|Mux2~1_combout\);

-- Location: FF_X30_Y14_N9
\d|file|regs_file[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux2~1_combout\,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][13]~q\);

-- Location: FF_X29_Y16_N5
\d|file|regs_file[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux2~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][13]~q\);

-- Location: FF_X29_Y16_N15
\d|file|regs_file[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux2~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][13]~q\);

-- Location: LCCOMB_X29_Y16_N4
\d|mux_A|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux2~2_combout\ = (\d|mux_pc|Mux15~1_combout\ & (((\d|file|regs_file[1][13]~q\) # (\d|mux_pc|Mux14~1_combout\)))) # (!\d|mux_pc|Mux15~1_combout\ & (\d|file|regs_file[0][13]~q\ & ((!\d|mux_pc|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|file|regs_file[0][13]~q\,
	datac => \d|file|regs_file[1][13]~q\,
	datad => \d|mux_pc|Mux14~1_combout\,
	combout => \d|mux_A|Mux2~2_combout\);

-- Location: LCCOMB_X30_Y14_N18
\d|mux_A|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux2~3_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_A|Mux2~2_combout\ & (\d|file|regs_file[3][13]~q\)) # (!\d|mux_A|Mux2~2_combout\ & ((\d|file|regs_file[2][13]~q\))))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|mux_A|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux14~1_combout\,
	datab => \d|file|regs_file[3][13]~q\,
	datac => \d|file|regs_file[2][13]~q\,
	datad => \d|mux_A|Mux2~2_combout\,
	combout => \d|mux_A|Mux2~3_combout\);

-- Location: LCCOMB_X30_Y14_N4
\d|mux_A|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux2~4_combout\ = (!\c|WideOr23~combout\ & ((\d|mux_pc|Mux13~1_combout\ & (\d|mux_A|Mux2~1_combout\)) # (!\d|mux_pc|Mux13~1_combout\ & ((\d|mux_A|Mux2~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux2~1_combout\,
	datab => \d|mux_pc|Mux13~1_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|mux_A|Mux2~3_combout\,
	combout => \d|mux_A|Mux2~4_combout\);

-- Location: LCCOMB_X28_Y13_N16
\d|mux_A|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux2~5_combout\ = (\d|mux_A|Mux2~4_combout\) # ((\d|regA|reg_m\(13) & \c|WideOr23~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|regA|reg_m\(13),
	datab => \d|mux_A|Mux2~4_combout\,
	datad => \c|WideOr23~combout\,
	combout => \d|mux_A|Mux2~5_combout\);

-- Location: FF_X29_Y15_N19
\d|regB|reg_m[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~14_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(13));

-- Location: LCCOMB_X28_Y13_N26
\d|mux_alu|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux2~0_combout\ = (\c|WideOr6~combout\ & (\d|IR|reg_m\(8))) # (!\c|WideOr6~combout\ & ((\d|regB|reg_m\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datab => \d|IR|reg_m\(8),
	datad => \d|regB|reg_m\(13),
	combout => \d|mux_alu|Mux2~0_combout\);

-- Location: LCCOMB_X28_Y13_N4
\d|mux_alu|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux2~1_combout\ = (\c|WideOr5~combout\ & (\c|WideOr6~combout\ & (\d|IR|reg_m\(5)))) # (!\c|WideOr5~combout\ & (((\d|mux_alu|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datab => \d|IR|reg_m\(5),
	datac => \d|mux_alu|Mux2~0_combout\,
	datad => \c|WideOr5~combout\,
	combout => \d|mux_alu|Mux2~1_combout\);

-- Location: FF_X29_Y15_N29
\d|regB|reg_m[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~15_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(12));

-- Location: LCCOMB_X28_Y13_N30
\d|mux_alu|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux3~0_combout\ = (\c|WideOr6~combout\ & (\d|IR|reg_m\(8))) # (!\c|WideOr6~combout\ & ((\d|regB|reg_m\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|IR|reg_m\(8),
	datac => \d|regB|reg_m\(12),
	datad => \c|WideOr6~combout\,
	combout => \d|mux_alu|Mux3~0_combout\);

-- Location: LCCOMB_X28_Y13_N0
\d|mux_alu|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux3~1_combout\ = (\c|WideOr5~combout\ & (\c|WideOr6~combout\ & (\d|IR|reg_m\(5)))) # (!\c|WideOr5~combout\ & (((\d|mux_alu|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datab => \d|IR|reg_m\(5),
	datac => \d|mux_alu|Mux3~0_combout\,
	datad => \c|WideOr5~combout\,
	combout => \d|mux_alu|Mux3~1_combout\);

-- Location: LCCOMB_X29_Y10_N26
\d|alu|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Equal1~7_combout\ = (\d|mux_A|Mux3~5_combout\ & (\d|mux_alu|Mux3~1_combout\ & (\d|mux_A|Mux2~5_combout\ $ (!\d|mux_alu|Mux2~1_combout\)))) # (!\d|mux_A|Mux3~5_combout\ & (!\d|mux_alu|Mux3~1_combout\ & (\d|mux_A|Mux2~5_combout\ $ 
-- (!\d|mux_alu|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux3~5_combout\,
	datab => \d|mux_A|Mux2~5_combout\,
	datac => \d|mux_alu|Mux2~1_combout\,
	datad => \d|mux_alu|Mux3~1_combout\,
	combout => \d|alu|Equal1~7_combout\);

-- Location: LCCOMB_X28_Y9_N26
\d|mux_A|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux0~0_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_pc|Mux15~1_combout\) # ((\d|file|regs_file[6][15]~q\)))) # (!\d|mux_pc|Mux14~1_combout\ & (!\d|mux_pc|Mux15~1_combout\ & (\d|file|regs_file[4][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux14~1_combout\,
	datab => \d|mux_pc|Mux15~1_combout\,
	datac => \d|file|regs_file[4][15]~q\,
	datad => \d|file|regs_file[6][15]~q\,
	combout => \d|mux_A|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y10_N4
\d|mux_A|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux0~1_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_A|Mux0~0_combout\ & (\d|file|regs_file[7][15]~q\)) # (!\d|mux_A|Mux0~0_combout\ & ((\d|file|regs_file[5][15]~q\))))) # (!\d|mux_pc|Mux15~1_combout\ & (((\d|mux_A|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|file|regs_file[7][15]~q\,
	datac => \d|mux_A|Mux0~0_combout\,
	datad => \d|file|regs_file[5][15]~q\,
	combout => \d|mux_A|Mux0~1_combout\);

-- Location: FF_X29_Y9_N1
\d|file|regs_file[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux0~1_combout\,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][15]~q\);

-- Location: FF_X27_Y10_N17
\d|file|regs_file[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux0~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][15]~q\);

-- Location: FF_X27_Y10_N3
\d|file|regs_file[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux0~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][15]~q\);

-- Location: LCCOMB_X27_Y10_N16
\d|mux_A|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux0~2_combout\ = (\d|mux_pc|Mux15~1_combout\ & ((\d|mux_pc|Mux14~1_combout\) # ((\d|file|regs_file[1][15]~q\)))) # (!\d|mux_pc|Mux15~1_combout\ & (!\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[0][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux15~1_combout\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[1][15]~q\,
	datad => \d|file|regs_file[0][15]~q\,
	combout => \d|mux_A|Mux0~2_combout\);

-- Location: LCCOMB_X29_Y10_N22
\d|mux_A|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux0~3_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_A|Mux0~2_combout\ & (\d|file|regs_file[3][15]~q\)) # (!\d|mux_A|Mux0~2_combout\ & ((\d|file|regs_file[2][15]~q\))))) # (!\d|mux_pc|Mux14~1_combout\ & (((\d|mux_A|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux14~1_combout\,
	datab => \d|file|regs_file[3][15]~q\,
	datac => \d|mux_A|Mux0~2_combout\,
	datad => \d|file|regs_file[2][15]~q\,
	combout => \d|mux_A|Mux0~3_combout\);

-- Location: LCCOMB_X29_Y10_N8
\d|mux_A|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux0~4_combout\ = (!\c|WideOr23~combout\ & ((\d|mux_pc|Mux13~1_combout\ & (\d|mux_A|Mux0~1_combout\)) # (!\d|mux_pc|Mux13~1_combout\ & ((\d|mux_A|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux13~1_combout\,
	datab => \d|mux_A|Mux0~1_combout\,
	datac => \d|mux_A|Mux0~3_combout\,
	datad => \c|WideOr23~combout\,
	combout => \d|mux_A|Mux0~4_combout\);

-- Location: LCCOMB_X29_Y10_N10
\d|mux_A|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux0~5_combout\ = (\d|mux_A|Mux0~4_combout\) # ((\d|regA|reg_m\(15) & \c|WideOr23~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|regA|reg_m\(15),
	datab => \c|WideOr23~combout\,
	datac => \d|mux_A|Mux0~4_combout\,
	combout => \d|mux_A|Mux0~5_combout\);

-- Location: FF_X28_Y15_N25
\d|regB|reg_m[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~16_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(15));

-- Location: LCCOMB_X28_Y15_N18
\d|mux_alu|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux0~0_combout\ = (\c|WideOr6~combout\ & (\d|IR|reg_m\(8))) # (!\c|WideOr6~combout\ & ((\d|regB|reg_m\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datac => \d|IR|reg_m\(8),
	datad => \d|regB|reg_m\(15),
	combout => \d|mux_alu|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y10_N28
\d|mux_alu|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux0~1_combout\ = (\c|WideOr5~combout\ & (((\c|WideOr6~combout\ & \d|IR|reg_m\(5))))) # (!\c|WideOr5~combout\ & (\d|mux_alu|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux0~0_combout\,
	datab => \c|WideOr5~combout\,
	datac => \c|WideOr6~combout\,
	datad => \d|IR|reg_m\(5),
	combout => \d|mux_alu|Mux0~1_combout\);

-- Location: LCCOMB_X28_Y9_N16
\d|mux_A|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux1~0_combout\ = (\d|mux_pc|Mux14~1_combout\ & ((\d|mux_pc|Mux15~1_combout\) # ((\d|file|regs_file[6][14]~q\)))) # (!\d|mux_pc|Mux14~1_combout\ & (!\d|mux_pc|Mux15~1_combout\ & (\d|file|regs_file[4][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux14~1_combout\,
	datab => \d|mux_pc|Mux15~1_combout\,
	datac => \d|file|regs_file[4][14]~q\,
	datad => \d|file|regs_file[6][14]~q\,
	combout => \d|mux_A|Mux1~0_combout\);

-- Location: LCCOMB_X27_Y16_N18
\d|mux_A|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux1~1_combout\ = (\d|mux_A|Mux1~0_combout\ & ((\d|file|regs_file[7][14]~q\) # ((!\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_A|Mux1~0_combout\ & (((\d|mux_pc|Mux15~1_combout\ & \d|file|regs_file[5][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][14]~q\,
	datab => \d|mux_A|Mux1~0_combout\,
	datac => \d|mux_pc|Mux15~1_combout\,
	datad => \d|file|regs_file[5][14]~q\,
	combout => \d|mux_A|Mux1~1_combout\);

-- Location: FF_X30_Y18_N27
\d|file|regs_file[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|mux_reg|Mux1~1_combout\,
	ena => \d|file|regs_file[2][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[2][14]~q\);

-- Location: FF_X27_Y10_N5
\d|file|regs_file[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux1~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[1][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[1][14]~q\);

-- Location: FF_X27_Y10_N23
\d|file|regs_file[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|mux_reg|Mux1~1_combout\,
	sload => VCC,
	ena => \d|file|regs_file[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|file|regs_file[0][14]~q\);

-- Location: LCCOMB_X27_Y10_N4
\d|mux_A|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux1~2_combout\ = (\d|mux_pc|Mux14~1_combout\ & (((\d|mux_pc|Mux15~1_combout\)))) # (!\d|mux_pc|Mux14~1_combout\ & ((\d|mux_pc|Mux15~1_combout\ & ((\d|file|regs_file[1][14]~q\))) # (!\d|mux_pc|Mux15~1_combout\ & (\d|file|regs_file[0][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[0][14]~q\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[1][14]~q\,
	datad => \d|mux_pc|Mux15~1_combout\,
	combout => \d|mux_A|Mux1~2_combout\);

-- Location: LCCOMB_X27_Y16_N4
\d|mux_A|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux1~3_combout\ = (\d|mux_A|Mux1~2_combout\ & (((\d|file|regs_file[3][14]~q\)) # (!\d|mux_pc|Mux14~1_combout\))) # (!\d|mux_A|Mux1~2_combout\ & (\d|mux_pc|Mux14~1_combout\ & ((\d|file|regs_file[2][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux1~2_combout\,
	datab => \d|mux_pc|Mux14~1_combout\,
	datac => \d|file|regs_file[3][14]~q\,
	datad => \d|file|regs_file[2][14]~q\,
	combout => \d|mux_A|Mux1~3_combout\);

-- Location: LCCOMB_X28_Y12_N10
\d|mux_A|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux1~4_combout\ = (!\c|WideOr23~combout\ & ((\d|mux_pc|Mux13~1_combout\ & (\d|mux_A|Mux1~1_combout\)) # (!\d|mux_pc|Mux13~1_combout\ & ((\d|mux_A|Mux1~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux13~1_combout\,
	datab => \d|mux_A|Mux1~1_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|mux_A|Mux1~3_combout\,
	combout => \d|mux_A|Mux1~4_combout\);

-- Location: FF_X28_Y15_N29
\d|regB|reg_m[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|regB|reg_m~17_combout\,
	ena => \d|regB|reg_m[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|regB|reg_m\(14));

-- Location: LCCOMB_X28_Y15_N30
\d|mux_alu|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux1~0_combout\ = (\c|WideOr6~combout\ & (\d|IR|reg_m\(8))) # (!\c|WideOr6~combout\ & ((\d|regB|reg_m\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datac => \d|IR|reg_m\(8),
	datad => \d|regB|reg_m\(14),
	combout => \d|mux_alu|Mux1~0_combout\);

-- Location: LCCOMB_X28_Y12_N12
\d|mux_alu|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_alu|Mux1~1_combout\ = (\c|WideOr5~combout\ & (\c|WideOr6~combout\ & (\d|IR|reg_m\(5)))) # (!\c|WideOr5~combout\ & (((\d|mux_alu|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr6~combout\,
	datab => \d|IR|reg_m\(5),
	datac => \c|WideOr5~combout\,
	datad => \d|mux_alu|Mux1~0_combout\,
	combout => \d|mux_alu|Mux1~1_combout\);

-- Location: LCCOMB_X28_Y12_N6
\d|alu|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Equal1~8_combout\ = \d|mux_alu|Mux1~1_combout\ $ (((\d|mux_A|Mux1~4_combout\) # ((\d|regA|reg_m\(14) & \c|WideOr23~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux1~4_combout\,
	datab => \d|regA|reg_m\(14),
	datac => \c|WideOr23~combout\,
	datad => \d|mux_alu|Mux1~1_combout\,
	combout => \d|alu|Equal1~8_combout\);

-- Location: LCCOMB_X29_Y10_N14
\d|alu|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Equal1~9_combout\ = (!\d|alu|Equal1~8_combout\ & (\d|alu|Equal1~7_combout\ & (\d|mux_A|Mux0~5_combout\ $ (!\d|mux_alu|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux0~5_combout\,
	datab => \d|alu|Equal1~8_combout\,
	datac => \d|alu|Equal1~7_combout\,
	datad => \d|mux_alu|Mux0~1_combout\,
	combout => \d|alu|Equal1~9_combout\);

-- Location: LCCOMB_X30_Y12_N22
\d|alu|Equal1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Equal1~10_combout\ = (\d|alu|Equal1~5_combout\ & (\d|alu|Equal1~4_combout\ & (\d|alu|Equal1~6_combout\ & \d|alu|Equal1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Equal1~5_combout\,
	datab => \d|alu|Equal1~4_combout\,
	datac => \d|alu|Equal1~6_combout\,
	datad => \d|alu|Equal1~9_combout\,
	combout => \d|alu|Equal1~10_combout\);

-- Location: LCCOMB_X34_Y10_N22
\c|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr10~0_combout\ = (!\c|state.BEQ2~q\ & (!\c|state.JAL2~q\ & \c|state.ir_fetch~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.BEQ2~q\,
	datac => \c|state.JAL2~q\,
	datad => \c|state.ir_fetch~q\,
	combout => \c|WideOr10~0_combout\);

-- Location: LCCOMB_X31_Y10_N30
\c|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector2~0_combout\ = (\c|state.ALU~q\ & (((\d|IR|reg_m\(12))))) # (!\c|state.ALU~q\ & (\c|WideOr14~0_combout\ & (\c|WideOr10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr14~0_combout\,
	datab => \c|WideOr10~0_combout\,
	datac => \d|IR|reg_m\(12),
	datad => \c|state.ALU~q\,
	combout => \c|Selector2~0_combout\);

-- Location: LCCOMB_X30_Y12_N8
\d|alu|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux15~0_combout\ = (\c|Selector1~1_combout\ & (\c|Selector2~0_combout\)) # (!\c|Selector1~1_combout\ & ((\c|Selector2~0_combout\ & (\d|alu|Equal1~10_combout\)) # (!\c|Selector2~0_combout\ & ((\d|alu|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector1~1_combout\,
	datab => \c|Selector2~0_combout\,
	datac => \d|alu|Equal1~10_combout\,
	datad => \d|alu|Add0~0_combout\,
	combout => \d|alu|Mux15~0_combout\);

-- Location: LCCOMB_X30_Y12_N26
\d|alu|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~1_combout\ = (\c|state.SW2~q\ & (((\d|mux_A|Mux15~5_combout\)))) # (!\c|state.SW2~q\ & ((\c|state.JLR1~q\ & ((\d|mux_A|Mux15~5_combout\))) # (!\c|state.JLR1~q\ & (\d|mux_alu|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux15~0_combout\,
	datab => \c|state.SW2~q\,
	datac => \c|state.JLR1~q\,
	datad => \d|mux_A|Mux15~5_combout\,
	combout => \d|alu|result~1_combout\);

-- Location: LCCOMB_X30_Y12_N12
\d|alu|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux15~1_combout\ = (\c|Selector1~1_combout\ & ((\d|alu|Mux15~0_combout\ & (\d|alu|result~1_combout\)) # (!\d|alu|Mux15~0_combout\ & ((!\d|alu|result~0_combout\))))) # (!\c|Selector1~1_combout\ & (\d|alu|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector1~1_combout\,
	datab => \d|alu|Mux15~0_combout\,
	datac => \d|alu|result~1_combout\,
	datad => \d|alu|result~0_combout\,
	combout => \d|alu|Mux15~1_combout\);

-- Location: LCCOMB_X34_Y10_N24
\c|WideOr11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr11~combout\ = (\c|state.LHI~q\) # (((\c|state.ADI~q\) # (\c|state.JLR2~q\)) # (!\c|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LHI~q\,
	datab => \c|WideOr1~0_combout\,
	datac => \c|state.ADI~q\,
	datad => \c|state.JLR2~q\,
	combout => \c|WideOr11~combout\);

-- Location: LCCOMB_X35_Y10_N4
\c|WideOr14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr14~1_combout\ = (!\c|state.Reg_write~q\ & (!\c|state.decode~q\ & (!\c|state.Reset~q\ & !\c|state.ALU~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.Reg_write~q\,
	datab => \c|state.decode~q\,
	datac => \c|state.Reset~q\,
	datad => \c|state.ALU~q\,
	combout => \c|WideOr14~1_combout\);

-- Location: LCCOMB_X31_Y14_N8
\d|mux_reg|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux15~0_combout\ = (\c|WideOr11~combout\ & (((!\c|WideOr12~combout\ & \d|alu|Mux15~1_combout\)))) # (!\c|WideOr11~combout\ & (\d|alu_out|reg_m\(0) & (\c|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|alu_out|reg_m\(0),
	datac => \c|WideOr12~combout\,
	datad => \d|alu|Mux15~1_combout\,
	combout => \d|mux_reg|Mux15~0_combout\);

-- Location: FF_X32_Y20_N17
\d|Mem|Memory~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[0]~1_combout\,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~448_q\);

-- Location: FF_X31_Y10_N1
\d|alu_out|reg_m[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~4_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(2));

-- Location: FF_X35_Y10_N7
\c|state.BEQ1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \c|next_state.BEQ1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c|state.BEQ1~q\);

-- Location: LCCOMB_X31_Y10_N26
\c|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr2~0_combout\ = (!\c|state.LW2~q\ & (!\c|state.SW2~q\ & (!\c|state.BEQ1~q\ & !\c|state.JLR1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LW2~q\,
	datab => \c|state.SW2~q\,
	datac => \c|state.BEQ1~q\,
	datad => \c|state.JLR1~q\,
	combout => \c|WideOr2~0_combout\);

-- Location: LCCOMB_X34_Y10_N26
\c|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr2~combout\ = (\c|state.LHI~q\) # ((\c|state.JLR2~q\) # (!\c|WideOr2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LHI~q\,
	datab => \c|WideOr2~0_combout\,
	datad => \c|state.JLR2~q\,
	combout => \c|WideOr2~combout\);

-- Location: LCCOMB_X30_Y17_N8
\d|mux_mem_addr|result[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_mem_addr|result[2]~0_combout\ = (\c|WideOr2~combout\ & (\d|alu_out|reg_m\(2))) # (!\c|WideOr2~combout\ & ((\d|mux_A|Mux13~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu_out|reg_m\(2),
	datab => \c|WideOr2~combout\,
	datac => \d|mux_A|Mux13~5_combout\,
	combout => \d|mux_mem_addr|result[2]~0_combout\);

-- Location: FF_X34_Y23_N25
\d|Mem|Memory~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1786_combout\,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~416_q\);

-- Location: FF_X31_Y10_N5
\d|alu_out|reg_m[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~5_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(1));

-- Location: LCCOMB_X30_Y14_N22
\d|mux_mem_addr|result[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_mem_addr|result[1]~1_combout\ = (\c|WideOr2~combout\ & (\d|alu_out|reg_m\(1))) # (!\c|WideOr2~combout\ & ((\d|mux_A|Mux14~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|alu_out|reg_m\(1),
	datac => \d|mux_A|Mux14~5_combout\,
	datad => \c|WideOr2~combout\,
	combout => \d|mux_mem_addr|result[1]~1_combout\);

-- Location: FF_X34_Y18_N9
\d|Mem|Memory~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1787_combout\,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~384_q\);

-- Location: LCCOMB_X30_Y17_N2
\d|Mem|Memory~1040\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1040_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|Mem|Memory~416_q\))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (((!\d|mux_mem_addr|result[2]~0_combout\ & !\d|Mem|Memory~384_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~416_q\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~384_q\,
	combout => \d|Mem|Memory~1040_combout\);

-- Location: FF_X31_Y21_N1
\d|Mem|Memory~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1788_combout\,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~480_q\);

-- Location: LCCOMB_X30_Y24_N0
\d|Mem|Memory~1041\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1041_combout\ = (\d|Mem|Memory~1040_combout\ & (((!\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|Mem|Memory~480_q\))) # (!\d|Mem|Memory~1040_combout\ & (((\d|Mem|Memory~448_q\ & \d|mux_mem_addr|result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~480_q\,
	datab => \d|Mem|Memory~448_q\,
	datac => \d|Mem|Memory~1040_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1041_combout\);

-- Location: FF_X31_Y10_N23
\d|alu_out|reg_m[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~6_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(3));

-- Location: LCCOMB_X29_Y17_N22
\d|mux_mem_addr|result[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_mem_addr|result[3]~2_combout\ = (\c|WideOr2~combout\ & ((\d|alu_out|reg_m\(3)))) # (!\c|WideOr2~combout\ & (\d|mux_A|Mux12~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_A|Mux12~5_combout\,
	datac => \d|alu_out|reg_m\(3),
	datad => \c|WideOr2~combout\,
	combout => \d|mux_mem_addr|result[3]~2_combout\);

-- Location: FF_X32_Y24_N9
\d|Mem|Memory~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1789_combout\,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~336_q\);

-- Location: FF_X35_Y23_N1
\d|Mem|Memory~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~304_q\);

-- Location: FF_X35_Y23_N27
\d|Mem|Memory~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~272_q\);

-- Location: LCCOMB_X35_Y23_N0
\d|Mem|Memory~1042\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1042_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~304_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~272_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~272_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~304_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1042_combout\);

-- Location: FF_X32_Y24_N3
\d|Mem|Memory~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1790_combout\,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~368_q\);

-- Location: LCCOMB_X32_Y24_N20
\d|Mem|Memory~1043\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1043_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1042_combout\ & (!\d|Mem|Memory~368_q\)) # (!\d|Mem|Memory~1042_combout\ & ((!\d|Mem|Memory~336_q\))))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (((\d|Mem|Memory~1042_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~368_q\,
	datac => \d|Mem|Memory~336_q\,
	datad => \d|Mem|Memory~1042_combout\,
	combout => \d|Mem|Memory~1043_combout\);

-- Location: LCCOMB_X31_Y17_N10
\d|mux_mem_addr|result[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_mem_addr|result[0]~3_combout\ = (\c|WideOr2~combout\ & (\d|alu_out|reg_m\(0))) # (!\c|WideOr2~combout\ & ((\d|mux_A|Mux15~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr2~combout\,
	datac => \d|alu_out|reg_m\(0),
	datad => \d|mux_A|Mux15~5_combout\,
	combout => \d|mux_mem_addr|result[0]~3_combout\);

-- Location: FF_X31_Y26_N17
\d|Mem|Memory~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1791_combout\,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~320_q\);

-- Location: FF_X32_Y26_N17
\d|Mem|Memory~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~288_q\);

-- Location: FF_X32_Y26_N11
\d|Mem|Memory~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~256_q\);

-- Location: LCCOMB_X32_Y26_N16
\d|Mem|Memory~1044\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1044_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\) # ((\d|Mem|Memory~288_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~256_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~288_q\,
	datad => \d|Mem|Memory~256_q\,
	combout => \d|Mem|Memory~1044_combout\);

-- Location: FF_X31_Y26_N19
\d|Mem|Memory~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~352_q\);

-- Location: LCCOMB_X31_Y26_N18
\d|Mem|Memory~1045\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1045_combout\ = (\d|Mem|Memory~1044_combout\ & (((\d|Mem|Memory~352_q\)) # (!\d|mux_mem_addr|result[2]~0_combout\))) # (!\d|Mem|Memory~1044_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~320_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1044_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~352_q\,
	datad => \d|Mem|Memory~320_q\,
	combout => \d|Mem|Memory~1045_combout\);

-- Location: LCCOMB_X30_Y24_N2
\d|Mem|Memory~1046\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1046_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1043_combout\) # ((\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~1045_combout\ & 
-- !\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1043_combout\,
	datac => \d|Mem|Memory~1045_combout\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1046_combout\);

-- Location: FF_X31_Y20_N25
\d|Mem|Memory~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1792_combout\,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~464_q\);

-- Location: FF_X34_Y23_N3
\d|Mem|Memory~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~432_q\);

-- Location: FF_X34_Y22_N1
\d|Mem|Memory~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~400feeder_combout\,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~400_q\);

-- Location: LCCOMB_X34_Y23_N2
\d|Mem|Memory~1047\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1047_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~432_q\) # (\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~400_q\ & ((!\d|mux_mem_addr|result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~400_q\,
	datac => \d|Mem|Memory~432_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1047_combout\);

-- Location: FF_X31_Y20_N11
\d|Mem|Memory~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~496_q\);

-- Location: LCCOMB_X31_Y20_N10
\d|Mem|Memory~1048\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1048_combout\ = (\d|Mem|Memory~1047_combout\ & (((\d|Mem|Memory~496_q\)) # (!\d|mux_mem_addr|result[2]~0_combout\))) # (!\d|Mem|Memory~1047_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~464_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1047_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~496_q\,
	datad => \d|Mem|Memory~464_q\,
	combout => \d|Mem|Memory~1048_combout\);

-- Location: LCCOMB_X30_Y24_N12
\d|Mem|Memory~1049\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1049_combout\ = (\d|Mem|Memory~1046_combout\ & (((\d|Mem|Memory~1048_combout\) # (!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1046_combout\ & (\d|Mem|Memory~1041_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1041_combout\,
	datab => \d|Mem|Memory~1046_combout\,
	datac => \d|Mem|Memory~1048_combout\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1049_combout\);

-- Location: FF_X28_Y10_N27
\d|alu_out|reg_m[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~7_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(4));

-- Location: LCCOMB_X31_Y17_N12
\d|mux_mem_addr|result[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_mem_addr|result[4]~4_combout\ = (\c|WideOr2~combout\ & ((\d|alu_out|reg_m\(4)))) # (!\c|WideOr2~combout\ & (\d|mux_A|Mux11~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr2~combout\,
	datab => \d|mux_A|Mux11~5_combout\,
	datad => \d|alu_out|reg_m\(4),
	combout => \d|mux_mem_addr|result[4]~4_combout\);

-- Location: FF_X29_Y25_N17
\d|Mem|Memory~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~704_q\);

-- Location: FF_X27_Y25_N9
\d|Mem|Memory~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~656_q\);

-- Location: FF_X28_Y24_N1
\d|Mem|Memory~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~640feeder_combout\,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~640_q\);

-- Location: LCCOMB_X27_Y25_N8
\d|Mem|Memory~1050\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1050_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\) # ((\d|Mem|Memory~656_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~640_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~656_q\,
	datad => \d|Mem|Memory~640_q\,
	combout => \d|Mem|Memory~1050_combout\);

-- Location: FF_X29_Y24_N1
\d|Mem|Memory~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~720feeder_combout\,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~720_q\);

-- Location: LCCOMB_X29_Y25_N16
\d|Mem|Memory~1051\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1051_combout\ = (\d|Mem|Memory~1050_combout\ & (((\d|Mem|Memory~720_q\)) # (!\d|mux_mem_addr|result[2]~0_combout\))) # (!\d|Mem|Memory~1050_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~704_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1050_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~704_q\,
	datad => \d|Mem|Memory~720_q\,
	combout => \d|Mem|Memory~1051_combout\);

-- Location: FF_X29_Y22_N9
\d|Mem|Memory~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~560_q\);

-- Location: FF_X28_Y22_N9
\d|Mem|Memory~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1793_combout\,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~608_q\);

-- Location: FF_X28_Y20_N17
\d|Mem|Memory~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1794_combout\,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~544_q\);

-- Location: LCCOMB_X29_Y22_N2
\d|Mem|Memory~1052\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1052_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~608_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~544_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~544_q\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~608_q\,
	combout => \d|Mem|Memory~1052_combout\);

-- Location: FF_X29_Y22_N21
\d|Mem|Memory~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~624_q\);

-- Location: LCCOMB_X29_Y22_N8
\d|Mem|Memory~1053\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1053_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1052_combout\ & (\d|Mem|Memory~624_q\)) # (!\d|Mem|Memory~1052_combout\ & ((\d|Mem|Memory~560_q\))))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~624_q\,
	datac => \d|Mem|Memory~560_q\,
	datad => \d|Mem|Memory~1052_combout\,
	combout => \d|Mem|Memory~1053_combout\);

-- Location: FF_X29_Y19_N1
\d|Mem|Memory~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1795_combout\,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~528_q\);

-- Location: FF_X27_Y19_N17
\d|Mem|Memory~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~576_q\);

-- Location: FF_X26_Y20_N9
\d|Mem|Memory~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~512feeder_combout\,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~512_q\);

-- Location: LCCOMB_X27_Y19_N16
\d|Mem|Memory~1054\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1054_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~576_q\) # (\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~512_q\ & ((!\d|mux_mem_addr|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~512_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~576_q\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1054_combout\);

-- Location: FF_X29_Y19_N27
\d|Mem|Memory~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1796_combout\,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~592_q\);

-- Location: LCCOMB_X29_Y19_N20
\d|Mem|Memory~1055\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1055_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1054_combout\ & (!\d|Mem|Memory~592_q\)) # (!\d|Mem|Memory~1054_combout\ & ((!\d|Mem|Memory~528_q\))))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (\d|Mem|Memory~1054_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1054_combout\,
	datac => \d|Mem|Memory~592_q\,
	datad => \d|Mem|Memory~528_q\,
	combout => \d|Mem|Memory~1055_combout\);

-- Location: LCCOMB_X30_Y24_N6
\d|Mem|Memory~1056\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1056_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~1053_combout\) # (\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1055_combout\ & 
-- ((!\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1055_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1053_combout\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1056_combout\);

-- Location: FF_X27_Y25_N27
\d|Mem|Memory~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~688_q\);

-- Location: FF_X28_Y25_N25
\d|Mem|Memory~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~736_q\);

-- Location: FF_X28_Y24_N3
\d|Mem|Memory~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~672feeder_combout\,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~672_q\);

-- Location: LCCOMB_X28_Y25_N24
\d|Mem|Memory~1057\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1057_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\) # ((\d|Mem|Memory~736_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~672_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~736_q\,
	datad => \d|Mem|Memory~672_q\,
	combout => \d|Mem|Memory~1057_combout\);

-- Location: FF_X26_Y25_N9
\d|Mem|Memory~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~752feeder_combout\,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~752_q\);

-- Location: LCCOMB_X27_Y25_N26
\d|Mem|Memory~1058\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1058_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1057_combout\ & ((\d|Mem|Memory~752_q\))) # (!\d|Mem|Memory~1057_combout\ & (\d|Mem|Memory~688_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (\d|Mem|Memory~1057_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1057_combout\,
	datac => \d|Mem|Memory~688_q\,
	datad => \d|Mem|Memory~752_q\,
	combout => \d|Mem|Memory~1058_combout\);

-- Location: LCCOMB_X30_Y24_N16
\d|Mem|Memory~1059\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1059_combout\ = (\d|Mem|Memory~1056_combout\ & (((\d|Mem|Memory~1058_combout\) # (!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1056_combout\ & (\d|Mem|Memory~1051_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1056_combout\,
	datab => \d|Mem|Memory~1051_combout\,
	datac => \d|Mem|Memory~1058_combout\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1059_combout\);

-- Location: FF_X31_Y10_N25
\d|alu_out|reg_m[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~8_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(5));

-- Location: LCCOMB_X31_Y17_N30
\d|mux_mem_addr|result[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_mem_addr|result[5]~5_combout\ = (\c|WideOr2~combout\ & (\d|alu_out|reg_m\(5))) # (!\c|WideOr2~combout\ & ((\d|mux_A|Mux10~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr2~combout\,
	datab => \d|alu_out|reg_m\(5),
	datad => \d|mux_A|Mux10~5_combout\,
	combout => \d|mux_mem_addr|result[5]~5_combout\);

-- Location: FF_X34_Y24_N9
\d|Mem|Memory~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~160_q\);

-- Location: FF_X35_Y24_N17
\d|Mem|Memory~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1797_combout\,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~144_q\);

-- Location: FF_X35_Y24_N3
\d|Mem|Memory~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~128_q\);

-- Location: LCCOMB_X35_Y24_N2
\d|Mem|Memory~1060\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1060_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((!\d|Mem|Memory~144_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~128_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~128_q\,
	datad => \d|Mem|Memory~144_q\,
	combout => \d|Mem|Memory~1060_combout\);

-- Location: FF_X34_Y24_N27
\d|Mem|Memory~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~176_q\);

-- Location: LCCOMB_X34_Y24_N8
\d|Mem|Memory~1061\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1061_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1060_combout\ & (\d|Mem|Memory~176_q\)) # (!\d|Mem|Memory~1060_combout\ & ((\d|Mem|Memory~160_q\))))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1060_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~176_q\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~160_q\,
	datad => \d|Mem|Memory~1060_combout\,
	combout => \d|Mem|Memory~1061_combout\);

-- Location: FF_X35_Y20_N25
\d|Mem|Memory~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~80_q\);

-- Location: FF_X36_Y24_N17
\d|Mem|Memory~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~96_q\);

-- Location: FF_X36_Y24_N3
\d|Mem|Memory~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1798_combout\,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~64_q\);

-- Location: LCCOMB_X36_Y24_N16
\d|Mem|Memory~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1062_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~96_q\) # (\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|Mem|Memory~64_q\ & ((!\d|mux_mem_addr|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~64_q\,
	datac => \d|Mem|Memory~96_q\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1062_combout\);

-- Location: FF_X35_Y20_N3
\d|Mem|Memory~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~112_q\);

-- Location: LCCOMB_X35_Y20_N24
\d|Mem|Memory~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1063_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1062_combout\ & (\d|Mem|Memory~112_q\)) # (!\d|Mem|Memory~1062_combout\ & ((\d|Mem|Memory~80_q\))))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~112_q\,
	datac => \d|Mem|Memory~80_q\,
	datad => \d|Mem|Memory~1062_combout\,
	combout => \d|Mem|Memory~1063_combout\);

-- Location: FF_X36_Y22_N17
\d|Mem|Memory~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1799_combout\,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~32_q\);

-- Location: FF_X30_Y21_N1
\d|Mem|Memory~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1800_combout\,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~16_q\);

-- Location: FF_X30_Y21_N19
\d|Mem|Memory~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~0_q\);

-- Location: LCCOMB_X30_Y21_N18
\d|Mem|Memory~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1064_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|Mem|Memory~16_q\))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~0_q\ & !\d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~16_q\,
	datac => \d|Mem|Memory~0_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1064_combout\);

-- Location: FF_X36_Y23_N9
\d|Mem|Memory~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1801_combout\,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~48_q\);

-- Location: LCCOMB_X30_Y24_N10
\d|Mem|Memory~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1065_combout\ = (\d|Mem|Memory~1064_combout\ & (((!\d|mux_mem_addr|result[1]~1_combout\) # (!\d|Mem|Memory~48_q\)))) # (!\d|Mem|Memory~1064_combout\ & (!\d|Mem|Memory~32_q\ & ((\d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~32_q\,
	datab => \d|Mem|Memory~1064_combout\,
	datac => \d|Mem|Memory~48_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1065_combout\);

-- Location: LCCOMB_X30_Y24_N20
\d|Mem|Memory~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1066_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1063_combout\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1065_combout\,
	datab => \d|Mem|Memory~1063_combout\,
	datac => \d|mux_mem_addr|result[3]~2_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1066_combout\);

-- Location: FF_X35_Y25_N25
\d|Mem|Memory~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~208_q\);

-- Location: FF_X34_Y25_N25
\d|Mem|Memory~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~224_q\);

-- Location: FF_X36_Y25_N17
\d|Mem|Memory~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1802_combout\,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~192_q\);

-- Location: LCCOMB_X34_Y25_N24
\d|Mem|Memory~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1067_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~224_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|Mem|Memory~192_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~192_q\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~224_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1067_combout\);

-- Location: FF_X35_Y25_N11
\d|Mem|Memory~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~240_q\);

-- Location: LCCOMB_X35_Y25_N24
\d|Mem|Memory~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1068_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1067_combout\ & ((\d|Mem|Memory~240_q\))) # (!\d|Mem|Memory~1067_combout\ & (\d|Mem|Memory~208_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (\d|Mem|Memory~1067_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1067_combout\,
	datac => \d|Mem|Memory~208_q\,
	datad => \d|Mem|Memory~240_q\,
	combout => \d|Mem|Memory~1068_combout\);

-- Location: LCCOMB_X30_Y24_N14
\d|Mem|Memory~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1069_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1066_combout\ & ((\d|Mem|Memory~1068_combout\))) # (!\d|Mem|Memory~1066_combout\ & (\d|Mem|Memory~1061_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1061_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~1068_combout\,
	datad => \d|Mem|Memory~1066_combout\,
	combout => \d|Mem|Memory~1069_combout\);

-- Location: LCCOMB_X30_Y24_N8
\d|Mem|Memory~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1070_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((\d|Mem|Memory~1059_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1069_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~1069_combout\,
	datad => \d|Mem|Memory~1059_combout\,
	combout => \d|Mem|Memory~1070_combout\);

-- Location: FF_X27_Y24_N17
\d|Mem|Memory~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~928_q\);

-- Location: FF_X27_Y23_N1
\d|Mem|Memory~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~912_q\);

-- Location: FF_X27_Y21_N1
\d|Mem|Memory~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~896feeder_combout\,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~896_q\);

-- Location: LCCOMB_X27_Y23_N0
\d|Mem|Memory~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1071_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\) # ((\d|Mem|Memory~912_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~896_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~912_q\,
	datad => \d|Mem|Memory~896_q\,
	combout => \d|Mem|Memory~1071_combout\);

-- Location: FF_X27_Y24_N3
\d|Mem|Memory~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~944_q\);

-- Location: LCCOMB_X27_Y24_N16
\d|Mem|Memory~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1072_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1071_combout\ & (\d|Mem|Memory~944_q\)) # (!\d|Mem|Memory~1071_combout\ & ((\d|Mem|Memory~928_q\))))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~944_q\,
	datac => \d|Mem|Memory~928_q\,
	datad => \d|Mem|Memory~1071_combout\,
	combout => \d|Mem|Memory~1072_combout\);

-- Location: FF_X28_Y23_N25
\d|Mem|Memory~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~864_q\);

-- Location: FF_X28_Y19_N17
\d|Mem|Memory~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~848_q\);

-- Location: FF_X27_Y19_N11
\d|Mem|Memory~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~832_q\);

-- Location: LCCOMB_X28_Y19_N16
\d|Mem|Memory~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1073_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~848_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~832_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~848_q\,
	datad => \d|Mem|Memory~832_q\,
	combout => \d|Mem|Memory~1073_combout\);

-- Location: FF_X28_Y19_N3
\d|Mem|Memory~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~880_q\);

-- Location: LCCOMB_X28_Y23_N24
\d|Mem|Memory~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1074_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1073_combout\ & ((\d|Mem|Memory~880_q\))) # (!\d|Mem|Memory~1073_combout\ & (\d|Mem|Memory~864_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (\d|Mem|Memory~1073_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1073_combout\,
	datac => \d|Mem|Memory~864_q\,
	datad => \d|Mem|Memory~880_q\,
	combout => \d|Mem|Memory~1074_combout\);

-- Location: FF_X29_Y23_N9
\d|Mem|Memory~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~800_q\);

-- Location: FF_X26_Y19_N17
\d|Mem|Memory~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1803_combout\,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~784_q\);

-- Location: FF_X26_Y19_N3
\d|Mem|Memory~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1804_combout\,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~768_q\);

-- Location: LCCOMB_X26_Y19_N12
\d|Mem|Memory~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1075_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((!\d|Mem|Memory~784_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|Mem|Memory~768_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~768_q\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~784_q\,
	combout => \d|Mem|Memory~1075_combout\);

-- Location: FF_X29_Y23_N27
\d|Mem|Memory~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~816_q\);

-- Location: LCCOMB_X29_Y23_N8
\d|Mem|Memory~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1076_combout\ = (\d|Mem|Memory~1075_combout\ & ((\d|Mem|Memory~816_q\) # ((!\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|Mem|Memory~1075_combout\ & (((\d|Mem|Memory~800_q\ & \d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~816_q\,
	datab => \d|Mem|Memory~1075_combout\,
	datac => \d|Mem|Memory~800_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1076_combout\);

-- Location: LCCOMB_X30_Y24_N26
\d|Mem|Memory~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1077_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1074_combout\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1076_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~1074_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1077_combout\);

-- Location: FF_X30_Y24_N29
\d|Mem|Memory~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~992_q\);

-- Location: FF_X26_Y24_N17
\d|Mem|Memory~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~976_q\);

-- Location: FF_X30_Y24_N23
\d|Mem|Memory~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~960_q\);

-- Location: LCCOMB_X26_Y24_N16
\d|Mem|Memory~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1078_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~976_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~960_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~976_q\,
	datad => \d|Mem|Memory~960_q\,
	combout => \d|Mem|Memory~1078_combout\);

-- Location: FF_X26_Y24_N11
\d|Mem|Memory~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[0]~1_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1008_q\);

-- Location: LCCOMB_X30_Y24_N28
\d|Mem|Memory~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1079_combout\ = (\d|Mem|Memory~1078_combout\ & ((\d|Mem|Memory~1008_q\) # ((!\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|Mem|Memory~1078_combout\ & (((\d|Mem|Memory~992_q\ & \d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1078_combout\,
	datab => \d|Mem|Memory~1008_q\,
	datac => \d|Mem|Memory~992_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1079_combout\);

-- Location: LCCOMB_X30_Y24_N24
\d|Mem|Memory~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1080_combout\ = (\d|Mem|Memory~1077_combout\ & ((\d|Mem|Memory~1079_combout\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1077_combout\ & (((\d|Mem|Memory~1072_combout\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1077_combout\,
	datab => \d|Mem|Memory~1079_combout\,
	datac => \d|Mem|Memory~1072_combout\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1080_combout\);

-- Location: LCCOMB_X30_Y24_N18
\d|Mem|Memory~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1081_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1070_combout\ & ((\d|Mem|Memory~1080_combout\))) # (!\d|Mem|Memory~1070_combout\ & (\d|Mem|Memory~1049_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1049_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~1070_combout\,
	datad => \d|Mem|Memory~1080_combout\,
	combout => \d|Mem|Memory~1081_combout\);

-- Location: LCCOMB_X35_Y14_N10
\d|p|out3[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|out3[0]~9_combout\ = ((\d|p|in\(1)) # ((\d|p|in\(3)) # (!\d|p|out3[1]~6_combout\))) # (!\d|p|out3~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|out3~7_combout\,
	datab => \d|p|in\(1),
	datac => \d|p|out3[1]~6_combout\,
	datad => \d|p|in\(3),
	combout => \d|p|out3[0]~9_combout\);

-- Location: LCCOMB_X35_Y14_N28
\c|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector4~0_combout\ = (\c|state.SW2~q\) # ((\d|p|out3[0]~9_combout\ & \c|state.SM1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|out3[0]~9_combout\,
	datac => \c|state.SM1~q\,
	datad => \c|state.SW2~q\,
	combout => \c|Selector4~0_combout\);

-- Location: LCCOMB_X31_Y10_N10
\d|Mem|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Equal1~0_combout\ = (!\c|Selector4~0_combout\ & ((\c|state.LW2~q\) # ((\c|state.LM1~q\) # (!\c|state.ir_fetch~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LW2~q\,
	datab => \c|Selector4~0_combout\,
	datac => \c|state.ir_fetch~q\,
	datad => \c|state.LM1~q\,
	combout => \d|Mem|Equal1~0_combout\);

-- Location: LCCOMB_X31_Y14_N16
\d|Mem|data_outs[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[0]~0_combout\ = (\d|Mem|Equal1~0_combout\ & \d|Mem|Memory~1081_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Equal1~0_combout\,
	datac => \d|Mem|Memory~1081_combout\,
	combout => \d|Mem|data_outs[0]~0_combout\);

-- Location: LCCOMB_X32_Y14_N18
\d|mux_reg|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux15~1_combout\ = (\d|mux_reg|Mux15~0_combout\) # ((\d|Mem|data_outs[0]~0_combout\ & (!\c|WideOr12~combout\ & !\c|WideOr11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|data_outs[0]~0_combout\,
	datab => \c|WideOr12~combout\,
	datac => \c|WideOr11~combout\,
	datad => \d|mux_reg|Mux15~0_combout\,
	combout => \d|mux_reg|Mux15~1_combout\);

-- Location: LCCOMB_X34_Y10_N4
\c|WideOr14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr14~combout\ = (\c|WideOr14~0_combout\ & \c|WideOr14~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|WideOr14~0_combout\,
	datad => \c|WideOr14~1_combout\,
	combout => \c|WideOr14~combout\);

-- Location: LCCOMB_X34_Y10_N6
\c|WideOr2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr2~1_combout\ = (\c|WideOr2~0_combout\ & !\c|state.LHI~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|WideOr2~0_combout\,
	datad => \c|state.LHI~q\,
	combout => \c|WideOr2~1_combout\);

-- Location: LCCOMB_X32_Y18_N16
\c|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr0~0_combout\ = (!\c|state.LM1~q\ & !\c|state.SM1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c|state.LM1~q\,
	datad => \c|state.SM1~q\,
	combout => \c|WideOr0~0_combout\);

-- Location: LCCOMB_X34_Y10_N8
\d|mux_pcw|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pcw|Mux15~0_combout\ = (\c|WideOr14~combout\ & (((\c|state.ADI_w~q\) # (!\c|WideOr0~0_combout\)) # (!\c|WideOr2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr2~1_combout\,
	datab => \c|state.ADI_w~q\,
	datac => \c|WideOr14~combout\,
	datad => \c|WideOr0~0_combout\,
	combout => \d|mux_pcw|Mux15~0_combout\);

-- Location: LCCOMB_X34_Y10_N2
\d|mux_pcw|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pcw|Mux15~1_combout\ = (\c|state.ADI_w~q\) # ((!\c|WideOr14~combout\ & ((!\c|WideOr0~0_combout\) # (!\c|WideOr2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr2~1_combout\,
	datab => \c|state.ADI_w~q\,
	datac => \c|WideOr14~combout\,
	datad => \c|WideOr0~0_combout\,
	combout => \d|mux_pcw|Mux15~1_combout\);

-- Location: LCCOMB_X34_Y14_N8
\d|mux_pcw|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pcw|Mux15~2_combout\ = (\d|mux_pcw|Mux15~1_combout\ & (((\d|p|out3[1]~5_combout\ & !\c|WideOr14~combout\)))) # (!\d|mux_pcw|Mux15~1_combout\ & ((\d|IR|reg_m\(3)) # ((\c|WideOr14~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(3),
	datab => \d|mux_pcw|Mux15~1_combout\,
	datac => \d|p|out3[1]~5_combout\,
	datad => \c|WideOr14~combout\,
	combout => \d|mux_pcw|Mux15~2_combout\);

-- Location: LCCOMB_X32_Y14_N28
\d|mux_pcw|Mux15\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pcw|Mux15~combout\ = (\d|mux_pcw|Mux15~0_combout\ & ((\d|mux_pcw|Mux15~2_combout\ & (\d|IR|reg_m\(9))) # (!\d|mux_pcw|Mux15~2_combout\ & ((\d|IR|reg_m\(6)))))) # (!\d|mux_pcw|Mux15~0_combout\ & (((\d|mux_pcw|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pcw|Mux15~0_combout\,
	datab => \d|IR|reg_m\(9),
	datac => \d|IR|reg_m\(6),
	datad => \d|mux_pcw|Mux15~2_combout\,
	combout => \d|mux_pcw|Mux15~combout\);

-- Location: LCCOMB_X32_Y14_N6
\c|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector6~1_combout\ = (((\d|p|out3[0]~9_combout\ & \c|state.LM1~q\)) # (!\c|WideOr1~0_combout\)) # (!\c|Selector6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector6~0_combout\,
	datab => \d|p|out3[0]~9_combout\,
	datac => \c|WideOr1~0_combout\,
	datad => \c|state.LM1~q\,
	combout => \c|Selector6~1_combout\);

-- Location: LCCOMB_X34_Y14_N26
\d|mux_pcw|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pcw|Mux14~0_combout\ = (\c|WideOr14~combout\ & (!\d|mux_pcw|Mux15~1_combout\)) # (!\c|WideOr14~combout\ & ((\d|mux_pcw|Mux15~1_combout\ & ((\d|p|out3[2]~2_combout\))) # (!\d|mux_pcw|Mux15~1_combout\ & (\d|IR|reg_m\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr14~combout\,
	datab => \d|mux_pcw|Mux15~1_combout\,
	datac => \d|IR|reg_m\(4),
	datad => \d|p|out3[2]~2_combout\,
	combout => \d|mux_pcw|Mux14~0_combout\);

-- Location: LCCOMB_X32_Y14_N0
\d|mux_pcw|Mux14\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pcw|Mux14~combout\ = (\d|mux_pcw|Mux14~0_combout\ & (((\d|IR|reg_m\(10)) # (!\d|mux_pcw|Mux15~0_combout\)))) # (!\d|mux_pcw|Mux14~0_combout\ & (\d|IR|reg_m\(7) & (\d|mux_pcw|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(7),
	datab => \d|mux_pcw|Mux14~0_combout\,
	datac => \d|mux_pcw|Mux15~0_combout\,
	datad => \d|IR|reg_m\(10),
	combout => \d|mux_pcw|Mux14~combout\);

-- Location: LCCOMB_X34_Y14_N20
\d|mux_pcw|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pcw|Mux13~0_combout\ = (\c|WideOr14~combout\ & (!\d|mux_pcw|Mux15~1_combout\)) # (!\c|WideOr14~combout\ & ((\d|mux_pcw|Mux15~1_combout\ & ((\d|p|out3[3]~8_combout\))) # (!\d|mux_pcw|Mux15~1_combout\ & (\d|IR|reg_m\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr14~combout\,
	datab => \d|mux_pcw|Mux15~1_combout\,
	datac => \d|IR|reg_m\(5),
	datad => \d|p|out3[3]~8_combout\,
	combout => \d|mux_pcw|Mux13~0_combout\);

-- Location: LCCOMB_X32_Y14_N26
\d|mux_pcw|Mux13\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_pcw|Mux13~combout\ = (\d|mux_pcw|Mux15~0_combout\ & ((\d|mux_pcw|Mux13~0_combout\ & ((\d|IR|reg_m\(11)))) # (!\d|mux_pcw|Mux13~0_combout\ & (\d|IR|reg_m\(8))))) # (!\d|mux_pcw|Mux15~0_combout\ & (((\d|mux_pcw|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pcw|Mux15~0_combout\,
	datab => \d|IR|reg_m\(8),
	datac => \d|IR|reg_m\(11),
	datad => \d|mux_pcw|Mux13~0_combout\,
	combout => \d|mux_pcw|Mux13~combout\);

-- Location: LCCOMB_X32_Y14_N20
\d|file|regs_file[3][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file[3][0]~0_combout\ = (\c|Selector6~1_combout\ & (\d|mux_pcw|Mux15~combout\ & (!\d|mux_pcw|Mux13~combout\ & \d|mux_pcw|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector6~1_combout\,
	datab => \d|mux_pcw|Mux15~combout\,
	datac => \d|mux_pcw|Mux13~combout\,
	datad => \d|mux_pcw|Mux14~combout\,
	combout => \d|file|regs_file[3][0]~0_combout\);

-- Location: LCCOMB_X28_Y12_N8
\d|alu|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux7~0_combout\ = (\c|Selector2~0_combout\ & \c|Selector1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c|Selector2~0_combout\,
	datad => \c|Selector1~1_combout\,
	combout => \d|alu|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y12_N24
\d|alu|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~2_combout\ = (\d|mux_alu|Mux5~1_combout\ & ((\d|mux_A|Mux5~4_combout\) # ((\c|WideOr23~combout\ & \d|regA|reg_m\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr23~combout\,
	datab => \d|regA|reg_m\(10),
	datac => \d|mux_A|Mux5~4_combout\,
	datad => \d|mux_alu|Mux5~1_combout\,
	combout => \d|alu|result~2_combout\);

-- Location: LCCOMB_X29_Y11_N20
\d|alu|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux7~1_combout\ = (\c|Selector1~1_combout\ & (((\c|state.SW2~q\) # (\c|state.JLR1~q\)) # (!\c|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector2~0_combout\,
	datab => \c|Selector1~1_combout\,
	datac => \c|state.SW2~q\,
	datad => \c|state.JLR1~q\,
	combout => \d|alu|Mux7~1_combout\);

-- Location: LCCOMB_X28_Y12_N18
\d|alu|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux5~0_combout\ = (\d|alu|Mux7~1_combout\ & (((\c|Selector2~0_combout\) # (!\d|alu|result~2_combout\)))) # (!\d|alu|Mux7~1_combout\ & (\d|alu|Add0~20_combout\ & (!\c|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux7~1_combout\,
	datab => \d|alu|Add0~20_combout\,
	datac => \c|Selector2~0_combout\,
	datad => \d|alu|result~2_combout\,
	combout => \d|alu|Mux5~0_combout\);

-- Location: LCCOMB_X27_Y12_N10
\d|alu|Mux5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux5~combout\ = (\d|alu|Mux7~0_combout\ & ((\d|alu|Mux5~0_combout\ & ((\d|mux_A|Mux5~5_combout\))) # (!\d|alu|Mux5~0_combout\ & (\d|mux_alu|Mux5~1_combout\)))) # (!\d|alu|Mux7~0_combout\ & (((\d|alu|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux7~0_combout\,
	datab => \d|mux_alu|Mux5~1_combout\,
	datac => \d|mux_A|Mux5~5_combout\,
	datad => \d|alu|Mux5~0_combout\,
	combout => \d|alu|Mux5~combout\);

-- Location: FF_X28_Y10_N21
\d|alu_out|reg_m[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~9_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(10));

-- Location: FF_X26_Y19_N15
\d|Mem|Memory~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1805_combout\,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~794_q\);

-- Location: FF_X27_Y19_N5
\d|Mem|Memory~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[10]~3_combout\,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~842_q\);

-- Location: FF_X26_Y19_N9
\d|Mem|Memory~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1806_combout\,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~778_q\);

-- Location: LCCOMB_X27_Y19_N14
\d|Mem|Memory~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1082_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~842_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~778_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~842_q\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~778_q\,
	combout => \d|Mem|Memory~1082_combout\);

-- Location: FF_X28_Y19_N21
\d|Mem|Memory~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~858_q\);

-- Location: LCCOMB_X28_Y19_N20
\d|Mem|Memory~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1083_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1082_combout\ & ((\d|Mem|Memory~858_q\))) # (!\d|Mem|Memory~1082_combout\ & (!\d|Mem|Memory~794_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~794_q\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~858_q\,
	datad => \d|Mem|Memory~1082_combout\,
	combout => \d|Mem|Memory~1083_combout\);

-- Location: FF_X29_Y22_N15
\d|Mem|Memory~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~570_q\);

-- Location: FF_X28_Y22_N11
\d|Mem|Memory~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1807_combout\,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~618_q\);

-- Location: FF_X28_Y23_N11
\d|Mem|Memory~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~554_q\);

-- Location: LCCOMB_X28_Y23_N10
\d|Mem|Memory~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1084_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~618_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~554_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~618_q\,
	datac => \d|Mem|Memory~554_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1084_combout\);

-- Location: FF_X29_Y22_N17
\d|Mem|Memory~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~634_q\);

-- Location: LCCOMB_X29_Y22_N14
\d|Mem|Memory~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1085_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1084_combout\ & ((\d|Mem|Memory~634_q\))) # (!\d|Mem|Memory~1084_combout\ & (\d|Mem|Memory~570_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (\d|Mem|Memory~1084_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1084_combout\,
	datac => \d|Mem|Memory~570_q\,
	datad => \d|Mem|Memory~634_q\,
	combout => \d|Mem|Memory~1085_combout\);

-- Location: FF_X29_Y19_N7
\d|Mem|Memory~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~538_q\);

-- Location: FF_X26_Y22_N17
\d|Mem|Memory~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1808_combout\,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~586_q\);

-- Location: FF_X26_Y22_N27
\d|Mem|Memory~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~522_q\);

-- Location: LCCOMB_X26_Y22_N26
\d|Mem|Memory~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1086_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\) # ((!\d|Mem|Memory~586_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~522_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~522_q\,
	datad => \d|Mem|Memory~586_q\,
	combout => \d|Mem|Memory~1086_combout\);

-- Location: FF_X29_Y19_N25
\d|Mem|Memory~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~602_q\);

-- Location: LCCOMB_X29_Y19_N6
\d|Mem|Memory~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1087_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1086_combout\ & (\d|Mem|Memory~602_q\)) # (!\d|Mem|Memory~1086_combout\ & ((\d|Mem|Memory~538_q\))))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~602_q\,
	datac => \d|Mem|Memory~538_q\,
	datad => \d|Mem|Memory~1086_combout\,
	combout => \d|Mem|Memory~1087_combout\);

-- Location: LCCOMB_X29_Y19_N18
\d|Mem|Memory~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1088_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[4]~4_combout\) # (\d|Mem|Memory~1085_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1087_combout\ & 
-- (!\d|mux_mem_addr|result[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1087_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1085_combout\,
	combout => \d|Mem|Memory~1088_combout\);

-- Location: FF_X29_Y20_N25
\d|Mem|Memory~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~826_q\);

-- Location: FF_X28_Y23_N5
\d|Mem|Memory~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~874_q\);

-- Location: FF_X29_Y23_N5
\d|Mem|Memory~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1809_combout\,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~810_q\);

-- Location: LCCOMB_X28_Y23_N4
\d|Mem|Memory~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1089_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~874_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~810_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~874_q\,
	datad => \d|Mem|Memory~810_q\,
	combout => \d|Mem|Memory~1089_combout\);

-- Location: FF_X26_Y23_N1
\d|Mem|Memory~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~890feeder_combout\,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~890_q\);

-- Location: LCCOMB_X29_Y20_N24
\d|Mem|Memory~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1090_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1089_combout\ & (\d|Mem|Memory~890_q\)) # (!\d|Mem|Memory~1089_combout\ & ((\d|Mem|Memory~826_q\))))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~890_q\,
	datac => \d|Mem|Memory~826_q\,
	datad => \d|Mem|Memory~1089_combout\,
	combout => \d|Mem|Memory~1090_combout\);

-- Location: LCCOMB_X29_Y19_N28
\d|Mem|Memory~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1091_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1088_combout\ & ((\d|Mem|Memory~1090_combout\))) # (!\d|Mem|Memory~1088_combout\ & (\d|Mem|Memory~1083_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1083_combout\,
	datac => \d|Mem|Memory~1090_combout\,
	datad => \d|Mem|Memory~1088_combout\,
	combout => \d|Mem|Memory~1091_combout\);

-- Location: FF_X34_Y23_N13
\d|Mem|Memory~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~426_q\);

-- Location: FF_X34_Y22_N3
\d|Mem|Memory~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~410_q\);

-- Location: FF_X32_Y20_N19
\d|Mem|Memory~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~394_q\);

-- Location: LCCOMB_X34_Y22_N2
\d|Mem|Memory~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1092_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~410_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~394_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~410_q\,
	datad => \d|Mem|Memory~394_q\,
	combout => \d|Mem|Memory~1092_combout\);

-- Location: FF_X34_Y23_N7
\d|Mem|Memory~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~442_q\);

-- Location: LCCOMB_X34_Y23_N12
\d|Mem|Memory~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1093_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1092_combout\ & ((\d|Mem|Memory~442_q\))) # (!\d|Mem|Memory~1092_combout\ & (\d|Mem|Memory~426_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (\d|Mem|Memory~1092_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1092_combout\,
	datac => \d|Mem|Memory~426_q\,
	datad => \d|Mem|Memory~442_q\,
	combout => \d|Mem|Memory~1093_combout\);

-- Location: FF_X34_Y25_N27
\d|Mem|Memory~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~234_q\);

-- Location: FF_X35_Y25_N5
\d|Mem|Memory~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~218_q\);

-- Location: FF_X36_Y25_N27
\d|Mem|Memory~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1810_combout\,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~202_q\);

-- Location: LCCOMB_X35_Y25_N4
\d|Mem|Memory~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1094_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\) # ((\d|Mem|Memory~218_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[1]~1_combout\ & ((!\d|Mem|Memory~202_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~218_q\,
	datad => \d|Mem|Memory~202_q\,
	combout => \d|Mem|Memory~1094_combout\);

-- Location: FF_X35_Y25_N7
\d|Mem|Memory~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~250_q\);

-- Location: LCCOMB_X34_Y25_N26
\d|Mem|Memory~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1095_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1094_combout\ & (\d|Mem|Memory~250_q\)) # (!\d|Mem|Memory~1094_combout\ & ((\d|Mem|Memory~234_q\))))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~250_q\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~234_q\,
	datad => \d|Mem|Memory~1094_combout\,
	combout => \d|Mem|Memory~1095_combout\);

-- Location: FF_X34_Y24_N13
\d|Mem|Memory~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~170_q\);

-- Location: FF_X35_Y24_N5
\d|Mem|Memory~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~154_q\);

-- Location: FF_X35_Y24_N7
\d|Mem|Memory~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1811_combout\,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~138_q\);

-- Location: LCCOMB_X35_Y24_N4
\d|Mem|Memory~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1096_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~154_q\) # (\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|Mem|Memory~138_q\ & ((!\d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~138_q\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~154_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1096_combout\);

-- Location: FF_X34_Y24_N15
\d|Mem|Memory~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1812_combout\,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~186_q\);

-- Location: LCCOMB_X34_Y24_N12
\d|Mem|Memory~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1097_combout\ = (\d|Mem|Memory~1096_combout\ & (((!\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|Mem|Memory~186_q\))) # (!\d|Mem|Memory~1096_combout\ & (((\d|Mem|Memory~170_q\ & \d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1096_combout\,
	datab => \d|Mem|Memory~186_q\,
	datac => \d|Mem|Memory~170_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1097_combout\);

-- Location: LCCOMB_X32_Y24_N22
\d|Mem|Memory~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1098_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[4]~4_combout\) # (\d|Mem|Memory~1095_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1097_combout\ & 
-- (!\d|mux_mem_addr|result[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1097_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1095_combout\,
	combout => \d|Mem|Memory~1098_combout\);

-- Location: FF_X31_Y21_N19
\d|Mem|Memory~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1813_combout\,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~490_q\);

-- Location: FF_X31_Y20_N13
\d|Mem|Memory~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1814_combout\,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~474_q\);

-- Location: FF_X32_Y20_N21
\d|Mem|Memory~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~458_q\);

-- Location: LCCOMB_X32_Y20_N20
\d|Mem|Memory~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1099_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((!\d|Mem|Memory~474_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~458_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~458_q\,
	datad => \d|Mem|Memory~474_q\,
	combout => \d|Mem|Memory~1099_combout\);

-- Location: FF_X32_Y22_N17
\d|Mem|Memory~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~506_q\);

-- Location: LCCOMB_X32_Y22_N16
\d|Mem|Memory~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1100_combout\ = (\d|Mem|Memory~1099_combout\ & (((\d|Mem|Memory~506_q\) # (!\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|Mem|Memory~1099_combout\ & (!\d|Mem|Memory~490_q\ & ((\d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~490_q\,
	datab => \d|Mem|Memory~1099_combout\,
	datac => \d|Mem|Memory~506_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1100_combout\);

-- Location: LCCOMB_X32_Y24_N16
\d|Mem|Memory~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1101_combout\ = (\d|Mem|Memory~1098_combout\ & (((\d|Mem|Memory~1100_combout\) # (!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1098_combout\ & (\d|Mem|Memory~1093_combout\ & (\d|mux_mem_addr|result[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1098_combout\,
	datab => \d|Mem|Memory~1093_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1100_combout\,
	combout => \d|Mem|Memory~1101_combout\);

-- Location: FF_X31_Y26_N29
\d|Mem|Memory~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~330_q\);

-- Location: FF_X32_Y26_N21
\d|Mem|Memory~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~298_q\);

-- Location: FF_X32_Y26_N15
\d|Mem|Memory~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~266_q\);

-- Location: LCCOMB_X32_Y26_N20
\d|Mem|Memory~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1102_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~298_q\) # (\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~266_q\ & ((!\d|mux_mem_addr|result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~266_q\,
	datac => \d|Mem|Memory~298_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1102_combout\);

-- Location: FF_X31_Y26_N31
\d|Mem|Memory~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~362_q\);

-- Location: LCCOMB_X31_Y26_N28
\d|Mem|Memory~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1103_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1102_combout\ & (\d|Mem|Memory~362_q\)) # (!\d|Mem|Memory~1102_combout\ & ((\d|Mem|Memory~330_q\))))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (((\d|Mem|Memory~1102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~362_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~330_q\,
	datad => \d|Mem|Memory~1102_combout\,
	combout => \d|Mem|Memory~1103_combout\);

-- Location: FF_X35_Y20_N21
\d|Mem|Memory~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~90_q\);

-- Location: FF_X36_Y23_N19
\d|Mem|Memory~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1815_combout\,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~58_q\);

-- Location: FF_X36_Y23_N29
\d|Mem|Memory~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~26_q\);

-- Location: LCCOMB_X36_Y23_N28
\d|Mem|Memory~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1104_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|Mem|Memory~58_q\))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~26_q\ & !\d|mux_mem_addr|result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~58_q\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~26_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1104_combout\);

-- Location: FF_X35_Y20_N31
\d|Mem|Memory~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1816_combout\,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~122_q\);

-- Location: LCCOMB_X35_Y20_N20
\d|Mem|Memory~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1105_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1104_combout\ & (!\d|Mem|Memory~122_q\)) # (!\d|Mem|Memory~1104_combout\ & ((\d|Mem|Memory~90_q\))))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (((\d|Mem|Memory~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~122_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~90_q\,
	datad => \d|Mem|Memory~1104_combout\,
	combout => \d|Mem|Memory~1105_combout\);

-- Location: FF_X36_Y24_N29
\d|Mem|Memory~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~74_q\);

-- Location: FF_X36_Y22_N11
\d|Mem|Memory~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1817_combout\,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~42_q\);

-- Location: FF_X30_Y21_N13
\d|Mem|Memory~10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~10_q\);

-- Location: LCCOMB_X30_Y21_N12
\d|Mem|Memory~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1106_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|Mem|Memory~42_q\))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~10_q\ & !\d|mux_mem_addr|result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~42_q\,
	datac => \d|Mem|Memory~10_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1106_combout\);

-- Location: FF_X36_Y24_N7
\d|Mem|Memory~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~106_q\);

-- Location: LCCOMB_X36_Y24_N28
\d|Mem|Memory~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1107_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1106_combout\ & ((\d|Mem|Memory~106_q\))) # (!\d|Mem|Memory~1106_combout\ & (\d|Mem|Memory~74_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (\d|Mem|Memory~1106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~1106_combout\,
	datac => \d|Mem|Memory~74_q\,
	datad => \d|Mem|Memory~106_q\,
	combout => \d|Mem|Memory~1107_combout\);

-- Location: LCCOMB_X32_Y24_N10
\d|Mem|Memory~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1108_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1105_combout\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~1107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1107_combout\,
	datac => \d|Mem|Memory~1105_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1108_combout\);

-- Location: FF_X32_Y24_N13
\d|Mem|Memory~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~346_q\);

-- Location: FF_X35_Y23_N29
\d|Mem|Memory~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~314_q\);

-- Location: FF_X35_Y23_N7
\d|Mem|Memory~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~282feeder_combout\,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~282_q\);

-- Location: LCCOMB_X35_Y23_N28
\d|Mem|Memory~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1109_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\) # ((\d|Mem|Memory~314_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~282_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~314_q\,
	datad => \d|Mem|Memory~282_q\,
	combout => \d|Mem|Memory~1109_combout\);

-- Location: FF_X32_Y24_N15
\d|Mem|Memory~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~378_q\);

-- Location: LCCOMB_X32_Y24_N12
\d|Mem|Memory~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1110_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1109_combout\ & (\d|Mem|Memory~378_q\)) # (!\d|Mem|Memory~1109_combout\ & ((\d|Mem|Memory~346_q\))))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (((\d|Mem|Memory~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~378_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~346_q\,
	datad => \d|Mem|Memory~1109_combout\,
	combout => \d|Mem|Memory~1110_combout\);

-- Location: LCCOMB_X32_Y24_N0
\d|Mem|Memory~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1111_combout\ = (\d|Mem|Memory~1108_combout\ & (((\d|Mem|Memory~1110_combout\) # (!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1108_combout\ & (\d|Mem|Memory~1103_combout\ & (\d|mux_mem_addr|result[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1108_combout\,
	datab => \d|Mem|Memory~1103_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1110_combout\,
	combout => \d|Mem|Memory~1111_combout\);

-- Location: LCCOMB_X32_Y24_N18
\d|Mem|Memory~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1112_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1101_combout\) # ((\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & (((!\d|mux_mem_addr|result[5]~5_combout\ & 
-- \d|Mem|Memory~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1101_combout\,
	datac => \d|mux_mem_addr|result[5]~5_combout\,
	datad => \d|Mem|Memory~1111_combout\,
	combout => \d|Mem|Memory~1112_combout\);

-- Location: FF_X27_Y20_N17
\d|Mem|Memory~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~970_q\);

-- Location: FF_X27_Y24_N13
\d|Mem|Memory~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~938_q\);

-- Location: FF_X27_Y21_N27
\d|Mem|Memory~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~906feeder_combout\,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~906_q\);

-- Location: LCCOMB_X27_Y24_N12
\d|Mem|Memory~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1113_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~938_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~906_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~906_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~938_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1113_combout\);

-- Location: FF_X27_Y20_N11
\d|Mem|Memory~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1002_q\);

-- Location: LCCOMB_X27_Y20_N16
\d|Mem|Memory~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1114_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1113_combout\ & ((\d|Mem|Memory~1002_q\))) # (!\d|Mem|Memory~1113_combout\ & (\d|Mem|Memory~970_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (\d|Mem|Memory~1113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~1113_combout\,
	datac => \d|Mem|Memory~970_q\,
	datad => \d|Mem|Memory~1002_q\,
	combout => \d|Mem|Memory~1114_combout\);

-- Location: FF_X29_Y24_N11
\d|Mem|Memory~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~730_q\);

-- Location: FF_X27_Y25_N5
\d|Mem|Memory~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~698_q\);

-- Location: FF_X27_Y25_N31
\d|Mem|Memory~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~666_q\);

-- Location: LCCOMB_X27_Y25_N4
\d|Mem|Memory~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1115_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~698_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~666_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~666_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~698_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1115_combout\);

-- Location: FF_X29_Y24_N21
\d|Mem|Memory~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~762_q\);

-- Location: LCCOMB_X29_Y24_N10
\d|Mem|Memory~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1116_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1115_combout\ & ((\d|Mem|Memory~762_q\))) # (!\d|Mem|Memory~1115_combout\ & (\d|Mem|Memory~730_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (\d|Mem|Memory~1115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~1115_combout\,
	datac => \d|Mem|Memory~730_q\,
	datad => \d|Mem|Memory~762_q\,
	combout => \d|Mem|Memory~1116_combout\);

-- Location: FF_X29_Y25_N19
\d|Mem|Memory~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~714_q\);

-- Location: FF_X28_Y24_N5
\d|Mem|Memory~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~682_q\);

-- Location: FF_X28_Y24_N23
\d|Mem|Memory~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~650_q\);

-- Location: LCCOMB_X28_Y24_N4
\d|Mem|Memory~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1117_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~682_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~650_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~650_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~682_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1117_combout\);

-- Location: FF_X28_Y25_N3
\d|Mem|Memory~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1818_combout\,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~746_q\);

-- Location: LCCOMB_X29_Y25_N18
\d|Mem|Memory~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1118_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1117_combout\ & (!\d|Mem|Memory~746_q\)) # (!\d|Mem|Memory~1117_combout\ & ((\d|Mem|Memory~714_q\))))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (((\d|Mem|Memory~1117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~746_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~714_q\,
	datad => \d|Mem|Memory~1117_combout\,
	combout => \d|Mem|Memory~1118_combout\);

-- Location: LCCOMB_X32_Y24_N28
\d|Mem|Memory~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1119_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1116_combout\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~1118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1118_combout\,
	datac => \d|Mem|Memory~1116_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1119_combout\);

-- Location: FF_X26_Y24_N5
\d|Mem|Memory~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~986_q\);

-- Location: FF_X27_Y24_N23
\d|Mem|Memory~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~954_q\);

-- Location: FF_X27_Y23_N3
\d|Mem|Memory~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~922_q\);

-- Location: LCCOMB_X27_Y24_N22
\d|Mem|Memory~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1120_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\) # ((\d|Mem|Memory~954_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~922_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~954_q\,
	datad => \d|Mem|Memory~922_q\,
	combout => \d|Mem|Memory~1120_combout\);

-- Location: FF_X26_Y24_N23
\d|Mem|Memory~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[10]~3_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1018_q\);

-- Location: LCCOMB_X26_Y24_N4
\d|Mem|Memory~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1121_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1120_combout\ & ((\d|Mem|Memory~1018_q\))) # (!\d|Mem|Memory~1120_combout\ & (\d|Mem|Memory~986_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (\d|Mem|Memory~1120_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~1120_combout\,
	datac => \d|Mem|Memory~986_q\,
	datad => \d|Mem|Memory~1018_q\,
	combout => \d|Mem|Memory~1121_combout\);

-- Location: LCCOMB_X32_Y24_N30
\d|Mem|Memory~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1122_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1119_combout\ & ((\d|Mem|Memory~1121_combout\))) # (!\d|Mem|Memory~1119_combout\ & (\d|Mem|Memory~1114_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1114_combout\,
	datab => \d|Mem|Memory~1121_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1119_combout\,
	combout => \d|Mem|Memory~1122_combout\);

-- Location: LCCOMB_X29_Y19_N30
\d|Mem|Memory~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1123_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1112_combout\ & (\d|Mem|Memory~1122_combout\)) # (!\d|Mem|Memory~1112_combout\ & ((\d|Mem|Memory~1091_combout\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1122_combout\,
	datac => \d|Mem|Memory~1112_combout\,
	datad => \d|Mem|Memory~1091_combout\,
	combout => \d|Mem|Memory~1123_combout\);

-- Location: LCCOMB_X34_Y14_N16
\d|Mem|data_outs[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[10]~1_combout\ = (\d|Mem|Equal1~0_combout\ & \d|Mem|Memory~1123_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Equal1~0_combout\,
	datad => \d|Mem|Memory~1123_combout\,
	combout => \d|Mem|data_outs[10]~1_combout\);

-- Location: LCCOMB_X28_Y14_N10
\d|mux_reg|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux5~0_combout\ = (\c|WideOr12~combout\ & ((\c|WideOr11~combout\) # ((\d|alu_out|reg_m\(10))))) # (!\c|WideOr12~combout\ & (!\c|WideOr11~combout\ & ((\d|Mem|data_outs[10]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr12~combout\,
	datab => \c|WideOr11~combout\,
	datac => \d|alu_out|reg_m\(10),
	datad => \d|Mem|data_outs[10]~1_combout\,
	combout => \d|mux_reg|Mux5~0_combout\);

-- Location: LCCOMB_X28_Y14_N22
\d|mux_reg|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux5~1_combout\ = (\c|WideOr11~combout\ & ((\d|mux_reg|Mux5~0_combout\ & ((\d|IR|reg_m\(3)))) # (!\d|mux_reg|Mux5~0_combout\ & (\d|alu|Mux5~combout\)))) # (!\c|WideOr11~combout\ & (((\d|mux_reg|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux5~combout\,
	datab => \d|IR|reg_m\(3),
	datac => \c|WideOr11~combout\,
	datad => \d|mux_reg|Mux5~0_combout\,
	combout => \d|mux_reg|Mux5~1_combout\);

-- Location: LCCOMB_X26_Y12_N12
\d|alu|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~3_combout\ = (\d|mux_alu|Mux4~1_combout\ & ((\d|mux_A|Mux4~4_combout\) # ((\d|regA|reg_m\(11) & \c|WideOr23~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|regA|reg_m\(11),
	datab => \c|WideOr23~combout\,
	datac => \d|mux_alu|Mux4~1_combout\,
	datad => \d|mux_A|Mux4~4_combout\,
	combout => \d|alu|result~3_combout\);

-- Location: LCCOMB_X26_Y12_N20
\d|alu|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux4~0_combout\ = (\d|alu|Mux7~1_combout\ & (((\c|Selector2~0_combout\) # (!\d|alu|result~3_combout\)))) # (!\d|alu|Mux7~1_combout\ & (\d|alu|Add0~22_combout\ & (!\c|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Add0~22_combout\,
	datab => \d|alu|Mux7~1_combout\,
	datac => \c|Selector2~0_combout\,
	datad => \d|alu|result~3_combout\,
	combout => \d|alu|Mux4~0_combout\);

-- Location: LCCOMB_X27_Y12_N4
\d|alu|Mux4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux4~combout\ = (\d|alu|Mux4~0_combout\ & (((\d|mux_A|Mux4~5_combout\) # (!\d|alu|Mux7~0_combout\)))) # (!\d|alu|Mux4~0_combout\ & (\d|mux_alu|Mux4~1_combout\ & (\d|alu|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux4~1_combout\,
	datab => \d|alu|Mux4~0_combout\,
	datac => \d|alu|Mux7~0_combout\,
	datad => \d|mux_A|Mux4~5_combout\,
	combout => \d|alu|Mux4~combout\);

-- Location: FF_X28_Y18_N25
\d|Mem|Memory~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[11]~5_combout\,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~795_q\);

-- Location: FF_X35_Y23_N25
\d|Mem|Memory~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~315_q\);

-- Location: FF_X35_Y23_N19
\d|Mem|Memory~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~283_q\);

-- Location: LCCOMB_X35_Y23_N24
\d|Mem|Memory~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1124_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~315_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~283_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~283_q\,
	datac => \d|Mem|Memory~315_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1124_combout\);

-- Location: FF_X29_Y20_N27
\d|Mem|Memory~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~827_q\);

-- Location: LCCOMB_X29_Y20_N26
\d|Mem|Memory~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1125_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1124_combout\ & (\d|Mem|Memory~827_q\)) # (!\d|Mem|Memory~1124_combout\ & ((\d|Mem|Memory~795_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1124_combout\,
	datac => \d|Mem|Memory~827_q\,
	datad => \d|Mem|Memory~795_q\,
	combout => \d|Mem|Memory~1125_combout\);

-- Location: FF_X27_Y19_N1
\d|Mem|Memory~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~843_q\);

-- Location: FF_X31_Y26_N25
\d|Mem|Memory~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~363_q\);

-- Location: FF_X31_Y26_N11
\d|Mem|Memory~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~331_q\);

-- Location: LCCOMB_X31_Y26_N24
\d|Mem|Memory~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1126_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~363_q\) # (\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~331_q\ & ((!\d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~331_q\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~363_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1126_combout\);

-- Location: FF_X28_Y23_N31
\d|Mem|Memory~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~875feeder_combout\,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~875_q\);

-- Location: LCCOMB_X27_Y19_N0
\d|Mem|Memory~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1127_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1126_combout\ & ((\d|Mem|Memory~875_q\))) # (!\d|Mem|Memory~1126_combout\ & (\d|Mem|Memory~843_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1126_combout\,
	datac => \d|Mem|Memory~843_q\,
	datad => \d|Mem|Memory~875_q\,
	combout => \d|Mem|Memory~1127_combout\);

-- Location: FF_X26_Y19_N11
\d|Mem|Memory~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~779_q\);

-- Location: FF_X32_Y26_N9
\d|Mem|Memory~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~299_q\);

-- Location: FF_X32_Y26_N3
\d|Mem|Memory~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~267_q\);

-- Location: LCCOMB_X32_Y26_N8
\d|Mem|Memory~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1128_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~299_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~267_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~299_q\,
	datad => \d|Mem|Memory~267_q\,
	combout => \d|Mem|Memory~1128_combout\);

-- Location: FF_X29_Y23_N7
\d|Mem|Memory~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1819_combout\,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~811_q\);

-- Location: LCCOMB_X26_Y19_N10
\d|Mem|Memory~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1129_combout\ = (\d|Mem|Memory~1128_combout\ & (((!\d|Mem|Memory~811_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1128_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~779_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1128_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~779_q\,
	datad => \d|Mem|Memory~811_q\,
	combout => \d|Mem|Memory~1129_combout\);

-- Location: LCCOMB_X30_Y20_N0
\d|Mem|Memory~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1130_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1127_combout\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1129_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1127_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1129_combout\,
	combout => \d|Mem|Memory~1130_combout\);

-- Location: FF_X28_Y19_N15
\d|Mem|Memory~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~859_q\);

-- Location: FF_X29_Y18_N1
\d|Mem|Memory~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~379_q\);

-- Location: FF_X32_Y24_N25
\d|Mem|Memory~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~347feeder_combout\,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~347_q\);

-- Location: LCCOMB_X29_Y18_N0
\d|Mem|Memory~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1131_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~379_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~347_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~379_q\,
	datad => \d|Mem|Memory~347_q\,
	combout => \d|Mem|Memory~1131_combout\);

-- Location: FF_X28_Y19_N1
\d|Mem|Memory~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~891_q\);

-- Location: LCCOMB_X28_Y19_N14
\d|Mem|Memory~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1132_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1131_combout\ & ((\d|Mem|Memory~891_q\))) # (!\d|Mem|Memory~1131_combout\ & (\d|Mem|Memory~859_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1131_combout\,
	datac => \d|Mem|Memory~859_q\,
	datad => \d|Mem|Memory~891_q\,
	combout => \d|Mem|Memory~1132_combout\);

-- Location: LCCOMB_X30_Y20_N26
\d|Mem|Memory~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1133_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1130_combout\ & ((\d|Mem|Memory~1132_combout\))) # (!\d|Mem|Memory~1130_combout\ & (\d|Mem|Memory~1125_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (\d|Mem|Memory~1130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1130_combout\,
	datac => \d|Mem|Memory~1125_combout\,
	datad => \d|Mem|Memory~1132_combout\,
	combout => \d|Mem|Memory~1133_combout\);

-- Location: FF_X30_Y25_N25
\d|Mem|Memory~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~715_q\);

-- Location: FF_X30_Y25_N3
\d|Mem|Memory~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~667_q\);

-- Location: FF_X30_Y26_N9
\d|Mem|Memory~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~651feeder_combout\,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~651_q\);

-- Location: LCCOMB_X30_Y25_N2
\d|Mem|Memory~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1134_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\) # ((\d|Mem|Memory~667_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~651_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~667_q\,
	datad => \d|Mem|Memory~651_q\,
	combout => \d|Mem|Memory~1134_combout\);

-- Location: FF_X29_Y24_N23
\d|Mem|Memory~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~731_q\);

-- Location: LCCOMB_X30_Y25_N24
\d|Mem|Memory~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1135_combout\ = (\d|Mem|Memory~1134_combout\ & ((\d|Mem|Memory~731_q\) # ((!\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|Mem|Memory~1134_combout\ & (((\d|Mem|Memory~715_q\ & \d|mux_mem_addr|result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~731_q\,
	datab => \d|Mem|Memory~1134_combout\,
	datac => \d|Mem|Memory~715_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1135_combout\);

-- Location: FF_X35_Y21_N9
\d|Mem|Memory~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1820_combout\,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~187_q\);

-- Location: FF_X34_Y25_N29
\d|Mem|Memory~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~235_q\);

-- Location: FF_X34_Y24_N1
\d|Mem|Memory~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~171feeder_combout\,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~171_q\);

-- Location: LCCOMB_X34_Y25_N28
\d|Mem|Memory~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1136_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\) # ((\d|Mem|Memory~235_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~171_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~235_q\,
	datad => \d|Mem|Memory~171_q\,
	combout => \d|Mem|Memory~1136_combout\);

-- Location: FF_X30_Y20_N13
\d|Mem|Memory~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~251_q\);

-- Location: LCCOMB_X30_Y20_N12
\d|Mem|Memory~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1137_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1136_combout\ & ((\d|Mem|Memory~251_q\))) # (!\d|Mem|Memory~1136_combout\ & (!\d|Mem|Memory~187_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~187_q\,
	datac => \d|Mem|Memory~251_q\,
	datad => \d|Mem|Memory~1136_combout\,
	combout => \d|Mem|Memory~1137_combout\);

-- Location: FF_X36_Y25_N13
\d|Mem|Memory~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1821_combout\,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~203_q\);

-- Location: FF_X35_Y24_N1
\d|Mem|Memory~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1822_combout\,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~155_q\);

-- Location: FF_X35_Y24_N19
\d|Mem|Memory~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~139_q\);

-- Location: LCCOMB_X35_Y24_N18
\d|Mem|Memory~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1138_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((!\d|Mem|Memory~155_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~139_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~139_q\,
	datad => \d|Mem|Memory~155_q\,
	combout => \d|Mem|Memory~1138_combout\);

-- Location: FF_X30_Y20_N23
\d|Mem|Memory~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1823_combout\,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~219_q\);

-- Location: LCCOMB_X30_Y20_N8
\d|Mem|Memory~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1139_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1138_combout\ & ((!\d|Mem|Memory~219_q\))) # (!\d|Mem|Memory~1138_combout\ & (!\d|Mem|Memory~203_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (((\d|Mem|Memory~1138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~203_q\,
	datac => \d|Mem|Memory~219_q\,
	datad => \d|Mem|Memory~1138_combout\,
	combout => \d|Mem|Memory~1139_combout\);

-- Location: LCCOMB_X30_Y20_N10
\d|Mem|Memory~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1140_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1137_combout\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1139_combout\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~1137_combout\,
	combout => \d|Mem|Memory~1140_combout\);

-- Location: FF_X31_Y24_N25
\d|Mem|Memory~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1824_combout\,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~747_q\);

-- Location: FF_X27_Y25_N17
\d|Mem|Memory~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~699_q\);

-- Location: FF_X28_Y24_N25
\d|Mem|Memory~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~683_q\);

-- Location: LCCOMB_X27_Y25_N16
\d|Mem|Memory~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1141_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\) # ((\d|Mem|Memory~699_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~683_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~699_q\,
	datad => \d|Mem|Memory~683_q\,
	combout => \d|Mem|Memory~1141_combout\);

-- Location: FF_X26_Y25_N27
\d|Mem|Memory~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~763_q\);

-- Location: LCCOMB_X26_Y25_N26
\d|Mem|Memory~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1142_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1141_combout\ & ((\d|Mem|Memory~763_q\))) # (!\d|Mem|Memory~1141_combout\ & (!\d|Mem|Memory~747_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (((\d|Mem|Memory~1141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~747_q\,
	datac => \d|Mem|Memory~763_q\,
	datad => \d|Mem|Memory~1141_combout\,
	combout => \d|Mem|Memory~1142_combout\);

-- Location: LCCOMB_X30_Y20_N20
\d|Mem|Memory~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1143_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1140_combout\ & (\d|Mem|Memory~1142_combout\)) # (!\d|Mem|Memory~1140_combout\ & ((\d|Mem|Memory~1135_combout\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1142_combout\,
	datac => \d|Mem|Memory~1135_combout\,
	datad => \d|Mem|Memory~1140_combout\,
	combout => \d|Mem|Memory~1143_combout\);

-- Location: FF_X30_Y19_N1
\d|Mem|Memory~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~539_q\);

-- Location: FF_X26_Y22_N13
\d|Mem|Memory~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~587_q\);

-- Location: FF_X26_Y22_N7
\d|Mem|Memory~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~523_q\);

-- Location: LCCOMB_X26_Y22_N12
\d|Mem|Memory~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1144_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\) # ((\d|Mem|Memory~587_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~523_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~587_q\,
	datad => \d|Mem|Memory~523_q\,
	combout => \d|Mem|Memory~1144_combout\);

-- Location: FF_X30_Y19_N19
\d|Mem|Memory~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~603_q\);

-- Location: LCCOMB_X30_Y19_N0
\d|Mem|Memory~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1145_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1144_combout\ & ((\d|Mem|Memory~603_q\))) # (!\d|Mem|Memory~1144_combout\ & (\d|Mem|Memory~539_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (\d|Mem|Memory~1144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1144_combout\,
	datac => \d|Mem|Memory~539_q\,
	datad => \d|Mem|Memory~603_q\,
	combout => \d|Mem|Memory~1145_combout\);

-- Location: FF_X36_Y23_N31
\d|Mem|Memory~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1825_combout\,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~59_q\);

-- Location: FF_X36_Y24_N25
\d|Mem|Memory~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~107_q\);

-- Location: FF_X36_Y22_N5
\d|Mem|Memory~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1826_combout\,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~43_q\);

-- Location: LCCOMB_X36_Y24_N24
\d|Mem|Memory~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1146_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~107_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~43_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~43_q\,
	datac => \d|Mem|Memory~107_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1146_combout\);

-- Location: FF_X35_Y20_N9
\d|Mem|Memory~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~123_q\);

-- Location: LCCOMB_X35_Y20_N8
\d|Mem|Memory~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1147_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1146_combout\ & ((\d|Mem|Memory~123_q\))) # (!\d|Mem|Memory~1146_combout\ & (!\d|Mem|Memory~59_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~59_q\,
	datac => \d|Mem|Memory~123_q\,
	datad => \d|Mem|Memory~1146_combout\,
	combout => \d|Mem|Memory~1147_combout\);

-- Location: FF_X36_Y21_N1
\d|Mem|Memory~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1827_combout\,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~27_q\);

-- Location: FF_X36_Y20_N9
\d|Mem|Memory~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~75_q\);

-- Location: FF_X36_Y20_N3
\d|Mem|Memory~11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~11_q\);

-- Location: LCCOMB_X36_Y20_N8
\d|Mem|Memory~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1148_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\) # ((\d|Mem|Memory~75_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~11_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~75_q\,
	datad => \d|Mem|Memory~11_q\,
	combout => \d|Mem|Memory~1148_combout\);

-- Location: FF_X35_Y20_N11
\d|Mem|Memory~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~91_q\);

-- Location: LCCOMB_X35_Y20_N10
\d|Mem|Memory~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1149_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1148_combout\ & (\d|Mem|Memory~91_q\)) # (!\d|Mem|Memory~1148_combout\ & ((!\d|Mem|Memory~27_q\))))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (\d|Mem|Memory~1148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1148_combout\,
	datac => \d|Mem|Memory~91_q\,
	datad => \d|Mem|Memory~27_q\,
	combout => \d|Mem|Memory~1149_combout\);

-- Location: LCCOMB_X30_Y20_N6
\d|Mem|Memory~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1150_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[5]~5_combout\) # (\d|Mem|Memory~1147_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1149_combout\ & 
-- (!\d|mux_mem_addr|result[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1149_combout\,
	datac => \d|mux_mem_addr|result[5]~5_combout\,
	datad => \d|Mem|Memory~1147_combout\,
	combout => \d|Mem|Memory~1150_combout\);

-- Location: FF_X29_Y22_N19
\d|Mem|Memory~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~571_q\);

-- Location: FF_X28_Y22_N21
\d|Mem|Memory~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1828_combout\,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~619_q\);

-- Location: FF_X28_Y20_N3
\d|Mem|Memory~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1829_combout\,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~555_q\);

-- Location: LCCOMB_X29_Y22_N12
\d|Mem|Memory~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1151_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~619_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~555_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~555_q\,
	datad => \d|Mem|Memory~619_q\,
	combout => \d|Mem|Memory~1151_combout\);

-- Location: FF_X29_Y22_N23
\d|Mem|Memory~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~635_q\);

-- Location: LCCOMB_X29_Y22_N18
\d|Mem|Memory~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1152_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1151_combout\ & (\d|Mem|Memory~635_q\)) # (!\d|Mem|Memory~1151_combout\ & ((\d|Mem|Memory~571_q\))))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~635_q\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~571_q\,
	datad => \d|Mem|Memory~1151_combout\,
	combout => \d|Mem|Memory~1152_combout\);

-- Location: LCCOMB_X30_Y20_N24
\d|Mem|Memory~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1153_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1150_combout\ & (\d|Mem|Memory~1152_combout\)) # (!\d|Mem|Memory~1150_combout\ & ((\d|Mem|Memory~1145_combout\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1152_combout\,
	datab => \d|Mem|Memory~1145_combout\,
	datac => \d|mux_mem_addr|result[5]~5_combout\,
	datad => \d|Mem|Memory~1150_combout\,
	combout => \d|Mem|Memory~1153_combout\);

-- Location: LCCOMB_X30_Y20_N18
\d|Mem|Memory~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1154_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[4]~4_combout\) # (\d|Mem|Memory~1143_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~1153_combout\ & 
-- (!\d|mux_mem_addr|result[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1153_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1143_combout\,
	combout => \d|Mem|Memory~1154_combout\);

-- Location: FF_X31_Y22_N9
\d|Mem|Memory~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~923_q\);

-- Location: FF_X31_Y22_N11
\d|Mem|Memory~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~443_q\);

-- Location: FF_X34_Y22_N13
\d|Mem|Memory~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~411_q\);

-- Location: LCCOMB_X31_Y22_N10
\d|Mem|Memory~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1155_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~443_q\) # (\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~411_q\ & ((!\d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~411_q\,
	datac => \d|Mem|Memory~443_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1155_combout\);

-- Location: FF_X27_Y24_N25
\d|Mem|Memory~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~955_q\);

-- Location: LCCOMB_X31_Y22_N8
\d|Mem|Memory~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1156_combout\ = (\d|Mem|Memory~1155_combout\ & ((\d|Mem|Memory~955_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1155_combout\ & (((\d|Mem|Memory~923_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1155_combout\,
	datab => \d|Mem|Memory~955_q\,
	datac => \d|Mem|Memory~923_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1156_combout\);

-- Location: FF_X27_Y20_N29
\d|Mem|Memory~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~971_q\);

-- Location: FF_X31_Y21_N5
\d|Mem|Memory~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1830_combout\,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~491_q\);

-- Location: FF_X32_Y20_N23
\d|Mem|Memory~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~459_q\);

-- Location: LCCOMB_X32_Y20_N22
\d|Mem|Memory~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1157_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[5]~5_combout\)) # (!\d|Mem|Memory~491_q\))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~459_q\ & !\d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~491_q\,
	datac => \d|Mem|Memory~459_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1157_combout\);

-- Location: FF_X27_Y20_N7
\d|Mem|Memory~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1003_q\);

-- Location: LCCOMB_X27_Y20_N28
\d|Mem|Memory~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1158_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1157_combout\ & ((\d|Mem|Memory~1003_q\))) # (!\d|Mem|Memory~1157_combout\ & (\d|Mem|Memory~971_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1157_combout\,
	datac => \d|Mem|Memory~971_q\,
	datad => \d|Mem|Memory~1003_q\,
	combout => \d|Mem|Memory~1158_combout\);

-- Location: FF_X27_Y21_N13
\d|Mem|Memory~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~907_q\);

-- Location: FF_X34_Y23_N9
\d|Mem|Memory~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~427_q\);

-- Location: FF_X32_Y20_N9
\d|Mem|Memory~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~395_q\);

-- Location: LCCOMB_X34_Y23_N8
\d|Mem|Memory~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1159_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~427_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~395_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~427_q\,
	datad => \d|Mem|Memory~395_q\,
	combout => \d|Mem|Memory~1159_combout\);

-- Location: FF_X27_Y24_N19
\d|Mem|Memory~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~939_q\);

-- Location: LCCOMB_X27_Y21_N12
\d|Mem|Memory~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1160_combout\ = (\d|Mem|Memory~1159_combout\ & ((\d|Mem|Memory~939_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1159_combout\ & (((\d|Mem|Memory~907_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~939_q\,
	datab => \d|Mem|Memory~1159_combout\,
	datac => \d|Mem|Memory~907_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1160_combout\);

-- Location: LCCOMB_X30_Y20_N28
\d|Mem|Memory~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1161_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1158_combout\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1160_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1158_combout\,
	datac => \d|Mem|Memory~1160_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1161_combout\);

-- Location: FF_X26_Y24_N1
\d|Mem|Memory~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~987_q\);

-- Location: FF_X31_Y20_N7
\d|Mem|Memory~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~507_q\);

-- Location: FF_X31_Y20_N1
\d|Mem|Memory~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~475_q\);

-- Location: LCCOMB_X31_Y20_N6
\d|Mem|Memory~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1162_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~507_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~475_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~475_q\,
	datac => \d|Mem|Memory~507_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1162_combout\);

-- Location: FF_X26_Y24_N3
\d|Mem|Memory~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[11]~5_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1019_q\);

-- Location: LCCOMB_X26_Y24_N0
\d|Mem|Memory~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1163_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1162_combout\ & ((\d|Mem|Memory~1019_q\))) # (!\d|Mem|Memory~1162_combout\ & (\d|Mem|Memory~987_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1162_combout\,
	datac => \d|Mem|Memory~987_q\,
	datad => \d|Mem|Memory~1019_q\,
	combout => \d|Mem|Memory~1163_combout\);

-- Location: LCCOMB_X30_Y20_N30
\d|Mem|Memory~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1164_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1161_combout\ & ((\d|Mem|Memory~1163_combout\))) # (!\d|Mem|Memory~1161_combout\ & (\d|Mem|Memory~1156_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1156_combout\,
	datac => \d|Mem|Memory~1163_combout\,
	datad => \d|Mem|Memory~1161_combout\,
	combout => \d|Mem|Memory~1164_combout\);

-- Location: LCCOMB_X30_Y20_N16
\d|Mem|Memory~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1165_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1154_combout\ & (\d|Mem|Memory~1164_combout\)) # (!\d|Mem|Memory~1154_combout\ & ((\d|Mem|Memory~1133_combout\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1164_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~1133_combout\,
	datad => \d|Mem|Memory~1154_combout\,
	combout => \d|Mem|Memory~1165_combout\);

-- Location: LCCOMB_X34_Y14_N18
\d|Mem|data_outs[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[11]~2_combout\ = (\d|Mem|Equal1~0_combout\ & \d|Mem|Memory~1165_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Equal1~0_combout\,
	datad => \d|Mem|Memory~1165_combout\,
	combout => \d|Mem|data_outs[11]~2_combout\);

-- Location: FF_X30_Y12_N31
\d|alu_out|reg_m[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~10_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(11));

-- Location: LCCOMB_X28_Y14_N12
\d|mux_reg|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux4~0_combout\ = (\c|WideOr12~combout\ & ((\c|WideOr11~combout\ & (\d|IR|reg_m\(4))) # (!\c|WideOr11~combout\ & ((\d|alu_out|reg_m\(11)))))) # (!\c|WideOr12~combout\ & (\c|WideOr11~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr12~combout\,
	datab => \c|WideOr11~combout\,
	datac => \d|IR|reg_m\(4),
	datad => \d|alu_out|reg_m\(11),
	combout => \d|mux_reg|Mux4~0_combout\);

-- Location: LCCOMB_X28_Y14_N8
\d|mux_reg|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux4~1_combout\ = (\c|WideOr12~combout\ & (((\d|mux_reg|Mux4~0_combout\)))) # (!\c|WideOr12~combout\ & ((\d|mux_reg|Mux4~0_combout\ & (\d|alu|Mux4~combout\)) # (!\d|mux_reg|Mux4~0_combout\ & ((\d|Mem|data_outs[11]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux4~combout\,
	datab => \d|Mem|data_outs[11]~2_combout\,
	datac => \c|WideOr12~combout\,
	datad => \d|mux_reg|Mux4~0_combout\,
	combout => \d|mux_reg|Mux4~1_combout\);

-- Location: LCCOMB_X28_Y13_N18
\d|alu|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~4_combout\ = (\d|mux_alu|Mux3~1_combout\ & ((\d|mux_A|Mux3~4_combout\) # ((\d|regA|reg_m\(12) & \c|WideOr23~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|regA|reg_m\(12),
	datab => \d|mux_A|Mux3~4_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|mux_alu|Mux3~1_combout\,
	combout => \d|alu|result~4_combout\);

-- Location: LCCOMB_X28_Y12_N28
\d|alu|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux3~0_combout\ = (\d|alu|Mux7~1_combout\ & (((\c|Selector2~0_combout\)) # (!\d|alu|result~4_combout\))) # (!\d|alu|Mux7~1_combout\ & (((!\c|Selector2~0_combout\ & \d|alu|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux7~1_combout\,
	datab => \d|alu|result~4_combout\,
	datac => \c|Selector2~0_combout\,
	datad => \d|alu|Add0~24_combout\,
	combout => \d|alu|Mux3~0_combout\);

-- Location: LCCOMB_X28_Y13_N20
\d|alu|Mux3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux3~combout\ = (\d|alu|Mux3~0_combout\ & ((\d|mux_A|Mux3~5_combout\) # ((!\d|alu|Mux7~0_combout\)))) # (!\d|alu|Mux3~0_combout\ & (((\d|alu|Mux7~0_combout\ & \d|mux_alu|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux3~0_combout\,
	datab => \d|mux_A|Mux3~5_combout\,
	datac => \d|alu|Mux7~0_combout\,
	datad => \d|mux_alu|Mux3~1_combout\,
	combout => \d|alu|Mux3~combout\);

-- Location: FF_X31_Y14_N3
\d|alu_out|reg_m[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~11_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(12));

-- Location: FF_X34_Y23_N27
\d|Mem|Memory~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~428_q\);

-- Location: FF_X35_Y19_N1
\d|Mem|Memory~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~316_q\);

-- Location: FF_X34_Y19_N25
\d|Mem|Memory~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~300feeder_combout\,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~300_q\);

-- Location: LCCOMB_X35_Y19_N0
\d|Mem|Memory~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1166_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~316_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~300_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~316_q\,
	datad => \d|Mem|Memory~300_q\,
	combout => \d|Mem|Memory~1166_combout\);

-- Location: FF_X34_Y23_N21
\d|Mem|Memory~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~444_q\);

-- Location: LCCOMB_X34_Y23_N26
\d|Mem|Memory~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1167_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1166_combout\ & ((\d|Mem|Memory~444_q\))) # (!\d|Mem|Memory~1166_combout\ & (\d|Mem|Memory~428_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1166_combout\,
	datac => \d|Mem|Memory~428_q\,
	datad => \d|Mem|Memory~444_q\,
	combout => \d|Mem|Memory~1167_combout\);

-- Location: FF_X32_Y20_N3
\d|Mem|Memory~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~460_q\);

-- Location: FF_X30_Y18_N29
\d|Mem|Memory~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[12]~7_combout\,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~348_q\);

-- Location: FF_X31_Y26_N21
\d|Mem|Memory~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~332_q\);

-- Location: LCCOMB_X31_Y26_N20
\d|Mem|Memory~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1168_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~348_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~332_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~332_q\,
	datad => \d|Mem|Memory~348_q\,
	combout => \d|Mem|Memory~1168_combout\);

-- Location: FF_X31_Y20_N19
\d|Mem|Memory~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1831_combout\,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~476_q\);

-- Location: LCCOMB_X32_Y20_N2
\d|Mem|Memory~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1169_combout\ = (\d|Mem|Memory~1168_combout\ & (((!\d|Mem|Memory~476_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1168_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~460_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1168_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~460_q\,
	datad => \d|Mem|Memory~476_q\,
	combout => \d|Mem|Memory~1169_combout\);

-- Location: FF_X32_Y20_N13
\d|Mem|Memory~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~396_q\);

-- Location: FF_X35_Y23_N21
\d|Mem|Memory~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~284_q\);

-- Location: FF_X32_Y26_N29
\d|Mem|Memory~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~268feeder_combout\,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~268_q\);

-- Location: LCCOMB_X35_Y23_N20
\d|Mem|Memory~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1170_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~284_q\) # (\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~268_q\ & ((!\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~268_q\,
	datac => \d|Mem|Memory~284_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1170_combout\);

-- Location: FF_X34_Y22_N7
\d|Mem|Memory~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~412feeder_combout\,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~412_q\);

-- Location: LCCOMB_X32_Y20_N12
\d|Mem|Memory~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1171_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1170_combout\ & (\d|Mem|Memory~412_q\)) # (!\d|Mem|Memory~1170_combout\ & ((\d|Mem|Memory~396_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~412_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~396_q\,
	datad => \d|Mem|Memory~1170_combout\,
	combout => \d|Mem|Memory~1171_combout\);

-- Location: LCCOMB_X32_Y20_N14
\d|Mem|Memory~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1172_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\) # (\d|Mem|Memory~1169_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1171_combout\ & 
-- (!\d|mux_mem_addr|result[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1171_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~1169_combout\,
	combout => \d|Mem|Memory~1172_combout\);

-- Location: FF_X31_Y21_N23
\d|Mem|Memory~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1832_combout\,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~492_q\);

-- Location: FF_X29_Y18_N27
\d|Mem|Memory~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~380_q\);

-- Location: FF_X31_Y18_N17
\d|Mem|Memory~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~364feeder_combout\,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~364_q\);

-- Location: LCCOMB_X29_Y18_N26
\d|Mem|Memory~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1173_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~380_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~364_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~380_q\,
	datad => \d|Mem|Memory~364_q\,
	combout => \d|Mem|Memory~1173_combout\);

-- Location: FF_X32_Y22_N27
\d|Mem|Memory~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1833_combout\,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~508_q\);

-- Location: LCCOMB_X32_Y20_N24
\d|Mem|Memory~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1174_combout\ = (\d|Mem|Memory~1173_combout\ & (((!\d|mux_mem_addr|result[3]~2_combout\)) # (!\d|Mem|Memory~508_q\))) # (!\d|Mem|Memory~1173_combout\ & (((!\d|Mem|Memory~492_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~508_q\,
	datab => \d|Mem|Memory~1173_combout\,
	datac => \d|Mem|Memory~492_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1174_combout\);

-- Location: LCCOMB_X32_Y20_N26
\d|Mem|Memory~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1175_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1172_combout\ & ((\d|Mem|Memory~1174_combout\))) # (!\d|Mem|Memory~1172_combout\ & (\d|Mem|Memory~1167_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1167_combout\,
	datac => \d|Mem|Memory~1172_combout\,
	datad => \d|Mem|Memory~1174_combout\,
	combout => \d|Mem|Memory~1175_combout\);

-- Location: FF_X28_Y24_N19
\d|Mem|Memory~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~684_q\);

-- Location: FF_X27_Y25_N19
\d|Mem|Memory~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~668_q\);

-- Location: FF_X30_Y26_N11
\d|Mem|Memory~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~652feeder_combout\,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~652_q\);

-- Location: LCCOMB_X27_Y25_N18
\d|Mem|Memory~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1176_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~668_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~652_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~652_q\,
	datac => \d|Mem|Memory~668_q\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1176_combout\);

-- Location: FF_X27_Y25_N13
\d|Mem|Memory~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~700_q\);

-- Location: LCCOMB_X28_Y24_N18
\d|Mem|Memory~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1177_combout\ = (\d|Mem|Memory~1176_combout\ & ((\d|Mem|Memory~700_q\) # ((!\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|Mem|Memory~1176_combout\ & (((\d|Mem|Memory~684_q\ & \d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~700_q\,
	datab => \d|Mem|Memory~1176_combout\,
	datac => \d|Mem|Memory~684_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1177_combout\);

-- Location: FF_X28_Y22_N15
\d|Mem|Memory~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1834_combout\,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~620_q\);

-- Location: FF_X32_Y19_N25
\d|Mem|Memory~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1835_combout\,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~604_q\);

-- Location: FF_X26_Y22_N9
\d|Mem|Memory~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~588_q\);

-- Location: LCCOMB_X26_Y22_N8
\d|Mem|Memory~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1178_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|Mem|Memory~604_q\))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~588_q\ & !\d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~604_q\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~588_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1178_combout\);

-- Location: FF_X29_Y22_N1
\d|Mem|Memory~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~636_q\);

-- Location: LCCOMB_X29_Y22_N0
\d|Mem|Memory~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1179_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1178_combout\ & ((\d|Mem|Memory~636_q\))) # (!\d|Mem|Memory~1178_combout\ & (!\d|Mem|Memory~620_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~620_q\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~636_q\,
	datad => \d|Mem|Memory~1178_combout\,
	combout => \d|Mem|Memory~1179_combout\);

-- Location: FF_X28_Y20_N5
\d|Mem|Memory~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~556_q\);

-- Location: FF_X30_Y19_N13
\d|Mem|Memory~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~540_q\);

-- Location: FF_X26_Y20_N19
\d|Mem|Memory~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~524_q\);

-- Location: LCCOMB_X30_Y19_N12
\d|Mem|Memory~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1180_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~540_q\) # (\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~524_q\ & ((!\d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~524_q\,
	datac => \d|Mem|Memory~540_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1180_combout\);

-- Location: FF_X28_Y20_N7
\d|Mem|Memory~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~572_q\);

-- Location: LCCOMB_X28_Y20_N4
\d|Mem|Memory~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1181_combout\ = (\d|Mem|Memory~1180_combout\ & (((\d|Mem|Memory~572_q\)) # (!\d|mux_mem_addr|result[1]~1_combout\))) # (!\d|Mem|Memory~1180_combout\ & (\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~556_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1180_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~556_q\,
	datad => \d|Mem|Memory~572_q\,
	combout => \d|Mem|Memory~1181_combout\);

-- Location: LCCOMB_X28_Y24_N12
\d|Mem|Memory~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1182_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~1179_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1181_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~1181_combout\,
	datad => \d|Mem|Memory~1179_combout\,
	combout => \d|Mem|Memory~1182_combout\);

-- Location: FF_X31_Y24_N27
\d|Mem|Memory~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1836_combout\,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~748_q\);

-- Location: FF_X29_Y24_N25
\d|Mem|Memory~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~732_q\);

-- Location: FF_X30_Y25_N13
\d|Mem|Memory~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~716feeder_combout\,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~716_q\);

-- Location: LCCOMB_X29_Y24_N24
\d|Mem|Memory~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1183_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~732_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~716_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~716_q\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~732_q\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1183_combout\);

-- Location: FF_X29_Y24_N3
\d|Mem|Memory~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1837_combout\,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~764_q\);

-- Location: LCCOMB_X28_Y24_N14
\d|Mem|Memory~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1184_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1183_combout\ & (!\d|Mem|Memory~764_q\)) # (!\d|Mem|Memory~1183_combout\ & ((!\d|Mem|Memory~748_q\))))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~764_q\,
	datab => \d|Mem|Memory~748_q\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~1183_combout\,
	combout => \d|Mem|Memory~1184_combout\);

-- Location: LCCOMB_X28_Y24_N8
\d|Mem|Memory~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1185_combout\ = (\d|Mem|Memory~1182_combout\ & (((\d|Mem|Memory~1184_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1182_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1182_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~1184_combout\,
	datad => \d|Mem|Memory~1177_combout\,
	combout => \d|Mem|Memory~1185_combout\);

-- Location: FF_X34_Y24_N11
\d|Mem|Memory~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~172_q\);

-- Location: FF_X36_Y24_N11
\d|Mem|Memory~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~108_q\);

-- Location: FF_X36_Y22_N31
\d|Mem|Memory~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1838_combout\,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~44_q\);

-- Location: LCCOMB_X36_Y24_N10
\d|Mem|Memory~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1186_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~108_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~44_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~44_q\,
	datac => \d|Mem|Memory~108_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1186_combout\);

-- Location: FF_X34_Y25_N31
\d|Mem|Memory~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~236_q\);

-- Location: LCCOMB_X34_Y24_N10
\d|Mem|Memory~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1187_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1186_combout\ & (\d|Mem|Memory~236_q\)) # (!\d|Mem|Memory~1186_combout\ & ((\d|Mem|Memory~172_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~236_q\,
	datac => \d|Mem|Memory~172_q\,
	datad => \d|Mem|Memory~1186_combout\,
	combout => \d|Mem|Memory~1187_combout\);

-- Location: FF_X35_Y24_N29
\d|Mem|Memory~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~156_q\);

-- Location: FF_X35_Y20_N13
\d|Mem|Memory~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1839_combout\,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~92_q\);

-- Location: FF_X36_Y21_N11
\d|Mem|Memory~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~28_q\);

-- Location: LCCOMB_X36_Y21_N10
\d|Mem|Memory~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1188_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[3]~2_combout\)) # (!\d|Mem|Memory~92_q\))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~28_q\ & !\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~92_q\,
	datac => \d|Mem|Memory~28_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1188_combout\);

-- Location: FF_X35_Y25_N1
\d|Mem|Memory~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1840_combout\,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~220_q\);

-- Location: LCCOMB_X35_Y24_N28
\d|Mem|Memory~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1189_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1188_combout\ & (!\d|Mem|Memory~220_q\)) # (!\d|Mem|Memory~1188_combout\ & ((\d|Mem|Memory~156_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~220_q\,
	datac => \d|Mem|Memory~156_q\,
	datad => \d|Mem|Memory~1188_combout\,
	combout => \d|Mem|Memory~1189_combout\);

-- Location: FF_X36_Y25_N31
\d|Mem|Memory~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1841_combout\,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~140_q\);

-- Location: FF_X36_Y20_N5
\d|Mem|Memory~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~76_q\);

-- Location: FF_X36_Y20_N7
\d|Mem|Memory~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~12_q\);

-- Location: LCCOMB_X36_Y20_N4
\d|Mem|Memory~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1190_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~76_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~12_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~76_q\,
	datad => \d|Mem|Memory~12_q\,
	combout => \d|Mem|Memory~1190_combout\);

-- Location: FF_X36_Y25_N25
\d|Mem|Memory~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~204_q\);

-- Location: LCCOMB_X36_Y25_N24
\d|Mem|Memory~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1191_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1190_combout\ & ((\d|Mem|Memory~204_q\))) # (!\d|Mem|Memory~1190_combout\ & (!\d|Mem|Memory~140_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~140_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~204_q\,
	datad => \d|Mem|Memory~1190_combout\,
	combout => \d|Mem|Memory~1191_combout\);

-- Location: LCCOMB_X28_Y24_N10
\d|Mem|Memory~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1192_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1189_combout\) # ((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~1191_combout\ & 
-- !\d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1189_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~1191_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1192_combout\);

-- Location: FF_X35_Y21_N19
\d|Mem|Memory~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~188_q\);

-- Location: FF_X35_Y22_N17
\d|Mem|Memory~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~124_q\);

-- Location: FF_X35_Y22_N3
\d|Mem|Memory~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~60_q\);

-- Location: LCCOMB_X35_Y22_N16
\d|Mem|Memory~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1193_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~124_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~124_q\,
	datad => \d|Mem|Memory~60_q\,
	combout => \d|Mem|Memory~1193_combout\);

-- Location: FF_X35_Y25_N19
\d|Mem|Memory~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~252feeder_combout\,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~252_q\);

-- Location: LCCOMB_X35_Y21_N18
\d|Mem|Memory~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1194_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1193_combout\ & (\d|Mem|Memory~252_q\)) # (!\d|Mem|Memory~1193_combout\ & ((\d|Mem|Memory~188_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~252_q\,
	datac => \d|Mem|Memory~188_q\,
	datad => \d|Mem|Memory~1193_combout\,
	combout => \d|Mem|Memory~1194_combout\);

-- Location: LCCOMB_X28_Y24_N28
\d|Mem|Memory~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1195_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1192_combout\ & ((\d|Mem|Memory~1194_combout\))) # (!\d|Mem|Memory~1192_combout\ & (\d|Mem|Memory~1187_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1187_combout\,
	datab => \d|Mem|Memory~1194_combout\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~1192_combout\,
	combout => \d|Mem|Memory~1195_combout\);

-- Location: LCCOMB_X28_Y24_N6
\d|Mem|Memory~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1196_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[5]~5_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~1185_combout\)) # 
-- (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1195_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~1185_combout\,
	datad => \d|Mem|Memory~1195_combout\,
	combout => \d|Mem|Memory~1196_combout\);

-- Location: FF_X27_Y24_N21
\d|Mem|Memory~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~940_q\);

-- Location: FF_X28_Y23_N1
\d|Mem|Memory~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~876_q\);

-- Location: FF_X29_Y23_N25
\d|Mem|Memory~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~812feeder_combout\,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~812_q\);

-- Location: LCCOMB_X28_Y23_N0
\d|Mem|Memory~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1197_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~876_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~812_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~876_q\,
	datad => \d|Mem|Memory~812_q\,
	combout => \d|Mem|Memory~1197_combout\);

-- Location: FF_X27_Y20_N25
\d|Mem|Memory~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1004feeder_combout\,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1004_q\);

-- Location: LCCOMB_X27_Y24_N20
\d|Mem|Memory~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1198_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1197_combout\ & ((\d|Mem|Memory~1004_q\))) # (!\d|Mem|Memory~1197_combout\ & (\d|Mem|Memory~940_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1197_combout\,
	datac => \d|Mem|Memory~940_q\,
	datad => \d|Mem|Memory~1004_q\,
	combout => \d|Mem|Memory~1198_combout\);

-- Location: FF_X27_Y23_N5
\d|Mem|Memory~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~924_q\);

-- Location: FF_X28_Y19_N27
\d|Mem|Memory~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~860_q\);

-- Location: FF_X26_Y19_N29
\d|Mem|Memory~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1842_combout\,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~796_q\);

-- Location: LCCOMB_X28_Y19_N26
\d|Mem|Memory~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1199_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~860_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~796_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~860_q\,
	datad => \d|Mem|Memory~796_q\,
	combout => \d|Mem|Memory~1199_combout\);

-- Location: FF_X28_Y21_N9
\d|Mem|Memory~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~988feeder_combout\,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~988_q\);

-- Location: LCCOMB_X27_Y23_N4
\d|Mem|Memory~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1200_combout\ = (\d|Mem|Memory~1199_combout\ & (((\d|Mem|Memory~988_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1199_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~924_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1199_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~924_q\,
	datad => \d|Mem|Memory~988_q\,
	combout => \d|Mem|Memory~1200_combout\);

-- Location: FF_X27_Y21_N23
\d|Mem|Memory~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~908_q\);

-- Location: FF_X27_Y19_N3
\d|Mem|Memory~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~844_q\);

-- Location: FF_X26_Y19_N31
\d|Mem|Memory~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1843_combout\,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~780_q\);

-- Location: LCCOMB_X27_Y19_N2
\d|Mem|Memory~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1201_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~844_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((!\d|Mem|Memory~780_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~844_q\,
	datad => \d|Mem|Memory~780_q\,
	combout => \d|Mem|Memory~1201_combout\);

-- Location: FF_X28_Y21_N3
\d|Mem|Memory~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~972feeder_combout\,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~972_q\);

-- Location: LCCOMB_X27_Y21_N22
\d|Mem|Memory~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1202_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1201_combout\ & ((\d|Mem|Memory~972_q\))) # (!\d|Mem|Memory~1201_combout\ & (\d|Mem|Memory~908_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1201_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1201_combout\,
	datac => \d|Mem|Memory~908_q\,
	datad => \d|Mem|Memory~972_q\,
	combout => \d|Mem|Memory~1202_combout\);

-- Location: LCCOMB_X27_Y24_N14
\d|Mem|Memory~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1203_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1200_combout\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1202_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1200_combout\,
	combout => \d|Mem|Memory~1203_combout\);

-- Location: FF_X27_Y24_N9
\d|Mem|Memory~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~956_q\);

-- Location: FF_X26_Y23_N3
\d|Mem|Memory~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~892_q\);

-- Location: FF_X29_Y20_N5
\d|Mem|Memory~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~828feeder_combout\,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~828_q\);

-- Location: LCCOMB_X26_Y23_N2
\d|Mem|Memory~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1204_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~892_q\) # (\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~828_q\ & ((!\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~828_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~892_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1204_combout\);

-- Location: FF_X26_Y24_N13
\d|Mem|Memory~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[12]~7_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1020_q\);

-- Location: LCCOMB_X27_Y24_N8
\d|Mem|Memory~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1205_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1204_combout\ & (\d|Mem|Memory~1020_q\)) # (!\d|Mem|Memory~1204_combout\ & ((\d|Mem|Memory~956_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1020_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~956_q\,
	datad => \d|Mem|Memory~1204_combout\,
	combout => \d|Mem|Memory~1205_combout\);

-- Location: LCCOMB_X28_Y24_N16
\d|Mem|Memory~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1206_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1203_combout\ & (\d|Mem|Memory~1205_combout\)) # (!\d|Mem|Memory~1203_combout\ & ((\d|Mem|Memory~1198_combout\))))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1205_combout\,
	datab => \d|Mem|Memory~1198_combout\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~1203_combout\,
	combout => \d|Mem|Memory~1206_combout\);

-- Location: LCCOMB_X28_Y24_N26
\d|Mem|Memory~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1207_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1196_combout\ & ((\d|Mem|Memory~1206_combout\))) # (!\d|Mem|Memory~1196_combout\ & (\d|Mem|Memory~1175_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1175_combout\,
	datab => \d|Mem|Memory~1206_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1196_combout\,
	combout => \d|Mem|Memory~1207_combout\);

-- Location: LCCOMB_X31_Y14_N18
\d|Mem|data_outs[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[12]~3_combout\ = (\d|Mem|Memory~1207_combout\ & \d|Mem|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|Mem|Memory~1207_combout\,
	datad => \d|Mem|Equal1~0_combout\,
	combout => \d|Mem|data_outs[12]~3_combout\);

-- Location: LCCOMB_X31_Y14_N20
\d|mux_reg|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux3~0_combout\ = (\c|WideOr11~combout\ & (((\c|WideOr12~combout\)))) # (!\c|WideOr11~combout\ & ((\c|WideOr12~combout\ & ((\d|alu_out|reg_m\(12)))) # (!\c|WideOr12~combout\ & (\d|Mem|data_outs[12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|Mem|data_outs[12]~3_combout\,
	datac => \c|WideOr12~combout\,
	datad => \d|alu_out|reg_m\(12),
	combout => \d|mux_reg|Mux3~0_combout\);

-- Location: LCCOMB_X30_Y18_N24
\d|mux_reg|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux3~1_combout\ = (\d|mux_reg|Mux3~0_combout\ & (((\d|IR|reg_m\(5)) # (!\c|WideOr11~combout\)))) # (!\d|mux_reg|Mux3~0_combout\ & (\d|alu|Mux3~combout\ & (\c|WideOr11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux3~combout\,
	datab => \d|mux_reg|Mux3~0_combout\,
	datac => \c|WideOr11~combout\,
	datad => \d|IR|reg_m\(5),
	combout => \d|mux_reg|Mux3~1_combout\);

-- Location: LCCOMB_X28_Y10_N30
\d|alu|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~5_combout\ = (\d|mux_alu|Mux2~1_combout\ & ((\d|mux_A|Mux2~4_combout\) # ((\d|regA|reg_m\(13) & \c|WideOr23~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|regA|reg_m\(13),
	datab => \d|mux_alu|Mux2~1_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|mux_A|Mux2~4_combout\,
	combout => \d|alu|result~5_combout\);

-- Location: LCCOMB_X28_Y12_N14
\d|alu|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux2~0_combout\ = (\d|alu|Mux7~1_combout\ & (((\c|Selector2~0_combout\) # (!\d|alu|result~5_combout\)))) # (!\d|alu|Mux7~1_combout\ & (\d|alu|Add0~26_combout\ & (!\c|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux7~1_combout\,
	datab => \d|alu|Add0~26_combout\,
	datac => \c|Selector2~0_combout\,
	datad => \d|alu|result~5_combout\,
	combout => \d|alu|Mux2~0_combout\);

-- Location: LCCOMB_X28_Y10_N24
\d|alu|Mux2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux2~combout\ = (\d|alu|Mux2~0_combout\ & ((\d|mux_A|Mux2~5_combout\) # ((!\d|alu|Mux7~0_combout\)))) # (!\d|alu|Mux2~0_combout\ & (((\d|mux_alu|Mux2~1_combout\ & \d|alu|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux2~5_combout\,
	datab => \d|mux_alu|Mux2~1_combout\,
	datac => \d|alu|Mux2~0_combout\,
	datad => \d|alu|Mux7~0_combout\,
	combout => \d|alu|Mux2~combout\);

-- Location: FF_X28_Y18_N19
\d|Mem|Memory~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[13]~9_combout\,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~797_q\);

-- Location: FF_X30_Y19_N23
\d|Mem|Memory~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~605_q\);

-- Location: FF_X30_Y19_N9
\d|Mem|Memory~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~541_q\);

-- Location: LCCOMB_X30_Y19_N22
\d|Mem|Memory~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1208_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~605_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~541_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~541_q\,
	datac => \d|Mem|Memory~605_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1208_combout\);

-- Location: FF_X28_Y19_N29
\d|Mem|Memory~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~861_q\);

-- Location: LCCOMB_X28_Y19_N28
\d|Mem|Memory~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1209_combout\ = (\d|Mem|Memory~1208_combout\ & (((\d|Mem|Memory~861_q\) # (!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1208_combout\ & (\d|Mem|Memory~797_q\ & ((\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~797_q\,
	datab => \d|Mem|Memory~1208_combout\,
	datac => \d|Mem|Memory~861_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1209_combout\);

-- Location: FF_X28_Y22_N17
\d|Mem|Memory~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~813_q\);

-- Location: FF_X28_Y22_N27
\d|Mem|Memory~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~621_q\);

-- Location: FF_X28_Y23_N19
\d|Mem|Memory~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~557_q\);

-- Location: LCCOMB_X28_Y22_N26
\d|Mem|Memory~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1210_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((\d|Mem|Memory~621_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~557_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~621_q\,
	datad => \d|Mem|Memory~557_q\,
	combout => \d|Mem|Memory~1210_combout\);

-- Location: FF_X28_Y23_N29
\d|Mem|Memory~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~877_q\);

-- Location: LCCOMB_X28_Y22_N16
\d|Mem|Memory~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1211_combout\ = (\d|Mem|Memory~1210_combout\ & (((\d|Mem|Memory~877_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1210_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~813_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1210_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~813_q\,
	datad => \d|Mem|Memory~877_q\,
	combout => \d|Mem|Memory~1211_combout\);

-- Location: FF_X26_Y18_N1
\d|Mem|Memory~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~781_q\);

-- Location: FF_X27_Y19_N29
\d|Mem|Memory~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~589_q\);

-- Location: FF_X26_Y20_N5
\d|Mem|Memory~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~525_q\);

-- Location: LCCOMB_X27_Y19_N28
\d|Mem|Memory~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1212_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~589_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~525_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~589_q\,
	datad => \d|Mem|Memory~525_q\,
	combout => \d|Mem|Memory~1212_combout\);

-- Location: FF_X27_Y19_N31
\d|Mem|Memory~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~845_q\);

-- Location: LCCOMB_X26_Y18_N0
\d|Mem|Memory~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1213_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1212_combout\ & (\d|Mem|Memory~845_q\)) # (!\d|Mem|Memory~1212_combout\ & ((\d|Mem|Memory~781_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~845_q\,
	datac => \d|Mem|Memory~781_q\,
	datad => \d|Mem|Memory~1212_combout\,
	combout => \d|Mem|Memory~1213_combout\);

-- Location: LCCOMB_X29_Y21_N0
\d|Mem|Memory~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1214_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1211_combout\) # ((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (((!\d|mux_mem_addr|result[0]~3_combout\ & 
-- \d|Mem|Memory~1213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1211_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1213_combout\,
	combout => \d|Mem|Memory~1214_combout\);

-- Location: FF_X29_Y20_N23
\d|Mem|Memory~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~829_q\);

-- Location: FF_X29_Y22_N11
\d|Mem|Memory~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~637_q\);

-- Location: FF_X29_Y22_N29
\d|Mem|Memory~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~573_q\);

-- Location: LCCOMB_X29_Y22_N10
\d|Mem|Memory~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1215_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~637_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~573_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~637_q\,
	datad => \d|Mem|Memory~573_q\,
	combout => \d|Mem|Memory~1215_combout\);

-- Location: FF_X26_Y23_N5
\d|Mem|Memory~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~893_q\);

-- Location: LCCOMB_X29_Y20_N22
\d|Mem|Memory~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1216_combout\ = (\d|Mem|Memory~1215_combout\ & ((\d|Mem|Memory~893_q\) # ((!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1215_combout\ & (((\d|Mem|Memory~829_q\ & \d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~893_q\,
	datab => \d|Mem|Memory~1215_combout\,
	datac => \d|Mem|Memory~829_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1216_combout\);

-- Location: LCCOMB_X29_Y21_N18
\d|Mem|Memory~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1217_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1214_combout\ & ((\d|Mem|Memory~1216_combout\))) # (!\d|Mem|Memory~1214_combout\ & (\d|Mem|Memory~1209_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1209_combout\,
	datab => \d|Mem|Memory~1216_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1214_combout\,
	combout => \d|Mem|Memory~1217_combout\);

-- Location: FF_X32_Y20_N5
\d|Mem|Memory~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~461_q\);

-- Location: FF_X35_Y25_N13
\d|Mem|Memory~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~221_q\);

-- Location: FF_X36_Y25_N3
\d|Mem|Memory~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~205_q\);

-- Location: LCCOMB_X35_Y25_N12
\d|Mem|Memory~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1218_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((\d|Mem|Memory~221_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~205_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~221_q\,
	datad => \d|Mem|Memory~205_q\,
	combout => \d|Mem|Memory~1218_combout\);

-- Location: FF_X31_Y20_N21
\d|Mem|Memory~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~477_q\);

-- Location: LCCOMB_X32_Y20_N4
\d|Mem|Memory~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1219_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1218_combout\ & (\d|Mem|Memory~477_q\)) # (!\d|Mem|Memory~1218_combout\ & ((\d|Mem|Memory~461_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~477_q\,
	datac => \d|Mem|Memory~461_q\,
	datad => \d|Mem|Memory~1218_combout\,
	combout => \d|Mem|Memory~1219_combout\);

-- Location: FF_X34_Y23_N15
\d|Mem|Memory~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~429_q\);

-- Location: FF_X34_Y24_N5
\d|Mem|Memory~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1844_combout\,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~189_q\);

-- Location: FF_X34_Y24_N31
\d|Mem|Memory~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~173_q\);

-- Location: LCCOMB_X34_Y24_N30
\d|Mem|Memory~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1220_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[4]~4_combout\)) # (!\d|Mem|Memory~189_q\))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~173_q\ & !\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~189_q\,
	datac => \d|Mem|Memory~173_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1220_combout\);

-- Location: FF_X34_Y23_N17
\d|Mem|Memory~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~445_q\);

-- Location: LCCOMB_X34_Y23_N14
\d|Mem|Memory~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1221_combout\ = (\d|Mem|Memory~1220_combout\ & (((\d|Mem|Memory~445_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1220_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~429_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1220_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~429_q\,
	datad => \d|Mem|Memory~445_q\,
	combout => \d|Mem|Memory~1221_combout\);

-- Location: FF_X34_Y22_N17
\d|Mem|Memory~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~397_q\);

-- Location: FF_X35_Y24_N15
\d|Mem|Memory~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~157_q\);

-- Location: FF_X35_Y24_N25
\d|Mem|Memory~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~141_q\);

-- Location: LCCOMB_X35_Y24_N14
\d|Mem|Memory~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1222_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~157_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~141_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~157_q\,
	datad => \d|Mem|Memory~141_q\,
	combout => \d|Mem|Memory~1222_combout\);

-- Location: FF_X34_Y22_N11
\d|Mem|Memory~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~413_q\);

-- Location: LCCOMB_X34_Y22_N16
\d|Mem|Memory~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1223_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1222_combout\ & (\d|Mem|Memory~413_q\)) # (!\d|Mem|Memory~1222_combout\ & ((\d|Mem|Memory~397_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~413_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~397_q\,
	datad => \d|Mem|Memory~1222_combout\,
	combout => \d|Mem|Memory~1223_combout\);

-- Location: LCCOMB_X32_Y26_N30
\d|Mem|Memory~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1224_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1221_combout\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1223_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1221_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1224_combout\);

-- Location: FF_X31_Y21_N25
\d|Mem|Memory~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~493_q\);

-- Location: FF_X34_Y25_N9
\d|Mem|Memory~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~253_q\);

-- Location: FF_X34_Y25_N3
\d|Mem|Memory~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~237_q\);

-- Location: LCCOMB_X34_Y25_N8
\d|Mem|Memory~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1225_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~253_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~237_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~253_q\,
	datad => \d|Mem|Memory~237_q\,
	combout => \d|Mem|Memory~1225_combout\);

-- Location: FF_X32_Y22_N21
\d|Mem|Memory~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~509_q\);

-- Location: LCCOMB_X31_Y21_N24
\d|Mem|Memory~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1226_combout\ = (\d|Mem|Memory~1225_combout\ & (((\d|Mem|Memory~509_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1225_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~493_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1225_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~493_q\,
	datad => \d|Mem|Memory~509_q\,
	combout => \d|Mem|Memory~1226_combout\);

-- Location: LCCOMB_X32_Y26_N24
\d|Mem|Memory~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1227_combout\ = (\d|Mem|Memory~1224_combout\ & (((\d|Mem|Memory~1226_combout\)) # (!\d|mux_mem_addr|result[2]~0_combout\))) # (!\d|Mem|Memory~1224_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1224_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1226_combout\,
	datad => \d|Mem|Memory~1219_combout\,
	combout => \d|Mem|Memory~1227_combout\);

-- Location: FF_X35_Y23_N15
\d|Mem|Memory~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~285_q\);

-- Location: FF_X36_Y23_N25
\d|Mem|Memory~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~61_q\);

-- Location: FF_X36_Y23_N27
\d|Mem|Memory~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~29_q\);

-- Location: LCCOMB_X36_Y23_N24
\d|Mem|Memory~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1228_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~61_q\) # (\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~29_q\ & ((!\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~29_q\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~61_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1228_combout\);

-- Location: FF_X35_Y23_N17
\d|Mem|Memory~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~317_q\);

-- Location: LCCOMB_X35_Y23_N14
\d|Mem|Memory~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1229_combout\ = (\d|Mem|Memory~1228_combout\ & (((\d|Mem|Memory~317_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1228_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~285_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1228_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~285_q\,
	datad => \d|Mem|Memory~317_q\,
	combout => \d|Mem|Memory~1229_combout\);

-- Location: FF_X31_Y26_N15
\d|Mem|Memory~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~333_q\);

-- Location: FF_X36_Y24_N5
\d|Mem|Memory~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1845_combout\,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~109_q\);

-- Location: FF_X36_Y24_N15
\d|Mem|Memory~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1846_combout\,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~77_q\);

-- Location: LCCOMB_X29_Y24_N4
\d|Mem|Memory~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1230_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((!\d|Mem|Memory~109_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|Mem|Memory~77_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~77_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~109_q\,
	combout => \d|Mem|Memory~1230_combout\);

-- Location: FF_X31_Y26_N1
\d|Mem|Memory~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~365feeder_combout\,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~365_q\);

-- Location: LCCOMB_X31_Y26_N14
\d|Mem|Memory~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1231_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1230_combout\ & ((\d|Mem|Memory~365_q\))) # (!\d|Mem|Memory~1230_combout\ & (\d|Mem|Memory~333_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1230_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1230_combout\,
	datac => \d|Mem|Memory~333_q\,
	datad => \d|Mem|Memory~365_q\,
	combout => \d|Mem|Memory~1231_combout\);

-- Location: FF_X32_Y26_N27
\d|Mem|Memory~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~269_q\);

-- Location: FF_X36_Y22_N1
\d|Mem|Memory~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~45_q\);

-- Location: FF_X37_Y23_N17
\d|Mem|Memory~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~13_q\);

-- Location: LCCOMB_X36_Y22_N0
\d|Mem|Memory~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1232_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~45_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~13_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~13_q\,
	datac => \d|Mem|Memory~45_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1232_combout\);

-- Location: FF_X32_Y26_N5
\d|Mem|Memory~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~301_q\);

-- Location: LCCOMB_X32_Y26_N26
\d|Mem|Memory~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1233_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1232_combout\ & (\d|Mem|Memory~301_q\)) # (!\d|Mem|Memory~1232_combout\ & ((\d|Mem|Memory~269_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~301_q\,
	datac => \d|Mem|Memory~269_q\,
	datad => \d|Mem|Memory~1232_combout\,
	combout => \d|Mem|Memory~1233_combout\);

-- Location: LCCOMB_X32_Y26_N22
\d|Mem|Memory~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1234_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\) # (\d|Mem|Memory~1231_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1233_combout\ & 
-- (!\d|mux_mem_addr|result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1233_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1231_combout\,
	combout => \d|Mem|Memory~1234_combout\);

-- Location: FF_X30_Y18_N31
\d|Mem|Memory~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~349_q\);

-- Location: FF_X35_Y20_N7
\d|Mem|Memory~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1847_combout\,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~125_q\);

-- Location: FF_X35_Y20_N17
\d|Mem|Memory~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~93_q\);

-- Location: LCCOMB_X35_Y20_N16
\d|Mem|Memory~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1235_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (!\d|Mem|Memory~125_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~93_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~125_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~93_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1235_combout\);

-- Location: FF_X29_Y18_N21
\d|Mem|Memory~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~381feeder_combout\,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~381_q\);

-- Location: LCCOMB_X30_Y18_N30
\d|Mem|Memory~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1236_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1235_combout\ & (\d|Mem|Memory~381_q\)) # (!\d|Mem|Memory~1235_combout\ & ((\d|Mem|Memory~349_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~381_q\,
	datac => \d|Mem|Memory~349_q\,
	datad => \d|Mem|Memory~1235_combout\,
	combout => \d|Mem|Memory~1236_combout\);

-- Location: LCCOMB_X32_Y26_N0
\d|Mem|Memory~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1237_combout\ = (\d|Mem|Memory~1234_combout\ & ((\d|Mem|Memory~1236_combout\) # ((!\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|Mem|Memory~1234_combout\ & (((\d|Mem|Memory~1229_combout\ & \d|mux_mem_addr|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1234_combout\,
	datab => \d|Mem|Memory~1236_combout\,
	datac => \d|Mem|Memory~1229_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1237_combout\);

-- Location: LCCOMB_X32_Y26_N18
\d|Mem|Memory~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1238_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~1227_combout\)) # 
-- (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1237_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1227_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|mux_mem_addr|result[3]~2_combout\,
	datad => \d|Mem|Memory~1237_combout\,
	combout => \d|Mem|Memory~1238_combout\);

-- Location: FF_X29_Y21_N13
\d|Mem|Memory~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~973_q\);

-- Location: FF_X31_Y24_N5
\d|Mem|Memory~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~749_q\);

-- Location: FF_X30_Y25_N15
\d|Mem|Memory~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~717_q\);

-- Location: LCCOMB_X31_Y24_N4
\d|Mem|Memory~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1239_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((\d|Mem|Memory~749_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~717_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~749_q\,
	datad => \d|Mem|Memory~717_q\,
	combout => \d|Mem|Memory~1239_combout\);

-- Location: FF_X27_Y20_N27
\d|Mem|Memory~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1005_q\);

-- Location: LCCOMB_X29_Y21_N12
\d|Mem|Memory~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1240_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1239_combout\ & (\d|Mem|Memory~1005_q\)) # (!\d|Mem|Memory~1239_combout\ & ((\d|Mem|Memory~973_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1005_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~973_q\,
	datad => \d|Mem|Memory~1239_combout\,
	combout => \d|Mem|Memory~1240_combout\);

-- Location: FF_X27_Y23_N23
\d|Mem|Memory~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~925_q\);

-- Location: FF_X27_Y25_N23
\d|Mem|Memory~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~701_q\);

-- Location: FF_X27_Y25_N1
\d|Mem|Memory~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~669_q\);

-- Location: LCCOMB_X27_Y25_N22
\d|Mem|Memory~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1241_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((\d|Mem|Memory~701_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~669_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~701_q\,
	datad => \d|Mem|Memory~669_q\,
	combout => \d|Mem|Memory~1241_combout\);

-- Location: FF_X27_Y24_N11
\d|Mem|Memory~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~957_q\);

-- Location: LCCOMB_X27_Y23_N22
\d|Mem|Memory~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1242_combout\ = (\d|Mem|Memory~1241_combout\ & (((\d|Mem|Memory~957_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1241_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~925_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1241_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~925_q\,
	datad => \d|Mem|Memory~957_q\,
	combout => \d|Mem|Memory~1242_combout\);

-- Location: FF_X27_Y21_N9
\d|Mem|Memory~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~909_q\);

-- Location: FF_X30_Y26_N29
\d|Mem|Memory~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~685_q\);

-- Location: FF_X30_Y26_N7
\d|Mem|Memory~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~653_q\);

-- Location: LCCOMB_X30_Y26_N28
\d|Mem|Memory~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1243_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((\d|Mem|Memory~685_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~653_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~685_q\,
	datad => \d|Mem|Memory~653_q\,
	combout => \d|Mem|Memory~1243_combout\);

-- Location: FF_X26_Y21_N9
\d|Mem|Memory~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~941_q\);

-- Location: LCCOMB_X27_Y21_N8
\d|Mem|Memory~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1244_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1243_combout\ & ((\d|Mem|Memory~941_q\))) # (!\d|Mem|Memory~1243_combout\ & (\d|Mem|Memory~909_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1243_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1243_combout\,
	datac => \d|Mem|Memory~909_q\,
	datad => \d|Mem|Memory~941_q\,
	combout => \d|Mem|Memory~1244_combout\);

-- Location: LCCOMB_X29_Y21_N6
\d|Mem|Memory~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1245_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1242_combout\) # ((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~1244_combout\ & 
-- !\d|mux_mem_addr|result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1242_combout\,
	datab => \d|Mem|Memory~1244_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1245_combout\);

-- Location: FF_X29_Y21_N17
\d|Mem|Memory~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~989_q\);

-- Location: FF_X29_Y24_N7
\d|Mem|Memory~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1848_combout\,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~765_q\);

-- Location: FF_X29_Y24_N9
\d|Mem|Memory~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~733_q\);

-- Location: LCCOMB_X29_Y24_N8
\d|Mem|Memory~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1246_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[4]~4_combout\)) # (!\d|Mem|Memory~765_q\))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~733_q\ & !\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~765_q\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~733_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1246_combout\);

-- Location: FF_X26_Y24_N31
\d|Mem|Memory~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[13]~9_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1021_q\);

-- Location: LCCOMB_X29_Y21_N16
\d|Mem|Memory~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1247_combout\ = (\d|Mem|Memory~1246_combout\ & (((\d|Mem|Memory~1021_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1246_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~989_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1246_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~989_q\,
	datad => \d|Mem|Memory~1021_q\,
	combout => \d|Mem|Memory~1247_combout\);

-- Location: LCCOMB_X29_Y21_N26
\d|Mem|Memory~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1248_combout\ = (\d|Mem|Memory~1245_combout\ & ((\d|Mem|Memory~1247_combout\) # ((!\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|Mem|Memory~1245_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1245_combout\,
	datab => \d|Mem|Memory~1247_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1240_combout\,
	combout => \d|Mem|Memory~1248_combout\);

-- Location: LCCOMB_X29_Y21_N4
\d|Mem|Memory~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1249_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1238_combout\ & (\d|Mem|Memory~1248_combout\)) # (!\d|Mem|Memory~1238_combout\ & ((\d|Mem|Memory~1217_combout\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1248_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~1238_combout\,
	datad => \d|Mem|Memory~1217_combout\,
	combout => \d|Mem|Memory~1249_combout\);

-- Location: LCCOMB_X31_Y14_N28
\d|Mem|data_outs[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[13]~4_combout\ = (\d|Mem|Memory~1249_combout\ & \d|Mem|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1249_combout\,
	datad => \d|Mem|Equal1~0_combout\,
	combout => \d|Mem|data_outs[13]~4_combout\);

-- Location: FF_X30_Y10_N9
\d|alu_out|reg_m[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~12_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(13));

-- Location: LCCOMB_X30_Y10_N2
\d|mux_reg|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux2~0_combout\ = (\c|WideOr11~combout\ & (((\d|IR|reg_m\(6)) # (!\c|WideOr12~combout\)))) # (!\c|WideOr11~combout\ & (\d|alu_out|reg_m\(13) & (\c|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|alu_out|reg_m\(13),
	datac => \c|WideOr12~combout\,
	datad => \d|IR|reg_m\(6),
	combout => \d|mux_reg|Mux2~0_combout\);

-- Location: LCCOMB_X30_Y14_N8
\d|mux_reg|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux2~1_combout\ = (\d|mux_reg|Mux2~0_combout\ & ((\d|alu|Mux2~combout\) # ((\c|WideOr12~combout\)))) # (!\d|mux_reg|Mux2~0_combout\ & (((!\c|WideOr12~combout\ & \d|Mem|data_outs[13]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_reg|Mux2~0_combout\,
	datab => \d|alu|Mux2~combout\,
	datac => \c|WideOr12~combout\,
	datad => \d|Mem|data_outs[13]~4_combout\,
	combout => \d|mux_reg|Mux2~1_combout\);

-- Location: LCCOMB_X28_Y12_N0
\d|mux_A|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux1~5_combout\ = (\d|mux_A|Mux1~4_combout\) # ((\c|WideOr23~combout\ & \d|regA|reg_m\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux1~4_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|regA|reg_m\(14),
	combout => \d|mux_A|Mux1~5_combout\);

-- Location: LCCOMB_X28_Y12_N2
\d|alu|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~6_combout\ = (\d|mux_alu|Mux1~1_combout\ & ((\d|mux_A|Mux1~4_combout\) # ((\d|regA|reg_m\(14) & \c|WideOr23~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux1~4_combout\,
	datab => \d|regA|reg_m\(14),
	datac => \c|WideOr23~combout\,
	datad => \d|mux_alu|Mux1~1_combout\,
	combout => \d|alu|result~6_combout\);

-- Location: LCCOMB_X28_Y12_N20
\d|alu|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux1~0_combout\ = (\d|alu|Mux7~1_combout\ & (((\c|Selector2~0_combout\) # (!\d|alu|result~6_combout\)))) # (!\d|alu|Mux7~1_combout\ & (\d|alu|Add0~28_combout\ & (!\c|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux7~1_combout\,
	datab => \d|alu|Add0~28_combout\,
	datac => \c|Selector2~0_combout\,
	datad => \d|alu|result~6_combout\,
	combout => \d|alu|Mux1~0_combout\);

-- Location: LCCOMB_X28_Y12_N22
\d|alu|Mux1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux1~combout\ = (\d|alu|Mux1~0_combout\ & (((\d|mux_A|Mux1~5_combout\) # (!\d|alu|Mux7~0_combout\)))) # (!\d|alu|Mux1~0_combout\ & (\d|mux_alu|Mux1~1_combout\ & (\d|alu|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux1~1_combout\,
	datab => \d|alu|Mux1~0_combout\,
	datac => \d|alu|Mux7~0_combout\,
	datad => \d|mux_A|Mux1~5_combout\,
	combout => \d|alu|Mux1~combout\);

-- Location: FF_X28_Y12_N17
\d|alu_out|reg_m[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~13_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(14));

-- Location: FF_X29_Y23_N11
\d|Mem|Memory~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1849_combout\,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~814_q\);

-- Location: FF_X31_Y19_N25
\d|Mem|Memory~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[14]~11_combout\,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~318_q\);

-- Location: FF_X31_Y19_N19
\d|Mem|Memory~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~302_q\);

-- Location: LCCOMB_X31_Y19_N18
\d|Mem|Memory~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1250_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~318_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~302_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~302_q\,
	datad => \d|Mem|Memory~318_q\,
	combout => \d|Mem|Memory~1250_combout\);

-- Location: FF_X29_Y23_N13
\d|Mem|Memory~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~830_q\);

-- Location: LCCOMB_X29_Y23_N12
\d|Mem|Memory~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1251_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1250_combout\ & (\d|Mem|Memory~830_q\)) # (!\d|Mem|Memory~1250_combout\ & ((!\d|Mem|Memory~814_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1250_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1250_combout\,
	datac => \d|Mem|Memory~830_q\,
	datad => \d|Mem|Memory~814_q\,
	combout => \d|Mem|Memory~1251_combout\);

-- Location: FF_X27_Y19_N25
\d|Mem|Memory~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~846_q\);

-- Location: FF_X30_Y18_N1
\d|Mem|Memory~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~350_q\);

-- Location: FF_X31_Y26_N27
\d|Mem|Memory~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~334feeder_combout\,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~334_q\);

-- Location: LCCOMB_X30_Y18_N0
\d|Mem|Memory~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1252_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~350_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~334_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~350_q\,
	datad => \d|Mem|Memory~334_q\,
	combout => \d|Mem|Memory~1252_combout\);

-- Location: FF_X28_Y19_N7
\d|Mem|Memory~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~862_q\);

-- Location: LCCOMB_X27_Y19_N24
\d|Mem|Memory~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1253_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1252_combout\ & ((\d|Mem|Memory~862_q\))) # (!\d|Mem|Memory~1252_combout\ & (\d|Mem|Memory~846_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1252_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1252_combout\,
	datac => \d|Mem|Memory~846_q\,
	datad => \d|Mem|Memory~862_q\,
	combout => \d|Mem|Memory~1253_combout\);

-- Location: FF_X28_Y18_N5
\d|Mem|Memory~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~782_q\);

-- Location: FF_X35_Y23_N11
\d|Mem|Memory~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~286_q\);

-- Location: FF_X31_Y24_N31
\d|Mem|Memory~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~270_q\);

-- Location: LCCOMB_X35_Y23_N10
\d|Mem|Memory~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1254_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~286_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~270_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~286_q\,
	datad => \d|Mem|Memory~270_q\,
	combout => \d|Mem|Memory~1254_combout\);

-- Location: FF_X28_Y18_N7
\d|Mem|Memory~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1850_combout\,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~798_q\);

-- Location: LCCOMB_X28_Y18_N4
\d|Mem|Memory~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1255_combout\ = (\d|Mem|Memory~1254_combout\ & (((!\d|mux_mem_addr|result[5]~5_combout\)) # (!\d|Mem|Memory~798_q\))) # (!\d|Mem|Memory~1254_combout\ & (((\d|Mem|Memory~782_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~798_q\,
	datab => \d|Mem|Memory~1254_combout\,
	datac => \d|Mem|Memory~782_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1255_combout\);

-- Location: LCCOMB_X27_Y26_N8
\d|Mem|Memory~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1256_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1253_combout\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1255_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1253_combout\,
	combout => \d|Mem|Memory~1256_combout\);

-- Location: FF_X28_Y23_N23
\d|Mem|Memory~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~878_q\);

-- Location: FF_X29_Y18_N15
\d|Mem|Memory~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~382_q\);

-- Location: FF_X31_Y18_N3
\d|Mem|Memory~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~366_q\);

-- Location: LCCOMB_X29_Y18_N14
\d|Mem|Memory~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1257_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~382_q\) # (\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~366_q\ & ((!\d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~366_q\,
	datac => \d|Mem|Memory~382_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1257_combout\);

-- Location: FF_X26_Y23_N23
\d|Mem|Memory~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~894feeder_combout\,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~894_q\);

-- Location: LCCOMB_X28_Y23_N22
\d|Mem|Memory~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1258_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1257_combout\ & ((\d|Mem|Memory~894_q\))) # (!\d|Mem|Memory~1257_combout\ & (\d|Mem|Memory~878_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1257_combout\,
	datac => \d|Mem|Memory~878_q\,
	datad => \d|Mem|Memory~894_q\,
	combout => \d|Mem|Memory~1258_combout\);

-- Location: LCCOMB_X27_Y26_N10
\d|Mem|Memory~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1259_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1256_combout\ & ((\d|Mem|Memory~1258_combout\))) # (!\d|Mem|Memory~1256_combout\ & (\d|Mem|Memory~1251_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (\d|Mem|Memory~1256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1256_combout\,
	datac => \d|Mem|Memory~1251_combout\,
	datad => \d|Mem|Memory~1258_combout\,
	combout => \d|Mem|Memory~1259_combout\);

-- Location: FF_X30_Y25_N1
\d|Mem|Memory~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~718_q\);

-- Location: FF_X34_Y25_N5
\d|Mem|Memory~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~238_q\);

-- Location: FF_X36_Y25_N29
\d|Mem|Memory~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1851_combout\,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~206_q\);

-- Location: LCCOMB_X34_Y25_N4
\d|Mem|Memory~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1260_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~238_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((!\d|Mem|Memory~206_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~238_q\,
	datad => \d|Mem|Memory~206_q\,
	combout => \d|Mem|Memory~1260_combout\);

-- Location: FF_X31_Y24_N1
\d|Mem|Memory~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~750_q\);

-- Location: LCCOMB_X30_Y25_N0
\d|Mem|Memory~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1261_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1260_combout\ & ((\d|Mem|Memory~750_q\))) # (!\d|Mem|Memory~1260_combout\ & (\d|Mem|Memory~718_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1260_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1260_combout\,
	datac => \d|Mem|Memory~718_q\,
	datad => \d|Mem|Memory~750_q\,
	combout => \d|Mem|Memory~1261_combout\);

-- Location: FF_X27_Y26_N21
\d|Mem|Memory~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~670_q\);

-- Location: FF_X35_Y21_N5
\d|Mem|Memory~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~190_q\);

-- Location: FF_X35_Y24_N27
\d|Mem|Memory~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~158_q\);

-- Location: LCCOMB_X35_Y21_N4
\d|Mem|Memory~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1262_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~190_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~158_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~190_q\,
	datad => \d|Mem|Memory~158_q\,
	combout => \d|Mem|Memory~1262_combout\);

-- Location: FF_X27_Y26_N31
\d|Mem|Memory~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~702_q\);

-- Location: LCCOMB_X27_Y26_N20
\d|Mem|Memory~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1263_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1262_combout\ & (\d|Mem|Memory~702_q\)) # (!\d|Mem|Memory~1262_combout\ & ((\d|Mem|Memory~670_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~702_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~670_q\,
	datad => \d|Mem|Memory~1262_combout\,
	combout => \d|Mem|Memory~1263_combout\);

-- Location: FF_X30_Y26_N17
\d|Mem|Memory~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~654_q\);

-- Location: FF_X34_Y20_N17
\d|Mem|Memory~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~174_q\);

-- Location: FF_X34_Y20_N3
\d|Mem|Memory~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~142_q\);

-- Location: LCCOMB_X34_Y20_N16
\d|Mem|Memory~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1264_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~174_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~142_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~174_q\,
	datad => \d|Mem|Memory~142_q\,
	combout => \d|Mem|Memory~1264_combout\);

-- Location: FF_X30_Y26_N19
\d|Mem|Memory~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~686_q\);

-- Location: LCCOMB_X30_Y26_N16
\d|Mem|Memory~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1265_combout\ = (\d|Mem|Memory~1264_combout\ & (((\d|Mem|Memory~686_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1264_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~654_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1264_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~654_q\,
	datad => \d|Mem|Memory~686_q\,
	combout => \d|Mem|Memory~1265_combout\);

-- Location: LCCOMB_X27_Y26_N24
\d|Mem|Memory~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1266_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\) # (\d|Mem|Memory~1263_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~1265_combout\ & 
-- (!\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1265_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1263_combout\,
	combout => \d|Mem|Memory~1266_combout\);

-- Location: FF_X29_Y24_N27
\d|Mem|Memory~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~734_q\);

-- Location: FF_X30_Y20_N3
\d|Mem|Memory~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~254_q\);

-- Location: FF_X35_Y25_N31
\d|Mem|Memory~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1852_combout\,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~222_q\);

-- Location: LCCOMB_X30_Y20_N2
\d|Mem|Memory~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1267_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~254_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|Mem|Memory~222_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~222_q\,
	datac => \d|Mem|Memory~254_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1267_combout\);

-- Location: FF_X29_Y24_N29
\d|Mem|Memory~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1853_combout\,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~766_q\);

-- Location: LCCOMB_X29_Y24_N26
\d|Mem|Memory~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1268_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1267_combout\ & ((!\d|Mem|Memory~766_q\))) # (!\d|Mem|Memory~1267_combout\ & (\d|Mem|Memory~734_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1267_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1267_combout\,
	datac => \d|Mem|Memory~734_q\,
	datad => \d|Mem|Memory~766_q\,
	combout => \d|Mem|Memory~1268_combout\);

-- Location: LCCOMB_X27_Y26_N18
\d|Mem|Memory~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1269_combout\ = (\d|Mem|Memory~1266_combout\ & (((\d|Mem|Memory~1268_combout\) # (!\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|Mem|Memory~1266_combout\ & (\d|Mem|Memory~1261_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1261_combout\,
	datab => \d|Mem|Memory~1266_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1268_combout\,
	combout => \d|Mem|Memory~1269_combout\);

-- Location: FF_X30_Y19_N27
\d|Mem|Memory~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1854_combout\,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~542_q\);

-- Location: FF_X35_Y20_N19
\d|Mem|Memory~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~94_q\);

-- Location: FF_X36_Y21_N5
\d|Mem|Memory~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1855_combout\,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~30_q\);

-- Location: LCCOMB_X35_Y20_N18
\d|Mem|Memory~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1270_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~94_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~30_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~94_q\,
	datad => \d|Mem|Memory~30_q\,
	combout => \d|Mem|Memory~1270_combout\);

-- Location: FF_X30_Y19_N5
\d|Mem|Memory~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~606_q\);

-- Location: LCCOMB_X30_Y19_N4
\d|Mem|Memory~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1271_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1270_combout\ & ((\d|Mem|Memory~606_q\))) # (!\d|Mem|Memory~1270_combout\ & (!\d|Mem|Memory~542_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~542_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~606_q\,
	datad => \d|Mem|Memory~1270_combout\,
	combout => \d|Mem|Memory~1271_combout\);

-- Location: FF_X28_Y20_N9
\d|Mem|Memory~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1856_combout\,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~558_q\);

-- Location: FF_X36_Y24_N9
\d|Mem|Memory~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~110_q\);

-- Location: FF_X36_Y22_N3
\d|Mem|Memory~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~46feeder_combout\,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~46_q\);

-- Location: LCCOMB_X36_Y24_N8
\d|Mem|Memory~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1272_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~110_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~46_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~110_q\,
	datad => \d|Mem|Memory~46_q\,
	combout => \d|Mem|Memory~1272_combout\);

-- Location: FF_X28_Y22_N29
\d|Mem|Memory~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~622_q\);

-- Location: LCCOMB_X28_Y22_N28
\d|Mem|Memory~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1273_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1272_combout\ & (\d|Mem|Memory~622_q\)) # (!\d|Mem|Memory~1272_combout\ & ((!\d|Mem|Memory~558_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1272_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1272_combout\,
	datac => \d|Mem|Memory~622_q\,
	datad => \d|Mem|Memory~558_q\,
	combout => \d|Mem|Memory~1273_combout\);

-- Location: FF_X26_Y22_N3
\d|Mem|Memory~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1857_combout\,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~526_q\);

-- Location: FF_X36_Y20_N1
\d|Mem|Memory~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1858_combout\,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~78_q\);

-- Location: FF_X36_Y20_N27
\d|Mem|Memory~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~14_q\);

-- Location: LCCOMB_X36_Y20_N26
\d|Mem|Memory~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1274_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((!\d|Mem|Memory~78_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~14_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~14_q\,
	datad => \d|Mem|Memory~78_q\,
	combout => \d|Mem|Memory~1274_combout\);

-- Location: FF_X26_Y22_N21
\d|Mem|Memory~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~590_q\);

-- Location: LCCOMB_X26_Y22_N20
\d|Mem|Memory~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1275_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1274_combout\ & (\d|Mem|Memory~590_q\)) # (!\d|Mem|Memory~1274_combout\ & ((!\d|Mem|Memory~526_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1274_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1274_combout\,
	datac => \d|Mem|Memory~590_q\,
	datad => \d|Mem|Memory~526_q\,
	combout => \d|Mem|Memory~1275_combout\);

-- Location: LCCOMB_X27_Y26_N4
\d|Mem|Memory~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1276_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1273_combout\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1275_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1273_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~1275_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1276_combout\);

-- Location: FF_X27_Y22_N25
\d|Mem|Memory~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~574_q\);

-- Location: FF_X35_Y22_N21
\d|Mem|Memory~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~126_q\);

-- Location: FF_X35_Y22_N7
\d|Mem|Memory~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1859_combout\,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~62_q\);

-- Location: LCCOMB_X35_Y22_N20
\d|Mem|Memory~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1277_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~126_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~62_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~126_q\,
	datad => \d|Mem|Memory~62_q\,
	combout => \d|Mem|Memory~1277_combout\);

-- Location: FF_X27_Y22_N11
\d|Mem|Memory~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~638_q\);

-- Location: LCCOMB_X27_Y22_N24
\d|Mem|Memory~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1278_combout\ = (\d|Mem|Memory~1277_combout\ & ((\d|Mem|Memory~638_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1277_combout\ & (((\d|Mem|Memory~574_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~638_q\,
	datab => \d|Mem|Memory~1277_combout\,
	datac => \d|Mem|Memory~574_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1278_combout\);

-- Location: LCCOMB_X27_Y26_N6
\d|Mem|Memory~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1279_combout\ = (\d|Mem|Memory~1276_combout\ & (((\d|Mem|Memory~1278_combout\) # (!\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|Mem|Memory~1276_combout\ & (\d|Mem|Memory~1271_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1271_combout\,
	datab => \d|Mem|Memory~1276_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1278_combout\,
	combout => \d|Mem|Memory~1279_combout\);

-- Location: LCCOMB_X27_Y26_N0
\d|Mem|Memory~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1280_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1269_combout\))) # 
-- (!\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1279_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|mux_mem_addr|result[3]~2_combout\,
	datad => \d|Mem|Memory~1269_combout\,
	combout => \d|Mem|Memory~1280_combout\);

-- Location: FF_X31_Y22_N5
\d|Mem|Memory~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~926_q\);

-- Location: FF_X31_Y20_N31
\d|Mem|Memory~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~478_q\);

-- Location: FF_X34_Y22_N5
\d|Mem|Memory~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~414_q\);

-- Location: LCCOMB_X31_Y20_N30
\d|Mem|Memory~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1281_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~478_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~414_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~478_q\,
	datad => \d|Mem|Memory~414_q\,
	combout => \d|Mem|Memory~1281_combout\);

-- Location: FF_X28_Y21_N5
\d|Mem|Memory~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~990_q\);

-- Location: LCCOMB_X31_Y22_N4
\d|Mem|Memory~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1282_combout\ = (\d|Mem|Memory~1281_combout\ & ((\d|Mem|Memory~990_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1281_combout\ & (((\d|Mem|Memory~926_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~990_q\,
	datab => \d|Mem|Memory~1281_combout\,
	datac => \d|Mem|Memory~926_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1282_combout\);

-- Location: FF_X31_Y21_N11
\d|Mem|Memory~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~942_q\);

-- Location: FF_X31_Y21_N13
\d|Mem|Memory~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~494_q\);

-- Location: FF_X34_Y23_N19
\d|Mem|Memory~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~430feeder_combout\,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~430_q\);

-- Location: LCCOMB_X31_Y21_N12
\d|Mem|Memory~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1283_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~494_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~430_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~430_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~494_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1283_combout\);

-- Location: FF_X27_Y20_N13
\d|Mem|Memory~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1006_q\);

-- Location: LCCOMB_X31_Y21_N10
\d|Mem|Memory~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1284_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1283_combout\ & (\d|Mem|Memory~1006_q\)) # (!\d|Mem|Memory~1283_combout\ & ((\d|Mem|Memory~942_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1006_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~942_q\,
	datad => \d|Mem|Memory~1283_combout\,
	combout => \d|Mem|Memory~1284_combout\);

-- Location: FF_X27_Y21_N11
\d|Mem|Memory~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~910_q\);

-- Location: FF_X32_Y20_N31
\d|Mem|Memory~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~462_q\);

-- Location: FF_X32_Y20_N1
\d|Mem|Memory~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~398feeder_combout\,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~398_q\);

-- Location: LCCOMB_X32_Y20_N30
\d|Mem|Memory~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1285_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~462_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~398_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~462_q\,
	datad => \d|Mem|Memory~398_q\,
	combout => \d|Mem|Memory~1285_combout\);

-- Location: FF_X28_Y21_N7
\d|Mem|Memory~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~974_q\);

-- Location: LCCOMB_X27_Y21_N10
\d|Mem|Memory~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1286_combout\ = (\d|Mem|Memory~1285_combout\ & ((\d|Mem|Memory~974_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1285_combout\ & (((\d|Mem|Memory~910_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~974_q\,
	datab => \d|Mem|Memory~1285_combout\,
	datac => \d|Mem|Memory~910_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1286_combout\);

-- Location: LCCOMB_X27_Y26_N2
\d|Mem|Memory~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1287_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\) # ((\d|Mem|Memory~1284_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- ((\d|Mem|Memory~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~1284_combout\,
	datad => \d|Mem|Memory~1286_combout\,
	combout => \d|Mem|Memory~1287_combout\);

-- Location: FF_X27_Y24_N29
\d|Mem|Memory~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~958_q\);

-- Location: FF_X32_Y22_N7
\d|Mem|Memory~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1860_combout\,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~510_q\);

-- Location: FF_X31_Y22_N31
\d|Mem|Memory~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[14]~11_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~446_q\);

-- Location: LCCOMB_X31_Y22_N30
\d|Mem|Memory~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1288_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~510_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~446_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~510_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~446_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1288_combout\);

-- Location: FF_X26_Y24_N9
\d|Mem|Memory~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1022feeder_combout\,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1022_q\);

-- Location: LCCOMB_X27_Y24_N28
\d|Mem|Memory~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1289_combout\ = (\d|Mem|Memory~1288_combout\ & ((\d|Mem|Memory~1022_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1288_combout\ & (((\d|Mem|Memory~958_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1022_q\,
	datab => \d|Mem|Memory~1288_combout\,
	datac => \d|Mem|Memory~958_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1289_combout\);

-- Location: LCCOMB_X27_Y26_N12
\d|Mem|Memory~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1290_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1287_combout\ & (\d|Mem|Memory~1289_combout\)) # (!\d|Mem|Memory~1287_combout\ & ((\d|Mem|Memory~1282_combout\))))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1289_combout\,
	datab => \d|Mem|Memory~1282_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1287_combout\,
	combout => \d|Mem|Memory~1290_combout\);

-- Location: LCCOMB_X27_Y26_N14
\d|Mem|Memory~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1291_combout\ = (\d|Mem|Memory~1280_combout\ & (((\d|Mem|Memory~1290_combout\) # (!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1280_combout\ & (\d|Mem|Memory~1259_combout\ & (\d|mux_mem_addr|result[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1259_combout\,
	datab => \d|Mem|Memory~1280_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1290_combout\,
	combout => \d|Mem|Memory~1291_combout\);

-- Location: LCCOMB_X31_Y14_N22
\d|Mem|data_outs[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[14]~5_combout\ = (\d|Mem|Memory~1291_combout\ & \d|Mem|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1291_combout\,
	datad => \d|Mem|Equal1~0_combout\,
	combout => \d|Mem|data_outs[14]~5_combout\);

-- Location: LCCOMB_X28_Y12_N26
\d|mux_reg|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux1~0_combout\ = (\c|WideOr11~combout\ & (((\c|WideOr12~combout\)))) # (!\c|WideOr11~combout\ & ((\c|WideOr12~combout\ & ((\d|alu_out|reg_m\(14)))) # (!\c|WideOr12~combout\ & (\d|Mem|data_outs[14]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|data_outs[14]~5_combout\,
	datab => \c|WideOr11~combout\,
	datac => \c|WideOr12~combout\,
	datad => \d|alu_out|reg_m\(14),
	combout => \d|mux_reg|Mux1~0_combout\);

-- Location: LCCOMB_X30_Y18_N26
\d|mux_reg|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux1~1_combout\ = (\c|WideOr11~combout\ & ((\d|mux_reg|Mux1~0_combout\ & ((\d|IR|reg_m\(7)))) # (!\d|mux_reg|Mux1~0_combout\ & (\d|alu|Mux1~combout\)))) # (!\c|WideOr11~combout\ & (((\d|mux_reg|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|alu|Mux1~combout\,
	datac => \d|mux_reg|Mux1~0_combout\,
	datad => \d|IR|reg_m\(7),
	combout => \d|mux_reg|Mux1~1_combout\);

-- Location: LCCOMB_X29_Y10_N16
\d|alu|line1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|line1~combout\ = (\d|mux_alu|Mux0~1_combout\ & ((\d|mux_A|Mux0~4_combout\) # ((\d|regA|reg_m\(15) & \c|WideOr23~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|regA|reg_m\(15),
	datab => \d|mux_alu|Mux0~1_combout\,
	datac => \d|mux_A|Mux0~4_combout\,
	datad => \c|WideOr23~combout\,
	combout => \d|alu|line1~combout\);

-- Location: LCCOMB_X29_Y10_N18
\d|alu|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux0~0_combout\ = (\c|Selector2~0_combout\ & (((\d|alu|Mux7~1_combout\)))) # (!\c|Selector2~0_combout\ & ((\d|alu|Mux7~1_combout\ & ((!\d|alu|line1~combout\))) # (!\d|alu|Mux7~1_combout\ & (\d|alu|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Add0~30_combout\,
	datab => \c|Selector2~0_combout\,
	datac => \d|alu|Mux7~1_combout\,
	datad => \d|alu|line1~combout\,
	combout => \d|alu|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y10_N20
\d|alu|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux0~1_combout\ = (\d|alu|Mux7~0_combout\ & ((\d|alu|Mux0~0_combout\ & (\d|mux_A|Mux0~5_combout\)) # (!\d|alu|Mux0~0_combout\ & ((\d|mux_alu|Mux0~1_combout\))))) # (!\d|alu|Mux7~0_combout\ & (((\d|alu|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux0~5_combout\,
	datab => \d|mux_alu|Mux0~1_combout\,
	datac => \d|alu|Mux7~0_combout\,
	datad => \d|alu|Mux0~0_combout\,
	combout => \d|alu|Mux0~1_combout\);

-- Location: FF_X32_Y20_N11
\d|Mem|Memory~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[15]~13_combout\,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~463_q\);

-- Location: FF_X31_Y26_N13
\d|Mem|Memory~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~367_q\);

-- Location: FF_X31_Y26_N7
\d|Mem|Memory~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~335_q\);

-- Location: LCCOMB_X31_Y26_N12
\d|Mem|Memory~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1292_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~367_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~335_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~367_q\,
	datad => \d|Mem|Memory~335_q\,
	combout => \d|Mem|Memory~1292_combout\);

-- Location: FF_X31_Y21_N31
\d|Mem|Memory~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~495_q\);

-- Location: LCCOMB_X31_Y21_N30
\d|Mem|Memory~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1293_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1292_combout\ & ((\d|Mem|Memory~495_q\))) # (!\d|Mem|Memory~1292_combout\ & (\d|Mem|Memory~463_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~463_q\,
	datac => \d|Mem|Memory~495_q\,
	datad => \d|Mem|Memory~1292_combout\,
	combout => \d|Mem|Memory~1293_combout\);

-- Location: FF_X34_Y22_N31
\d|Mem|Memory~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~415_q\);

-- Location: FF_X35_Y23_N5
\d|Mem|Memory~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~319_q\);

-- Location: FF_X35_Y23_N23
\d|Mem|Memory~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~287_q\);

-- Location: LCCOMB_X35_Y23_N4
\d|Mem|Memory~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1294_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~319_q\) # (\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~287_q\ & ((!\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~287_q\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~319_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1294_combout\);

-- Location: FF_X31_Y22_N1
\d|Mem|Memory~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~447_q\);

-- Location: LCCOMB_X34_Y22_N30
\d|Mem|Memory~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1295_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1294_combout\ & ((\d|Mem|Memory~447_q\))) # (!\d|Mem|Memory~1294_combout\ & (\d|Mem|Memory~415_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1294_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1294_combout\,
	datac => \d|Mem|Memory~415_q\,
	datad => \d|Mem|Memory~447_q\,
	combout => \d|Mem|Memory~1295_combout\);

-- Location: FF_X34_Y18_N19
\d|Mem|Memory~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~399_q\);

-- Location: FF_X34_Y19_N27
\d|Mem|Memory~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~303_q\);

-- Location: FF_X34_Y19_N13
\d|Mem|Memory~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~271_q\);

-- Location: LCCOMB_X34_Y19_N26
\d|Mem|Memory~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1296_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~303_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~271_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~303_q\,
	datad => \d|Mem|Memory~271_q\,
	combout => \d|Mem|Memory~1296_combout\);

-- Location: FF_X34_Y23_N29
\d|Mem|Memory~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~431_q\);

-- Location: LCCOMB_X34_Y18_N18
\d|Mem|Memory~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1297_combout\ = (\d|Mem|Memory~1296_combout\ & (((\d|Mem|Memory~431_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1296_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~399_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1296_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~399_q\,
	datad => \d|Mem|Memory~431_q\,
	combout => \d|Mem|Memory~1297_combout\);

-- Location: LCCOMB_X30_Y17_N20
\d|Mem|Memory~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1298_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1295_combout\) # ((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~1297_combout\ & 
-- !\d|mux_mem_addr|result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1295_combout\,
	datac => \d|Mem|Memory~1297_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1298_combout\);

-- Location: FF_X31_Y20_N17
\d|Mem|Memory~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~479_q\);

-- Location: FF_X29_Y18_N17
\d|Mem|Memory~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~383_q\);

-- Location: FF_X30_Y18_N3
\d|Mem|Memory~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~351feeder_combout\,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~351_q\);

-- Location: LCCOMB_X29_Y18_N16
\d|Mem|Memory~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1299_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~383_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~351_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~351_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~383_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1299_combout\);

-- Location: FF_X31_Y20_N27
\d|Mem|Memory~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~511_q\);

-- Location: LCCOMB_X31_Y20_N16
\d|Mem|Memory~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1300_combout\ = (\d|Mem|Memory~1299_combout\ & ((\d|Mem|Memory~511_q\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1299_combout\ & (((\d|Mem|Memory~479_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~511_q\,
	datab => \d|Mem|Memory~1299_combout\,
	datac => \d|Mem|Memory~479_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1300_combout\);

-- Location: LCCOMB_X30_Y17_N22
\d|Mem|Memory~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1301_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1298_combout\ & (\d|Mem|Memory~1300_combout\)) # (!\d|Mem|Memory~1298_combout\ & ((\d|Mem|Memory~1293_combout\))))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (((\d|Mem|Memory~1298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1300_combout\,
	datab => \d|Mem|Memory~1293_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1298_combout\,
	combout => \d|Mem|Memory~1301_combout\);

-- Location: FF_X30_Y25_N11
\d|Mem|Memory~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~671_q\);

-- Location: FF_X30_Y19_N7
\d|Mem|Memory~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~607_q\);

-- Location: FF_X30_Y19_N17
\d|Mem|Memory~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~543_q\);

-- Location: LCCOMB_X30_Y19_N6
\d|Mem|Memory~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1302_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~607_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~543_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~607_q\,
	datad => \d|Mem|Memory~543_q\,
	combout => \d|Mem|Memory~1302_combout\);

-- Location: FF_X31_Y25_N1
\d|Mem|Memory~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~735_q\);

-- Location: LCCOMB_X30_Y25_N10
\d|Mem|Memory~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1303_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1302_combout\ & (\d|Mem|Memory~735_q\)) # (!\d|Mem|Memory~1302_combout\ & ((\d|Mem|Memory~671_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~735_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~671_q\,
	datad => \d|Mem|Memory~1302_combout\,
	combout => \d|Mem|Memory~1303_combout\);

-- Location: FF_X30_Y26_N13
\d|Mem|Memory~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~687_q\);

-- Location: FF_X28_Y22_N23
\d|Mem|Memory~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~623_q\);

-- Location: FF_X28_Y20_N11
\d|Mem|Memory~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1861_combout\,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~559_q\);

-- Location: LCCOMB_X28_Y22_N22
\d|Mem|Memory~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1304_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~623_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((!\d|Mem|Memory~559_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~623_q\,
	datad => \d|Mem|Memory~559_q\,
	combout => \d|Mem|Memory~1304_combout\);

-- Location: FF_X31_Y24_N11
\d|Mem|Memory~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~751feeder_combout\,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~751_q\);

-- Location: LCCOMB_X30_Y26_N12
\d|Mem|Memory~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1305_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1304_combout\ & (\d|Mem|Memory~751_q\)) # (!\d|Mem|Memory~1304_combout\ & ((\d|Mem|Memory~687_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~751_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~687_q\,
	datad => \d|Mem|Memory~1304_combout\,
	combout => \d|Mem|Memory~1305_combout\);

-- Location: FF_X30_Y26_N15
\d|Mem|Memory~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~655_q\);

-- Location: FF_X26_Y22_N23
\d|Mem|Memory~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~591_q\);

-- Location: FF_X26_Y22_N25
\d|Mem|Memory~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~527_q\);

-- Location: LCCOMB_X26_Y22_N22
\d|Mem|Memory~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1306_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~591_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~527_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~591_q\,
	datad => \d|Mem|Memory~527_q\,
	combout => \d|Mem|Memory~1306_combout\);

-- Location: FF_X30_Y25_N29
\d|Mem|Memory~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~719_q\);

-- Location: LCCOMB_X30_Y26_N14
\d|Mem|Memory~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1307_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1306_combout\ & (\d|Mem|Memory~719_q\)) # (!\d|Mem|Memory~1306_combout\ & ((\d|Mem|Memory~655_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~719_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~655_q\,
	datad => \d|Mem|Memory~1306_combout\,
	combout => \d|Mem|Memory~1307_combout\);

-- Location: LCCOMB_X30_Y26_N0
\d|Mem|Memory~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1308_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\) # ((\d|Mem|Memory~1305_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (\d|Mem|Memory~1307_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~1307_combout\,
	datad => \d|Mem|Memory~1305_combout\,
	combout => \d|Mem|Memory~1308_combout\);

-- Location: FF_X27_Y25_N11
\d|Mem|Memory~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~703_q\);

-- Location: FF_X27_Y22_N5
\d|Mem|Memory~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~639_q\);

-- Location: FF_X27_Y22_N31
\d|Mem|Memory~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~575_q\);

-- Location: LCCOMB_X27_Y22_N4
\d|Mem|Memory~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1309_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~639_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~575_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~575_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~639_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1309_combout\);

-- Location: FF_X26_Y25_N13
\d|Mem|Memory~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~767feeder_combout\,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~767_q\);

-- Location: LCCOMB_X27_Y25_N10
\d|Mem|Memory~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1310_combout\ = (\d|Mem|Memory~1309_combout\ & (((\d|Mem|Memory~767_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1309_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~703_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1309_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~703_q\,
	datad => \d|Mem|Memory~767_q\,
	combout => \d|Mem|Memory~1310_combout\);

-- Location: LCCOMB_X30_Y26_N2
\d|Mem|Memory~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1311_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1308_combout\ & (\d|Mem|Memory~1310_combout\)) # (!\d|Mem|Memory~1308_combout\ & ((\d|Mem|Memory~1303_combout\))))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1310_combout\,
	datab => \d|Mem|Memory~1303_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1308_combout\,
	combout => \d|Mem|Memory~1311_combout\);

-- Location: FF_X34_Y24_N25
\d|Mem|Memory~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~175_q\);

-- Location: FF_X36_Y23_N13
\d|Mem|Memory~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~63_q\);

-- Location: FF_X36_Y22_N13
\d|Mem|Memory~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~47feeder_combout\,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~47_q\);

-- Location: LCCOMB_X36_Y23_N12
\d|Mem|Memory~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1312_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~63_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~47_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~63_q\,
	datad => \d|Mem|Memory~47_q\,
	combout => \d|Mem|Memory~1312_combout\);

-- Location: FF_X34_Y24_N19
\d|Mem|Memory~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~191_q\);

-- Location: LCCOMB_X34_Y24_N24
\d|Mem|Memory~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1313_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1312_combout\ & (\d|Mem|Memory~191_q\)) # (!\d|Mem|Memory~1312_combout\ & ((\d|Mem|Memory~175_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~191_q\,
	datac => \d|Mem|Memory~175_q\,
	datad => \d|Mem|Memory~1312_combout\,
	combout => \d|Mem|Memory~1313_combout\);

-- Location: FF_X32_Y25_N25
\d|Mem|Memory~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1862_combout\,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~207_q\);

-- Location: FF_X35_Y20_N5
\d|Mem|Memory~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~95_q\);

-- Location: FF_X36_Y20_N13
\d|Mem|Memory~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~79feeder_combout\,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~79_q\);

-- Location: LCCOMB_X35_Y20_N4
\d|Mem|Memory~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1314_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~95_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~79_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~79_q\,
	datac => \d|Mem|Memory~95_q\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1314_combout\);

-- Location: FF_X35_Y25_N17
\d|Mem|Memory~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~223_q\);

-- Location: LCCOMB_X35_Y25_N16
\d|Mem|Memory~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1315_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1314_combout\ & (\d|Mem|Memory~223_q\)) # (!\d|Mem|Memory~1314_combout\ & ((!\d|Mem|Memory~207_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1314_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1314_combout\,
	datac => \d|Mem|Memory~223_q\,
	datad => \d|Mem|Memory~207_q\,
	combout => \d|Mem|Memory~1315_combout\);

-- Location: FF_X35_Y24_N13
\d|Mem|Memory~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~143_q\);

-- Location: FF_X36_Y23_N15
\d|Mem|Memory~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~31_q\);

-- Location: FF_X37_Y23_N27
\d|Mem|Memory~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1863_combout\,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~15_q\);

-- Location: LCCOMB_X36_Y23_N14
\d|Mem|Memory~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1316_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~31_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((!\d|Mem|Memory~15_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~31_q\,
	datad => \d|Mem|Memory~15_q\,
	combout => \d|Mem|Memory~1316_combout\);

-- Location: FF_X35_Y24_N31
\d|Mem|Memory~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~159_q\);

-- Location: LCCOMB_X35_Y24_N12
\d|Mem|Memory~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1317_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1316_combout\ & (\d|Mem|Memory~159_q\)) # (!\d|Mem|Memory~1316_combout\ & ((\d|Mem|Memory~143_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~159_q\,
	datac => \d|Mem|Memory~143_q\,
	datad => \d|Mem|Memory~1316_combout\,
	combout => \d|Mem|Memory~1317_combout\);

-- Location: LCCOMB_X30_Y26_N20
\d|Mem|Memory~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1318_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1315_combout\) # ((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (((!\d|mux_mem_addr|result[1]~1_combout\ & 
-- \d|Mem|Memory~1317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~1315_combout\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~1317_combout\,
	combout => \d|Mem|Memory~1318_combout\);

-- Location: FF_X34_Y25_N23
\d|Mem|Memory~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~239_q\);

-- Location: FF_X37_Y22_N17
\d|Mem|Memory~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~127_q\);

-- Location: FF_X37_Y22_N11
\d|Mem|Memory~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~111_q\);

-- Location: LCCOMB_X37_Y22_N16
\d|Mem|Memory~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1319_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~127_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~111_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~111_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~127_q\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1319_combout\);

-- Location: FF_X34_Y25_N1
\d|Mem|Memory~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~255_q\);

-- Location: LCCOMB_X34_Y25_N22
\d|Mem|Memory~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1320_combout\ = (\d|Mem|Memory~1319_combout\ & (((\d|Mem|Memory~255_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1319_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~239_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1319_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~239_q\,
	datad => \d|Mem|Memory~255_q\,
	combout => \d|Mem|Memory~1320_combout\);

-- Location: LCCOMB_X30_Y26_N30
\d|Mem|Memory~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1321_combout\ = (\d|Mem|Memory~1318_combout\ & ((\d|Mem|Memory~1320_combout\) # ((!\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|Mem|Memory~1318_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\ & \d|Mem|Memory~1313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1320_combout\,
	datab => \d|Mem|Memory~1318_combout\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~1313_combout\,
	combout => \d|Mem|Memory~1321_combout\);

-- Location: LCCOMB_X30_Y26_N24
\d|Mem|Memory~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1322_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[4]~4_combout\) # (\d|Mem|Memory~1311_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~1321_combout\ & 
-- (!\d|mux_mem_addr|result[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1321_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1311_combout\,
	combout => \d|Mem|Memory~1322_combout\);

-- Location: FF_X27_Y24_N7
\d|Mem|Memory~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~943_q\);

-- Location: FF_X29_Y23_N23
\d|Mem|Memory~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~831_q\);

-- Location: FF_X29_Y23_N1
\d|Mem|Memory~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~815_q\);

-- Location: LCCOMB_X29_Y23_N22
\d|Mem|Memory~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1323_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~831_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~815_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~831_q\,
	datad => \d|Mem|Memory~815_q\,
	combout => \d|Mem|Memory~1323_combout\);

-- Location: FF_X27_Y24_N1
\d|Mem|Memory~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~959_q\);

-- Location: LCCOMB_X27_Y24_N6
\d|Mem|Memory~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1324_combout\ = (\d|Mem|Memory~1323_combout\ & (((\d|Mem|Memory~959_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1323_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~943_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1323_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~943_q\,
	datad => \d|Mem|Memory~959_q\,
	combout => \d|Mem|Memory~1324_combout\);

-- Location: FF_X28_Y21_N1
\d|Mem|Memory~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~975_q\);

-- Location: FF_X28_Y19_N25
\d|Mem|Memory~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~863_q\);

-- Location: FF_X27_Y19_N19
\d|Mem|Memory~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~847_q\);

-- Location: LCCOMB_X28_Y19_N24
\d|Mem|Memory~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1325_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~863_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~847_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~863_q\,
	datad => \d|Mem|Memory~847_q\,
	combout => \d|Mem|Memory~1325_combout\);

-- Location: FF_X28_Y21_N11
\d|Mem|Memory~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~991_q\);

-- Location: LCCOMB_X28_Y21_N0
\d|Mem|Memory~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1326_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1325_combout\ & (\d|Mem|Memory~991_q\)) # (!\d|Mem|Memory~1325_combout\ & ((\d|Mem|Memory~975_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~991_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~975_q\,
	datad => \d|Mem|Memory~1325_combout\,
	combout => \d|Mem|Memory~1326_combout\);

-- Location: FF_X27_Y23_N25
\d|Mem|Memory~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~911_q\);

-- Location: FF_X28_Y18_N17
\d|Mem|Memory~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~799_q\);

-- Location: FF_X28_Y18_N11
\d|Mem|Memory~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~783_q\);

-- Location: LCCOMB_X28_Y18_N16
\d|Mem|Memory~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1327_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~799_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~783_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~799_q\,
	datad => \d|Mem|Memory~783_q\,
	combout => \d|Mem|Memory~1327_combout\);

-- Location: FF_X31_Y22_N27
\d|Mem|Memory~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~927_q\);

-- Location: LCCOMB_X27_Y23_N24
\d|Mem|Memory~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1328_combout\ = (\d|Mem|Memory~1327_combout\ & ((\d|Mem|Memory~927_q\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1327_combout\ & (((\d|Mem|Memory~911_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1327_combout\,
	datab => \d|Mem|Memory~927_q\,
	datac => \d|Mem|Memory~911_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1328_combout\);

-- Location: LCCOMB_X27_Y24_N26
\d|Mem|Memory~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1329_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1326_combout\) # ((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~1328_combout\ & 
-- !\d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1326_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1328_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1329_combout\);

-- Location: FF_X27_Y20_N15
\d|Mem|Memory~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1007_q\);

-- Location: FF_X26_Y23_N17
\d|Mem|Memory~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[15]~13_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~895_q\);

-- Location: FF_X28_Y23_N9
\d|Mem|Memory~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~879feeder_combout\,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~879_q\);

-- Location: LCCOMB_X26_Y23_N16
\d|Mem|Memory~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1330_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~895_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~879_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~879_q\,
	datac => \d|Mem|Memory~895_q\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1330_combout\);

-- Location: FF_X26_Y24_N19
\d|Mem|Memory~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1023feeder_combout\,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1023_q\);

-- Location: LCCOMB_X27_Y20_N14
\d|Mem|Memory~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1331_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1330_combout\ & ((\d|Mem|Memory~1023_q\))) # (!\d|Mem|Memory~1330_combout\ & (\d|Mem|Memory~1007_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1330_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1330_combout\,
	datac => \d|Mem|Memory~1007_q\,
	datad => \d|Mem|Memory~1023_q\,
	combout => \d|Mem|Memory~1331_combout\);

-- Location: LCCOMB_X27_Y24_N4
\d|Mem|Memory~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1332_combout\ = (\d|Mem|Memory~1329_combout\ & (((\d|Mem|Memory~1331_combout\) # (!\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|Mem|Memory~1329_combout\ & (\d|Mem|Memory~1324_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1324_combout\,
	datab => \d|Mem|Memory~1329_combout\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~1331_combout\,
	combout => \d|Mem|Memory~1332_combout\);

-- Location: LCCOMB_X30_Y26_N26
\d|Mem|Memory~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1333_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1322_combout\ & ((\d|Mem|Memory~1332_combout\))) # (!\d|Mem|Memory~1322_combout\ & (\d|Mem|Memory~1301_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1301_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~1332_combout\,
	datad => \d|Mem|Memory~1322_combout\,
	combout => \d|Mem|Memory~1333_combout\);

-- Location: LCCOMB_X31_Y14_N24
\d|Mem|data_outs[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[15]~6_combout\ = (\d|Mem|Equal1~0_combout\ & \d|Mem|Memory~1333_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Equal1~0_combout\,
	datad => \d|Mem|Memory~1333_combout\,
	combout => \d|Mem|data_outs[15]~6_combout\);

-- Location: FF_X30_Y10_N29
\d|alu_out|reg_m[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~14_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(15));

-- Location: LCCOMB_X30_Y10_N22
\d|mux_reg|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux0~0_combout\ = (\c|WideOr11~combout\ & ((\d|IR|reg_m\(8)) # ((!\c|WideOr12~combout\)))) # (!\c|WideOr11~combout\ & (((\c|WideOr12~combout\ & \d|alu_out|reg_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|IR|reg_m\(8),
	datac => \c|WideOr12~combout\,
	datad => \d|alu_out|reg_m\(15),
	combout => \d|mux_reg|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y9_N0
\d|mux_reg|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux0~1_combout\ = (\d|mux_reg|Mux0~0_combout\ & ((\c|WideOr12~combout\) # ((\d|alu|Mux0~1_combout\)))) # (!\d|mux_reg|Mux0~0_combout\ & (!\c|WideOr12~combout\ & (\d|Mem|data_outs[15]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_reg|Mux0~0_combout\,
	datab => \c|WideOr12~combout\,
	datac => \d|Mem|data_outs[15]~6_combout\,
	datad => \d|alu|Mux0~1_combout\,
	combout => \d|mux_reg|Mux0~1_combout\);

-- Location: LCCOMB_X30_Y14_N24
\d|alu|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~7_combout\ = (\d|mux_A|Mux14~5_combout\ & \d|mux_alu|Mux14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|mux_A|Mux14~5_combout\,
	datad => \d|mux_alu|Mux14~0_combout\,
	combout => \d|alu|result~7_combout\);

-- Location: LCCOMB_X29_Y11_N14
\d|alu|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux14~0_combout\ = (\d|alu|Mux7~1_combout\ & (((\c|Selector2~0_combout\) # (!\d|alu|result~7_combout\)))) # (!\d|alu|Mux7~1_combout\ & (\d|alu|Add0~2_combout\ & (!\c|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Add0~2_combout\,
	datab => \d|alu|Mux7~1_combout\,
	datac => \c|Selector2~0_combout\,
	datad => \d|alu|result~7_combout\,
	combout => \d|alu|Mux14~0_combout\);

-- Location: LCCOMB_X30_Y14_N10
\d|alu|Mux14\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux14~combout\ = (\d|alu|Mux7~0_combout\ & ((\d|alu|Mux14~0_combout\ & ((\d|mux_A|Mux14~5_combout\))) # (!\d|alu|Mux14~0_combout\ & (\d|mux_alu|Mux14~0_combout\)))) # (!\d|alu|Mux7~0_combout\ & (((\d|alu|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux14~0_combout\,
	datab => \d|alu|Mux7~0_combout\,
	datac => \d|mux_A|Mux14~5_combout\,
	datad => \d|alu|Mux14~0_combout\,
	combout => \d|alu|Mux14~combout\);

-- Location: LCCOMB_X30_Y14_N28
\d|mux_reg|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux14~0_combout\ = (\c|WideOr12~combout\ & (((\d|alu_out|reg_m\(1) & !\c|WideOr11~combout\)))) # (!\c|WideOr12~combout\ & (\d|alu|Mux14~combout\ & ((\c|WideOr11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux14~combout\,
	datab => \d|alu_out|reg_m\(1),
	datac => \c|WideOr12~combout\,
	datad => \c|WideOr11~combout\,
	combout => \d|mux_reg|Mux14~0_combout\);

-- Location: FF_X28_Y18_N21
\d|Mem|Memory~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~785_q\);

-- Location: FF_X30_Y19_N11
\d|Mem|Memory~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1864_combout\,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~593_q\);

-- Location: FF_X30_Y19_N21
\d|Mem|Memory~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~529_q\);

-- Location: LCCOMB_X30_Y19_N20
\d|Mem|Memory~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1334_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~593_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~529_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~529_q\,
	datad => \d|Mem|Memory~593_q\,
	combout => \d|Mem|Memory~1334_combout\);

-- Location: FF_X28_Y19_N19
\d|Mem|Memory~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~849feeder_combout\,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~849_q\);

-- Location: LCCOMB_X28_Y18_N20
\d|Mem|Memory~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1335_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1334_combout\ & (\d|Mem|Memory~849_q\)) # (!\d|Mem|Memory~1334_combout\ & ((\d|Mem|Memory~785_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~849_q\,
	datac => \d|Mem|Memory~785_q\,
	datad => \d|Mem|Memory~1334_combout\,
	combout => \d|Mem|Memory~1335_combout\);

-- Location: FF_X29_Y23_N19
\d|Mem|Memory~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~801_q\);

-- Location: FF_X28_Y22_N25
\d|Mem|Memory~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1865_combout\,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~609_q\);

-- Location: FF_X28_Y20_N13
\d|Mem|Memory~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1866_combout\,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~545_q\);

-- Location: LCCOMB_X29_Y22_N6
\d|Mem|Memory~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1336_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~609_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~545_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~545_q\,
	datad => \d|Mem|Memory~609_q\,
	combout => \d|Mem|Memory~1336_combout\);

-- Location: FF_X28_Y23_N3
\d|Mem|Memory~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~865feeder_combout\,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~865_q\);

-- Location: LCCOMB_X29_Y23_N18
\d|Mem|Memory~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1337_combout\ = (\d|Mem|Memory~1336_combout\ & ((\d|Mem|Memory~865_q\) # ((!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1336_combout\ & (((\d|Mem|Memory~801_q\ & \d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~865_q\,
	datab => \d|Mem|Memory~1336_combout\,
	datac => \d|Mem|Memory~801_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1337_combout\);

-- Location: FF_X26_Y18_N19
\d|Mem|Memory~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1867_combout\,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~769_q\);

-- Location: FF_X27_Y19_N21
\d|Mem|Memory~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1868_combout\,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~577_q\);

-- Location: FF_X26_Y20_N23
\d|Mem|Memory~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~513_q\);

-- Location: LCCOMB_X26_Y20_N22
\d|Mem|Memory~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1338_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((!\d|Mem|Memory~577_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~513_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~513_q\,
	datad => \d|Mem|Memory~577_q\,
	combout => \d|Mem|Memory~1338_combout\);

-- Location: FF_X27_Y19_N23
\d|Mem|Memory~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~833_q\);

-- Location: LCCOMB_X27_Y19_N22
\d|Mem|Memory~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1339_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1338_combout\ & (\d|Mem|Memory~833_q\)) # (!\d|Mem|Memory~1338_combout\ & ((!\d|Mem|Memory~769_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1338_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1338_combout\,
	datac => \d|Mem|Memory~833_q\,
	datad => \d|Mem|Memory~769_q\,
	combout => \d|Mem|Memory~1339_combout\);

-- Location: LCCOMB_X32_Y23_N8
\d|Mem|Memory~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1340_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1337_combout\) # ((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (((!\d|mux_mem_addr|result[0]~3_combout\ & 
-- \d|Mem|Memory~1339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1337_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1339_combout\,
	combout => \d|Mem|Memory~1340_combout\);

-- Location: FF_X30_Y23_N9
\d|Mem|Memory~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~817_q\);

-- Location: FF_X29_Y22_N25
\d|Mem|Memory~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~625_q\);

-- Location: FF_X29_Y22_N27
\d|Mem|Memory~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~561_q\);

-- Location: LCCOMB_X29_Y22_N24
\d|Mem|Memory~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1341_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~625_q\) # (\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~561_q\ & ((!\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~561_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~625_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1341_combout\);

-- Location: FF_X26_Y23_N11
\d|Mem|Memory~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~881feeder_combout\,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~881_q\);

-- Location: LCCOMB_X30_Y23_N8
\d|Mem|Memory~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1342_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1341_combout\ & (\d|Mem|Memory~881_q\)) # (!\d|Mem|Memory~1341_combout\ & ((\d|Mem|Memory~817_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~881_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~817_q\,
	datad => \d|Mem|Memory~1341_combout\,
	combout => \d|Mem|Memory~1342_combout\);

-- Location: LCCOMB_X32_Y23_N26
\d|Mem|Memory~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1343_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1340_combout\ & (\d|Mem|Memory~1342_combout\)) # (!\d|Mem|Memory~1340_combout\ & ((\d|Mem|Memory~1335_combout\))))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1342_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~1340_combout\,
	datad => \d|Mem|Memory~1335_combout\,
	combout => \d|Mem|Memory~1343_combout\);

-- Location: FF_X34_Y23_N23
\d|Mem|Memory~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~417_q\);

-- Location: FF_X34_Y24_N21
\d|Mem|Memory~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1869_combout\,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~177_q\);

-- Location: FF_X34_Y24_N7
\d|Mem|Memory~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~161_q\);

-- Location: LCCOMB_X34_Y24_N6
\d|Mem|Memory~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1344_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((!\d|Mem|Memory~177_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~161_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~161_q\,
	datad => \d|Mem|Memory~177_q\,
	combout => \d|Mem|Memory~1344_combout\);

-- Location: FF_X34_Y23_N1
\d|Mem|Memory~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~433feeder_combout\,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~433_q\);

-- Location: LCCOMB_X34_Y23_N22
\d|Mem|Memory~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1345_combout\ = (\d|Mem|Memory~1344_combout\ & (((\d|Mem|Memory~433_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1344_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~417_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1344_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~417_q\,
	datad => \d|Mem|Memory~433_q\,
	combout => \d|Mem|Memory~1345_combout\);

-- Location: FF_X32_Y23_N5
\d|Mem|Memory~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~449_q\);

-- Location: FF_X35_Y25_N27
\d|Mem|Memory~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1870_combout\,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~209_q\);

-- Location: FF_X32_Y25_N19
\d|Mem|Memory~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~193_q\);

-- Location: LCCOMB_X32_Y25_N18
\d|Mem|Memory~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1346_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((!\d|Mem|Memory~209_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~193_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~193_q\,
	datad => \d|Mem|Memory~209_q\,
	combout => \d|Mem|Memory~1346_combout\);

-- Location: FF_X31_Y20_N5
\d|Mem|Memory~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~465_q\);

-- Location: LCCOMB_X32_Y23_N4
\d|Mem|Memory~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1347_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1346_combout\ & ((\d|Mem|Memory~465_q\))) # (!\d|Mem|Memory~1346_combout\ & (\d|Mem|Memory~449_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1346_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1346_combout\,
	datac => \d|Mem|Memory~449_q\,
	datad => \d|Mem|Memory~465_q\,
	combout => \d|Mem|Memory~1347_combout\);

-- Location: FF_X34_Y22_N25
\d|Mem|Memory~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1871_combout\,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~385_q\);

-- Location: FF_X35_Y24_N9
\d|Mem|Memory~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~145_q\);

-- Location: FF_X35_Y24_N11
\d|Mem|Memory~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~129_q\);

-- Location: LCCOMB_X35_Y24_N8
\d|Mem|Memory~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1348_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~145_q\) # (\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~129_q\ & ((!\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~129_q\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~145_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1348_combout\);

-- Location: FF_X34_Y22_N27
\d|Mem|Memory~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~401_q\);

-- Location: LCCOMB_X34_Y22_N26
\d|Mem|Memory~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1349_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1348_combout\ & ((\d|Mem|Memory~401_q\))) # (!\d|Mem|Memory~1348_combout\ & (!\d|Mem|Memory~385_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~385_q\,
	datac => \d|Mem|Memory~401_q\,
	datad => \d|Mem|Memory~1348_combout\,
	combout => \d|Mem|Memory~1349_combout\);

-- Location: LCCOMB_X32_Y23_N14
\d|Mem|Memory~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1350_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1347_combout\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1349_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1347_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1349_combout\,
	combout => \d|Mem|Memory~1350_combout\);

-- Location: FF_X31_Y21_N17
\d|Mem|Memory~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1872_combout\,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~481_q\);

-- Location: FF_X34_Y25_N11
\d|Mem|Memory~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~241_q\);

-- Location: FF_X34_Y25_N13
\d|Mem|Memory~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~225_q\);

-- Location: LCCOMB_X34_Y25_N10
\d|Mem|Memory~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1351_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~241_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~225_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~241_q\,
	datad => \d|Mem|Memory~225_q\,
	combout => \d|Mem|Memory~1351_combout\);

-- Location: FF_X32_Y22_N1
\d|Mem|Memory~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~497_q\);

-- Location: LCCOMB_X32_Y22_N0
\d|Mem|Memory~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1352_combout\ = (\d|Mem|Memory~1351_combout\ & (((\d|Mem|Memory~497_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1351_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & ((!\d|Mem|Memory~481_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1351_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~497_q\,
	datad => \d|Mem|Memory~481_q\,
	combout => \d|Mem|Memory~1352_combout\);

-- Location: LCCOMB_X32_Y23_N24
\d|Mem|Memory~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1353_combout\ = (\d|Mem|Memory~1350_combout\ & (((\d|Mem|Memory~1352_combout\) # (!\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|Mem|Memory~1350_combout\ & (\d|Mem|Memory~1345_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1345_combout\,
	datab => \d|Mem|Memory~1350_combout\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~1352_combout\,
	combout => \d|Mem|Memory~1353_combout\);

-- Location: FF_X31_Y26_N9
\d|Mem|Memory~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~321_q\);

-- Location: FF_X36_Y24_N27
\d|Mem|Memory~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~97_q\);

-- Location: FF_X36_Y24_N21
\d|Mem|Memory~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1873_combout\,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~65_q\);

-- Location: LCCOMB_X36_Y24_N26
\d|Mem|Memory~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1354_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((\d|Mem|Memory~97_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & ((!\d|Mem|Memory~65_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~97_q\,
	datad => \d|Mem|Memory~65_q\,
	combout => \d|Mem|Memory~1354_combout\);

-- Location: FF_X31_Y26_N3
\d|Mem|Memory~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~353_q\);

-- Location: LCCOMB_X31_Y26_N8
\d|Mem|Memory~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1355_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1354_combout\ & (\d|Mem|Memory~353_q\)) # (!\d|Mem|Memory~1354_combout\ & ((\d|Mem|Memory~321_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~353_q\,
	datac => \d|Mem|Memory~321_q\,
	datad => \d|Mem|Memory~1354_combout\,
	combout => \d|Mem|Memory~1355_combout\);

-- Location: FF_X35_Y23_N9
\d|Mem|Memory~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~273_q\);

-- Location: FF_X36_Y23_N1
\d|Mem|Memory~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~49_q\);

-- Location: FF_X36_Y23_N11
\d|Mem|Memory~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~17_q\);

-- Location: LCCOMB_X36_Y23_N0
\d|Mem|Memory~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1356_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~49_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~17_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~49_q\,
	datad => \d|Mem|Memory~17_q\,
	combout => \d|Mem|Memory~1356_combout\);

-- Location: FF_X35_Y19_N11
\d|Mem|Memory~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~305_q\);

-- Location: LCCOMB_X35_Y23_N8
\d|Mem|Memory~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1357_combout\ = (\d|Mem|Memory~1356_combout\ & ((\d|Mem|Memory~305_q\) # ((!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1356_combout\ & (((\d|Mem|Memory~273_q\ & \d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~305_q\,
	datab => \d|Mem|Memory~1356_combout\,
	datac => \d|Mem|Memory~273_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1357_combout\);

-- Location: FF_X34_Y19_N23
\d|Mem|Memory~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~257_q\);

-- Location: FF_X37_Y23_N29
\d|Mem|Memory~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~33_q\);

-- Location: FF_X37_Y23_N7
\d|Mem|Memory~1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1_q\);

-- Location: LCCOMB_X37_Y23_N28
\d|Mem|Memory~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1358_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~33_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~33_q\,
	datad => \d|Mem|Memory~1_q\,
	combout => \d|Mem|Memory~1358_combout\);

-- Location: FF_X34_Y19_N9
\d|Mem|Memory~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~289_q\);

-- Location: LCCOMB_X34_Y19_N22
\d|Mem|Memory~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1359_combout\ = (\d|Mem|Memory~1358_combout\ & ((\d|Mem|Memory~289_q\) # ((!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1358_combout\ & (((\d|Mem|Memory~257_q\ & \d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1358_combout\,
	datab => \d|Mem|Memory~289_q\,
	datac => \d|Mem|Memory~257_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1359_combout\);

-- Location: LCCOMB_X32_Y23_N2
\d|Mem|Memory~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1360_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\) # (\d|Mem|Memory~1357_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~1359_combout\ & 
-- (!\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1359_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1357_combout\,
	combout => \d|Mem|Memory~1360_combout\);

-- Location: FF_X30_Y18_N13
\d|Mem|Memory~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1874_combout\,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~337_q\);

-- Location: FF_X35_Y20_N15
\d|Mem|Memory~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~113_q\);

-- Location: FF_X35_Y20_N1
\d|Mem|Memory~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~81_q\);

-- Location: LCCOMB_X35_Y20_N14
\d|Mem|Memory~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1361_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((\d|Mem|Memory~113_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~81_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~113_q\,
	datad => \d|Mem|Memory~81_q\,
	combout => \d|Mem|Memory~1361_combout\);

-- Location: FF_X29_Y18_N11
\d|Mem|Memory~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~369_q\);

-- Location: LCCOMB_X29_Y18_N10
\d|Mem|Memory~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1362_combout\ = (\d|Mem|Memory~1361_combout\ & (((\d|Mem|Memory~369_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1361_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & ((!\d|Mem|Memory~337_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1361_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~369_q\,
	datad => \d|Mem|Memory~337_q\,
	combout => \d|Mem|Memory~1362_combout\);

-- Location: LCCOMB_X32_Y23_N12
\d|Mem|Memory~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1363_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1360_combout\ & ((\d|Mem|Memory~1362_combout\))) # (!\d|Mem|Memory~1360_combout\ & (\d|Mem|Memory~1355_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (((\d|Mem|Memory~1360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1355_combout\,
	datab => \d|Mem|Memory~1362_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1360_combout\,
	combout => \d|Mem|Memory~1363_combout\);

-- Location: LCCOMB_X32_Y23_N6
\d|Mem|Memory~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1364_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1353_combout\) # ((\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & (((!\d|mux_mem_addr|result[5]~5_combout\ & 
-- \d|Mem|Memory~1363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1353_combout\,
	datac => \d|mux_mem_addr|result[5]~5_combout\,
	datad => \d|Mem|Memory~1363_combout\,
	combout => \d|Mem|Memory~1364_combout\);

-- Location: FF_X27_Y20_N1
\d|Mem|Memory~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~961_q\);

-- Location: FF_X31_Y24_N29
\d|Mem|Memory~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1875_combout\,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~737_q\);

-- Location: FF_X30_Y23_N27
\d|Mem|Memory~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~705_q\);

-- Location: LCCOMB_X30_Y23_N26
\d|Mem|Memory~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1365_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((!\d|Mem|Memory~737_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~705_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~705_q\,
	datad => \d|Mem|Memory~737_q\,
	combout => \d|Mem|Memory~1365_combout\);

-- Location: FF_X27_Y20_N3
\d|Mem|Memory~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[1]~15_combout\,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~993_q\);

-- Location: LCCOMB_X27_Y20_N0
\d|Mem|Memory~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1366_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1365_combout\ & ((\d|Mem|Memory~993_q\))) # (!\d|Mem|Memory~1365_combout\ & (\d|Mem|Memory~961_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1365_combout\,
	datac => \d|Mem|Memory~961_q\,
	datad => \d|Mem|Memory~993_q\,
	combout => \d|Mem|Memory~1366_combout\);

-- Location: FF_X27_Y23_N11
\d|Mem|Memory~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~913_q\);

-- Location: FF_X27_Y25_N21
\d|Mem|Memory~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~689_q\);

-- Location: FF_X27_Y25_N15
\d|Mem|Memory~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~657_q\);

-- Location: LCCOMB_X27_Y25_N20
\d|Mem|Memory~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1367_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~689_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~657_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~657_q\,
	datac => \d|Mem|Memory~689_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1367_combout\);

-- Location: FF_X27_Y24_N31
\d|Mem|Memory~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~945feeder_combout\,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~945_q\);

-- Location: LCCOMB_X27_Y23_N10
\d|Mem|Memory~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1368_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1367_combout\ & (\d|Mem|Memory~945_q\)) # (!\d|Mem|Memory~1367_combout\ & ((\d|Mem|Memory~913_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~945_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~913_q\,
	datad => \d|Mem|Memory~1367_combout\,
	combout => \d|Mem|Memory~1368_combout\);

-- Location: FF_X27_Y23_N21
\d|Mem|Memory~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~897_q\);

-- Location: FF_X30_Y26_N5
\d|Mem|Memory~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~673_q\);

-- Location: FF_X30_Y26_N23
\d|Mem|Memory~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~641_q\);

-- Location: LCCOMB_X30_Y26_N4
\d|Mem|Memory~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1369_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~673_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~641_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~641_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~673_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1369_combout\);

-- Location: FF_X26_Y21_N19
\d|Mem|Memory~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~929feeder_combout\,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~929_q\);

-- Location: LCCOMB_X27_Y23_N20
\d|Mem|Memory~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1370_combout\ = (\d|Mem|Memory~1369_combout\ & ((\d|Mem|Memory~929_q\) # ((!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1369_combout\ & (((\d|Mem|Memory~897_q\ & \d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~929_q\,
	datab => \d|Mem|Memory~1369_combout\,
	datac => \d|Mem|Memory~897_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1370_combout\);

-- Location: LCCOMB_X26_Y24_N28
\d|Mem|Memory~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1371_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~1368_combout\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1370_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~1368_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1370_combout\,
	combout => \d|Mem|Memory~1371_combout\);

-- Location: FF_X26_Y24_N7
\d|Mem|Memory~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~977_q\);

-- Location: FF_X29_Y24_N15
\d|Mem|Memory~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~753_q\);

-- Location: FF_X29_Y24_N17
\d|Mem|Memory~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~721_q\);

-- Location: LCCOMB_X29_Y24_N14
\d|Mem|Memory~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1372_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~753_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~721_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~753_q\,
	datad => \d|Mem|Memory~721_q\,
	combout => \d|Mem|Memory~1372_combout\);

-- Location: FF_X26_Y24_N25
\d|Mem|Memory~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[1]~15_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1009_q\);

-- Location: LCCOMB_X26_Y24_N6
\d|Mem|Memory~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1373_combout\ = (\d|Mem|Memory~1372_combout\ & (((\d|Mem|Memory~1009_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1372_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~977_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1372_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~977_q\,
	datad => \d|Mem|Memory~1009_q\,
	combout => \d|Mem|Memory~1373_combout\);

-- Location: LCCOMB_X26_Y24_N26
\d|Mem|Memory~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1374_combout\ = (\d|Mem|Memory~1371_combout\ & (((\d|Mem|Memory~1373_combout\) # (!\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|Mem|Memory~1371_combout\ & (\d|Mem|Memory~1366_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1366_combout\,
	datab => \d|Mem|Memory~1371_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1373_combout\,
	combout => \d|Mem|Memory~1374_combout\);

-- Location: LCCOMB_X32_Y23_N16
\d|Mem|Memory~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1375_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1364_combout\ & (\d|Mem|Memory~1374_combout\)) # (!\d|Mem|Memory~1364_combout\ & ((\d|Mem|Memory~1343_combout\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1374_combout\,
	datac => \d|Mem|Memory~1343_combout\,
	datad => \d|Mem|Memory~1364_combout\,
	combout => \d|Mem|Memory~1375_combout\);

-- Location: LCCOMB_X31_Y14_N10
\d|Mem|data_outs[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[1]~7_combout\ = (\d|Mem|Equal1~0_combout\ & \d|Mem|Memory~1375_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Equal1~0_combout\,
	datad => \d|Mem|Memory~1375_combout\,
	combout => \d|Mem|data_outs[1]~7_combout\);

-- Location: LCCOMB_X30_Y14_N20
\d|mux_reg|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux14~1_combout\ = (\d|mux_reg|Mux14~0_combout\) # ((!\c|WideOr12~combout\ & (\d|Mem|data_outs[1]~7_combout\ & !\c|WideOr11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr12~combout\,
	datab => \d|mux_reg|Mux14~0_combout\,
	datac => \d|Mem|data_outs[1]~7_combout\,
	datad => \c|WideOr11~combout\,
	combout => \d|mux_reg|Mux14~1_combout\);

-- Location: LCCOMB_X29_Y11_N16
\d|alu|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~8_combout\ = (\d|mux_alu|Mux13~0_combout\ & \d|mux_A|Mux13~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux13~0_combout\,
	datac => \d|mux_A|Mux13~5_combout\,
	combout => \d|alu|result~8_combout\);

-- Location: LCCOMB_X29_Y11_N18
\d|alu|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux13~0_combout\ = (\c|Selector2~0_combout\ & (\d|alu|Mux7~1_combout\)) # (!\c|Selector2~0_combout\ & ((\d|alu|Mux7~1_combout\ & ((!\d|alu|result~8_combout\))) # (!\d|alu|Mux7~1_combout\ & (\d|alu|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector2~0_combout\,
	datab => \d|alu|Mux7~1_combout\,
	datac => \d|alu|Add0~4_combout\,
	datad => \d|alu|result~8_combout\,
	combout => \d|alu|Mux13~0_combout\);

-- Location: LCCOMB_X29_Y11_N12
\d|alu|Mux13\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux13~combout\ = (\d|alu|Mux7~0_combout\ & ((\d|alu|Mux13~0_combout\ & ((\d|mux_A|Mux13~5_combout\))) # (!\d|alu|Mux13~0_combout\ & (\d|mux_alu|Mux13~0_combout\)))) # (!\d|alu|Mux7~0_combout\ & (((\d|alu|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux13~0_combout\,
	datab => \d|alu|Mux7~0_combout\,
	datac => \d|mux_A|Mux13~5_combout\,
	datad => \d|alu|Mux13~0_combout\,
	combout => \d|alu|Mux13~combout\);

-- Location: LCCOMB_X30_Y17_N0
\d|mux_reg|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux13~0_combout\ = (\c|WideOr11~combout\ & (\d|alu|Mux13~combout\ & (!\c|WideOr12~combout\))) # (!\c|WideOr11~combout\ & (((\c|WideOr12~combout\ & \d|alu_out|reg_m\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|alu|Mux13~combout\,
	datac => \c|WideOr12~combout\,
	datad => \d|alu_out|reg_m\(2),
	combout => \d|mux_reg|Mux13~0_combout\);

-- Location: FF_X29_Y23_N29
\d|Mem|Memory~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1876_combout\,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~802_q\);

-- Location: FF_X35_Y19_N5
\d|Mem|Memory~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[2]~17_combout\,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~306_q\);

-- Location: FF_X34_Y19_N19
\d|Mem|Memory~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~290_q\);

-- Location: LCCOMB_X34_Y19_N18
\d|Mem|Memory~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1376_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~306_q\) # ((\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~290_q\ & !\d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~306_q\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~290_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1376_combout\);

-- Location: FF_X29_Y23_N31
\d|Mem|Memory~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~818_q\);

-- Location: LCCOMB_X29_Y23_N30
\d|Mem|Memory~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1377_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1376_combout\ & (\d|Mem|Memory~818_q\)) # (!\d|Mem|Memory~1376_combout\ & ((!\d|Mem|Memory~802_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1376_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1376_combout\,
	datac => \d|Mem|Memory~818_q\,
	datad => \d|Mem|Memory~802_q\,
	combout => \d|Mem|Memory~1377_combout\);

-- Location: FF_X27_Y18_N25
\d|Mem|Memory~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~834_q\);

-- Location: FF_X30_Y18_N15
\d|Mem|Memory~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1877_combout\,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~338_q\);

-- Location: FF_X31_Y18_N29
\d|Mem|Memory~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~322_q\);

-- Location: LCCOMB_X31_Y18_N28
\d|Mem|Memory~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1378_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((!\d|Mem|Memory~338_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~322_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~322_q\,
	datad => \d|Mem|Memory~338_q\,
	combout => \d|Mem|Memory~1378_combout\);

-- Location: FF_X28_Y19_N5
\d|Mem|Memory~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~850feeder_combout\,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~850_q\);

-- Location: LCCOMB_X27_Y18_N24
\d|Mem|Memory~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1379_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1378_combout\ & (\d|Mem|Memory~850_q\)) # (!\d|Mem|Memory~1378_combout\ & ((\d|Mem|Memory~834_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~850_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~834_q\,
	datad => \d|Mem|Memory~1378_combout\,
	combout => \d|Mem|Memory~1379_combout\);

-- Location: FF_X28_Y18_N23
\d|Mem|Memory~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1878_combout\,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~770_q\);

-- Location: FF_X32_Y18_N11
\d|Mem|Memory~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~274_q\);

-- Location: FF_X31_Y24_N15
\d|Mem|Memory~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~258_q\);

-- Location: LCCOMB_X32_Y18_N10
\d|Mem|Memory~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1380_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~274_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~258_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~258_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~274_q\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1380_combout\);

-- Location: FF_X28_Y18_N9
\d|Mem|Memory~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1879_combout\,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~786_q\);

-- Location: LCCOMB_X30_Y22_N24
\d|Mem|Memory~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1381_combout\ = (\d|Mem|Memory~1380_combout\ & (((!\d|Mem|Memory~786_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1380_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (!\d|Mem|Memory~770_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1380_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~770_q\,
	datad => \d|Mem|Memory~786_q\,
	combout => \d|Mem|Memory~1381_combout\);

-- Location: LCCOMB_X30_Y22_N26
\d|Mem|Memory~1382\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1382_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1379_combout\) # ((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~1381_combout\ & 
-- !\d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1379_combout\,
	datab => \d|Mem|Memory~1381_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1382_combout\);

-- Location: FF_X28_Y23_N13
\d|Mem|Memory~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~866_q\);

-- Location: FF_X29_Y18_N29
\d|Mem|Memory~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1880_combout\,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~370_q\);

-- Location: FF_X31_Y18_N31
\d|Mem|Memory~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~354_q\);

-- Location: LCCOMB_X31_Y18_N30
\d|Mem|Memory~1383\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1383_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[5]~5_combout\)) # (!\d|Mem|Memory~370_q\))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~354_q\ & !\d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~370_q\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~354_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1383_combout\);

-- Location: FF_X26_Y23_N21
\d|Mem|Memory~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~882feeder_combout\,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~882_q\);

-- Location: LCCOMB_X28_Y23_N12
\d|Mem|Memory~1384\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1384_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1383_combout\ & ((\d|Mem|Memory~882_q\))) # (!\d|Mem|Memory~1383_combout\ & (\d|Mem|Memory~866_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1383_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1383_combout\,
	datac => \d|Mem|Memory~866_q\,
	datad => \d|Mem|Memory~882_q\,
	combout => \d|Mem|Memory~1384_combout\);

-- Location: LCCOMB_X30_Y22_N4
\d|Mem|Memory~1385\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1385_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1382_combout\ & ((\d|Mem|Memory~1384_combout\))) # (!\d|Mem|Memory~1382_combout\ & (\d|Mem|Memory~1377_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1377_combout\,
	datac => \d|Mem|Memory~1382_combout\,
	datad => \d|Mem|Memory~1384_combout\,
	combout => \d|Mem|Memory~1385_combout\);

-- Location: FF_X29_Y25_N29
\d|Mem|Memory~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~706_q\);

-- Location: FF_X34_Y25_N7
\d|Mem|Memory~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~226_q\);

-- Location: FF_X36_Y25_N15
\d|Mem|Memory~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~194feeder_combout\,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~194_q\);

-- Location: LCCOMB_X34_Y25_N6
\d|Mem|Memory~1386\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1386_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~226_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~194_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~226_q\,
	datad => \d|Mem|Memory~194_q\,
	combout => \d|Mem|Memory~1386_combout\);

-- Location: FF_X28_Y25_N13
\d|Mem|Memory~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~738feeder_combout\,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~738_q\);

-- Location: LCCOMB_X29_Y25_N28
\d|Mem|Memory~1387\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1387_combout\ = (\d|Mem|Memory~1386_combout\ & (((\d|Mem|Memory~738_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1386_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~706_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1386_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~706_q\,
	datad => \d|Mem|Memory~738_q\,
	combout => \d|Mem|Memory~1387_combout\);

-- Location: FF_X27_Y25_N25
\d|Mem|Memory~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~658_q\);

-- Location: FF_X35_Y21_N7
\d|Mem|Memory~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~178_q\);

-- Location: FF_X36_Y21_N7
\d|Mem|Memory~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~146_q\);

-- Location: LCCOMB_X35_Y21_N6
\d|Mem|Memory~1388\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1388_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~178_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~146_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~178_q\,
	datad => \d|Mem|Memory~146_q\,
	combout => \d|Mem|Memory~1388_combout\);

-- Location: FF_X27_Y25_N3
\d|Mem|Memory~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~690_q\);

-- Location: LCCOMB_X27_Y25_N24
\d|Mem|Memory~1389\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1389_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1388_combout\ & ((\d|Mem|Memory~690_q\))) # (!\d|Mem|Memory~1388_combout\ & (\d|Mem|Memory~658_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1388_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1388_combout\,
	datac => \d|Mem|Memory~658_q\,
	datad => \d|Mem|Memory~690_q\,
	combout => \d|Mem|Memory~1389_combout\);

-- Location: FF_X29_Y25_N31
\d|Mem|Memory~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~642_q\);

-- Location: FF_X34_Y24_N17
\d|Mem|Memory~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~162_q\);

-- Location: FF_X36_Y25_N1
\d|Mem|Memory~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~130feeder_combout\,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~130_q\);

-- Location: LCCOMB_X34_Y24_N16
\d|Mem|Memory~1390\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1390_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~162_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~130_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~130_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~162_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1390_combout\);

-- Location: FF_X28_Y25_N15
\d|Mem|Memory~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~674feeder_combout\,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~674_q\);

-- Location: LCCOMB_X29_Y25_N30
\d|Mem|Memory~1391\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1391_combout\ = (\d|Mem|Memory~1390_combout\ & (((\d|Mem|Memory~674_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1390_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~642_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1390_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~642_q\,
	datad => \d|Mem|Memory~674_q\,
	combout => \d|Mem|Memory~1391_combout\);

-- Location: LCCOMB_X30_Y22_N22
\d|Mem|Memory~1392\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1392_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1389_combout\) # ((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~1391_combout\ & 
-- !\d|mux_mem_addr|result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1389_combout\,
	datac => \d|Mem|Memory~1391_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1392_combout\);

-- Location: FF_X31_Y25_N19
\d|Mem|Memory~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~722_q\);

-- Location: FF_X35_Y25_N21
\d|Mem|Memory~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~242_q\);

-- Location: FF_X35_Y25_N23
\d|Mem|Memory~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1881_combout\,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~210_q\);

-- Location: LCCOMB_X35_Y25_N20
\d|Mem|Memory~1393\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1393_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~242_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|Mem|Memory~210_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~210_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~242_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1393_combout\);

-- Location: FF_X26_Y25_N31
\d|Mem|Memory~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1882_combout\,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~754_q\);

-- Location: LCCOMB_X31_Y25_N18
\d|Mem|Memory~1394\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1394_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1393_combout\ & (!\d|Mem|Memory~754_q\)) # (!\d|Mem|Memory~1393_combout\ & ((\d|Mem|Memory~722_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~754_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~722_q\,
	datad => \d|Mem|Memory~1393_combout\,
	combout => \d|Mem|Memory~1394_combout\);

-- Location: LCCOMB_X30_Y22_N0
\d|Mem|Memory~1395\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1395_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1392_combout\ & (\d|Mem|Memory~1394_combout\)) # (!\d|Mem|Memory~1392_combout\ & ((\d|Mem|Memory~1387_combout\))))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (((\d|Mem|Memory~1392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~1394_combout\,
	datac => \d|Mem|Memory~1392_combout\,
	datad => \d|Mem|Memory~1387_combout\,
	combout => \d|Mem|Memory~1395_combout\);

-- Location: FF_X30_Y19_N31
\d|Mem|Memory~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~530_q\);

-- Location: FF_X35_Y20_N27
\d|Mem|Memory~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~82_q\);

-- Location: FF_X36_Y21_N17
\d|Mem|Memory~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1883_combout\,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~18_q\);

-- Location: LCCOMB_X35_Y20_N26
\d|Mem|Memory~1396\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1396_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~82_q\) # (\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~18_q\ & ((!\d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~18_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~82_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1396_combout\);

-- Location: FF_X30_Y19_N25
\d|Mem|Memory~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1884_combout\,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~594_q\);

-- Location: LCCOMB_X30_Y19_N30
\d|Mem|Memory~1397\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1397_combout\ = (\d|Mem|Memory~1396_combout\ & (((!\d|Mem|Memory~594_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1396_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~530_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1396_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~530_q\,
	datad => \d|Mem|Memory~594_q\,
	combout => \d|Mem|Memory~1397_combout\);

-- Location: FF_X28_Y20_N31
\d|Mem|Memory~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~546_q\);

-- Location: FF_X36_Y24_N31
\d|Mem|Memory~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~98_q\);

-- Location: FF_X37_Y23_N1
\d|Mem|Memory~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1885_combout\,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~34_q\);

-- Location: LCCOMB_X36_Y24_N30
\d|Mem|Memory~1398\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1398_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~98_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((!\d|Mem|Memory~34_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~98_q\,
	datad => \d|Mem|Memory~34_q\,
	combout => \d|Mem|Memory~1398_combout\);

-- Location: FF_X28_Y22_N3
\d|Mem|Memory~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~610feeder_combout\,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~610_q\);

-- Location: LCCOMB_X28_Y20_N30
\d|Mem|Memory~1399\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1399_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1398_combout\ & ((\d|Mem|Memory~610_q\))) # (!\d|Mem|Memory~1398_combout\ & (\d|Mem|Memory~546_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1398_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1398_combout\,
	datac => \d|Mem|Memory~546_q\,
	datad => \d|Mem|Memory~610_q\,
	combout => \d|Mem|Memory~1399_combout\);

-- Location: FF_X26_Y22_N11
\d|Mem|Memory~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~514_q\);

-- Location: FF_X36_Y20_N15
\d|Mem|Memory~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~66_q\);

-- Location: FF_X36_Y20_N17
\d|Mem|Memory~2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1886_combout\,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~2_q\);

-- Location: LCCOMB_X36_Y20_N14
\d|Mem|Memory~1400\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1400_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~66_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((!\d|Mem|Memory~2_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~66_q\,
	datad => \d|Mem|Memory~2_q\,
	combout => \d|Mem|Memory~1400_combout\);

-- Location: FF_X26_Y22_N29
\d|Mem|Memory~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~578_q\);

-- Location: LCCOMB_X26_Y22_N10
\d|Mem|Memory~1401\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1401_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1400_combout\ & ((\d|Mem|Memory~578_q\))) # (!\d|Mem|Memory~1400_combout\ & (\d|Mem|Memory~514_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1400_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1400_combout\,
	datac => \d|Mem|Memory~514_q\,
	datad => \d|Mem|Memory~578_q\,
	combout => \d|Mem|Memory~1401_combout\);

-- Location: LCCOMB_X30_Y22_N18
\d|Mem|Memory~1402\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1402_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1399_combout\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1401_combout\,
	datac => \d|Mem|Memory~1399_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1402_combout\);

-- Location: FF_X27_Y22_N9
\d|Mem|Memory~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~562_q\);

-- Location: FF_X35_Y22_N1
\d|Mem|Memory~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~114_q\);

-- Location: FF_X35_Y22_N19
\d|Mem|Memory~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1887_combout\,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~50_q\);

-- Location: LCCOMB_X35_Y22_N0
\d|Mem|Memory~1403\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1403_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~114_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~50_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~114_q\,
	datad => \d|Mem|Memory~50_q\,
	combout => \d|Mem|Memory~1403_combout\);

-- Location: FF_X27_Y22_N19
\d|Mem|Memory~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~626_q\);

-- Location: LCCOMB_X27_Y22_N8
\d|Mem|Memory~1404\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1404_combout\ = (\d|Mem|Memory~1403_combout\ & (((\d|Mem|Memory~626_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1403_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~562_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1403_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~562_q\,
	datad => \d|Mem|Memory~626_q\,
	combout => \d|Mem|Memory~1404_combout\);

-- Location: LCCOMB_X30_Y22_N20
\d|Mem|Memory~1405\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1405_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1402_combout\ & (\d|Mem|Memory~1404_combout\)) # (!\d|Mem|Memory~1402_combout\ & ((\d|Mem|Memory~1397_combout\))))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (\d|Mem|Memory~1402_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1402_combout\,
	datac => \d|Mem|Memory~1404_combout\,
	datad => \d|Mem|Memory~1397_combout\,
	combout => \d|Mem|Memory~1405_combout\);

-- Location: LCCOMB_X30_Y22_N14
\d|Mem|Memory~1406\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1406_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1395_combout\))) # 
-- (!\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~1405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1405_combout\,
	datac => \d|mux_mem_addr|result[3]~2_combout\,
	datad => \d|Mem|Memory~1395_combout\,
	combout => \d|Mem|Memory~1406_combout\);

-- Location: FF_X31_Y22_N21
\d|Mem|Memory~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~914_q\);

-- Location: FF_X31_Y20_N23
\d|Mem|Memory~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~466_q\);

-- Location: FF_X34_Y22_N21
\d|Mem|Memory~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~402_q\);

-- Location: LCCOMB_X31_Y20_N22
\d|Mem|Memory~1407\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1407_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~466_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~402_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~466_q\,
	datad => \d|Mem|Memory~402_q\,
	combout => \d|Mem|Memory~1407_combout\);

-- Location: FF_X28_Y21_N29
\d|Mem|Memory~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~978feeder_combout\,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~978_q\);

-- Location: LCCOMB_X31_Y22_N20
\d|Mem|Memory~1408\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1408_combout\ = (\d|Mem|Memory~1407_combout\ & ((\d|Mem|Memory~978_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1407_combout\ & (((\d|Mem|Memory~914_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~978_q\,
	datab => \d|Mem|Memory~1407_combout\,
	datac => \d|Mem|Memory~914_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1408_combout\);

-- Location: FF_X26_Y21_N29
\d|Mem|Memory~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~930_q\);

-- Location: FF_X31_Y21_N27
\d|Mem|Memory~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1888_combout\,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~482_q\);

-- Location: FF_X34_Y23_N11
\d|Mem|Memory~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1889_combout\,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~418_q\);

-- Location: LCCOMB_X29_Y21_N30
\d|Mem|Memory~1409\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1409_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~482_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~418_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~418_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~482_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1409_combout\);

-- Location: FF_X27_Y20_N5
\d|Mem|Memory~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~994feeder_combout\,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~994_q\);

-- Location: LCCOMB_X26_Y21_N28
\d|Mem|Memory~1410\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1410_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1409_combout\ & (\d|Mem|Memory~994_q\)) # (!\d|Mem|Memory~1409_combout\ & ((\d|Mem|Memory~930_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~994_q\,
	datac => \d|Mem|Memory~930_q\,
	datad => \d|Mem|Memory~1409_combout\,
	combout => \d|Mem|Memory~1410_combout\);

-- Location: FF_X27_Y21_N5
\d|Mem|Memory~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~898_q\);

-- Location: FF_X32_Y23_N11
\d|Mem|Memory~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~450_q\);

-- Location: FF_X34_Y18_N29
\d|Mem|Memory~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~386feeder_combout\,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~386_q\);

-- Location: LCCOMB_X32_Y23_N10
\d|Mem|Memory~1411\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1411_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~450_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~386_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~450_q\,
	datad => \d|Mem|Memory~386_q\,
	combout => \d|Mem|Memory~1411_combout\);

-- Location: FF_X27_Y21_N7
\d|Mem|Memory~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~962_q\);

-- Location: LCCOMB_X27_Y21_N4
\d|Mem|Memory~1412\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1412_combout\ = (\d|Mem|Memory~1411_combout\ & ((\d|Mem|Memory~962_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1411_combout\ & (((\d|Mem|Memory~898_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~962_q\,
	datab => \d|Mem|Memory~1411_combout\,
	datac => \d|Mem|Memory~898_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1412_combout\);

-- Location: LCCOMB_X30_Y22_N16
\d|Mem|Memory~1413\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1413_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1410_combout\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1412_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1410_combout\,
	datac => \d|Mem|Memory~1412_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1413_combout\);

-- Location: FF_X30_Y22_N11
\d|Mem|Memory~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~946_q\);

-- Location: FF_X32_Y22_N11
\d|Mem|Memory~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1890_combout\,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~498_q\);

-- Location: FF_X31_Y22_N7
\d|Mem|Memory~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[2]~17_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~434_q\);

-- Location: LCCOMB_X31_Y22_N6
\d|Mem|Memory~1414\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1414_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[5]~5_combout\)) # (!\d|Mem|Memory~498_q\))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~434_q\ & !\d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~498_q\,
	datac => \d|Mem|Memory~434_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1414_combout\);

-- Location: FF_X26_Y24_N21
\d|Mem|Memory~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1010feeder_combout\,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1010_q\);

-- Location: LCCOMB_X30_Y22_N10
\d|Mem|Memory~1415\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1415_combout\ = (\d|Mem|Memory~1414_combout\ & (((\d|Mem|Memory~1010_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1414_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~946_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1414_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~946_q\,
	datad => \d|Mem|Memory~1010_q\,
	combout => \d|Mem|Memory~1415_combout\);

-- Location: LCCOMB_X30_Y22_N28
\d|Mem|Memory~1416\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1416_combout\ = (\d|Mem|Memory~1413_combout\ & ((\d|Mem|Memory~1415_combout\) # ((!\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|Mem|Memory~1413_combout\ & (((\d|Mem|Memory~1408_combout\ & \d|mux_mem_addr|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1415_combout\,
	datab => \d|Mem|Memory~1413_combout\,
	datac => \d|Mem|Memory~1408_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1416_combout\);

-- Location: LCCOMB_X30_Y22_N6
\d|Mem|Memory~1417\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1417_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1406_combout\ & ((\d|Mem|Memory~1416_combout\))) # (!\d|Mem|Memory~1406_combout\ & (\d|Mem|Memory~1385_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1406_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1406_combout\,
	datac => \d|Mem|Memory~1385_combout\,
	datad => \d|Mem|Memory~1416_combout\,
	combout => \d|Mem|Memory~1417_combout\);

-- Location: LCCOMB_X31_Y14_N4
\d|Mem|data_outs[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[2]~8_combout\ = (\d|Mem|Memory~1417_combout\ & \d|Mem|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|Mem|Memory~1417_combout\,
	datad => \d|Mem|Equal1~0_combout\,
	combout => \d|Mem|data_outs[2]~8_combout\);

-- Location: LCCOMB_X30_Y17_N26
\d|mux_reg|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux13~1_combout\ = (\d|mux_reg|Mux13~0_combout\) # ((!\c|WideOr11~combout\ & (!\c|WideOr12~combout\ & \d|Mem|data_outs[2]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|mux_reg|Mux13~0_combout\,
	datac => \c|WideOr12~combout\,
	datad => \d|Mem|data_outs[2]~8_combout\,
	combout => \d|mux_reg|Mux13~1_combout\);

-- Location: LCCOMB_X27_Y9_N0
\d|alu|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~9_combout\ = (\d|mux_A|Mux12~5_combout\ & \d|mux_alu|Mux12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|mux_A|Mux12~5_combout\,
	datad => \d|mux_alu|Mux12~0_combout\,
	combout => \d|alu|result~9_combout\);

-- Location: LCCOMB_X29_Y11_N30
\d|alu|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux12~0_combout\ = (\c|Selector2~0_combout\ & (\d|alu|Mux7~1_combout\)) # (!\c|Selector2~0_combout\ & ((\d|alu|Mux7~1_combout\ & (!\d|alu|result~9_combout\)) # (!\d|alu|Mux7~1_combout\ & ((\d|alu|Add0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector2~0_combout\,
	datab => \d|alu|Mux7~1_combout\,
	datac => \d|alu|result~9_combout\,
	datad => \d|alu|Add0~6_combout\,
	combout => \d|alu|Mux12~0_combout\);

-- Location: LCCOMB_X30_Y11_N12
\d|alu|Mux12\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux12~combout\ = (\d|alu|Mux12~0_combout\ & ((\d|mux_A|Mux12~5_combout\) # ((!\d|alu|Mux7~0_combout\)))) # (!\d|alu|Mux12~0_combout\ & (((\d|alu|Mux7~0_combout\ & \d|mux_alu|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux12~5_combout\,
	datab => \d|alu|Mux12~0_combout\,
	datac => \d|alu|Mux7~0_combout\,
	datad => \d|mux_alu|Mux12~0_combout\,
	combout => \d|alu|Mux12~combout\);

-- Location: LCCOMB_X29_Y17_N16
\d|mux_reg|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux12~0_combout\ = (\c|WideOr11~combout\ & (((!\c|WideOr12~combout\ & \d|alu|Mux12~combout\)))) # (!\c|WideOr11~combout\ & (\d|alu_out|reg_m\(3) & (\c|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|alu_out|reg_m\(3),
	datac => \c|WideOr12~combout\,
	datad => \d|alu|Mux12~combout\,
	combout => \d|mux_reg|Mux12~0_combout\);

-- Location: FF_X32_Y23_N29
\d|Mem|Memory~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[3]~19_combout\,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~451_q\);

-- Location: FF_X31_Y18_N9
\d|Mem|Memory~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~355_q\);

-- Location: FF_X31_Y18_N27
\d|Mem|Memory~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~323_q\);

-- Location: LCCOMB_X31_Y18_N8
\d|Mem|Memory~1418\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1418_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~355_q\) # (\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~323_q\ & ((!\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~323_q\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~355_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1418_combout\);

-- Location: FF_X31_Y21_N29
\d|Mem|Memory~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~483_q\);

-- Location: LCCOMB_X31_Y21_N28
\d|Mem|Memory~1419\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1419_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1418_combout\ & ((\d|Mem|Memory~483_q\))) # (!\d|Mem|Memory~1418_combout\ & (\d|Mem|Memory~451_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~451_q\,
	datac => \d|Mem|Memory~483_q\,
	datad => \d|Mem|Memory~1418_combout\,
	combout => \d|Mem|Memory~1419_combout\);

-- Location: FF_X34_Y22_N15
\d|Mem|Memory~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~403_q\);

-- Location: FF_X35_Y19_N7
\d|Mem|Memory~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~307_q\);

-- Location: FF_X35_Y19_N17
\d|Mem|Memory~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~275_q\);

-- Location: LCCOMB_X35_Y19_N6
\d|Mem|Memory~1420\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1420_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~307_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~275_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~307_q\,
	datad => \d|Mem|Memory~275_q\,
	combout => \d|Mem|Memory~1420_combout\);

-- Location: FF_X31_Y22_N25
\d|Mem|Memory~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~435feeder_combout\,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~435_q\);

-- Location: LCCOMB_X34_Y22_N14
\d|Mem|Memory~1421\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1421_combout\ = (\d|Mem|Memory~1420_combout\ & ((\d|Mem|Memory~435_q\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1420_combout\ & (((\d|Mem|Memory~403_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1420_combout\,
	datab => \d|Mem|Memory~435_q\,
	datac => \d|Mem|Memory~403_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1421_combout\);

-- Location: FF_X34_Y18_N31
\d|Mem|Memory~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~387_q\);

-- Location: FF_X34_Y19_N5
\d|Mem|Memory~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~291_q\);

-- Location: FF_X34_Y19_N15
\d|Mem|Memory~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~259_q\);

-- Location: LCCOMB_X34_Y19_N4
\d|Mem|Memory~1422\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1422_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~291_q\) # (\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~259_q\ & ((!\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~259_q\,
	datac => \d|Mem|Memory~291_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1422_combout\);

-- Location: FF_X35_Y18_N25
\d|Mem|Memory~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~419_q\);

-- Location: LCCOMB_X34_Y18_N30
\d|Mem|Memory~1423\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1423_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1422_combout\ & ((\d|Mem|Memory~419_q\))) # (!\d|Mem|Memory~1422_combout\ & (\d|Mem|Memory~387_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1422_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1422_combout\,
	datac => \d|Mem|Memory~387_q\,
	datad => \d|Mem|Memory~419_q\,
	combout => \d|Mem|Memory~1423_combout\);

-- Location: LCCOMB_X32_Y19_N18
\d|Mem|Memory~1424\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1424_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~1421_combout\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1423_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~1421_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1423_combout\,
	combout => \d|Mem|Memory~1424_combout\);

-- Location: FF_X31_Y20_N9
\d|Mem|Memory~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~467_q\);

-- Location: FF_X27_Y18_N27
\d|Mem|Memory~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~371_q\);

-- Location: FF_X30_Y18_N17
\d|Mem|Memory~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1891_combout\,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~339_q\);

-- Location: LCCOMB_X27_Y18_N26
\d|Mem|Memory~1425\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1425_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~371_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|Mem|Memory~339_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~339_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~371_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1425_combout\);

-- Location: FF_X31_Y20_N3
\d|Mem|Memory~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~499_q\);

-- Location: LCCOMB_X31_Y20_N8
\d|Mem|Memory~1426\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1426_combout\ = (\d|Mem|Memory~1425_combout\ & (((\d|Mem|Memory~499_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1425_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~467_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1425_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~467_q\,
	datad => \d|Mem|Memory~499_q\,
	combout => \d|Mem|Memory~1426_combout\);

-- Location: LCCOMB_X32_Y19_N4
\d|Mem|Memory~1427\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1427_combout\ = (\d|Mem|Memory~1424_combout\ & (((\d|Mem|Memory~1426_combout\) # (!\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|Mem|Memory~1424_combout\ & (\d|Mem|Memory~1419_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1419_combout\,
	datab => \d|Mem|Memory~1424_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1426_combout\,
	combout => \d|Mem|Memory~1427_combout\);

-- Location: FF_X30_Y25_N7
\d|Mem|Memory~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~659_q\);

-- Location: FF_X32_Y19_N23
\d|Mem|Memory~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1892_combout\,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~595_q\);

-- Location: FF_X30_Y19_N3
\d|Mem|Memory~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~531_q\);

-- Location: LCCOMB_X30_Y19_N2
\d|Mem|Memory~1428\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1428_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~595_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~531_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~595_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~531_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1428_combout\);

-- Location: FF_X31_Y25_N21
\d|Mem|Memory~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~723feeder_combout\,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~723_q\);

-- Location: LCCOMB_X30_Y25_N6
\d|Mem|Memory~1429\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1429_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1428_combout\ & (\d|Mem|Memory~723_q\)) # (!\d|Mem|Memory~1428_combout\ & ((\d|Mem|Memory~659_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~723_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~659_q\,
	datad => \d|Mem|Memory~1428_combout\,
	combout => \d|Mem|Memory~1429_combout\);

-- Location: FF_X28_Y25_N1
\d|Mem|Memory~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~675_q\);

-- Location: FF_X28_Y22_N13
\d|Mem|Memory~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1893_combout\,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~611_q\);

-- Location: FF_X28_Y20_N25
\d|Mem|Memory~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1894_combout\,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~547_q\);

-- Location: LCCOMB_X29_Y17_N26
\d|Mem|Memory~1430\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1430_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~611_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~547_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~611_q\,
	datad => \d|Mem|Memory~547_q\,
	combout => \d|Mem|Memory~1430_combout\);

-- Location: FF_X28_Y25_N19
\d|Mem|Memory~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~739_q\);

-- Location: LCCOMB_X28_Y25_N0
\d|Mem|Memory~1431\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1431_combout\ = (\d|Mem|Memory~1430_combout\ & (((\d|Mem|Memory~739_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1430_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~675_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1430_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~675_q\,
	datad => \d|Mem|Memory~739_q\,
	combout => \d|Mem|Memory~1431_combout\);

-- Location: FF_X29_Y25_N9
\d|Mem|Memory~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~643_q\);

-- Location: FF_X26_Y22_N15
\d|Mem|Memory~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~579_q\);

-- Location: FF_X26_Y22_N1
\d|Mem|Memory~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~515_q\);

-- Location: LCCOMB_X26_Y22_N14
\d|Mem|Memory~1432\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1432_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~579_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~515_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~579_q\,
	datad => \d|Mem|Memory~515_q\,
	combout => \d|Mem|Memory~1432_combout\);

-- Location: FF_X29_Y25_N11
\d|Mem|Memory~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~707_q\);

-- Location: LCCOMB_X29_Y25_N8
\d|Mem|Memory~1433\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1433_combout\ = (\d|Mem|Memory~1432_combout\ & ((\d|Mem|Memory~707_q\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1432_combout\ & (((\d|Mem|Memory~643_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~707_q\,
	datab => \d|Mem|Memory~1432_combout\,
	datac => \d|Mem|Memory~643_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1433_combout\);

-- Location: LCCOMB_X30_Y21_N6
\d|Mem|Memory~1434\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1434_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~1431_combout\) # (\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1433_combout\ & 
-- ((!\d|mux_mem_addr|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1433_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1431_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1434_combout\);

-- Location: FF_X26_Y25_N17
\d|Mem|Memory~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~691_q\);

-- Location: FF_X27_Y22_N21
\d|Mem|Memory~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~627_q\);

-- Location: FF_X27_Y22_N23
\d|Mem|Memory~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~563_q\);

-- Location: LCCOMB_X27_Y22_N20
\d|Mem|Memory~1435\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1435_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~627_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~563_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~563_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~627_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1435_combout\);

-- Location: FF_X26_Y25_N3
\d|Mem|Memory~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~755_q\);

-- Location: LCCOMB_X26_Y25_N16
\d|Mem|Memory~1436\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1436_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1435_combout\ & ((\d|Mem|Memory~755_q\))) # (!\d|Mem|Memory~1435_combout\ & (\d|Mem|Memory~691_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1435_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1435_combout\,
	datac => \d|Mem|Memory~691_q\,
	datad => \d|Mem|Memory~755_q\,
	combout => \d|Mem|Memory~1436_combout\);

-- Location: LCCOMB_X35_Y25_N8
\d|Mem|Memory~1437\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1437_combout\ = (\d|Mem|Memory~1434_combout\ & (((\d|Mem|Memory~1436_combout\) # (!\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|Mem|Memory~1434_combout\ & (\d|Mem|Memory~1429_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1429_combout\,
	datab => \d|Mem|Memory~1434_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1436_combout\,
	combout => \d|Mem|Memory~1437_combout\);

-- Location: FF_X34_Y24_N3
\d|Mem|Memory~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~163_q\);

-- Location: FF_X35_Y22_N13
\d|Mem|Memory~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~51_q\);

-- Location: FF_X37_Y23_N3
\d|Mem|Memory~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1895_combout\,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~35_q\);

-- Location: LCCOMB_X35_Y22_N12
\d|Mem|Memory~1438\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1438_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~51_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((!\d|Mem|Memory~35_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~51_q\,
	datad => \d|Mem|Memory~35_q\,
	combout => \d|Mem|Memory~1438_combout\);

-- Location: FF_X35_Y21_N17
\d|Mem|Memory~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~179_q\);

-- Location: LCCOMB_X34_Y24_N2
\d|Mem|Memory~1439\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1439_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1438_combout\ & ((\d|Mem|Memory~179_q\))) # (!\d|Mem|Memory~1438_combout\ & (\d|Mem|Memory~163_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1438_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1438_combout\,
	datac => \d|Mem|Memory~163_q\,
	datad => \d|Mem|Memory~179_q\,
	combout => \d|Mem|Memory~1439_combout\);

-- Location: FF_X32_Y25_N29
\d|Mem|Memory~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1896_combout\,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~195_q\);

-- Location: FF_X36_Y19_N1
\d|Mem|Memory~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~83_q\);

-- Location: FF_X36_Y20_N19
\d|Mem|Memory~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~67feeder_combout\,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~67_q\);

-- Location: LCCOMB_X36_Y19_N0
\d|Mem|Memory~1440\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1440_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~83_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~67_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~83_q\,
	datad => \d|Mem|Memory~67_q\,
	combout => \d|Mem|Memory~1440_combout\);

-- Location: FF_X35_Y25_N3
\d|Mem|Memory~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~211_q\);

-- Location: LCCOMB_X35_Y25_N2
\d|Mem|Memory~1441\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1441_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1440_combout\ & ((\d|Mem|Memory~211_q\))) # (!\d|Mem|Memory~1440_combout\ & (!\d|Mem|Memory~195_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~195_q\,
	datac => \d|Mem|Memory~211_q\,
	datad => \d|Mem|Memory~1440_combout\,
	combout => \d|Mem|Memory~1441_combout\);

-- Location: FF_X36_Y25_N11
\d|Mem|Memory~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~131_q\);

-- Location: FF_X36_Y21_N19
\d|Mem|Memory~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~19_q\);

-- Location: FF_X37_Y23_N21
\d|Mem|Memory~3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1897_combout\,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~3_q\);

-- Location: LCCOMB_X36_Y21_N18
\d|Mem|Memory~1442\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1442_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~19_q\) # (\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|Mem|Memory~3_q\ & ((!\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~3_q\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~19_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1442_combout\);

-- Location: FF_X36_Y21_N13
\d|Mem|Memory~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~147_q\);

-- Location: LCCOMB_X36_Y25_N10
\d|Mem|Memory~1443\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1443_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1442_combout\ & ((\d|Mem|Memory~147_q\))) # (!\d|Mem|Memory~1442_combout\ & (\d|Mem|Memory~131_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1442_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1442_combout\,
	datac => \d|Mem|Memory~131_q\,
	datad => \d|Mem|Memory~147_q\,
	combout => \d|Mem|Memory~1443_combout\);

-- Location: LCCOMB_X35_Y25_N28
\d|Mem|Memory~1444\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1444_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\) # ((\d|Mem|Memory~1441_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (\d|Mem|Memory~1443_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1443_combout\,
	datad => \d|Mem|Memory~1441_combout\,
	combout => \d|Mem|Memory~1444_combout\);

-- Location: FF_X34_Y25_N17
\d|Mem|Memory~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~227_q\);

-- Location: FF_X35_Y22_N23
\d|Mem|Memory~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1898_combout\,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~115_q\);

-- Location: FF_X36_Y22_N7
\d|Mem|Memory~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1899_combout\,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~99_q\);

-- Location: LCCOMB_X29_Y17_N20
\d|Mem|Memory~1445\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1445_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[3]~2_combout\)) # (!\d|Mem|Memory~115_q\))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((!\d|mux_mem_addr|result[3]~2_combout\ & !\d|Mem|Memory~99_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~115_q\,
	datac => \d|mux_mem_addr|result[3]~2_combout\,
	datad => \d|Mem|Memory~99_q\,
	combout => \d|Mem|Memory~1445_combout\);

-- Location: FF_X34_Y25_N19
\d|Mem|Memory~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~243_q\);

-- Location: LCCOMB_X34_Y25_N16
\d|Mem|Memory~1446\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1446_combout\ = (\d|Mem|Memory~1445_combout\ & (((\d|Mem|Memory~243_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1445_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~227_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1445_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~227_q\,
	datad => \d|Mem|Memory~243_q\,
	combout => \d|Mem|Memory~1446_combout\);

-- Location: LCCOMB_X35_Y25_N14
\d|Mem|Memory~1447\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1447_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1444_combout\ & (\d|Mem|Memory~1446_combout\)) # (!\d|Mem|Memory~1444_combout\ & ((\d|Mem|Memory~1439_combout\))))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1446_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1439_combout\,
	datad => \d|Mem|Memory~1444_combout\,
	combout => \d|Mem|Memory~1447_combout\);

-- Location: LCCOMB_X32_Y21_N16
\d|Mem|Memory~1448\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1448_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|Mem|Memory~1437_combout\) # (\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~1447_combout\ & 
-- ((!\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1447_combout\,
	datac => \d|Mem|Memory~1437_combout\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1448_combout\);

-- Location: FF_X26_Y21_N23
\d|Mem|Memory~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~931_q\);

-- Location: FF_X29_Y23_N17
\d|Mem|Memory~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~819_q\);

-- Location: FF_X29_Y23_N3
\d|Mem|Memory~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~803_q\);

-- Location: LCCOMB_X29_Y23_N16
\d|Mem|Memory~1449\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1449_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~819_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~803_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~819_q\,
	datad => \d|Mem|Memory~803_q\,
	combout => \d|Mem|Memory~1449_combout\);

-- Location: FF_X30_Y22_N9
\d|Mem|Memory~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~947feeder_combout\,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~947_q\);

-- Location: LCCOMB_X26_Y21_N22
\d|Mem|Memory~1450\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1450_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1449_combout\ & (\d|Mem|Memory~947_q\)) # (!\d|Mem|Memory~1449_combout\ & ((\d|Mem|Memory~931_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~947_q\,
	datac => \d|Mem|Memory~931_q\,
	datad => \d|Mem|Memory~1449_combout\,
	combout => \d|Mem|Memory~1450_combout\);

-- Location: FF_X28_Y21_N31
\d|Mem|Memory~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~963_q\);

-- Location: FF_X28_Y19_N23
\d|Mem|Memory~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~851_q\);

-- Location: FF_X27_Y19_N9
\d|Mem|Memory~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~835feeder_combout\,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~835_q\);

-- Location: LCCOMB_X28_Y19_N22
\d|Mem|Memory~1451\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1451_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~851_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~835_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~851_q\,
	datad => \d|Mem|Memory~835_q\,
	combout => \d|Mem|Memory~1451_combout\);

-- Location: FF_X28_Y21_N25
\d|Mem|Memory~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~979_q\);

-- Location: LCCOMB_X28_Y21_N30
\d|Mem|Memory~1452\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1452_combout\ = (\d|Mem|Memory~1451_combout\ & (((\d|Mem|Memory~979_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1451_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~963_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1451_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~963_q\,
	datad => \d|Mem|Memory~979_q\,
	combout => \d|Mem|Memory~1452_combout\);

-- Location: FF_X27_Y23_N31
\d|Mem|Memory~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~899_q\);

-- Location: FF_X28_Y18_N27
\d|Mem|Memory~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~787_q\);

-- Location: FF_X28_Y18_N29
\d|Mem|Memory~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1900_combout\,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~771_q\);

-- Location: LCCOMB_X28_Y18_N26
\d|Mem|Memory~1453\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1453_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~787_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((!\d|Mem|Memory~771_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~787_q\,
	datad => \d|Mem|Memory~771_q\,
	combout => \d|Mem|Memory~1453_combout\);

-- Location: FF_X31_Y22_N3
\d|Mem|Memory~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~915feeder_combout\,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~915_q\);

-- Location: LCCOMB_X27_Y23_N30
\d|Mem|Memory~1454\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1454_combout\ = (\d|Mem|Memory~1453_combout\ & ((\d|Mem|Memory~915_q\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1453_combout\ & (((\d|Mem|Memory~899_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1453_combout\,
	datab => \d|Mem|Memory~915_q\,
	datac => \d|Mem|Memory~899_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1454_combout\);

-- Location: LCCOMB_X28_Y21_N18
\d|Mem|Memory~1455\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1455_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1452_combout\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1454_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1452_combout\,
	datad => \d|Mem|Memory~1454_combout\,
	combout => \d|Mem|Memory~1455_combout\);

-- Location: FF_X27_Y20_N23
\d|Mem|Memory~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~995_q\);

-- Location: FF_X26_Y23_N31
\d|Mem|Memory~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[3]~19_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~883_q\);

-- Location: FF_X28_Y23_N7
\d|Mem|Memory~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~867feeder_combout\,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~867_q\);

-- Location: LCCOMB_X26_Y23_N30
\d|Mem|Memory~1456\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1456_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~883_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~867_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~867_q\,
	datac => \d|Mem|Memory~883_q\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1456_combout\);

-- Location: FF_X26_Y24_N15
\d|Mem|Memory~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1011feeder_combout\,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1011_q\);

-- Location: LCCOMB_X27_Y20_N22
\d|Mem|Memory~1457\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1457_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1456_combout\ & ((\d|Mem|Memory~1011_q\))) # (!\d|Mem|Memory~1456_combout\ & (\d|Mem|Memory~995_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1456_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1456_combout\,
	datac => \d|Mem|Memory~995_q\,
	datad => \d|Mem|Memory~1011_q\,
	combout => \d|Mem|Memory~1457_combout\);

-- Location: LCCOMB_X28_Y21_N20
\d|Mem|Memory~1458\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1458_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1455_combout\ & (\d|Mem|Memory~1457_combout\)) # (!\d|Mem|Memory~1455_combout\ & ((\d|Mem|Memory~1450_combout\))))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (\d|Mem|Memory~1455_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1455_combout\,
	datac => \d|Mem|Memory~1457_combout\,
	datad => \d|Mem|Memory~1450_combout\,
	combout => \d|Mem|Memory~1458_combout\);

-- Location: LCCOMB_X32_Y21_N26
\d|Mem|Memory~1459\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1459_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1448_combout\ & (\d|Mem|Memory~1458_combout\)) # (!\d|Mem|Memory~1448_combout\ & ((\d|Mem|Memory~1427_combout\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1448_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1448_combout\,
	datac => \d|Mem|Memory~1458_combout\,
	datad => \d|Mem|Memory~1427_combout\,
	combout => \d|Mem|Memory~1459_combout\);

-- Location: LCCOMB_X32_Y10_N18
\d|Mem|data_outs[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[3]~9_combout\ = (\d|Mem|Equal1~0_combout\ & \d|Mem|Memory~1459_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Equal1~0_combout\,
	datad => \d|Mem|Memory~1459_combout\,
	combout => \d|Mem|data_outs[3]~9_combout\);

-- Location: LCCOMB_X29_Y17_N8
\d|mux_reg|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux12~1_combout\ = (\d|mux_reg|Mux12~0_combout\) # ((!\c|WideOr11~combout\ & (!\c|WideOr12~combout\ & \d|Mem|data_outs[3]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|mux_reg|Mux12~0_combout\,
	datac => \c|WideOr12~combout\,
	datad => \d|Mem|data_outs[3]~9_combout\,
	combout => \d|mux_reg|Mux12~1_combout\);

-- Location: LCCOMB_X30_Y9_N16
\d|alu|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~10_combout\ = (\d|mux_A|Mux11~5_combout\ & \d|mux_alu|Mux11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_A|Mux11~5_combout\,
	datad => \d|mux_alu|Mux11~0_combout\,
	combout => \d|alu|result~10_combout\);

-- Location: LCCOMB_X31_Y12_N24
\d|alu|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux11~0_combout\ = (\d|alu|Mux7~1_combout\ & ((\c|Selector2~0_combout\) # ((!\d|alu|result~10_combout\)))) # (!\d|alu|Mux7~1_combout\ & (!\c|Selector2~0_combout\ & (\d|alu|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux7~1_combout\,
	datab => \c|Selector2~0_combout\,
	datac => \d|alu|Add0~8_combout\,
	datad => \d|alu|result~10_combout\,
	combout => \d|alu|Mux11~0_combout\);

-- Location: LCCOMB_X31_Y12_N26
\d|alu|Mux11\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux11~combout\ = (\d|alu|Mux7~0_combout\ & ((\d|alu|Mux11~0_combout\ & ((\d|mux_A|Mux11~5_combout\))) # (!\d|alu|Mux11~0_combout\ & (\d|mux_alu|Mux11~0_combout\)))) # (!\d|alu|Mux7~0_combout\ & (((\d|alu|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux11~0_combout\,
	datab => \d|mux_A|Mux11~5_combout\,
	datac => \d|alu|Mux7~0_combout\,
	datad => \d|alu|Mux11~0_combout\,
	combout => \d|alu|Mux11~combout\);

-- Location: LCCOMB_X31_Y17_N16
\d|mux_reg|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux11~0_combout\ = (\c|WideOr12~combout\ & (!\c|WideOr11~combout\ & ((\d|alu_out|reg_m\(4))))) # (!\c|WideOr12~combout\ & (\c|WideOr11~combout\ & (\d|alu|Mux11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr12~combout\,
	datab => \c|WideOr11~combout\,
	datac => \d|alu|Mux11~combout\,
	datad => \d|alu_out|reg_m\(4),
	combout => \d|mux_reg|Mux11~0_combout\);

-- Location: FF_X28_Y18_N15
\d|Mem|Memory~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[4]~21_combout\,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~788_q\);

-- Location: FF_X32_Y19_N1
\d|Mem|Memory~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1901_combout\,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~596_q\);

-- Location: FF_X32_Y19_N27
\d|Mem|Memory~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~532_q\);

-- Location: LCCOMB_X32_Y19_N26
\d|Mem|Memory~1460\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1460_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((!\d|Mem|Memory~596_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~532_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~532_q\,
	datad => \d|Mem|Memory~596_q\,
	combout => \d|Mem|Memory~1460_combout\);

-- Location: FF_X29_Y18_N7
\d|Mem|Memory~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~852_q\);

-- Location: LCCOMB_X29_Y18_N6
\d|Mem|Memory~1461\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1461_combout\ = (\d|Mem|Memory~1460_combout\ & (((\d|Mem|Memory~852_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1460_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~788_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1460_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~852_q\,
	datad => \d|Mem|Memory~788_q\,
	combout => \d|Mem|Memory~1461_combout\);

-- Location: FF_X29_Y20_N17
\d|Mem|Memory~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~804_q\);

-- Location: FF_X28_Y22_N31
\d|Mem|Memory~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1902_combout\,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~612_q\);

-- Location: FF_X28_Y23_N17
\d|Mem|Memory~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~548_q\);

-- Location: LCCOMB_X28_Y23_N16
\d|Mem|Memory~1462\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1462_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~612_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~548_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~548_q\,
	datad => \d|Mem|Memory~612_q\,
	combout => \d|Mem|Memory~1462_combout\);

-- Location: FF_X28_Y23_N27
\d|Mem|Memory~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~868_q\);

-- Location: LCCOMB_X29_Y20_N16
\d|Mem|Memory~1463\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1463_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1462_combout\ & ((\d|Mem|Memory~868_q\))) # (!\d|Mem|Memory~1462_combout\ & (\d|Mem|Memory~804_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1462_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1462_combout\,
	datac => \d|Mem|Memory~804_q\,
	datad => \d|Mem|Memory~868_q\,
	combout => \d|Mem|Memory~1463_combout\);

-- Location: FF_X26_Y18_N13
\d|Mem|Memory~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1903_combout\,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~772_q\);

-- Location: FF_X26_Y22_N19
\d|Mem|Memory~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~580_q\);

-- Location: FF_X26_Y22_N5
\d|Mem|Memory~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~516_q\);

-- Location: LCCOMB_X26_Y22_N18
\d|Mem|Memory~1464\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1464_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~580_q\) # (\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~516_q\ & ((!\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~516_q\,
	datac => \d|Mem|Memory~580_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1464_combout\);

-- Location: FF_X27_Y18_N29
\d|Mem|Memory~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~836_q\);

-- Location: LCCOMB_X27_Y18_N28
\d|Mem|Memory~1465\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1465_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1464_combout\ & (\d|Mem|Memory~836_q\)) # (!\d|Mem|Memory~1464_combout\ & ((!\d|Mem|Memory~772_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1464_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1464_combout\,
	datac => \d|Mem|Memory~836_q\,
	datad => \d|Mem|Memory~772_q\,
	combout => \d|Mem|Memory~1465_combout\);

-- Location: LCCOMB_X30_Y21_N16
\d|Mem|Memory~1466\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1466_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1463_combout\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1465_combout\,
	datad => \d|Mem|Memory~1463_combout\,
	combout => \d|Mem|Memory~1466_combout\);

-- Location: FF_X29_Y20_N19
\d|Mem|Memory~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~820_q\);

-- Location: FF_X27_Y22_N1
\d|Mem|Memory~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~628_q\);

-- Location: FF_X27_Y22_N27
\d|Mem|Memory~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1904_combout\,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~564_q\);

-- Location: LCCOMB_X27_Y22_N0
\d|Mem|Memory~1467\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1467_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~628_q\) # (\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~564_q\ & ((!\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~564_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~628_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1467_combout\);

-- Location: FF_X26_Y23_N9
\d|Mem|Memory~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~884_q\);

-- Location: LCCOMB_X29_Y20_N18
\d|Mem|Memory~1468\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1468_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1467_combout\ & ((\d|Mem|Memory~884_q\))) # (!\d|Mem|Memory~1467_combout\ & (\d|Mem|Memory~820_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1467_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1467_combout\,
	datac => \d|Mem|Memory~820_q\,
	datad => \d|Mem|Memory~884_q\,
	combout => \d|Mem|Memory~1468_combout\);

-- Location: LCCOMB_X30_Y21_N2
\d|Mem|Memory~1469\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1469_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1466_combout\ & ((\d|Mem|Memory~1468_combout\))) # (!\d|Mem|Memory~1466_combout\ & (\d|Mem|Memory~1461_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (\d|Mem|Memory~1466_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1466_combout\,
	datac => \d|Mem|Memory~1461_combout\,
	datad => \d|Mem|Memory~1468_combout\,
	combout => \d|Mem|Memory~1469_combout\);

-- Location: FF_X35_Y18_N3
\d|Mem|Memory~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~420_q\);

-- Location: FF_X35_Y21_N11
\d|Mem|Memory~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1905_combout\,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~180_q\);

-- Location: FF_X35_Y21_N29
\d|Mem|Memory~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~164_q\);

-- Location: LCCOMB_X35_Y21_N28
\d|Mem|Memory~1470\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1470_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((!\d|Mem|Memory~180_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~164_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~164_q\,
	datad => \d|Mem|Memory~180_q\,
	combout => \d|Mem|Memory~1470_combout\);

-- Location: FF_X31_Y22_N13
\d|Mem|Memory~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~436feeder_combout\,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~436_q\);

-- Location: LCCOMB_X35_Y18_N2
\d|Mem|Memory~1471\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1471_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1470_combout\ & (\d|Mem|Memory~436_q\)) # (!\d|Mem|Memory~1470_combout\ & ((\d|Mem|Memory~420_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1470_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~436_q\,
	datac => \d|Mem|Memory~420_q\,
	datad => \d|Mem|Memory~1470_combout\,
	combout => \d|Mem|Memory~1471_combout\);

-- Location: FF_X34_Y18_N17
\d|Mem|Memory~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~452_q\);

-- Location: FF_X36_Y19_N27
\d|Mem|Memory~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1906_combout\,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~212_q\);

-- Location: FF_X32_Y25_N31
\d|Mem|Memory~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1907_combout\,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~196_q\);

-- Location: LCCOMB_X31_Y17_N18
\d|Mem|Memory~1472\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1472_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[4]~4_combout\) # (!\d|Mem|Memory~212_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|Mem|Memory~196_q\ & ((!\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~196_q\,
	datac => \d|Mem|Memory~212_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1472_combout\);

-- Location: FF_X31_Y20_N29
\d|Mem|Memory~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~468feeder_combout\,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~468_q\);

-- Location: LCCOMB_X34_Y18_N16
\d|Mem|Memory~1473\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1473_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1472_combout\ & (\d|Mem|Memory~468_q\)) # (!\d|Mem|Memory~1472_combout\ & ((\d|Mem|Memory~452_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~468_q\,
	datac => \d|Mem|Memory~452_q\,
	datad => \d|Mem|Memory~1472_combout\,
	combout => \d|Mem|Memory~1473_combout\);

-- Location: FF_X34_Y18_N11
\d|Mem|Memory~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~388_q\);

-- Location: FF_X36_Y21_N31
\d|Mem|Memory~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~148_q\);

-- Location: FF_X36_Y25_N21
\d|Mem|Memory~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~132_q\);

-- Location: LCCOMB_X36_Y21_N30
\d|Mem|Memory~1474\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1474_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~148_q\) # (\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~132_q\ & ((!\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~132_q\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~148_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1474_combout\);

-- Location: FF_X34_Y22_N9
\d|Mem|Memory~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~404feeder_combout\,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~404_q\);

-- Location: LCCOMB_X34_Y18_N10
\d|Mem|Memory~1475\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1475_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1474_combout\ & (\d|Mem|Memory~404_q\)) # (!\d|Mem|Memory~1474_combout\ & ((\d|Mem|Memory~388_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~404_q\,
	datac => \d|Mem|Memory~388_q\,
	datad => \d|Mem|Memory~1474_combout\,
	combout => \d|Mem|Memory~1475_combout\);

-- Location: LCCOMB_X35_Y19_N26
\d|Mem|Memory~1476\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1476_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1473_combout\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1475_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1473_combout\,
	combout => \d|Mem|Memory~1476_combout\);

-- Location: FF_X31_Y21_N15
\d|Mem|Memory~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1908_combout\,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~484_q\);

-- Location: FF_X31_Y25_N15
\d|Mem|Memory~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~244_q\);

-- Location: FF_X32_Y25_N17
\d|Mem|Memory~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~228feeder_combout\,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~228_q\);

-- Location: LCCOMB_X31_Y25_N14
\d|Mem|Memory~1477\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1477_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((\d|Mem|Memory~244_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~228_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~244_q\,
	datad => \d|Mem|Memory~228_q\,
	combout => \d|Mem|Memory~1477_combout\);

-- Location: FF_X32_Y22_N29
\d|Mem|Memory~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~500_q\);

-- Location: LCCOMB_X32_Y22_N28
\d|Mem|Memory~1478\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1478_combout\ = (\d|Mem|Memory~1477_combout\ & (((\d|Mem|Memory~500_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1477_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & ((!\d|Mem|Memory~484_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1477_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~500_q\,
	datad => \d|Mem|Memory~484_q\,
	combout => \d|Mem|Memory~1478_combout\);

-- Location: LCCOMB_X35_Y19_N20
\d|Mem|Memory~1479\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1479_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1476_combout\ & ((\d|Mem|Memory~1478_combout\))) # (!\d|Mem|Memory~1476_combout\ & (\d|Mem|Memory~1471_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1471_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1476_combout\,
	datad => \d|Mem|Memory~1478_combout\,
	combout => \d|Mem|Memory~1479_combout\);

-- Location: FF_X31_Y18_N5
\d|Mem|Memory~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~324_q\);

-- Location: FF_X36_Y24_N1
\d|Mem|Memory~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1909_combout\,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~100_q\);

-- Location: FF_X36_Y24_N19
\d|Mem|Memory~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~68_q\);

-- Location: LCCOMB_X36_Y24_N18
\d|Mem|Memory~1480\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1480_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((!\d|Mem|Memory~100_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~68_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~68_q\,
	datad => \d|Mem|Memory~100_q\,
	combout => \d|Mem|Memory~1480_combout\);

-- Location: FF_X31_Y18_N23
\d|Mem|Memory~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~356_q\);

-- Location: LCCOMB_X31_Y18_N4
\d|Mem|Memory~1481\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1481_combout\ = (\d|Mem|Memory~1480_combout\ & ((\d|Mem|Memory~356_q\) # ((!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1480_combout\ & (((\d|Mem|Memory~324_q\ & \d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~356_q\,
	datab => \d|Mem|Memory~1480_combout\,
	datac => \d|Mem|Memory~324_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1481_combout\);

-- Location: FF_X35_Y19_N23
\d|Mem|Memory~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~276_q\);

-- Location: FF_X36_Y23_N5
\d|Mem|Memory~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~52_q\);

-- Location: FF_X36_Y23_N23
\d|Mem|Memory~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~20_q\);

-- Location: LCCOMB_X36_Y23_N4
\d|Mem|Memory~1482\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1482_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~52_q\) # (\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~20_q\ & ((!\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~20_q\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~52_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1482_combout\);

-- Location: FF_X35_Y19_N25
\d|Mem|Memory~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~308_q\);

-- Location: LCCOMB_X35_Y19_N22
\d|Mem|Memory~1483\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1483_combout\ = (\d|Mem|Memory~1482_combout\ & (((\d|Mem|Memory~308_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1482_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~276_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1482_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~276_q\,
	datad => \d|Mem|Memory~308_q\,
	combout => \d|Mem|Memory~1483_combout\);

-- Location: FF_X34_Y19_N17
\d|Mem|Memory~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~260_q\);

-- Location: FF_X37_Y23_N23
\d|Mem|Memory~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1910_combout\,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~36_q\);

-- Location: FF_X37_Y23_N9
\d|Mem|Memory~4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1911_combout\,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~4_q\);

-- Location: LCCOMB_X29_Y24_N18
\d|Mem|Memory~1484\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1484_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (!\d|Mem|Memory~36_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((!\d|Mem|Memory~4_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~36_q\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~4_q\,
	combout => \d|Mem|Memory~1484_combout\);

-- Location: FF_X34_Y19_N3
\d|Mem|Memory~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~292_q\);

-- Location: LCCOMB_X34_Y19_N16
\d|Mem|Memory~1485\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1485_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1484_combout\ & ((\d|Mem|Memory~292_q\))) # (!\d|Mem|Memory~1484_combout\ & (\d|Mem|Memory~260_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1484_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1484_combout\,
	datac => \d|Mem|Memory~260_q\,
	datad => \d|Mem|Memory~292_q\,
	combout => \d|Mem|Memory~1485_combout\);

-- Location: LCCOMB_X35_Y19_N18
\d|Mem|Memory~1486\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1486_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~1483_combout\) # (\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~1485_combout\ & 
-- ((!\d|mux_mem_addr|result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1485_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~1483_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1486_combout\);

-- Location: FF_X30_Y18_N11
\d|Mem|Memory~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~340_q\);

-- Location: FF_X35_Y20_N29
\d|Mem|Memory~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1912_combout\,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~116_q\);

-- Location: FF_X35_Y20_N23
\d|Mem|Memory~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~84_q\);

-- Location: LCCOMB_X35_Y20_N22
\d|Mem|Memory~1487\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1487_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((!\d|Mem|Memory~116_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~84_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~84_q\,
	datad => \d|Mem|Memory~116_q\,
	combout => \d|Mem|Memory~1487_combout\);

-- Location: FF_X29_Y18_N25
\d|Mem|Memory~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1913_combout\,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~372_q\);

-- Location: LCCOMB_X30_Y18_N10
\d|Mem|Memory~1488\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1488_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1487_combout\ & (!\d|Mem|Memory~372_q\)) # (!\d|Mem|Memory~1487_combout\ & ((\d|Mem|Memory~340_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~372_q\,
	datac => \d|Mem|Memory~340_q\,
	datad => \d|Mem|Memory~1487_combout\,
	combout => \d|Mem|Memory~1488_combout\);

-- Location: LCCOMB_X35_Y19_N12
\d|Mem|Memory~1489\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1489_combout\ = (\d|Mem|Memory~1486_combout\ & ((\d|Mem|Memory~1488_combout\) # ((!\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|Mem|Memory~1486_combout\ & (((\d|Mem|Memory~1481_combout\ & \d|mux_mem_addr|result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1488_combout\,
	datab => \d|Mem|Memory~1486_combout\,
	datac => \d|Mem|Memory~1481_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1489_combout\);

-- Location: LCCOMB_X35_Y19_N30
\d|Mem|Memory~1490\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1490_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1479_combout\))) # 
-- (!\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~1489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1489_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|mux_mem_addr|result[3]~2_combout\,
	datad => \d|Mem|Memory~1479_combout\,
	combout => \d|Mem|Memory~1490_combout\);

-- Location: FF_X27_Y20_N9
\d|Mem|Memory~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~964_q\);

-- Location: FF_X28_Y25_N21
\d|Mem|Memory~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~740_q\);

-- Location: FF_X29_Y25_N5
\d|Mem|Memory~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~708feeder_combout\,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~708_q\);

-- Location: LCCOMB_X28_Y25_N20
\d|Mem|Memory~1491\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1491_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~740_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~708_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~740_q\,
	datad => \d|Mem|Memory~708_q\,
	combout => \d|Mem|Memory~1491_combout\);

-- Location: FF_X27_Y20_N19
\d|Mem|Memory~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~996_q\);

-- Location: LCCOMB_X27_Y20_N8
\d|Mem|Memory~1492\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1492_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1491_combout\ & (\d|Mem|Memory~996_q\)) # (!\d|Mem|Memory~1491_combout\ & ((\d|Mem|Memory~964_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~996_q\,
	datac => \d|Mem|Memory~964_q\,
	datad => \d|Mem|Memory~1491_combout\,
	combout => \d|Mem|Memory~1492_combout\);

-- Location: FF_X31_Y22_N15
\d|Mem|Memory~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~916_q\);

-- Location: FF_X26_Y25_N29
\d|Mem|Memory~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~692_q\);

-- Location: FF_X30_Y25_N17
\d|Mem|Memory~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~660feeder_combout\,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~660_q\);

-- Location: LCCOMB_X26_Y25_N28
\d|Mem|Memory~1493\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1493_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((\d|Mem|Memory~692_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~660_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~692_q\,
	datad => \d|Mem|Memory~660_q\,
	combout => \d|Mem|Memory~1493_combout\);

-- Location: FF_X30_Y22_N3
\d|Mem|Memory~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~948_q\);

-- Location: LCCOMB_X31_Y22_N14
\d|Mem|Memory~1494\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1494_combout\ = (\d|Mem|Memory~1493_combout\ & ((\d|Mem|Memory~948_q\) # ((!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1493_combout\ & (((\d|Mem|Memory~916_q\ & \d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~948_q\,
	datab => \d|Mem|Memory~1493_combout\,
	datac => \d|Mem|Memory~916_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1494_combout\);

-- Location: FF_X27_Y23_N9
\d|Mem|Memory~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~900_q\);

-- Location: FF_X28_Y25_N31
\d|Mem|Memory~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~676_q\);

-- Location: FF_X29_Y25_N7
\d|Mem|Memory~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~644feeder_combout\,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~644_q\);

-- Location: LCCOMB_X28_Y25_N30
\d|Mem|Memory~1495\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1495_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~676_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~644_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~676_q\,
	datad => \d|Mem|Memory~644_q\,
	combout => \d|Mem|Memory~1495_combout\);

-- Location: FF_X26_Y21_N17
\d|Mem|Memory~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~932_q\);

-- Location: LCCOMB_X27_Y23_N8
\d|Mem|Memory~1496\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1496_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1495_combout\ & (\d|Mem|Memory~932_q\)) # (!\d|Mem|Memory~1495_combout\ & ((\d|Mem|Memory~900_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~932_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~900_q\,
	datad => \d|Mem|Memory~1495_combout\,
	combout => \d|Mem|Memory~1496_combout\);

-- Location: LCCOMB_X32_Y19_N12
\d|Mem|Memory~1497\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1497_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1494_combout\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~1496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~1496_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1494_combout\,
	combout => \d|Mem|Memory~1497_combout\);

-- Location: FF_X28_Y21_N23
\d|Mem|Memory~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~980_q\);

-- Location: FF_X29_Y24_N13
\d|Mem|Memory~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1914_combout\,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~756_q\);

-- Location: FF_X29_Y24_N31
\d|Mem|Memory~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~724_q\);

-- Location: LCCOMB_X29_Y24_N30
\d|Mem|Memory~1498\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1498_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((!\d|Mem|Memory~756_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~724_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~724_q\,
	datad => \d|Mem|Memory~756_q\,
	combout => \d|Mem|Memory~1498_combout\);

-- Location: FF_X31_Y17_N5
\d|Mem|Memory~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[4]~21_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1012_q\);

-- Location: LCCOMB_X28_Y21_N22
\d|Mem|Memory~1499\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1499_combout\ = (\d|Mem|Memory~1498_combout\ & ((\d|Mem|Memory~1012_q\) # ((!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1498_combout\ & (((\d|Mem|Memory~980_q\ & \d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1498_combout\,
	datab => \d|Mem|Memory~1012_q\,
	datac => \d|Mem|Memory~980_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1499_combout\);

-- Location: LCCOMB_X32_Y19_N6
\d|Mem|Memory~1500\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1500_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1497_combout\ & (\d|Mem|Memory~1499_combout\)) # (!\d|Mem|Memory~1497_combout\ & ((\d|Mem|Memory~1492_combout\))))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (((\d|Mem|Memory~1497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1499_combout\,
	datab => \d|Mem|Memory~1492_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1497_combout\,
	combout => \d|Mem|Memory~1500_combout\);

-- Location: LCCOMB_X35_Y19_N8
\d|Mem|Memory~1501\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1501_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1490_combout\ & (\d|Mem|Memory~1500_combout\)) # (!\d|Mem|Memory~1490_combout\ & ((\d|Mem|Memory~1469_combout\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1500_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~1490_combout\,
	datad => \d|Mem|Memory~1469_combout\,
	combout => \d|Mem|Memory~1501_combout\);

-- Location: LCCOMB_X32_Y10_N20
\d|Mem|data_outs[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[4]~10_combout\ = (\d|Mem|Equal1~0_combout\ & \d|Mem|Memory~1501_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Equal1~0_combout\,
	datad => \d|Mem|Memory~1501_combout\,
	combout => \d|Mem|data_outs[4]~10_combout\);

-- Location: LCCOMB_X31_Y13_N26
\d|mux_reg|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux11~1_combout\ = (\d|mux_reg|Mux11~0_combout\) # ((\d|Mem|data_outs[4]~10_combout\ & (!\c|WideOr11~combout\ & !\c|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|data_outs[4]~10_combout\,
	datab => \c|WideOr11~combout\,
	datac => \c|WideOr12~combout\,
	datad => \d|mux_reg|Mux11~0_combout\,
	combout => \d|mux_reg|Mux11~1_combout\);

-- Location: LCCOMB_X29_Y11_N0
\d|alu|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~11_combout\ = (\d|mux_A|Mux10~5_combout\ & \d|mux_alu|Mux10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|mux_A|Mux10~5_combout\,
	datad => \d|mux_alu|Mux10~0_combout\,
	combout => \d|alu|result~11_combout\);

-- Location: LCCOMB_X29_Y11_N26
\d|alu|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux10~0_combout\ = (\d|alu|Mux7~1_combout\ & (((\c|Selector2~0_combout\) # (!\d|alu|result~11_combout\)))) # (!\d|alu|Mux7~1_combout\ & (\d|alu|Add0~10_combout\ & (!\c|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Add0~10_combout\,
	datab => \d|alu|Mux7~1_combout\,
	datac => \c|Selector2~0_combout\,
	datad => \d|alu|result~11_combout\,
	combout => \d|alu|Mux10~0_combout\);

-- Location: LCCOMB_X29_Y11_N4
\d|alu|Mux10\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux10~combout\ = (\d|alu|Mux10~0_combout\ & (((\d|mux_A|Mux10~5_combout\)) # (!\d|alu|Mux7~0_combout\))) # (!\d|alu|Mux10~0_combout\ & (\d|alu|Mux7~0_combout\ & ((\d|mux_alu|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux10~0_combout\,
	datab => \d|alu|Mux7~0_combout\,
	datac => \d|mux_A|Mux10~5_combout\,
	datad => \d|mux_alu|Mux10~0_combout\,
	combout => \d|alu|Mux10~combout\);

-- Location: LCCOMB_X31_Y14_N30
\d|mux_reg|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux10~0_combout\ = (\c|WideOr11~combout\ & (\d|alu|Mux10~combout\ & (!\c|WideOr12~combout\))) # (!\c|WideOr11~combout\ & (((\c|WideOr12~combout\ & \d|alu_out|reg_m\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|alu|Mux10~combout\,
	datac => \c|WideOr12~combout\,
	datad => \d|alu_out|reg_m\(5),
	combout => \d|mux_reg|Mux10~0_combout\);

-- Location: FF_X29_Y20_N21
\d|Mem|Memory~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[5]~23_combout\,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~805_q\);

-- Location: FF_X32_Y18_N29
\d|Mem|Memory~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~309_q\);

-- Location: FF_X34_Y19_N21
\d|Mem|Memory~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~293feeder_combout\,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~293_q\);

-- Location: LCCOMB_X32_Y18_N28
\d|Mem|Memory~1502\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1502_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~309_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~293_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~309_q\,
	datad => \d|Mem|Memory~293_q\,
	combout => \d|Mem|Memory~1502_combout\);

-- Location: FF_X29_Y20_N31
\d|Mem|Memory~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~821_q\);

-- Location: LCCOMB_X29_Y20_N30
\d|Mem|Memory~1503\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1503_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1502_combout\ & ((\d|Mem|Memory~821_q\))) # (!\d|Mem|Memory~1502_combout\ & (\d|Mem|Memory~805_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~805_q\,
	datac => \d|Mem|Memory~821_q\,
	datad => \d|Mem|Memory~1502_combout\,
	combout => \d|Mem|Memory~1503_combout\);

-- Location: FF_X27_Y18_N15
\d|Mem|Memory~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~837_q\);

-- Location: FF_X30_Y18_N5
\d|Mem|Memory~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~341_q\);

-- Location: FF_X31_Y18_N25
\d|Mem|Memory~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~325feeder_combout\,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~325_q\);

-- Location: LCCOMB_X30_Y18_N4
\d|Mem|Memory~1504\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1504_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~341_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~325_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~325_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~341_q\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1504_combout\);

-- Location: FF_X28_Y19_N9
\d|Mem|Memory~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~853_q\);

-- Location: LCCOMB_X27_Y18_N14
\d|Mem|Memory~1505\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1505_combout\ = (\d|Mem|Memory~1504_combout\ & (((\d|Mem|Memory~853_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1504_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~837_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1504_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~837_q\,
	datad => \d|Mem|Memory~853_q\,
	combout => \d|Mem|Memory~1505_combout\);

-- Location: FF_X26_Y18_N7
\d|Mem|Memory~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1915_combout\,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~773_q\);

-- Location: FF_X32_Y18_N15
\d|Mem|Memory~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~277_q\);

-- Location: FF_X31_Y24_N17
\d|Mem|Memory~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~261feeder_combout\,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~261_q\);

-- Location: LCCOMB_X32_Y18_N14
\d|Mem|Memory~1506\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1506_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~277_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~261_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~277_q\,
	datad => \d|Mem|Memory~261_q\,
	combout => \d|Mem|Memory~1506_combout\);

-- Location: FF_X26_Y18_N17
\d|Mem|Memory~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~789_q\);

-- Location: LCCOMB_X26_Y18_N16
\d|Mem|Memory~1507\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1507_combout\ = (\d|Mem|Memory~1506_combout\ & (((\d|Mem|Memory~789_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1506_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & ((!\d|Mem|Memory~773_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1506_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~789_q\,
	datad => \d|Mem|Memory~773_q\,
	combout => \d|Mem|Memory~1507_combout\);

-- Location: LCCOMB_X30_Y21_N4
\d|Mem|Memory~1508\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1508_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1505_combout\) # ((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~1507_combout\ & 
-- !\d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1505_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1507_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1508_combout\);

-- Location: FF_X26_Y23_N19
\d|Mem|Memory~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~869_q\);

-- Location: FF_X27_Y18_N1
\d|Mem|Memory~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~373_q\);

-- Location: FF_X31_Y18_N11
\d|Mem|Memory~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~357feeder_combout\,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~357_q\);

-- Location: LCCOMB_X27_Y18_N0
\d|Mem|Memory~1509\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1509_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~373_q\) # (\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~357_q\ & ((!\d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~357_q\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~373_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1509_combout\);

-- Location: FF_X26_Y23_N13
\d|Mem|Memory~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~885_q\);

-- Location: LCCOMB_X26_Y23_N18
\d|Mem|Memory~1510\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1510_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1509_combout\ & ((\d|Mem|Memory~885_q\))) # (!\d|Mem|Memory~1509_combout\ & (\d|Mem|Memory~869_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1509_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1509_combout\,
	datac => \d|Mem|Memory~869_q\,
	datad => \d|Mem|Memory~885_q\,
	combout => \d|Mem|Memory~1510_combout\);

-- Location: LCCOMB_X30_Y21_N22
\d|Mem|Memory~1511\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1511_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1508_combout\ & (\d|Mem|Memory~1510_combout\)) # (!\d|Mem|Memory~1508_combout\ & ((\d|Mem|Memory~1503_combout\))))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1510_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1508_combout\,
	datad => \d|Mem|Memory~1503_combout\,
	combout => \d|Mem|Memory~1511_combout\);

-- Location: FF_X29_Y25_N1
\d|Mem|Memory~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~709_q\);

-- Location: FF_X32_Y25_N27
\d|Mem|Memory~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~229_q\);

-- Location: FF_X32_Y25_N13
\d|Mem|Memory~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1916_combout\,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~197_q\);

-- Location: LCCOMB_X32_Y25_N26
\d|Mem|Memory~1512\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1512_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~229_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((!\d|Mem|Memory~197_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~229_q\,
	datad => \d|Mem|Memory~197_q\,
	combout => \d|Mem|Memory~1512_combout\);

-- Location: FF_X28_Y25_N9
\d|Mem|Memory~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~741feeder_combout\,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~741_q\);

-- Location: LCCOMB_X29_Y25_N0
\d|Mem|Memory~1513\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1513_combout\ = (\d|Mem|Memory~1512_combout\ & (((\d|Mem|Memory~741_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1512_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~709_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1512_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~709_q\,
	datad => \d|Mem|Memory~741_q\,
	combout => \d|Mem|Memory~1513_combout\);

-- Location: FF_X30_Y25_N27
\d|Mem|Memory~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~661_q\);

-- Location: FF_X35_Y21_N23
\d|Mem|Memory~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1917_combout\,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~181_q\);

-- Location: FF_X36_Y21_N25
\d|Mem|Memory~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1918_combout\,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~149_q\);

-- Location: LCCOMB_X31_Y17_N14
\d|Mem|Memory~1514\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1514_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (!\d|Mem|Memory~181_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((!\d|Mem|Memory~149_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~181_q\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~149_q\,
	combout => \d|Mem|Memory~1514_combout\);

-- Location: FF_X26_Y25_N23
\d|Mem|Memory~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~693feeder_combout\,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~693_q\);

-- Location: LCCOMB_X30_Y25_N26
\d|Mem|Memory~1515\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1515_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1514_combout\ & ((\d|Mem|Memory~693_q\))) # (!\d|Mem|Memory~1514_combout\ & (\d|Mem|Memory~661_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1514_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1514_combout\,
	datac => \d|Mem|Memory~661_q\,
	datad => \d|Mem|Memory~693_q\,
	combout => \d|Mem|Memory~1515_combout\);

-- Location: FF_X29_Y25_N27
\d|Mem|Memory~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~645_q\);

-- Location: FF_X35_Y21_N1
\d|Mem|Memory~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~165_q\);

-- Location: FF_X36_Y25_N7
\d|Mem|Memory~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~133feeder_combout\,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~133_q\);

-- Location: LCCOMB_X35_Y21_N0
\d|Mem|Memory~1516\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1516_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~165_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~133_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~165_q\,
	datad => \d|Mem|Memory~133_q\,
	combout => \d|Mem|Memory~1516_combout\);

-- Location: FF_X28_Y25_N27
\d|Mem|Memory~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~677feeder_combout\,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~677_q\);

-- Location: LCCOMB_X29_Y25_N26
\d|Mem|Memory~1517\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1517_combout\ = (\d|Mem|Memory~1516_combout\ & ((\d|Mem|Memory~677_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1516_combout\ & (((\d|Mem|Memory~645_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~677_q\,
	datab => \d|Mem|Memory~1516_combout\,
	datac => \d|Mem|Memory~645_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1517_combout\);

-- Location: LCCOMB_X30_Y21_N24
\d|Mem|Memory~1518\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1518_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1515_combout\) # ((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~1517_combout\ & 
-- !\d|mux_mem_addr|result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1515_combout\,
	datac => \d|Mem|Memory~1517_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1518_combout\);

-- Location: FF_X31_Y25_N25
\d|Mem|Memory~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~725_q\);

-- Location: FF_X31_Y25_N27
\d|Mem|Memory~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~245_q\);

-- Location: FF_X36_Y19_N5
\d|Mem|Memory~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~213feeder_combout\,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~213_q\);

-- Location: LCCOMB_X31_Y25_N26
\d|Mem|Memory~1519\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1519_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~245_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~213_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~245_q\,
	datad => \d|Mem|Memory~213_q\,
	combout => \d|Mem|Memory~1519_combout\);

-- Location: FF_X26_Y25_N25
\d|Mem|Memory~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~757feeder_combout\,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~757_q\);

-- Location: LCCOMB_X31_Y25_N24
\d|Mem|Memory~1520\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1520_combout\ = (\d|Mem|Memory~1519_combout\ & (((\d|Mem|Memory~757_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1519_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~725_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1519_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~725_q\,
	datad => \d|Mem|Memory~757_q\,
	combout => \d|Mem|Memory~1520_combout\);

-- Location: LCCOMB_X30_Y21_N26
\d|Mem|Memory~1521\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1521_combout\ = (\d|Mem|Memory~1518_combout\ & (((\d|Mem|Memory~1520_combout\) # (!\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|Mem|Memory~1518_combout\ & (\d|Mem|Memory~1513_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1513_combout\,
	datab => \d|Mem|Memory~1518_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1520_combout\,
	combout => \d|Mem|Memory~1521_combout\);

-- Location: FF_X32_Y19_N17
\d|Mem|Memory~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~533_q\);

-- Location: FF_X36_Y19_N7
\d|Mem|Memory~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~85_q\);

-- Location: FF_X36_Y21_N3
\d|Mem|Memory~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~21feeder_combout\,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~21_q\);

-- Location: LCCOMB_X36_Y19_N6
\d|Mem|Memory~1522\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1522_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~85_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~21_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~85_q\,
	datad => \d|Mem|Memory~21_q\,
	combout => \d|Mem|Memory~1522_combout\);

-- Location: FF_X32_Y19_N3
\d|Mem|Memory~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1919_combout\,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~597_q\);

-- Location: LCCOMB_X32_Y19_N16
\d|Mem|Memory~1523\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1523_combout\ = (\d|Mem|Memory~1522_combout\ & (((!\d|Mem|Memory~597_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1522_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~533_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1522_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~533_q\,
	datad => \d|Mem|Memory~597_q\,
	combout => \d|Mem|Memory~1523_combout\);

-- Location: FF_X28_Y20_N27
\d|Mem|Memory~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~549_q\);

-- Location: FF_X36_Y22_N25
\d|Mem|Memory~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~101_q\);

-- Location: FF_X36_Y22_N27
\d|Mem|Memory~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1920_combout\,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~37_q\);

-- Location: LCCOMB_X36_Y22_N24
\d|Mem|Memory~1524\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1524_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~101_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~37_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~37_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~101_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1524_combout\);

-- Location: FF_X28_Y22_N1
\d|Mem|Memory~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1921_combout\,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~613_q\);

-- Location: LCCOMB_X28_Y20_N26
\d|Mem|Memory~1525\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1525_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1524_combout\ & (!\d|Mem|Memory~613_q\)) # (!\d|Mem|Memory~1524_combout\ & ((\d|Mem|Memory~549_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~613_q\,
	datac => \d|Mem|Memory~549_q\,
	datad => \d|Mem|Memory~1524_combout\,
	combout => \d|Mem|Memory~1525_combout\);

-- Location: FF_X26_Y20_N17
\d|Mem|Memory~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~517_q\);

-- Location: FF_X36_Y20_N21
\d|Mem|Memory~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~69_q\);

-- Location: FF_X36_Y20_N23
\d|Mem|Memory~5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~5_q\);

-- Location: LCCOMB_X36_Y20_N20
\d|Mem|Memory~1526\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1526_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~69_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~5_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~69_q\,
	datad => \d|Mem|Memory~5_q\,
	combout => \d|Mem|Memory~1526_combout\);

-- Location: FF_X26_Y22_N31
\d|Mem|Memory~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1922_combout\,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~581_q\);

-- Location: LCCOMB_X26_Y20_N16
\d|Mem|Memory~1527\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1527_combout\ = (\d|Mem|Memory~1526_combout\ & (((!\d|Mem|Memory~581_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1526_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~517_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1526_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~517_q\,
	datad => \d|Mem|Memory~581_q\,
	combout => \d|Mem|Memory~1527_combout\);

-- Location: LCCOMB_X30_Y21_N20
\d|Mem|Memory~1528\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1528_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1525_combout\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1527_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1525_combout\,
	datac => \d|Mem|Memory~1527_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1528_combout\);

-- Location: FF_X27_Y22_N29
\d|Mem|Memory~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~565_q\);

-- Location: FF_X35_Y22_N9
\d|Mem|Memory~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~117_q\);

-- Location: FF_X35_Y22_N11
\d|Mem|Memory~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~53_q\);

-- Location: LCCOMB_X35_Y22_N8
\d|Mem|Memory~1529\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1529_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~117_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~117_q\,
	datad => \d|Mem|Memory~53_q\,
	combout => \d|Mem|Memory~1529_combout\);

-- Location: FF_X27_Y22_N15
\d|Mem|Memory~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~629_q\);

-- Location: LCCOMB_X27_Y22_N28
\d|Mem|Memory~1530\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1530_combout\ = (\d|Mem|Memory~1529_combout\ & ((\d|Mem|Memory~629_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1529_combout\ & (((\d|Mem|Memory~565_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1529_combout\,
	datab => \d|Mem|Memory~629_q\,
	datac => \d|Mem|Memory~565_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1530_combout\);

-- Location: LCCOMB_X30_Y21_N30
\d|Mem|Memory~1531\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1531_combout\ = (\d|Mem|Memory~1528_combout\ & (((\d|Mem|Memory~1530_combout\) # (!\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|Mem|Memory~1528_combout\ & (\d|Mem|Memory~1523_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1523_combout\,
	datab => \d|Mem|Memory~1528_combout\,
	datac => \d|Mem|Memory~1530_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1531_combout\);

-- Location: LCCOMB_X30_Y21_N8
\d|Mem|Memory~1532\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1532_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1521_combout\) # ((\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & (((\d|Mem|Memory~1531_combout\ & 
-- !\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1521_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~1531_combout\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1532_combout\);

-- Location: FF_X31_Y22_N17
\d|Mem|Memory~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~917_q\);

-- Location: FF_X32_Y22_N23
\d|Mem|Memory~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~469_q\);

-- Location: FF_X34_Y21_N9
\d|Mem|Memory~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~405feeder_combout\,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~405_q\);

-- Location: LCCOMB_X32_Y22_N22
\d|Mem|Memory~1533\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1533_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~469_q\) # (\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~405_q\ & ((!\d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|Mem|Memory~405_q\,
	datac => \d|Mem|Memory~469_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1533_combout\);

-- Location: FF_X28_Y21_N17
\d|Mem|Memory~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~981feeder_combout\,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~981_q\);

-- Location: LCCOMB_X31_Y22_N16
\d|Mem|Memory~1534\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1534_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1533_combout\ & (\d|Mem|Memory~981_q\)) # (!\d|Mem|Memory~1533_combout\ & ((\d|Mem|Memory~917_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~981_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~917_q\,
	datad => \d|Mem|Memory~1533_combout\,
	combout => \d|Mem|Memory~1534_combout\);

-- Location: FF_X31_Y21_N9
\d|Mem|Memory~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~933_q\);

-- Location: FF_X31_Y21_N3
\d|Mem|Memory~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~485_q\);

-- Location: FF_X35_Y18_N13
\d|Mem|Memory~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~421_q\);

-- Location: LCCOMB_X31_Y21_N2
\d|Mem|Memory~1535\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1535_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~485_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~421_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~485_q\,
	datad => \d|Mem|Memory~421_q\,
	combout => \d|Mem|Memory~1535_combout\);

-- Location: FF_X27_Y20_N21
\d|Mem|Memory~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~997feeder_combout\,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~997_q\);

-- Location: LCCOMB_X31_Y21_N8
\d|Mem|Memory~1536\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1536_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1535_combout\ & (\d|Mem|Memory~997_q\)) # (!\d|Mem|Memory~1535_combout\ & ((\d|Mem|Memory~933_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~997_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~933_q\,
	datad => \d|Mem|Memory~1535_combout\,
	combout => \d|Mem|Memory~1536_combout\);

-- Location: FF_X27_Y21_N17
\d|Mem|Memory~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~901_q\);

-- Location: FF_X34_Y18_N21
\d|Mem|Memory~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~453_q\);

-- Location: FF_X34_Y18_N15
\d|Mem|Memory~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~389feeder_combout\,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~389_q\);

-- Location: LCCOMB_X34_Y18_N20
\d|Mem|Memory~1537\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1537_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~453_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~389_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~389_q\,
	datac => \d|Mem|Memory~453_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1537_combout\);

-- Location: FF_X27_Y21_N3
\d|Mem|Memory~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~965_q\);

-- Location: LCCOMB_X27_Y21_N16
\d|Mem|Memory~1538\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1538_combout\ = (\d|Mem|Memory~1537_combout\ & (((\d|Mem|Memory~965_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1537_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~901_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1537_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~901_q\,
	datad => \d|Mem|Memory~965_q\,
	combout => \d|Mem|Memory~1538_combout\);

-- Location: LCCOMB_X30_Y21_N10
\d|Mem|Memory~1539\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1539_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1536_combout\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1538_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1536_combout\,
	datac => \d|Mem|Memory~1538_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1539_combout\);

-- Location: FF_X31_Y17_N1
\d|Mem|Memory~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~949_q\);

-- Location: FF_X32_Y22_N9
\d|Mem|Memory~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~501_q\);

-- Location: FF_X31_Y22_N19
\d|Mem|Memory~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[5]~23_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~437_q\);

-- Location: LCCOMB_X32_Y22_N8
\d|Mem|Memory~1540\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1540_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~501_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~437_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~501_q\,
	datad => \d|Mem|Memory~437_q\,
	combout => \d|Mem|Memory~1540_combout\);

-- Location: FF_X31_Y17_N3
\d|Mem|Memory~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1013feeder_combout\,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1013_q\);

-- Location: LCCOMB_X31_Y17_N0
\d|Mem|Memory~1541\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1541_combout\ = (\d|Mem|Memory~1540_combout\ & ((\d|Mem|Memory~1013_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1540_combout\ & (((\d|Mem|Memory~949_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1540_combout\,
	datab => \d|Mem|Memory~1013_q\,
	datac => \d|Mem|Memory~949_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1541_combout\);

-- Location: LCCOMB_X30_Y21_N28
\d|Mem|Memory~1542\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1542_combout\ = (\d|Mem|Memory~1539_combout\ & (((\d|Mem|Memory~1541_combout\)) # (!\d|mux_mem_addr|result[0]~3_combout\))) # (!\d|Mem|Memory~1539_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1539_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~1541_combout\,
	datad => \d|Mem|Memory~1534_combout\,
	combout => \d|Mem|Memory~1542_combout\);

-- Location: LCCOMB_X30_Y21_N14
\d|Mem|Memory~1543\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1543_combout\ = (\d|Mem|Memory~1532_combout\ & (((\d|Mem|Memory~1542_combout\) # (!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1532_combout\ & (\d|Mem|Memory~1511_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1511_combout\,
	datab => \d|Mem|Memory~1542_combout\,
	datac => \d|Mem|Memory~1532_combout\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1543_combout\);

-- Location: LCCOMB_X31_Y14_N6
\d|Mem|data_outs[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[5]~11_combout\ = (\d|Mem|Equal1~0_combout\ & \d|Mem|Memory~1543_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Equal1~0_combout\,
	datad => \d|Mem|Memory~1543_combout\,
	combout => \d|Mem|data_outs[5]~11_combout\);

-- Location: LCCOMB_X31_Y13_N4
\d|mux_reg|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux10~1_combout\ = (\d|mux_reg|Mux10~0_combout\) # ((\d|Mem|data_outs[5]~11_combout\ & (!\c|WideOr11~combout\ & !\c|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|data_outs[5]~11_combout\,
	datab => \c|WideOr11~combout\,
	datac => \d|mux_reg|Mux10~0_combout\,
	datad => \c|WideOr12~combout\,
	combout => \d|mux_reg|Mux10~1_combout\);

-- Location: FF_X30_Y10_N1
\d|alu_out|reg_m[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~15_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(6));

-- Location: LCCOMB_X31_Y16_N18
\d|mux_A|Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_A|Mux9~6_combout\ = (!\c|WideOr23~combout\ & ((\d|mux_pc|Mux13~1_combout\ & ((\d|mux_A|Mux9~1_combout\))) # (!\d|mux_pc|Mux13~1_combout\ & (\d|mux_A|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_pc|Mux13~1_combout\,
	datab => \c|WideOr23~combout\,
	datac => \d|mux_A|Mux9~3_combout\,
	datad => \d|mux_A|Mux9~1_combout\,
	combout => \d|mux_A|Mux9~6_combout\);

-- Location: LCCOMB_X29_Y11_N6
\d|alu|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~12_combout\ = (\d|mux_alu|Mux9~1_combout\ & ((\d|mux_A|Mux9~6_combout\) # ((\c|WideOr23~combout\ & \d|regA|reg_m\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux9~1_combout\,
	datab => \c|WideOr23~combout\,
	datac => \d|mux_A|Mux9~6_combout\,
	datad => \d|regA|reg_m\(6),
	combout => \d|alu|result~12_combout\);

-- Location: LCCOMB_X29_Y11_N8
\d|alu|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux9~0_combout\ = (\d|alu|Mux7~1_combout\ & (((\c|Selector2~0_combout\)) # (!\d|alu|result~12_combout\))) # (!\d|alu|Mux7~1_combout\ & (((!\c|Selector2~0_combout\ & \d|alu|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|result~12_combout\,
	datab => \d|alu|Mux7~1_combout\,
	datac => \c|Selector2~0_combout\,
	datad => \d|alu|Add0~12_combout\,
	combout => \d|alu|Mux9~0_combout\);

-- Location: LCCOMB_X30_Y11_N14
\d|alu|Mux9\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux9~combout\ = (\d|alu|Mux7~0_combout\ & ((\d|alu|Mux9~0_combout\ & (\d|mux_A|Mux9~5_combout\)) # (!\d|alu|Mux9~0_combout\ & ((\d|mux_alu|Mux9~1_combout\))))) # (!\d|alu|Mux7~0_combout\ & (((\d|alu|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux9~5_combout\,
	datab => \d|mux_alu|Mux9~1_combout\,
	datac => \d|alu|Mux7~0_combout\,
	datad => \d|alu|Mux9~0_combout\,
	combout => \d|alu|Mux9~combout\);

-- Location: LCCOMB_X30_Y10_N26
\d|mux_reg|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux9~0_combout\ = (\c|WideOr12~combout\ & (((!\c|WideOr11~combout\ & \d|alu_out|reg_m\(6))))) # (!\c|WideOr12~combout\ & (\d|alu|Mux9~combout\ & (\c|WideOr11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr12~combout\,
	datab => \d|alu|Mux9~combout\,
	datac => \c|WideOr11~combout\,
	datad => \d|alu_out|reg_m\(6),
	combout => \d|mux_reg|Mux9~0_combout\);

-- Location: FF_X34_Y18_N25
\d|Mem|Memory~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[6]~25_combout\,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~454_q\);

-- Location: FF_X31_Y18_N21
\d|Mem|Memory~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~358_q\);

-- Location: FF_X31_Y18_N15
\d|Mem|Memory~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~326_q\);

-- Location: LCCOMB_X31_Y18_N20
\d|Mem|Memory~1544\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1544_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~358_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~326_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~358_q\,
	datad => \d|Mem|Memory~326_q\,
	combout => \d|Mem|Memory~1544_combout\);

-- Location: FF_X31_Y21_N21
\d|Mem|Memory~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~486_q\);

-- Location: LCCOMB_X31_Y21_N20
\d|Mem|Memory~1545\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1545_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1544_combout\ & ((\d|Mem|Memory~486_q\))) # (!\d|Mem|Memory~1544_combout\ & (\d|Mem|Memory~454_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~454_q\,
	datac => \d|Mem|Memory~486_q\,
	datad => \d|Mem|Memory~1544_combout\,
	combout => \d|Mem|Memory~1545_combout\);

-- Location: FF_X34_Y21_N19
\d|Mem|Memory~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~406_q\);

-- Location: FF_X32_Y18_N1
\d|Mem|Memory~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~310_q\);

-- Location: FF_X32_Y18_N3
\d|Mem|Memory~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~278_q\);

-- Location: LCCOMB_X32_Y18_N0
\d|Mem|Memory~1546\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1546_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~310_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~278_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~310_q\,
	datad => \d|Mem|Memory~278_q\,
	combout => \d|Mem|Memory~1546_combout\);

-- Location: FF_X34_Y21_N21
\d|Mem|Memory~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~438_q\);

-- Location: LCCOMB_X34_Y21_N18
\d|Mem|Memory~1547\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1547_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1546_combout\ & (\d|Mem|Memory~438_q\)) # (!\d|Mem|Memory~1546_combout\ & ((\d|Mem|Memory~406_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~438_q\,
	datac => \d|Mem|Memory~406_q\,
	datad => \d|Mem|Memory~1546_combout\,
	combout => \d|Mem|Memory~1547_combout\);

-- Location: FF_X34_Y18_N27
\d|Mem|Memory~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~390_q\);

-- Location: FF_X34_Y19_N31
\d|Mem|Memory~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~294_q\);

-- Location: FF_X34_Y19_N1
\d|Mem|Memory~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~262_q\);

-- Location: LCCOMB_X34_Y19_N30
\d|Mem|Memory~1548\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1548_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~294_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~262_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~294_q\,
	datad => \d|Mem|Memory~262_q\,
	combout => \d|Mem|Memory~1548_combout\);

-- Location: FF_X35_Y18_N7
\d|Mem|Memory~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1923_combout\,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~422_q\);

-- Location: LCCOMB_X34_Y18_N26
\d|Mem|Memory~1549\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1549_combout\ = (\d|Mem|Memory~1548_combout\ & (((!\d|Mem|Memory~422_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1548_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~390_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1548_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~390_q\,
	datad => \d|Mem|Memory~422_q\,
	combout => \d|Mem|Memory~1549_combout\);

-- Location: LCCOMB_X34_Y21_N14
\d|Mem|Memory~1550\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1550_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1547_combout\) # ((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((!\d|mux_mem_addr|result[2]~0_combout\ & 
-- \d|Mem|Memory~1549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1547_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1549_combout\,
	combout => \d|Mem|Memory~1550_combout\);

-- Location: FF_X32_Y22_N3
\d|Mem|Memory~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1924_combout\,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~470_q\);

-- Location: FF_X29_Y18_N3
\d|Mem|Memory~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~374_q\);

-- Location: FF_X30_Y18_N23
\d|Mem|Memory~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~342_q\);

-- Location: LCCOMB_X29_Y18_N2
\d|Mem|Memory~1551\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1551_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~374_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~342_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~374_q\,
	datad => \d|Mem|Memory~342_q\,
	combout => \d|Mem|Memory~1551_combout\);

-- Location: FF_X32_Y22_N5
\d|Mem|Memory~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~502_q\);

-- Location: LCCOMB_X32_Y22_N4
\d|Mem|Memory~1552\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1552_combout\ = (\d|Mem|Memory~1551_combout\ & (((\d|Mem|Memory~502_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1551_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & ((!\d|Mem|Memory~470_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1551_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~502_q\,
	datad => \d|Mem|Memory~470_q\,
	combout => \d|Mem|Memory~1552_combout\);

-- Location: LCCOMB_X32_Y21_N28
\d|Mem|Memory~1553\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1553_combout\ = (\d|Mem|Memory~1550_combout\ & ((\d|Mem|Memory~1552_combout\) # ((!\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|Mem|Memory~1550_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1550_combout\,
	datab => \d|Mem|Memory~1552_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1545_combout\,
	combout => \d|Mem|Memory~1553_combout\);

-- Location: FF_X30_Y25_N5
\d|Mem|Memory~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~662_q\);

-- Location: FF_X32_Y19_N21
\d|Mem|Memory~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1925_combout\,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~598_q\);

-- Location: FF_X32_Y19_N31
\d|Mem|Memory~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~534_q\);

-- Location: LCCOMB_X32_Y19_N30
\d|Mem|Memory~1554\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1554_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((!\d|Mem|Memory~598_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~534_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~534_q\,
	datad => \d|Mem|Memory~598_q\,
	combout => \d|Mem|Memory~1554_combout\);

-- Location: FF_X31_Y25_N29
\d|Mem|Memory~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~726_q\);

-- Location: LCCOMB_X30_Y25_N4
\d|Mem|Memory~1555\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1555_combout\ = (\d|Mem|Memory~1554_combout\ & (((\d|Mem|Memory~726_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1554_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~662_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1554_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~662_q\,
	datad => \d|Mem|Memory~726_q\,
	combout => \d|Mem|Memory~1555_combout\);

-- Location: FF_X28_Y25_N29
\d|Mem|Memory~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~678_q\);

-- Location: FF_X28_Y22_N19
\d|Mem|Memory~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1926_combout\,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~614_q\);

-- Location: FF_X28_Y20_N29
\d|Mem|Memory~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1927_combout\,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~550_q\);

-- Location: LCCOMB_X29_Y17_N30
\d|Mem|Memory~1556\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1556_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~614_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~550_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~614_q\,
	datad => \d|Mem|Memory~550_q\,
	combout => \d|Mem|Memory~1556_combout\);

-- Location: FF_X28_Y25_N7
\d|Mem|Memory~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~742_q\);

-- Location: LCCOMB_X28_Y25_N28
\d|Mem|Memory~1557\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1557_combout\ = (\d|Mem|Memory~1556_combout\ & (((\d|Mem|Memory~742_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1556_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~678_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1556_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~678_q\,
	datad => \d|Mem|Memory~742_q\,
	combout => \d|Mem|Memory~1557_combout\);

-- Location: FF_X29_Y25_N21
\d|Mem|Memory~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~646_q\);

-- Location: FF_X26_Y20_N11
\d|Mem|Memory~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~582_q\);

-- Location: FF_X26_Y20_N29
\d|Mem|Memory~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~518_q\);

-- Location: LCCOMB_X26_Y20_N10
\d|Mem|Memory~1558\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1558_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~582_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~518_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~582_q\,
	datad => \d|Mem|Memory~518_q\,
	combout => \d|Mem|Memory~1558_combout\);

-- Location: FF_X29_Y25_N23
\d|Mem|Memory~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~710_q\);

-- Location: LCCOMB_X29_Y25_N20
\d|Mem|Memory~1559\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1559_combout\ = (\d|Mem|Memory~1558_combout\ & ((\d|Mem|Memory~710_q\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1558_combout\ & (((\d|Mem|Memory~646_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~710_q\,
	datab => \d|Mem|Memory~1558_combout\,
	datac => \d|Mem|Memory~646_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1559_combout\);

-- Location: LCCOMB_X32_Y21_N22
\d|Mem|Memory~1560\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1560_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1557_combout\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1559_combout\,
	datac => \d|Mem|Memory~1557_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1560_combout\);

-- Location: FF_X26_Y25_N11
\d|Mem|Memory~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~694_q\);

-- Location: FF_X27_Y22_N17
\d|Mem|Memory~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~630_q\);

-- Location: FF_X27_Y22_N3
\d|Mem|Memory~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~566_q\);

-- Location: LCCOMB_X27_Y22_N16
\d|Mem|Memory~1561\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1561_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~630_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~566_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~630_q\,
	datad => \d|Mem|Memory~566_q\,
	combout => \d|Mem|Memory~1561_combout\);

-- Location: FF_X26_Y25_N5
\d|Mem|Memory~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~758_q\);

-- Location: LCCOMB_X26_Y25_N10
\d|Mem|Memory~1562\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1562_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1561_combout\ & (\d|Mem|Memory~758_q\)) # (!\d|Mem|Memory~1561_combout\ & ((\d|Mem|Memory~694_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~758_q\,
	datac => \d|Mem|Memory~694_q\,
	datad => \d|Mem|Memory~1561_combout\,
	combout => \d|Mem|Memory~1562_combout\);

-- Location: LCCOMB_X32_Y21_N24
\d|Mem|Memory~1563\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1563_combout\ = (\d|Mem|Memory~1560_combout\ & ((\d|Mem|Memory~1562_combout\) # ((!\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|Mem|Memory~1560_combout\ & (((\d|Mem|Memory~1555_combout\ & \d|mux_mem_addr|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1562_combout\,
	datab => \d|Mem|Memory~1555_combout\,
	datac => \d|Mem|Memory~1560_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1563_combout\);

-- Location: FF_X35_Y21_N27
\d|Mem|Memory~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~166_q\);

-- Location: FF_X35_Y22_N29
\d|Mem|Memory~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~54_q\);

-- Location: FF_X36_Y22_N29
\d|Mem|Memory~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~38feeder_combout\,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~38_q\);

-- Location: LCCOMB_X35_Y22_N28
\d|Mem|Memory~1564\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1564_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~54_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~38_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~54_q\,
	datad => \d|Mem|Memory~38_q\,
	combout => \d|Mem|Memory~1564_combout\);

-- Location: FF_X35_Y21_N13
\d|Mem|Memory~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~182_q\);

-- Location: LCCOMB_X35_Y21_N26
\d|Mem|Memory~1565\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1565_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1564_combout\ & ((\d|Mem|Memory~182_q\))) # (!\d|Mem|Memory~1564_combout\ & (\d|Mem|Memory~166_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1564_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1564_combout\,
	datac => \d|Mem|Memory~166_q\,
	datad => \d|Mem|Memory~182_q\,
	combout => \d|Mem|Memory~1565_combout\);

-- Location: FF_X32_Y25_N23
\d|Mem|Memory~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1928_combout\,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~198_q\);

-- Location: FF_X36_Y19_N9
\d|Mem|Memory~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~86_q\);

-- Location: FF_X36_Y20_N25
\d|Mem|Memory~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~70_q\);

-- Location: LCCOMB_X36_Y19_N8
\d|Mem|Memory~1566\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1566_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~86_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~70_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~86_q\,
	datad => \d|Mem|Memory~70_q\,
	combout => \d|Mem|Memory~1566_combout\);

-- Location: FF_X36_Y19_N3
\d|Mem|Memory~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1929_combout\,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~214_q\);

-- Location: LCCOMB_X32_Y21_N2
\d|Mem|Memory~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1567_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1566_combout\ & (!\d|Mem|Memory~214_q\)) # (!\d|Mem|Memory~1566_combout\ & ((!\d|Mem|Memory~198_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~214_q\,
	datab => \d|Mem|Memory~198_q\,
	datac => \d|mux_mem_addr|result[3]~2_combout\,
	datad => \d|Mem|Memory~1566_combout\,
	combout => \d|Mem|Memory~1567_combout\);

-- Location: FF_X36_Y25_N9
\d|Mem|Memory~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1930_combout\,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~134_q\);

-- Location: FF_X36_Y21_N21
\d|Mem|Memory~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~22_q\);

-- Location: FF_X37_Y23_N19
\d|Mem|Memory~6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~6_q\);

-- Location: LCCOMB_X36_Y21_N20
\d|Mem|Memory~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1568_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~22_q\) # (\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~6_q\ & ((!\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~6_q\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~22_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1568_combout\);

-- Location: FF_X36_Y21_N15
\d|Mem|Memory~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~150_q\);

-- Location: LCCOMB_X36_Y21_N14
\d|Mem|Memory~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1569_combout\ = (\d|Mem|Memory~1568_combout\ & (((\d|Mem|Memory~150_q\) # (!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1568_combout\ & (!\d|Mem|Memory~134_q\ & ((\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~134_q\,
	datab => \d|Mem|Memory~1568_combout\,
	datac => \d|Mem|Memory~150_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1569_combout\);

-- Location: LCCOMB_X32_Y21_N20
\d|Mem|Memory~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1570_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1567_combout\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1569_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1567_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1569_combout\,
	combout => \d|Mem|Memory~1570_combout\);

-- Location: FF_X34_Y25_N21
\d|Mem|Memory~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~230_q\);

-- Location: FF_X35_Y22_N31
\d|Mem|Memory~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1931_combout\,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~118_q\);

-- Location: FF_X36_Y22_N23
\d|Mem|Memory~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1932_combout\,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~102_q\);

-- Location: LCCOMB_X29_Y17_N24
\d|Mem|Memory~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1571_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (!\d|Mem|Memory~118_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((!\d|Mem|Memory~102_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~118_q\,
	datab => \d|Mem|Memory~102_q\,
	datac => \d|mux_mem_addr|result[3]~2_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1571_combout\);

-- Location: FF_X34_Y25_N15
\d|Mem|Memory~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~246_q\);

-- Location: LCCOMB_X34_Y25_N20
\d|Mem|Memory~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1572_combout\ = (\d|Mem|Memory~1571_combout\ & ((\d|Mem|Memory~246_q\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1571_combout\ & (((\d|Mem|Memory~230_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1571_combout\,
	datab => \d|Mem|Memory~246_q\,
	datac => \d|Mem|Memory~230_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1572_combout\);

-- Location: LCCOMB_X32_Y21_N14
\d|Mem|Memory~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1573_combout\ = (\d|Mem|Memory~1570_combout\ & ((\d|Mem|Memory~1572_combout\) # ((!\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|Mem|Memory~1570_combout\ & (((\d|Mem|Memory~1565_combout\ & \d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1572_combout\,
	datab => \d|Mem|Memory~1565_combout\,
	datac => \d|Mem|Memory~1570_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1573_combout\);

-- Location: LCCOMB_X32_Y21_N8
\d|Mem|Memory~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1574_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1563_combout\) # ((\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & (((\d|Mem|Memory~1573_combout\ & 
-- !\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1563_combout\,
	datac => \d|Mem|Memory~1573_combout\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1574_combout\);

-- Location: FF_X32_Y21_N19
\d|Mem|Memory~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~934_q\);

-- Location: FF_X29_Y20_N1
\d|Mem|Memory~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~822_q\);

-- Location: FF_X29_Y20_N3
\d|Mem|Memory~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~806_q\);

-- Location: LCCOMB_X29_Y20_N0
\d|Mem|Memory~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1575_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~822_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~806_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~822_q\,
	datad => \d|Mem|Memory~806_q\,
	combout => \d|Mem|Memory~1575_combout\);

-- Location: FF_X31_Y17_N21
\d|Mem|Memory~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~950_q\);

-- Location: LCCOMB_X32_Y21_N18
\d|Mem|Memory~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1576_combout\ = (\d|Mem|Memory~1575_combout\ & (((\d|Mem|Memory~950_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1575_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~934_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1575_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~934_q\,
	datad => \d|Mem|Memory~950_q\,
	combout => \d|Mem|Memory~1576_combout\);

-- Location: FF_X28_Y21_N27
\d|Mem|Memory~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~966_q\);

-- Location: FF_X29_Y18_N5
\d|Mem|Memory~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~854_q\);

-- Location: FF_X27_Y19_N27
\d|Mem|Memory~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~838feeder_combout\,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~838_q\);

-- Location: LCCOMB_X29_Y18_N4
\d|Mem|Memory~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1577_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~854_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~838_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~838_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~854_q\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1577_combout\);

-- Location: FF_X28_Y21_N13
\d|Mem|Memory~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~982_q\);

-- Location: LCCOMB_X28_Y21_N26
\d|Mem|Memory~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1578_combout\ = (\d|Mem|Memory~1577_combout\ & (((\d|Mem|Memory~982_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1577_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~966_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1577_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~966_q\,
	datad => \d|Mem|Memory~982_q\,
	combout => \d|Mem|Memory~1578_combout\);

-- Location: FF_X27_Y23_N27
\d|Mem|Memory~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~902_q\);

-- Location: FF_X28_Y18_N1
\d|Mem|Memory~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~790_q\);

-- Location: FF_X28_Y18_N3
\d|Mem|Memory~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1933_combout\,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~774_q\);

-- Location: LCCOMB_X28_Y18_N0
\d|Mem|Memory~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1579_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~790_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((!\d|Mem|Memory~774_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~790_q\,
	datad => \d|Mem|Memory~774_q\,
	combout => \d|Mem|Memory~1579_combout\);

-- Location: FF_X27_Y23_N13
\d|Mem|Memory~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~918_q\);

-- Location: LCCOMB_X27_Y23_N26
\d|Mem|Memory~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1580_combout\ = (\d|Mem|Memory~1579_combout\ & ((\d|Mem|Memory~918_q\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1579_combout\ & (((\d|Mem|Memory~902_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~918_q\,
	datab => \d|Mem|Memory~1579_combout\,
	datac => \d|Mem|Memory~902_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1580_combout\);

-- Location: LCCOMB_X32_Y21_N12
\d|Mem|Memory~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1581_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1578_combout\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1580_combout\,
	datad => \d|Mem|Memory~1578_combout\,
	combout => \d|Mem|Memory~1581_combout\);

-- Location: FF_X32_Y21_N7
\d|Mem|Memory~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~998_q\);

-- Location: FF_X26_Y23_N15
\d|Mem|Memory~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~886_q\);

-- Location: FF_X26_Y23_N25
\d|Mem|Memory~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~870_q\);

-- Location: LCCOMB_X26_Y23_N14
\d|Mem|Memory~1582\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1582_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~886_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~870_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~870_q\,
	datac => \d|Mem|Memory~886_q\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1582_combout\);

-- Location: FF_X31_Y17_N7
\d|Mem|Memory~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[6]~25_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1014_q\);

-- Location: LCCOMB_X32_Y21_N6
\d|Mem|Memory~1583\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1583_combout\ = (\d|Mem|Memory~1582_combout\ & (((\d|Mem|Memory~1014_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1582_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~998_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1582_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~998_q\,
	datad => \d|Mem|Memory~1014_q\,
	combout => \d|Mem|Memory~1583_combout\);

-- Location: LCCOMB_X32_Y21_N0
\d|Mem|Memory~1584\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1584_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1581_combout\ & ((\d|Mem|Memory~1583_combout\))) # (!\d|Mem|Memory~1581_combout\ & (\d|Mem|Memory~1576_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|Mem|Memory~1576_combout\,
	datac => \d|Mem|Memory~1581_combout\,
	datad => \d|Mem|Memory~1583_combout\,
	combout => \d|Mem|Memory~1584_combout\);

-- Location: LCCOMB_X32_Y21_N10
\d|Mem|Memory~1585\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1585_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1574_combout\ & ((\d|Mem|Memory~1584_combout\))) # (!\d|Mem|Memory~1574_combout\ & (\d|Mem|Memory~1553_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1553_combout\,
	datac => \d|Mem|Memory~1574_combout\,
	datad => \d|Mem|Memory~1584_combout\,
	combout => \d|Mem|Memory~1585_combout\);

-- Location: LCCOMB_X30_Y10_N16
\d|Mem|data_outs[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[6]~12_combout\ = (\d|Mem|Memory~1585_combout\ & \d|Mem|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|Mem|Memory~1585_combout\,
	datac => \d|Mem|Equal1~0_combout\,
	combout => \d|Mem|data_outs[6]~12_combout\);

-- Location: LCCOMB_X29_Y12_N12
\d|mux_reg|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux9~1_combout\ = (\d|mux_reg|Mux9~0_combout\) # ((!\c|WideOr11~combout\ & (!\c|WideOr12~combout\ & \d|Mem|data_outs[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|mux_reg|Mux9~0_combout\,
	datac => \c|WideOr12~combout\,
	datad => \d|Mem|data_outs[6]~12_combout\,
	combout => \d|mux_reg|Mux9~1_combout\);

-- Location: LCCOMB_X29_Y11_N10
\d|alu|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~13_combout\ = (\d|mux_alu|Mux8~1_combout\ & ((\d|mux_A|Mux8~4_combout\) # ((\c|WideOr23~combout\ & \d|regA|reg_m\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux8~1_combout\,
	datab => \d|mux_A|Mux8~4_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|regA|reg_m\(7),
	combout => \d|alu|result~13_combout\);

-- Location: LCCOMB_X29_Y11_N28
\d|alu|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux8~0_combout\ = (\d|alu|Mux7~1_combout\ & (((\c|Selector2~0_combout\)) # (!\d|alu|result~13_combout\))) # (!\d|alu|Mux7~1_combout\ & (((!\c|Selector2~0_combout\ & \d|alu|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|result~13_combout\,
	datab => \d|alu|Mux7~1_combout\,
	datac => \c|Selector2~0_combout\,
	datad => \d|alu|Add0~14_combout\,
	combout => \d|alu|Mux8~0_combout\);

-- Location: LCCOMB_X29_Y11_N22
\d|alu|Mux8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux8~combout\ = (\d|alu|Mux7~0_combout\ & ((\d|alu|Mux8~0_combout\ & ((\d|mux_A|Mux8~5_combout\))) # (!\d|alu|Mux8~0_combout\ & (\d|mux_alu|Mux8~1_combout\)))) # (!\d|alu|Mux7~0_combout\ & (((\d|alu|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_alu|Mux8~1_combout\,
	datab => \d|mux_A|Mux8~5_combout\,
	datac => \d|alu|Mux7~0_combout\,
	datad => \d|alu|Mux8~0_combout\,
	combout => \d|alu|Mux8~combout\);

-- Location: FF_X30_Y10_N5
\d|alu_out|reg_m[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~16_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(7));

-- Location: FF_X26_Y19_N25
\d|Mem|Memory~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1934_combout\,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~791_q\);

-- Location: FF_X30_Y19_N29
\d|Mem|Memory~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[7]~27_combout\,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~599_q\);

-- Location: FF_X30_Y19_N15
\d|Mem|Memory~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1935_combout\,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~535_q\);

-- Location: LCCOMB_X26_Y19_N18
\d|Mem|Memory~1586\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1586_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[4]~4_combout\) # (\d|Mem|Memory~599_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~535_q\ & (!\d|mux_mem_addr|result[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~535_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~599_q\,
	combout => \d|Mem|Memory~1586_combout\);

-- Location: FF_X28_Y19_N11
\d|Mem|Memory~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~855_q\);

-- Location: LCCOMB_X28_Y19_N10
\d|Mem|Memory~1587\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1587_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1586_combout\ & ((\d|Mem|Memory~855_q\))) # (!\d|Mem|Memory~1586_combout\ & (!\d|Mem|Memory~791_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~791_q\,
	datac => \d|Mem|Memory~855_q\,
	datad => \d|Mem|Memory~1586_combout\,
	combout => \d|Mem|Memory~1587_combout\);

-- Location: FF_X29_Y23_N21
\d|Mem|Memory~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1936_combout\,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~807_q\);

-- Location: FF_X28_Y22_N5
\d|Mem|Memory~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1937_combout\,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~615_q\);

-- Location: FF_X28_Y23_N21
\d|Mem|Memory~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~551_q\);

-- Location: LCCOMB_X28_Y23_N20
\d|Mem|Memory~1588\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1588_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~615_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~551_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~615_q\,
	datac => \d|Mem|Memory~551_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1588_combout\);

-- Location: FF_X28_Y23_N15
\d|Mem|Memory~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~871_q\);

-- Location: LCCOMB_X28_Y23_N14
\d|Mem|Memory~1589\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1589_combout\ = (\d|Mem|Memory~1588_combout\ & (((\d|Mem|Memory~871_q\) # (!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1588_combout\ & (!\d|Mem|Memory~807_q\ & ((\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~807_q\,
	datab => \d|Mem|Memory~1588_combout\,
	datac => \d|Mem|Memory~871_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1589_combout\);

-- Location: FF_X26_Y19_N21
\d|Mem|Memory~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1938_combout\,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~775_q\);

-- Location: FF_X27_Y19_N13
\d|Mem|Memory~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~583_q\);

-- Location: FF_X26_Y20_N31
\d|Mem|Memory~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1939_combout\,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~519_q\);

-- Location: LCCOMB_X27_Y19_N12
\d|Mem|Memory~1590\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1590_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~583_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~519_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~583_q\,
	datad => \d|Mem|Memory~519_q\,
	combout => \d|Mem|Memory~1590_combout\);

-- Location: FF_X27_Y19_N7
\d|Mem|Memory~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~839_q\);

-- Location: LCCOMB_X27_Y19_N6
\d|Mem|Memory~1591\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1591_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1590_combout\ & ((\d|Mem|Memory~839_q\))) # (!\d|Mem|Memory~1590_combout\ & (!\d|Mem|Memory~775_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~775_q\,
	datac => \d|Mem|Memory~839_q\,
	datad => \d|Mem|Memory~1590_combout\,
	combout => \d|Mem|Memory~1591_combout\);

-- Location: LCCOMB_X31_Y23_N0
\d|Mem|Memory~1592\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1592_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1589_combout\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1591_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~1589_combout\,
	combout => \d|Mem|Memory~1592_combout\);

-- Location: FF_X29_Y23_N15
\d|Mem|Memory~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~823_q\);

-- Location: FF_X29_Y22_N5
\d|Mem|Memory~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~631_q\);

-- Location: FF_X29_Y22_N31
\d|Mem|Memory~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1940_combout\,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~567_q\);

-- Location: LCCOMB_X29_Y22_N4
\d|Mem|Memory~1593\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1593_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~631_q\) # (\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~567_q\ & ((!\d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~567_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~631_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1593_combout\);

-- Location: FF_X28_Y19_N13
\d|Mem|Memory~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~887_q\);

-- Location: LCCOMB_X29_Y23_N14
\d|Mem|Memory~1594\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1594_combout\ = (\d|Mem|Memory~1593_combout\ & ((\d|Mem|Memory~887_q\) # ((!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1593_combout\ & (((\d|Mem|Memory~823_q\ & \d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1593_combout\,
	datab => \d|Mem|Memory~887_q\,
	datac => \d|Mem|Memory~823_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1594_combout\);

-- Location: LCCOMB_X31_Y23_N10
\d|Mem|Memory~1595\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1595_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1592_combout\ & ((\d|Mem|Memory~1594_combout\))) # (!\d|Mem|Memory~1592_combout\ & (\d|Mem|Memory~1587_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1587_combout\,
	datab => \d|Mem|Memory~1594_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1592_combout\,
	combout => \d|Mem|Memory~1595_combout\);

-- Location: FF_X34_Y23_N5
\d|Mem|Memory~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~423_q\);

-- Location: FF_X34_Y24_N29
\d|Mem|Memory~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1941_combout\,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~183_q\);

-- Location: FF_X34_Y24_N23
\d|Mem|Memory~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~167_q\);

-- Location: LCCOMB_X34_Y24_N22
\d|Mem|Memory~1596\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1596_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((!\d|Mem|Memory~183_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~167_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~167_q\,
	datad => \d|Mem|Memory~183_q\,
	combout => \d|Mem|Memory~1596_combout\);

-- Location: FF_X34_Y23_N31
\d|Mem|Memory~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~439_q\);

-- Location: LCCOMB_X34_Y23_N4
\d|Mem|Memory~1597\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1597_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1596_combout\ & (\d|Mem|Memory~439_q\)) # (!\d|Mem|Memory~1596_combout\ & ((\d|Mem|Memory~423_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~439_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~423_q\,
	datad => \d|Mem|Memory~1596_combout\,
	combout => \d|Mem|Memory~1597_combout\);

-- Location: FF_X32_Y23_N23
\d|Mem|Memory~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~455_q\);

-- Location: FF_X32_Y23_N1
\d|Mem|Memory~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~215_q\);

-- Location: FF_X32_Y25_N9
\d|Mem|Memory~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~199_q\);

-- Location: LCCOMB_X32_Y23_N0
\d|Mem|Memory~1598\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1598_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~215_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~199_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~215_q\,
	datad => \d|Mem|Memory~199_q\,
	combout => \d|Mem|Memory~1598_combout\);

-- Location: FF_X31_Y20_N15
\d|Mem|Memory~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1942_combout\,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~471_q\);

-- Location: LCCOMB_X32_Y23_N22
\d|Mem|Memory~1599\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1599_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1598_combout\ & ((!\d|Mem|Memory~471_q\))) # (!\d|Mem|Memory~1598_combout\ & (\d|Mem|Memory~455_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1598_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1598_combout\,
	datac => \d|Mem|Memory~455_q\,
	datad => \d|Mem|Memory~471_q\,
	combout => \d|Mem|Memory~1599_combout\);

-- Location: FF_X34_Y22_N19
\d|Mem|Memory~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~391_q\);

-- Location: FF_X35_Y24_N21
\d|Mem|Memory~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1943_combout\,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~151_q\);

-- Location: FF_X35_Y24_N23
\d|Mem|Memory~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1944_combout\,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~135_q\);

-- Location: LCCOMB_X34_Y22_N28
\d|Mem|Memory~1600\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1600_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (!\d|Mem|Memory~151_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((!\d|Mem|Memory~135_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~151_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~135_q\,
	combout => \d|Mem|Memory~1600_combout\);

-- Location: FF_X34_Y22_N23
\d|Mem|Memory~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~407feeder_combout\,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~407_q\);

-- Location: LCCOMB_X34_Y22_N18
\d|Mem|Memory~1601\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1601_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1600_combout\ & (\d|Mem|Memory~407_q\)) # (!\d|Mem|Memory~1600_combout\ & ((\d|Mem|Memory~391_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~407_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~391_q\,
	datad => \d|Mem|Memory~1600_combout\,
	combout => \d|Mem|Memory~1601_combout\);

-- Location: LCCOMB_X31_Y23_N20
\d|Mem|Memory~1602\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1602_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1599_combout\) # ((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (((!\d|mux_mem_addr|result[1]~1_combout\ & 
-- \d|Mem|Memory~1601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1599_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~1601_combout\,
	combout => \d|Mem|Memory~1602_combout\);

-- Location: FF_X31_Y21_N7
\d|Mem|Memory~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1945_combout\,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~487_q\);

-- Location: FF_X31_Y25_N23
\d|Mem|Memory~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~247_q\);

-- Location: FF_X32_Y25_N3
\d|Mem|Memory~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~231_q\);

-- Location: LCCOMB_X31_Y25_N22
\d|Mem|Memory~1603\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1603_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((\d|Mem|Memory~247_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~231_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~247_q\,
	datad => \d|Mem|Memory~231_q\,
	combout => \d|Mem|Memory~1603_combout\);

-- Location: FF_X32_Y22_N31
\d|Mem|Memory~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1946_combout\,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~503_q\);

-- Location: LCCOMB_X31_Y23_N22
\d|Mem|Memory~1604\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1604_combout\ = (\d|Mem|Memory~1603_combout\ & (((!\d|mux_mem_addr|result[4]~4_combout\)) # (!\d|Mem|Memory~503_q\))) # (!\d|Mem|Memory~1603_combout\ & (((\d|mux_mem_addr|result[4]~4_combout\ & !\d|Mem|Memory~487_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~503_q\,
	datab => \d|Mem|Memory~1603_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~487_q\,
	combout => \d|Mem|Memory~1604_combout\);

-- Location: LCCOMB_X31_Y23_N16
\d|Mem|Memory~1605\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1605_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1602_combout\ & ((\d|Mem|Memory~1604_combout\))) # (!\d|Mem|Memory~1602_combout\ & (\d|Mem|Memory~1597_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1597_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1604_combout\,
	datad => \d|Mem|Memory~1602_combout\,
	combout => \d|Mem|Memory~1605_combout\);

-- Location: FF_X31_Y26_N5
\d|Mem|Memory~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~327_q\);

-- Location: FF_X36_Y24_N13
\d|Mem|Memory~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~103_q\);

-- Location: FF_X36_Y24_N23
\d|Mem|Memory~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~71_q\);

-- Location: LCCOMB_X36_Y24_N12
\d|Mem|Memory~1606\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1606_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~103_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~71_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~71_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~103_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1606_combout\);

-- Location: FF_X31_Y26_N23
\d|Mem|Memory~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~359_q\);

-- Location: LCCOMB_X31_Y26_N4
\d|Mem|Memory~1607\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1607_combout\ = (\d|Mem|Memory~1606_combout\ & ((\d|Mem|Memory~359_q\) # ((!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1606_combout\ & (((\d|Mem|Memory~327_q\ & \d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~359_q\,
	datab => \d|Mem|Memory~1606_combout\,
	datac => \d|Mem|Memory~327_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1607_combout\);

-- Location: FF_X35_Y23_N3
\d|Mem|Memory~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~279_q\);

-- Location: FF_X36_Y23_N17
\d|Mem|Memory~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1947_combout\,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~55_q\);

-- Location: FF_X36_Y23_N3
\d|Mem|Memory~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1948_combout\,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~23_q\);

-- Location: LCCOMB_X35_Y23_N12
\d|Mem|Memory~1608\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1608_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((!\d|Mem|Memory~55_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|Mem|Memory~23_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~23_q\,
	datab => \d|Mem|Memory~55_q\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1608_combout\);

-- Location: FF_X35_Y23_N31
\d|Mem|Memory~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~311_q\);

-- Location: LCCOMB_X35_Y23_N2
\d|Mem|Memory~1609\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1609_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1608_combout\ & (\d|Mem|Memory~311_q\)) # (!\d|Mem|Memory~1608_combout\ & ((\d|Mem|Memory~279_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~311_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~279_q\,
	datad => \d|Mem|Memory~1608_combout\,
	combout => \d|Mem|Memory~1609_combout\);

-- Location: FF_X32_Y26_N13
\d|Mem|Memory~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~263_q\);

-- Location: FF_X37_Y23_N13
\d|Mem|Memory~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~39_q\);

-- Location: FF_X37_Y23_N15
\d|Mem|Memory~7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~7_q\);

-- Location: LCCOMB_X37_Y23_N12
\d|Mem|Memory~1610\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1610_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~39_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~7_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~7_q\,
	datac => \d|Mem|Memory~39_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1610_combout\);

-- Location: FF_X32_Y26_N7
\d|Mem|Memory~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~295_q\);

-- Location: LCCOMB_X32_Y26_N12
\d|Mem|Memory~1611\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1611_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1610_combout\ & ((\d|Mem|Memory~295_q\))) # (!\d|Mem|Memory~1610_combout\ & (\d|Mem|Memory~263_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1610_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1610_combout\,
	datac => \d|Mem|Memory~263_q\,
	datad => \d|Mem|Memory~295_q\,
	combout => \d|Mem|Memory~1611_combout\);

-- Location: LCCOMB_X31_Y23_N26
\d|Mem|Memory~1612\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1612_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\) # (\d|Mem|Memory~1609_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~1611_combout\ & 
-- (!\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1611_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1609_combout\,
	combout => \d|Mem|Memory~1612_combout\);

-- Location: FF_X32_Y24_N27
\d|Mem|Memory~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~343_q\);

-- Location: FF_X35_Y22_N25
\d|Mem|Memory~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1949_combout\,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~119_q\);

-- Location: FF_X36_Y19_N13
\d|Mem|Memory~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1950_combout\,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~87_q\);

-- Location: LCCOMB_X32_Y24_N4
\d|Mem|Memory~1613\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1613_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (!\d|Mem|Memory~119_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((!\d|Mem|Memory~87_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~119_q\,
	datac => \d|mux_mem_addr|result[1]~1_combout\,
	datad => \d|Mem|Memory~87_q\,
	combout => \d|Mem|Memory~1613_combout\);

-- Location: FF_X32_Y24_N7
\d|Mem|Memory~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~375_q\);

-- Location: LCCOMB_X32_Y24_N26
\d|Mem|Memory~1614\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1614_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1613_combout\ & ((\d|Mem|Memory~375_q\))) # (!\d|Mem|Memory~1613_combout\ & (\d|Mem|Memory~343_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1613_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1613_combout\,
	datac => \d|Mem|Memory~343_q\,
	datad => \d|Mem|Memory~375_q\,
	combout => \d|Mem|Memory~1614_combout\);

-- Location: LCCOMB_X31_Y23_N12
\d|Mem|Memory~1615\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1615_combout\ = (\d|Mem|Memory~1612_combout\ & ((\d|Mem|Memory~1614_combout\) # ((!\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|Mem|Memory~1612_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1612_combout\,
	datab => \d|Mem|Memory~1614_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1607_combout\,
	combout => \d|Mem|Memory~1615_combout\);

-- Location: LCCOMB_X31_Y23_N14
\d|Mem|Memory~1616\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1616_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[5]~5_combout\) # (\d|Mem|Memory~1605_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~1615_combout\ & 
-- (!\d|mux_mem_addr|result[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1615_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|mux_mem_addr|result[5]~5_combout\,
	datad => \d|Mem|Memory~1605_combout\,
	combout => \d|Mem|Memory~1616_combout\);

-- Location: FF_X30_Y24_N5
\d|Mem|Memory~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~967_q\);

-- Location: FF_X28_Y25_N17
\d|Mem|Memory~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~743_q\);

-- Location: FF_X29_Y25_N25
\d|Mem|Memory~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~711_q\);

-- Location: LCCOMB_X28_Y25_N16
\d|Mem|Memory~1617\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1617_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~743_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~711_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~743_q\,
	datad => \d|Mem|Memory~711_q\,
	combout => \d|Mem|Memory~1617_combout\);

-- Location: FF_X30_Y24_N31
\d|Mem|Memory~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~999_q\);

-- Location: LCCOMB_X30_Y24_N4
\d|Mem|Memory~1618\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1618_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1617_combout\ & (\d|Mem|Memory~999_q\)) # (!\d|Mem|Memory~1617_combout\ & ((\d|Mem|Memory~967_q\))))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (((\d|Mem|Memory~1617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~999_q\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~967_q\,
	datad => \d|Mem|Memory~1617_combout\,
	combout => \d|Mem|Memory~1618_combout\);

-- Location: FF_X31_Y23_N9
\d|Mem|Memory~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~919_q\);

-- Location: FF_X26_Y25_N15
\d|Mem|Memory~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~695_q\);

-- Location: FF_X30_Y25_N31
\d|Mem|Memory~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~663_q\);

-- Location: LCCOMB_X26_Y25_N14
\d|Mem|Memory~1619\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1619_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((\d|Mem|Memory~695_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~663_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~695_q\,
	datad => \d|Mem|Memory~663_q\,
	combout => \d|Mem|Memory~1619_combout\);

-- Location: FF_X31_Y23_N3
\d|Mem|Memory~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~951_q\);

-- Location: LCCOMB_X31_Y23_N8
\d|Mem|Memory~1620\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1620_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~1619_combout\ & ((\d|Mem|Memory~951_q\))) # (!\d|Mem|Memory~1619_combout\ & (\d|Mem|Memory~919_q\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & 
-- (\d|Mem|Memory~1619_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|Mem|Memory~1619_combout\,
	datac => \d|Mem|Memory~919_q\,
	datad => \d|Mem|Memory~951_q\,
	combout => \d|Mem|Memory~1620_combout\);

-- Location: FF_X26_Y21_N11
\d|Mem|Memory~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~903_q\);

-- Location: FF_X28_Y25_N11
\d|Mem|Memory~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~679_q\);

-- Location: FF_X29_Y25_N3
\d|Mem|Memory~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~647_q\);

-- Location: LCCOMB_X28_Y25_N10
\d|Mem|Memory~1621\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1621_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~679_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~647_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~679_q\,
	datad => \d|Mem|Memory~647_q\,
	combout => \d|Mem|Memory~1621_combout\);

-- Location: FF_X26_Y21_N13
\d|Mem|Memory~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~935_q\);

-- Location: LCCOMB_X26_Y21_N10
\d|Mem|Memory~1622\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1622_combout\ = (\d|Mem|Memory~1621_combout\ & (((\d|Mem|Memory~935_q\)) # (!\d|mux_mem_addr|result[4]~4_combout\))) # (!\d|Mem|Memory~1621_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & (\d|Mem|Memory~903_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1621_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~903_q\,
	datad => \d|Mem|Memory~935_q\,
	combout => \d|Mem|Memory~1622_combout\);

-- Location: LCCOMB_X31_Y23_N4
\d|Mem|Memory~1623\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1623_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~1620_combout\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1622_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~1620_combout\,
	datad => \d|Mem|Memory~1622_combout\,
	combout => \d|Mem|Memory~1623_combout\);

-- Location: FF_X28_Y21_N15
\d|Mem|Memory~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~983_q\);

-- Location: FF_X26_Y25_N1
\d|Mem|Memory~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~759_q\);

-- Location: FF_X31_Y25_N17
\d|Mem|Memory~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[7]~27_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~727_q\);

-- Location: LCCOMB_X26_Y25_N0
\d|Mem|Memory~1624\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1624_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[4]~4_combout\) # ((\d|Mem|Memory~759_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|Mem|Memory~727_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|Mem|Memory~759_q\,
	datad => \d|Mem|Memory~727_q\,
	combout => \d|Mem|Memory~1624_combout\);

-- Location: FF_X31_Y17_N9
\d|Mem|Memory~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1015feeder_combout\,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1015_q\);

-- Location: LCCOMB_X28_Y21_N14
\d|Mem|Memory~1625\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1625_combout\ = (\d|Mem|Memory~1624_combout\ & ((\d|Mem|Memory~1015_q\) # ((!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1624_combout\ & (((\d|Mem|Memory~983_q\ & \d|mux_mem_addr|result[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1624_combout\,
	datab => \d|Mem|Memory~1015_q\,
	datac => \d|Mem|Memory~983_q\,
	datad => \d|mux_mem_addr|result[4]~4_combout\,
	combout => \d|Mem|Memory~1625_combout\);

-- Location: LCCOMB_X31_Y23_N6
\d|Mem|Memory~1626\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1626_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1623_combout\ & (\d|Mem|Memory~1625_combout\)) # (!\d|Mem|Memory~1623_combout\ & ((\d|Mem|Memory~1618_combout\))))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (((\d|Mem|Memory~1623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1625_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1623_combout\,
	datad => \d|Mem|Memory~1618_combout\,
	combout => \d|Mem|Memory~1626_combout\);

-- Location: LCCOMB_X31_Y23_N24
\d|Mem|Memory~1627\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1627_combout\ = (\d|Mem|Memory~1616_combout\ & (((\d|Mem|Memory~1626_combout\) # (!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1616_combout\ & (\d|Mem|Memory~1595_combout\ & (\d|mux_mem_addr|result[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1595_combout\,
	datab => \d|Mem|Memory~1616_combout\,
	datac => \d|mux_mem_addr|result[5]~5_combout\,
	datad => \d|Mem|Memory~1626_combout\,
	combout => \d|Mem|Memory~1627_combout\);

-- Location: LCCOMB_X30_Y10_N10
\d|Mem|data_outs[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[7]~13_combout\ = (\d|Mem|Memory~1627_combout\ & \d|Mem|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|Mem|Memory~1627_combout\,
	datac => \d|Mem|Equal1~0_combout\,
	combout => \d|Mem|data_outs[7]~13_combout\);

-- Location: LCCOMB_X30_Y10_N30
\d|mux_reg|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux8~0_combout\ = (\c|WideOr11~combout\ & (((\c|WideOr12~combout\)))) # (!\c|WideOr11~combout\ & ((\c|WideOr12~combout\ & (\d|alu_out|reg_m\(7))) # (!\c|WideOr12~combout\ & ((\d|Mem|data_outs[7]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|alu_out|reg_m\(7),
	datac => \c|WideOr12~combout\,
	datad => \d|Mem|data_outs[7]~13_combout\,
	combout => \d|mux_reg|Mux8~0_combout\);

-- Location: LCCOMB_X29_Y12_N22
\d|mux_reg|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux8~1_combout\ = (\d|mux_reg|Mux8~0_combout\ & (((\d|IR|reg_m\(0)) # (!\c|WideOr11~combout\)))) # (!\d|mux_reg|Mux8~0_combout\ & (\d|alu|Mux8~combout\ & ((\c|WideOr11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_reg|Mux8~0_combout\,
	datab => \d|alu|Mux8~combout\,
	datac => \d|IR|reg_m\(0),
	datad => \c|WideOr11~combout\,
	combout => \d|mux_reg|Mux8~1_combout\);

-- Location: FF_X31_Y14_N1
\d|alu_out|reg_m[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~17_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(8));

-- Location: LCCOMB_X27_Y11_N4
\d|alu|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~14_combout\ = (\d|mux_alu|Mux7~1_combout\ & ((\d|mux_A|Mux7~4_combout\) # ((\c|WideOr23~combout\ & \d|regA|reg_m\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux7~4_combout\,
	datab => \d|mux_alu|Mux7~1_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|regA|reg_m\(8),
	combout => \d|alu|result~14_combout\);

-- Location: LCCOMB_X27_Y11_N6
\d|alu|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux7~2_combout\ = (\d|alu|Mux7~1_combout\ & (((\c|Selector2~0_combout\) # (!\d|alu|result~14_combout\)))) # (!\d|alu|Mux7~1_combout\ & (\d|alu|Add0~16_combout\ & ((!\c|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Add0~16_combout\,
	datab => \d|alu|Mux7~1_combout\,
	datac => \d|alu|result~14_combout\,
	datad => \c|Selector2~0_combout\,
	combout => \d|alu|Mux7~2_combout\);

-- Location: LCCOMB_X27_Y11_N16
\d|alu|Mux7\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux7~combout\ = (\d|alu|Mux7~2_combout\ & ((\d|mux_A|Mux7~5_combout\) # ((!\d|alu|Mux7~0_combout\)))) # (!\d|alu|Mux7~2_combout\ & (((\d|alu|Mux7~0_combout\ & \d|mux_alu|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux7~2_combout\,
	datab => \d|mux_A|Mux7~5_combout\,
	datac => \d|alu|Mux7~0_combout\,
	datad => \d|mux_alu|Mux7~1_combout\,
	combout => \d|alu|Mux7~combout\);

-- Location: FF_X29_Y20_N29
\d|Mem|Memory~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1951_combout\,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~808_q\);

-- Location: FF_X32_Y18_N5
\d|Mem|Memory~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[8]~29_combout\,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~312_q\);

-- Location: FF_X34_Y19_N11
\d|Mem|Memory~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~296_q\);

-- Location: LCCOMB_X34_Y19_N10
\d|Mem|Memory~1628\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1628_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~312_q\) # ((\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~296_q\ & !\d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~312_q\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~296_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1628_combout\);

-- Location: FF_X29_Y20_N7
\d|Mem|Memory~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~824_q\);

-- Location: LCCOMB_X29_Y20_N6
\d|Mem|Memory~1629\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1629_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1628_combout\ & (\d|Mem|Memory~824_q\)) # (!\d|Mem|Memory~1628_combout\ & ((!\d|Mem|Memory~808_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1628_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1628_combout\,
	datac => \d|Mem|Memory~824_q\,
	datad => \d|Mem|Memory~808_q\,
	combout => \d|Mem|Memory~1629_combout\);

-- Location: FF_X27_Y18_N11
\d|Mem|Memory~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~840_q\);

-- Location: FF_X30_Y18_N9
\d|Mem|Memory~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~344_q\);

-- Location: FF_X31_Y18_N1
\d|Mem|Memory~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~328_q\);

-- Location: LCCOMB_X30_Y18_N8
\d|Mem|Memory~1630\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1630_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|Mem|Memory~344_q\) # (\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~328_q\ & ((!\d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~328_q\,
	datac => \d|Mem|Memory~344_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1630_combout\);

-- Location: FF_X28_Y19_N31
\d|Mem|Memory~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~856_q\);

-- Location: LCCOMB_X27_Y18_N10
\d|Mem|Memory~1631\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1631_combout\ = (\d|Mem|Memory~1630_combout\ & ((\d|Mem|Memory~856_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1630_combout\ & (((\d|Mem|Memory~840_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1630_combout\,
	datab => \d|Mem|Memory~856_q\,
	datac => \d|Mem|Memory~840_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1631_combout\);

-- Location: FF_X26_Y18_N27
\d|Mem|Memory~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~776_q\);

-- Location: FF_X32_Y18_N23
\d|Mem|Memory~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~280_q\);

-- Location: FF_X31_Y24_N19
\d|Mem|Memory~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~264_q\);

-- Location: LCCOMB_X32_Y18_N22
\d|Mem|Memory~1632\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1632_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~280_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~264_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~280_q\,
	datad => \d|Mem|Memory~264_q\,
	combout => \d|Mem|Memory~1632_combout\);

-- Location: FF_X26_Y18_N29
\d|Mem|Memory~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1952_combout\,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~792_q\);

-- Location: LCCOMB_X26_Y18_N26
\d|Mem|Memory~1633\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1633_combout\ = (\d|Mem|Memory~1632_combout\ & (((!\d|Mem|Memory~792_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1632_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~776_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1632_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~776_q\,
	datad => \d|Mem|Memory~792_q\,
	combout => \d|Mem|Memory~1633_combout\);

-- Location: LCCOMB_X25_Y21_N24
\d|Mem|Memory~1634\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1634_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1631_combout\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1633_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1631_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1633_combout\,
	combout => \d|Mem|Memory~1634_combout\);

-- Location: FF_X26_Y23_N27
\d|Mem|Memory~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~872_q\);

-- Location: FF_X27_Y18_N5
\d|Mem|Memory~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~376_q\);

-- Location: FF_X31_Y18_N19
\d|Mem|Memory~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~360_q\);

-- Location: LCCOMB_X27_Y18_N4
\d|Mem|Memory~1635\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1635_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~376_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~360_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~376_q\,
	datad => \d|Mem|Memory~360_q\,
	combout => \d|Mem|Memory~1635_combout\);

-- Location: FF_X26_Y23_N29
\d|Mem|Memory~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~888_q\);

-- Location: LCCOMB_X26_Y23_N26
\d|Mem|Memory~1636\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1636_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1635_combout\ & ((\d|Mem|Memory~888_q\))) # (!\d|Mem|Memory~1635_combout\ & (\d|Mem|Memory~872_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1635_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1635_combout\,
	datac => \d|Mem|Memory~872_q\,
	datad => \d|Mem|Memory~888_q\,
	combout => \d|Mem|Memory~1636_combout\);

-- Location: LCCOMB_X25_Y21_N2
\d|Mem|Memory~1637\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1637_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1634_combout\ & ((\d|Mem|Memory~1636_combout\))) # (!\d|Mem|Memory~1634_combout\ & (\d|Mem|Memory~1629_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1629_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1636_combout\,
	datad => \d|Mem|Memory~1634_combout\,
	combout => \d|Mem|Memory~1637_combout\);

-- Location: FF_X25_Y21_N13
\d|Mem|Memory~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~712_q\);

-- Location: FF_X32_Y25_N5
\d|Mem|Memory~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~232_q\);

-- Location: FF_X32_Y25_N7
\d|Mem|Memory~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1953_combout\,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~200_q\);

-- Location: LCCOMB_X32_Y25_N4
\d|Mem|Memory~1638\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1638_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~232_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((!\d|Mem|Memory~200_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~232_q\,
	datad => \d|Mem|Memory~200_q\,
	combout => \d|Mem|Memory~1638_combout\);

-- Location: FF_X31_Y24_N21
\d|Mem|Memory~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~744_q\);

-- Location: LCCOMB_X25_Y21_N12
\d|Mem|Memory~1639\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1639_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1638_combout\ & ((\d|Mem|Memory~744_q\))) # (!\d|Mem|Memory~1638_combout\ & (\d|Mem|Memory~712_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1638_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1638_combout\,
	datac => \d|Mem|Memory~712_q\,
	datad => \d|Mem|Memory~744_q\,
	combout => \d|Mem|Memory~1639_combout\);

-- Location: FF_X27_Y25_N29
\d|Mem|Memory~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~664_q\);

-- Location: FF_X35_Y21_N15
\d|Mem|Memory~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1954_combout\,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~184_q\);

-- Location: FF_X36_Y21_N9
\d|Mem|Memory~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~152_q\);

-- Location: LCCOMB_X36_Y21_N8
\d|Mem|Memory~1640\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1640_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((!\d|Mem|Memory~184_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~152_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~152_q\,
	datad => \d|Mem|Memory~184_q\,
	combout => \d|Mem|Memory~1640_combout\);

-- Location: FF_X27_Y25_N7
\d|Mem|Memory~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~696_q\);

-- Location: LCCOMB_X27_Y25_N28
\d|Mem|Memory~1641\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1641_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1640_combout\ & ((\d|Mem|Memory~696_q\))) # (!\d|Mem|Memory~1640_combout\ & (\d|Mem|Memory~664_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1640_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1640_combout\,
	datac => \d|Mem|Memory~664_q\,
	datad => \d|Mem|Memory~696_q\,
	combout => \d|Mem|Memory~1641_combout\);

-- Location: FF_X28_Y24_N21
\d|Mem|Memory~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~648_q\);

-- Location: FF_X35_Y21_N25
\d|Mem|Memory~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~168_q\);

-- Location: FF_X36_Y25_N19
\d|Mem|Memory~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~136_q\);

-- Location: LCCOMB_X35_Y21_N24
\d|Mem|Memory~1642\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1642_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~168_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~136_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~168_q\,
	datad => \d|Mem|Memory~136_q\,
	combout => \d|Mem|Memory~1642_combout\);

-- Location: FF_X28_Y24_N31
\d|Mem|Memory~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~680_q\);

-- Location: LCCOMB_X28_Y24_N20
\d|Mem|Memory~1643\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1643_combout\ = (\d|Mem|Memory~1642_combout\ & ((\d|Mem|Memory~680_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1642_combout\ & (((\d|Mem|Memory~648_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~680_q\,
	datab => \d|Mem|Memory~1642_combout\,
	datac => \d|Mem|Memory~648_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1643_combout\);

-- Location: LCCOMB_X25_Y21_N14
\d|Mem|Memory~1644\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1644_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\) # ((\d|Mem|Memory~1641_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (\d|Mem|Memory~1643_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1643_combout\,
	datad => \d|Mem|Memory~1641_combout\,
	combout => \d|Mem|Memory~1644_combout\);

-- Location: FF_X25_Y21_N1
\d|Mem|Memory~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~728_q\);

-- Location: FF_X30_Y20_N5
\d|Mem|Memory~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~248_q\);

-- Location: FF_X30_Y20_N15
\d|Mem|Memory~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1955_combout\,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~216_q\);

-- Location: LCCOMB_X30_Y20_N4
\d|Mem|Memory~1645\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1645_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~248_q\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|Mem|Memory~216_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~216_q\,
	datac => \d|Mem|Memory~248_q\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1645_combout\);

-- Location: FF_X26_Y25_N19
\d|Mem|Memory~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~760feeder_combout\,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~760_q\);

-- Location: LCCOMB_X25_Y21_N0
\d|Mem|Memory~1646\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1646_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1645_combout\ & ((\d|Mem|Memory~760_q\))) # (!\d|Mem|Memory~1645_combout\ & (\d|Mem|Memory~728_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1645_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1645_combout\,
	datac => \d|Mem|Memory~728_q\,
	datad => \d|Mem|Memory~760_q\,
	combout => \d|Mem|Memory~1646_combout\);

-- Location: LCCOMB_X25_Y21_N26
\d|Mem|Memory~1647\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1647_combout\ = (\d|Mem|Memory~1644_combout\ & (((\d|Mem|Memory~1646_combout\) # (!\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|Mem|Memory~1644_combout\ & (\d|Mem|Memory~1639_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1639_combout\,
	datab => \d|Mem|Memory~1644_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1646_combout\,
	combout => \d|Mem|Memory~1647_combout\);

-- Location: FF_X29_Y19_N9
\d|Mem|Memory~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1956_combout\,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~536_q\);

-- Location: FF_X36_Y19_N23
\d|Mem|Memory~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~88_q\);

-- Location: FF_X36_Y21_N27
\d|Mem|Memory~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1957_combout\,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~24_q\);

-- Location: LCCOMB_X36_Y19_N22
\d|Mem|Memory~1648\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1648_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~88_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~24_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~88_q\,
	datad => \d|Mem|Memory~24_q\,
	combout => \d|Mem|Memory~1648_combout\);

-- Location: FF_X29_Y19_N3
\d|Mem|Memory~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~600_q\);

-- Location: LCCOMB_X29_Y19_N2
\d|Mem|Memory~1649\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1649_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1648_combout\ & ((\d|Mem|Memory~600_q\))) # (!\d|Mem|Memory~1648_combout\ & (!\d|Mem|Memory~536_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~536_q\,
	datac => \d|Mem|Memory~600_q\,
	datad => \d|Mem|Memory~1648_combout\,
	combout => \d|Mem|Memory~1649_combout\);

-- Location: FF_X28_Y20_N23
\d|Mem|Memory~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~552_q\);

-- Location: FF_X36_Y22_N9
\d|Mem|Memory~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~104_q\);

-- Location: FF_X36_Y22_N19
\d|Mem|Memory~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~40_q\);

-- Location: LCCOMB_X36_Y22_N8
\d|Mem|Memory~1650\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1650_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~104_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~40_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~104_q\,
	datad => \d|Mem|Memory~40_q\,
	combout => \d|Mem|Memory~1650_combout\);

-- Location: FF_X28_Y22_N7
\d|Mem|Memory~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1958_combout\,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~616_q\);

-- Location: LCCOMB_X28_Y20_N22
\d|Mem|Memory~1651\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1651_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1650_combout\ & (!\d|Mem|Memory~616_q\)) # (!\d|Mem|Memory~1650_combout\ & ((\d|Mem|Memory~552_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~616_q\,
	datac => \d|Mem|Memory~552_q\,
	datad => \d|Mem|Memory~1650_combout\,
	combout => \d|Mem|Memory~1651_combout\);

-- Location: FF_X26_Y20_N1
\d|Mem|Memory~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1959_combout\,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~520_q\);

-- Location: FF_X36_Y20_N11
\d|Mem|Memory~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~72_q\);

-- Location: FF_X36_Y20_N29
\d|Mem|Memory~8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~8_q\);

-- Location: LCCOMB_X36_Y20_N10
\d|Mem|Memory~1652\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1652_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~72_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~8_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~72_q\,
	datad => \d|Mem|Memory~8_q\,
	combout => \d|Mem|Memory~1652_combout\);

-- Location: FF_X26_Y20_N3
\d|Mem|Memory~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1960_combout\,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~584_q\);

-- Location: LCCOMB_X25_Y21_N28
\d|Mem|Memory~1653\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1653_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1652_combout\ & ((!\d|Mem|Memory~584_q\))) # (!\d|Mem|Memory~1652_combout\ & (!\d|Mem|Memory~520_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~520_q\,
	datac => \d|Mem|Memory~1652_combout\,
	datad => \d|Mem|Memory~584_q\,
	combout => \d|Mem|Memory~1653_combout\);

-- Location: LCCOMB_X25_Y21_N6
\d|Mem|Memory~1654\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1654_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1651_combout\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1653_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1651_combout\,
	datad => \d|Mem|Memory~1653_combout\,
	combout => \d|Mem|Memory~1654_combout\);

-- Location: FF_X27_Y22_N13
\d|Mem|Memory~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~568_q\);

-- Location: FF_X35_Y22_N27
\d|Mem|Memory~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~120_q\);

-- Location: FF_X35_Y22_N5
\d|Mem|Memory~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1961_combout\,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~56_q\);

-- Location: LCCOMB_X35_Y22_N26
\d|Mem|Memory~1655\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1655_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~120_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~56_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~56_q\,
	datac => \d|Mem|Memory~120_q\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1655_combout\);

-- Location: FF_X27_Y22_N7
\d|Mem|Memory~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~632_q\);

-- Location: LCCOMB_X27_Y22_N12
\d|Mem|Memory~1656\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1656_combout\ = (\d|Mem|Memory~1655_combout\ & (((\d|Mem|Memory~632_q\)) # (!\d|mux_mem_addr|result[5]~5_combout\))) # (!\d|Mem|Memory~1655_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~568_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1655_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~568_q\,
	datad => \d|Mem|Memory~632_q\,
	combout => \d|Mem|Memory~1656_combout\);

-- Location: LCCOMB_X25_Y21_N16
\d|Mem|Memory~1657\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1657_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1654_combout\ & ((\d|Mem|Memory~1656_combout\))) # (!\d|Mem|Memory~1654_combout\ & (\d|Mem|Memory~1649_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1649_combout\,
	datac => \d|Mem|Memory~1656_combout\,
	datad => \d|Mem|Memory~1654_combout\,
	combout => \d|Mem|Memory~1657_combout\);

-- Location: LCCOMB_X25_Y21_N18
\d|Mem|Memory~1658\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1658_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (((\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[4]~4_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~1647_combout\)) # 
-- (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1657_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1647_combout\,
	datab => \d|mux_mem_addr|result[4]~4_combout\,
	datac => \d|mux_mem_addr|result[3]~2_combout\,
	datad => \d|Mem|Memory~1657_combout\,
	combout => \d|Mem|Memory~1658_combout\);

-- Location: FF_X31_Y22_N29
\d|Mem|Memory~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~920_q\);

-- Location: FF_X32_Y22_N25
\d|Mem|Memory~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~472_q\);

-- Location: FF_X36_Y18_N1
\d|Mem|Memory~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~408feeder_combout\,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~408_q\);

-- Location: LCCOMB_X32_Y22_N24
\d|Mem|Memory~1659\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1659_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((\d|Mem|Memory~472_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~408_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~472_q\,
	datad => \d|Mem|Memory~408_q\,
	combout => \d|Mem|Memory~1659_combout\);

-- Location: FF_X25_Y22_N25
\d|Mem|Memory~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~984feeder_combout\,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~984_q\);

-- Location: LCCOMB_X31_Y22_N28
\d|Mem|Memory~1660\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1660_combout\ = (\d|Mem|Memory~1659_combout\ & ((\d|Mem|Memory~984_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1659_combout\ & (((\d|Mem|Memory~920_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1659_combout\,
	datab => \d|Mem|Memory~984_q\,
	datac => \d|Mem|Memory~920_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1660_combout\);

-- Location: FF_X26_Y21_N7
\d|Mem|Memory~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~936_q\);

-- Location: FF_X35_Y18_N1
\d|Mem|Memory~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1962_combout\,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~488_q\);

-- Location: FF_X35_Y18_N11
\d|Mem|Memory~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~424_q\);

-- Location: LCCOMB_X35_Y18_N10
\d|Mem|Memory~1661\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1661_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~488_q\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~424_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~424_q\,
	datad => \d|Mem|Memory~488_q\,
	combout => \d|Mem|Memory~1661_combout\);

-- Location: FF_X25_Y22_N19
\d|Mem|Memory~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1000feeder_combout\,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1000_q\);

-- Location: LCCOMB_X26_Y21_N6
\d|Mem|Memory~1662\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1662_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1661_combout\ & ((\d|Mem|Memory~1000_q\))) # (!\d|Mem|Memory~1661_combout\ & (\d|Mem|Memory~936_q\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (\d|Mem|Memory~1661_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|Mem|Memory~1661_combout\,
	datac => \d|Mem|Memory~936_q\,
	datad => \d|Mem|Memory~1000_q\,
	combout => \d|Mem|Memory~1662_combout\);

-- Location: FF_X27_Y21_N29
\d|Mem|Memory~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~904_q\);

-- Location: FF_X32_Y20_N29
\d|Mem|Memory~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~456_q\);

-- Location: FF_X32_Y20_N7
\d|Mem|Memory~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~392_q\);

-- Location: LCCOMB_X32_Y20_N28
\d|Mem|Memory~1663\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1663_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[5]~5_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~456_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~392_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[5]~5_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~456_q\,
	datad => \d|Mem|Memory~392_q\,
	combout => \d|Mem|Memory~1663_combout\);

-- Location: FF_X27_Y21_N15
\d|Mem|Memory~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~968_q\);

-- Location: LCCOMB_X27_Y21_N28
\d|Mem|Memory~1664\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1664_combout\ = (\d|Mem|Memory~1663_combout\ & ((\d|Mem|Memory~968_q\) # ((!\d|mux_mem_addr|result[5]~5_combout\)))) # (!\d|Mem|Memory~1663_combout\ & (((\d|Mem|Memory~904_q\ & \d|mux_mem_addr|result[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1663_combout\,
	datab => \d|Mem|Memory~968_q\,
	datac => \d|Mem|Memory~904_q\,
	datad => \d|mux_mem_addr|result[5]~5_combout\,
	combout => \d|Mem|Memory~1664_combout\);

-- Location: LCCOMB_X25_Y21_N20
\d|Mem|Memory~1665\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1665_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1662_combout\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1664_combout\,
	datad => \d|Mem|Memory~1662_combout\,
	combout => \d|Mem|Memory~1665_combout\);

-- Location: FF_X30_Y22_N13
\d|Mem|Memory~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~952_q\);

-- Location: FF_X32_Y22_N19
\d|Mem|Memory~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1963_combout\,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~504_q\);

-- Location: FF_X31_Y22_N23
\d|Mem|Memory~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~440_q\);

-- Location: LCCOMB_X31_Y22_N22
\d|Mem|Memory~1666\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1666_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[5]~5_combout\) # ((!\d|Mem|Memory~504_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & (\d|Mem|Memory~440_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~440_q\,
	datad => \d|Mem|Memory~504_q\,
	combout => \d|Mem|Memory~1666_combout\);

-- Location: FF_X30_Y22_N31
\d|Mem|Memory~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[8]~29_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1016_q\);

-- Location: LCCOMB_X30_Y22_N12
\d|Mem|Memory~1667\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1667_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1666_combout\ & (\d|Mem|Memory~1016_q\)) # (!\d|Mem|Memory~1666_combout\ & ((\d|Mem|Memory~952_q\))))) # (!\d|mux_mem_addr|result[5]~5_combout\ & 
-- (((\d|Mem|Memory~1666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1016_q\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|Mem|Memory~952_q\,
	datad => \d|Mem|Memory~1666_combout\,
	combout => \d|Mem|Memory~1667_combout\);

-- Location: LCCOMB_X25_Y21_N22
\d|Mem|Memory~1668\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1668_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1665_combout\ & (\d|Mem|Memory~1667_combout\)) # (!\d|Mem|Memory~1665_combout\ & ((\d|Mem|Memory~1660_combout\))))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1667_combout\,
	datac => \d|Mem|Memory~1660_combout\,
	datad => \d|Mem|Memory~1665_combout\,
	combout => \d|Mem|Memory~1668_combout\);

-- Location: LCCOMB_X25_Y21_N8
\d|Mem|Memory~1669\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1669_combout\ = (\d|Mem|Memory~1658_combout\ & ((\d|Mem|Memory~1668_combout\) # ((!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1658_combout\ & (((\d|mux_mem_addr|result[4]~4_combout\ & \d|Mem|Memory~1637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1668_combout\,
	datab => \d|Mem|Memory~1658_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1637_combout\,
	combout => \d|Mem|Memory~1669_combout\);

-- Location: LCCOMB_X30_Y10_N20
\d|Mem|data_outs[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[8]~14_combout\ = (\d|Mem|Memory~1669_combout\ & \d|Mem|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1669_combout\,
	datac => \d|Mem|Equal1~0_combout\,
	combout => \d|Mem|data_outs[8]~14_combout\);

-- Location: LCCOMB_X30_Y10_N24
\d|mux_reg|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux7~0_combout\ = (\c|WideOr11~combout\ & ((\d|alu|Mux7~combout\) # ((\c|WideOr12~combout\)))) # (!\c|WideOr11~combout\ & (((!\c|WideOr12~combout\ & \d|Mem|data_outs[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|alu|Mux7~combout\,
	datac => \c|WideOr12~combout\,
	datad => \d|Mem|data_outs[8]~14_combout\,
	combout => \d|mux_reg|Mux7~0_combout\);

-- Location: LCCOMB_X29_Y12_N24
\d|mux_reg|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux7~1_combout\ = (\c|WideOr12~combout\ & ((\d|mux_reg|Mux7~0_combout\ & (\d|IR|reg_m\(1))) # (!\d|mux_reg|Mux7~0_combout\ & ((\d|alu_out|reg_m\(8)))))) # (!\c|WideOr12~combout\ & (((\d|mux_reg|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr12~combout\,
	datab => \d|IR|reg_m\(1),
	datac => \d|mux_reg|Mux7~0_combout\,
	datad => \d|alu_out|reg_m\(8),
	combout => \d|mux_reg|Mux7~1_combout\);

-- Location: LCCOMB_X27_Y11_N10
\d|alu|result~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|result~15_combout\ = (\d|mux_alu|Mux6~1_combout\ & ((\d|mux_A|Mux6~4_combout\) # ((\d|regA|reg_m\(9) & \c|WideOr23~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|regA|reg_m\(9),
	datab => \d|mux_alu|Mux6~1_combout\,
	datac => \c|WideOr23~combout\,
	datad => \d|mux_A|Mux6~4_combout\,
	combout => \d|alu|result~15_combout\);

-- Location: LCCOMB_X27_Y11_N12
\d|alu|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux6~0_combout\ = (\d|alu|Mux7~1_combout\ & (((\c|Selector2~0_combout\)) # (!\d|alu|result~15_combout\))) # (!\d|alu|Mux7~1_combout\ & (((\d|alu|Add0~18_combout\ & !\c|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|result~15_combout\,
	datab => \d|alu|Mux7~1_combout\,
	datac => \d|alu|Add0~18_combout\,
	datad => \c|Selector2~0_combout\,
	combout => \d|alu|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y11_N30
\d|alu|Mux6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu|Mux6~combout\ = (\d|alu|Mux6~0_combout\ & (((\d|mux_A|Mux6~5_combout\) # (!\d|alu|Mux7~0_combout\)))) # (!\d|alu|Mux6~0_combout\ & (\d|mux_alu|Mux6~1_combout\ & (\d|alu|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux6~0_combout\,
	datab => \d|mux_alu|Mux6~1_combout\,
	datac => \d|alu|Mux7~0_combout\,
	datad => \d|mux_A|Mux6~5_combout\,
	combout => \d|alu|Mux6~combout\);

-- Location: FF_X30_Y10_N19
\d|alu_out|reg_m[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|alu_out|reg_m~18_combout\,
	ena => \d|alu_out|reg_m[13]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|alu_out|reg_m\(9));

-- Location: FF_X34_Y18_N5
\d|Mem|Memory~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1714_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~457_q\);

-- Location: FF_X31_Y18_N13
\d|Mem|Memory~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1727_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~361_q\);

-- Location: FF_X31_Y18_N7
\d|Mem|Memory~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1724_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~329_q\);

-- Location: LCCOMB_X31_Y18_N12
\d|Mem|Memory~1670\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1670_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|Mem|Memory~361_q\) # (\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~329_q\ & ((!\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~329_q\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~361_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1670_combout\);

-- Location: FF_X35_Y18_N5
\d|Mem|Memory~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1717_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~489_q\);

-- Location: LCCOMB_X34_Y18_N4
\d|Mem|Memory~1671\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1671_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1670_combout\ & (\d|Mem|Memory~489_q\)) # (!\d|Mem|Memory~1670_combout\ & ((\d|Mem|Memory~457_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~489_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~457_q\,
	datad => \d|Mem|Memory~1670_combout\,
	combout => \d|Mem|Memory~1671_combout\);

-- Location: FF_X34_Y21_N25
\d|Mem|Memory~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1730_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~409_q\);

-- Location: FF_X35_Y19_N3
\d|Mem|Memory~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1721_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~313_q\);

-- Location: FF_X35_Y19_N29
\d|Mem|Memory~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1722_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~281_q\);

-- Location: LCCOMB_X35_Y19_N2
\d|Mem|Memory~1672\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1672_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~313_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~281_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~313_q\,
	datad => \d|Mem|Memory~281_q\,
	combout => \d|Mem|Memory~1672_combout\);

-- Location: FF_X34_Y21_N3
\d|Mem|Memory~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1729_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~441_q\);

-- Location: LCCOMB_X34_Y21_N24
\d|Mem|Memory~1673\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1673_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1672_combout\ & (\d|Mem|Memory~441_q\)) # (!\d|Mem|Memory~1672_combout\ & ((\d|Mem|Memory~409_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~441_q\,
	datac => \d|Mem|Memory~409_q\,
	datad => \d|Mem|Memory~1672_combout\,
	combout => \d|Mem|Memory~1673_combout\);

-- Location: FF_X34_Y18_N23
\d|Mem|Memory~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1716_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~393_q\);

-- Location: FF_X34_Y19_N29
\d|Mem|Memory~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1725_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~297_q\);

-- Location: FF_X34_Y19_N7
\d|Mem|Memory~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1726_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~265_q\);

-- Location: LCCOMB_X34_Y19_N28
\d|Mem|Memory~1674\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1674_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~297_q\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~265_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~297_q\,
	datad => \d|Mem|Memory~265_q\,
	combout => \d|Mem|Memory~1674_combout\);

-- Location: FF_X35_Y18_N23
\d|Mem|Memory~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1715_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~425_q\);

-- Location: LCCOMB_X34_Y18_N22
\d|Mem|Memory~1675\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1675_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1674_combout\ & ((\d|Mem|Memory~425_q\))) # (!\d|Mem|Memory~1674_combout\ & (\d|Mem|Memory~393_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1674_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1674_combout\,
	datac => \d|Mem|Memory~393_q\,
	datad => \d|Mem|Memory~425_q\,
	combout => \d|Mem|Memory~1675_combout\);

-- Location: LCCOMB_X34_Y21_N28
\d|Mem|Memory~1676\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1676_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1673_combout\) # ((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (((!\d|mux_mem_addr|result[2]~0_combout\ & 
-- \d|Mem|Memory~1675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1673_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1675_combout\,
	combout => \d|Mem|Memory~1676_combout\);

-- Location: FF_X32_Y22_N13
\d|Mem|Memory~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1964_combout\,
	ena => \d|Mem|Memory~1728_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~473_q\);

-- Location: FF_X29_Y18_N31
\d|Mem|Memory~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1723_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~377_q\);

-- Location: FF_X30_Y18_N19
\d|Mem|Memory~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~345feeder_combout\,
	ena => \d|Mem|Memory~1720_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~345_q\);

-- Location: LCCOMB_X29_Y18_N30
\d|Mem|Memory~1677\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1677_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[1]~1_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~377_q\)) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~345_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~377_q\,
	datad => \d|Mem|Memory~345_q\,
	combout => \d|Mem|Memory~1677_combout\);

-- Location: FF_X32_Y22_N15
\d|Mem|Memory~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1731_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~505_q\);

-- Location: LCCOMB_X32_Y22_N14
\d|Mem|Memory~1678\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1678_combout\ = (\d|Mem|Memory~1677_combout\ & (((\d|Mem|Memory~505_q\)) # (!\d|mux_mem_addr|result[3]~2_combout\))) # (!\d|Mem|Memory~1677_combout\ & (\d|mux_mem_addr|result[3]~2_combout\ & ((!\d|Mem|Memory~473_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1677_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~505_q\,
	datad => \d|Mem|Memory~473_q\,
	combout => \d|Mem|Memory~1678_combout\);

-- Location: LCCOMB_X34_Y21_N22
\d|Mem|Memory~1679\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1679_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1676_combout\ & ((\d|Mem|Memory~1678_combout\))) # (!\d|Mem|Memory~1676_combout\ & (\d|Mem|Memory~1671_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & 
-- (((\d|Mem|Memory~1676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1671_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1678_combout\,
	datad => \d|Mem|Memory~1676_combout\,
	combout => \d|Mem|Memory~1679_combout\);

-- Location: FF_X30_Y25_N9
\d|Mem|Memory~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1734_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~665_q\);

-- Location: FF_X32_Y19_N9
\d|Mem|Memory~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1965_combout\,
	ena => \d|Mem|Memory~1745_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~601_q\);

-- Location: FF_X32_Y19_N11
\d|Mem|Memory~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1966_combout\,
	ena => \d|Mem|Memory~1742_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~537_q\);

-- Location: LCCOMB_X29_Y17_N18
\d|Mem|Memory~1680\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1680_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|mux_mem_addr|result[3]~2_combout\) # (!\d|Mem|Memory~601_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~537_q\ & (!\d|mux_mem_addr|result[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~537_q\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[3]~2_combout\,
	datad => \d|Mem|Memory~601_q\,
	combout => \d|Mem|Memory~1680_combout\);

-- Location: FF_X31_Y25_N11
\d|Mem|Memory~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1736_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~729_q\);

-- Location: LCCOMB_X30_Y25_N8
\d|Mem|Memory~1681\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1681_combout\ = (\d|Mem|Memory~1680_combout\ & ((\d|Mem|Memory~729_q\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1680_combout\ & (((\d|Mem|Memory~665_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1680_combout\,
	datab => \d|Mem|Memory~729_q\,
	datac => \d|Mem|Memory~665_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1681_combout\);

-- Location: FF_X28_Y25_N5
\d|Mem|Memory~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1748_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~681_q\);

-- Location: FF_X25_Y20_N9
\d|Mem|Memory~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1967_combout\,
	ena => \d|Mem|Memory~1739_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~617_q\);

-- Location: FF_X28_Y20_N1
\d|Mem|Memory~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1968_combout\,
	ena => \d|Mem|Memory~1740_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~553_q\);

-- Location: LCCOMB_X29_Y17_N12
\d|Mem|Memory~1682\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1682_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (!\d|Mem|Memory~617_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((!\d|Mem|Memory~553_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~617_q\,
	datad => \d|Mem|Memory~553_q\,
	combout => \d|Mem|Memory~1682_combout\);

-- Location: FF_X28_Y25_N23
\d|Mem|Memory~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1747_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~745_q\);

-- Location: LCCOMB_X28_Y25_N4
\d|Mem|Memory~1683\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1683_combout\ = (\d|Mem|Memory~1682_combout\ & ((\d|Mem|Memory~745_q\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1682_combout\ & (((\d|Mem|Memory~681_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~745_q\,
	datab => \d|Mem|Memory~1682_combout\,
	datac => \d|Mem|Memory~681_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1683_combout\);

-- Location: FF_X29_Y25_N13
\d|Mem|Memory~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1735_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~649_q\);

-- Location: FF_X26_Y20_N21
\d|Mem|Memory~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1969_combout\,
	ena => \d|Mem|Memory~1743_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~585_q\);

-- Location: FF_X26_Y20_N15
\d|Mem|Memory~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1744_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~521_q\);

-- Location: LCCOMB_X26_Y20_N14
\d|Mem|Memory~1684\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1684_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((!\d|Mem|Memory~585_q\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~521_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[2]~0_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~521_q\,
	datad => \d|Mem|Memory~585_q\,
	combout => \d|Mem|Memory~1684_combout\);

-- Location: FF_X29_Y25_N15
\d|Mem|Memory~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1733_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~713_q\);

-- Location: LCCOMB_X29_Y25_N12
\d|Mem|Memory~1685\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1685_combout\ = (\d|Mem|Memory~1684_combout\ & ((\d|Mem|Memory~713_q\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1684_combout\ & (((\d|Mem|Memory~649_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1684_combout\,
	datab => \d|Mem|Memory~713_q\,
	datac => \d|Mem|Memory~649_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1685_combout\);

-- Location: LCCOMB_X34_Y21_N16
\d|Mem|Memory~1686\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1686_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (((\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1683_combout\))) # 
-- (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1685_combout\,
	datac => \d|Mem|Memory~1683_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1686_combout\);

-- Location: FF_X26_Y25_N21
\d|Mem|Memory~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1746_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~697_q\);

-- Location: FF_X25_Y20_N3
\d|Mem|Memory~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1741_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~633_q\);

-- Location: FF_X28_Y20_N19
\d|Mem|Memory~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~569feeder_combout\,
	ena => \d|Mem|Memory~1738_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~569_q\);

-- Location: LCCOMB_X25_Y20_N2
\d|Mem|Memory~1687\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1687_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[2]~0_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~633_q\)) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~569_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~633_q\,
	datad => \d|Mem|Memory~569_q\,
	combout => \d|Mem|Memory~1687_combout\);

-- Location: FF_X26_Y25_N7
\d|Mem|Memory~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1749_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~761_q\);

-- Location: LCCOMB_X26_Y25_N20
\d|Mem|Memory~1688\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1688_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1687_combout\ & ((\d|Mem|Memory~761_q\))) # (!\d|Mem|Memory~1687_combout\ & (\d|Mem|Memory~697_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1687_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1687_combout\,
	datac => \d|Mem|Memory~697_q\,
	datad => \d|Mem|Memory~761_q\,
	combout => \d|Mem|Memory~1688_combout\);

-- Location: LCCOMB_X34_Y21_N10
\d|Mem|Memory~1689\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1689_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~1686_combout\ & (\d|Mem|Memory~1688_combout\)) # (!\d|Mem|Memory~1686_combout\ & ((\d|Mem|Memory~1681_combout\))))) # (!\d|mux_mem_addr|result[0]~3_combout\ & 
-- (((\d|Mem|Memory~1686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|Mem|Memory~1688_combout\,
	datac => \d|Mem|Memory~1681_combout\,
	datad => \d|Mem|Memory~1686_combout\,
	combout => \d|Mem|Memory~1689_combout\);

-- Location: FF_X35_Y21_N3
\d|Mem|Memory~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1751_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~169_q\);

-- Location: FF_X36_Y23_N21
\d|Mem|Memory~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1763_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~57_q\);

-- Location: FF_X36_Y22_N21
\d|Mem|Memory~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1760_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~41_q\);

-- Location: LCCOMB_X36_Y23_N20
\d|Mem|Memory~1690\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1690_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~57_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~41_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~57_q\,
	datad => \d|Mem|Memory~41_q\,
	combout => \d|Mem|Memory~1690_combout\);

-- Location: FF_X35_Y21_N21
\d|Mem|Memory~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~185feeder_combout\,
	ena => \d|Mem|Memory~1754_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~185_q\);

-- Location: LCCOMB_X35_Y21_N2
\d|Mem|Memory~1691\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1691_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1690_combout\ & (\d|Mem|Memory~185_q\)) # (!\d|Mem|Memory~1690_combout\ & ((\d|Mem|Memory~169_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~185_q\,
	datac => \d|Mem|Memory~169_q\,
	datad => \d|Mem|Memory~1690_combout\,
	combout => \d|Mem|Memory~1691_combout\);

-- Location: FF_X36_Y25_N5
\d|Mem|Memory~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1766_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~201_q\);

-- Location: FF_X36_Y19_N25
\d|Mem|Memory~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1756_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~89_q\);

-- Location: FF_X36_Y20_N31
\d|Mem|Memory~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~73feeder_combout\,
	ena => \d|Mem|Memory~1758_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~73_q\);

-- Location: LCCOMB_X36_Y19_N24
\d|Mem|Memory~1692\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1692_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (((\d|mux_mem_addr|result[0]~3_combout\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & ((\d|Mem|Memory~89_q\))) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~73_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~73_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~89_q\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1692_combout\);

-- Location: FF_X36_Y19_N11
\d|Mem|Memory~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1764_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~217_q\);

-- Location: LCCOMB_X36_Y25_N4
\d|Mem|Memory~1693\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1693_combout\ = (\d|Mem|Memory~1692_combout\ & ((\d|Mem|Memory~217_q\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1692_combout\ & (((\d|Mem|Memory~201_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1692_combout\,
	datab => \d|Mem|Memory~217_q\,
	datac => \d|Mem|Memory~201_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1693_combout\);

-- Location: FF_X36_Y25_N23
\d|Mem|Memory~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1970_combout\,
	ena => \d|Mem|Memory~1753_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~137_q\);

-- Location: FF_X36_Y23_N7
\d|Mem|Memory~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1761_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~25_q\);

-- Location: FF_X37_Y23_N25
\d|Mem|Memory~9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~9feeder_combout\,
	ena => \d|Mem|Memory~1762_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~9_q\);

-- Location: LCCOMB_X36_Y23_N6
\d|Mem|Memory~1694\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1694_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~25_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~9_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~25_q\,
	datad => \d|Mem|Memory~9_q\,
	combout => \d|Mem|Memory~1694_combout\);

-- Location: FF_X36_Y21_N29
\d|Mem|Memory~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1752_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~153_q\);

-- Location: LCCOMB_X36_Y21_N28
\d|Mem|Memory~1695\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1695_combout\ = (\d|Mem|Memory~1694_combout\ & (((\d|Mem|Memory~153_q\) # (!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1694_combout\ & (!\d|Mem|Memory~137_q\ & ((\d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1694_combout\,
	datab => \d|Mem|Memory~137_q\,
	datac => \d|Mem|Memory~153_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1695_combout\);

-- Location: LCCOMB_X34_Y21_N4
\d|Mem|Memory~1696\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1696_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (((\d|mux_mem_addr|result[2]~0_combout\)))) # (!\d|mux_mem_addr|result[1]~1_combout\ & ((\d|mux_mem_addr|result[2]~0_combout\ & ((\d|Mem|Memory~1693_combout\))) # 
-- (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1695_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1693_combout\,
	combout => \d|Mem|Memory~1696_combout\);

-- Location: FF_X32_Y25_N1
\d|Mem|Memory~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1765_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~233_q\);

-- Location: FF_X35_Y22_N15
\d|Mem|Memory~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1971_combout\,
	ena => \d|Mem|Memory~1759_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~121_q\);

-- Location: FF_X36_Y22_N15
\d|Mem|Memory~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1757_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~105_q\);

-- Location: LCCOMB_X36_Y22_N14
\d|Mem|Memory~1697\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1697_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((!\d|Mem|Memory~121_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & (\d|Mem|Memory~105_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~105_q\,
	datad => \d|Mem|Memory~121_q\,
	combout => \d|Mem|Memory~1697_combout\);

-- Location: FF_X31_Y25_N13
\d|Mem|Memory~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1767_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~249_q\);

-- Location: LCCOMB_X32_Y25_N0
\d|Mem|Memory~1698\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1698_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1697_combout\ & (\d|Mem|Memory~249_q\)) # (!\d|Mem|Memory~1697_combout\ & ((\d|Mem|Memory~233_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~249_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~233_q\,
	datad => \d|Mem|Memory~1697_combout\,
	combout => \d|Mem|Memory~1698_combout\);

-- Location: LCCOMB_X34_Y21_N6
\d|Mem|Memory~1699\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1699_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & ((\d|Mem|Memory~1696_combout\ & (\d|Mem|Memory~1698_combout\)) # (!\d|Mem|Memory~1696_combout\ & ((\d|Mem|Memory~1691_combout\))))) # (!\d|mux_mem_addr|result[1]~1_combout\ & 
-- (((\d|Mem|Memory~1696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1698_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1696_combout\,
	datad => \d|Mem|Memory~1691_combout\,
	combout => \d|Mem|Memory~1699_combout\);

-- Location: LCCOMB_X34_Y21_N0
\d|Mem|Memory~1700\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1700_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & ((\d|Mem|Memory~1689_combout\) # ((\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|mux_mem_addr|result[5]~5_combout\ & (((!\d|mux_mem_addr|result[4]~4_combout\ & 
-- \d|Mem|Memory~1699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1689_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1699_combout\,
	combout => \d|Mem|Memory~1700_combout\);

-- Location: FF_X26_Y21_N25
\d|Mem|Memory~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1769_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~937_q\);

-- Location: FF_X29_Y20_N9
\d|Mem|Memory~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1781_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~825_q\);

-- Location: FF_X29_Y20_N11
\d|Mem|Memory~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1972_combout\,
	ena => \d|Mem|Memory~1778_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~809_q\);

-- Location: LCCOMB_X29_Y20_N8
\d|Mem|Memory~1701\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1701_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & (\d|mux_mem_addr|result[0]~3_combout\)) # (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~825_q\)) # 
-- (!\d|mux_mem_addr|result[0]~3_combout\ & ((!\d|Mem|Memory~809_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~825_q\,
	datad => \d|Mem|Memory~809_q\,
	combout => \d|Mem|Memory~1701_combout\);

-- Location: FF_X31_Y17_N27
\d|Mem|Memory~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~953feeder_combout\,
	ena => \d|Mem|Memory~1772_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~953_q\);

-- Location: LCCOMB_X26_Y21_N24
\d|Mem|Memory~1702\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1702_combout\ = (\d|Mem|Memory~1701_combout\ & ((\d|Mem|Memory~953_q\) # ((!\d|mux_mem_addr|result[3]~2_combout\)))) # (!\d|Mem|Memory~1701_combout\ & (((\d|Mem|Memory~937_q\ & \d|mux_mem_addr|result[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~953_q\,
	datab => \d|Mem|Memory~1701_combout\,
	datac => \d|Mem|Memory~937_q\,
	datad => \d|mux_mem_addr|result[3]~2_combout\,
	combout => \d|Mem|Memory~1702_combout\);

-- Location: FF_X27_Y21_N25
\d|Mem|Memory~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1784_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~969_q\);

-- Location: FF_X29_Y18_N9
\d|Mem|Memory~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1775_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~857_q\);

-- Location: FF_X27_Y18_N7
\d|Mem|Memory~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~841feeder_combout\,
	ena => \d|Mem|Memory~1776_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~841_q\);

-- Location: LCCOMB_X29_Y18_N8
\d|Mem|Memory~1703\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1703_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~857_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~841_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~857_q\,
	datad => \d|Mem|Memory~841_q\,
	combout => \d|Mem|Memory~1703_combout\);

-- Location: FF_X25_Y22_N13
\d|Mem|Memory~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~985feeder_combout\,
	ena => \d|Mem|Memory~1783_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~985_q\);

-- Location: LCCOMB_X27_Y21_N24
\d|Mem|Memory~1704\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1704_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1703_combout\ & ((\d|Mem|Memory~985_q\))) # (!\d|Mem|Memory~1703_combout\ & (\d|Mem|Memory~969_q\)))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (\d|Mem|Memory~1703_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[3]~2_combout\,
	datab => \d|Mem|Memory~1703_combout\,
	datac => \d|Mem|Memory~969_q\,
	datad => \d|Mem|Memory~985_q\,
	combout => \d|Mem|Memory~1704_combout\);

-- Location: FF_X27_Y21_N19
\d|Mem|Memory~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1771_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~905_q\);

-- Location: FF_X26_Y18_N31
\d|Mem|Memory~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1973_combout\,
	ena => \d|Mem|Memory~1779_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~793_q\);

-- Location: FF_X26_Y18_N25
\d|Mem|Memory~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~1974_combout\,
	ena => \d|Mem|Memory~1780_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~777_q\);

-- Location: LCCOMB_X29_Y18_N18
\d|Mem|Memory~1705\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1705_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((!\d|Mem|Memory~793_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((!\d|Mem|Memory~777_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~793_q\,
	datad => \d|Mem|Memory~777_q\,
	combout => \d|Mem|Memory~1705_combout\);

-- Location: FF_X27_Y23_N7
\d|Mem|Memory~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~921feeder_combout\,
	ena => \d|Mem|Memory~1770_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~921_q\);

-- Location: LCCOMB_X27_Y21_N18
\d|Mem|Memory~1706\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1706_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1705_combout\ & (\d|Mem|Memory~921_q\)) # (!\d|Mem|Memory~1705_combout\ & ((\d|Mem|Memory~905_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~921_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~905_q\,
	datad => \d|Mem|Memory~1705_combout\,
	combout => \d|Mem|Memory~1706_combout\);

-- Location: LCCOMB_X34_Y21_N26
\d|Mem|Memory~1707\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1707_combout\ = (\d|mux_mem_addr|result[2]~0_combout\ & (((\d|Mem|Memory~1704_combout\) # (\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1706_combout\ & 
-- ((!\d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1706_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1704_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1707_combout\);

-- Location: FF_X25_Y22_N31
\d|Mem|Memory~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1782_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1001_q\);

-- Location: FF_X26_Y23_N7
\d|Mem|Memory~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \d|memw|result[9]~31_combout\,
	sload => VCC,
	ena => \d|Mem|Memory~1777_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~889_q\);

-- Location: FF_X25_Y23_N9
\d|Mem|Memory~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|Mem|Memory~873feeder_combout\,
	ena => \d|Mem|Memory~1774_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~873_q\);

-- Location: LCCOMB_X26_Y23_N6
\d|Mem|Memory~1708\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1708_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & ((\d|mux_mem_addr|result[3]~2_combout\) # ((\d|Mem|Memory~889_q\)))) # (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~873_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~889_q\,
	datad => \d|Mem|Memory~873_q\,
	combout => \d|Mem|Memory~1708_combout\);

-- Location: FF_X31_Y17_N29
\d|Mem|Memory~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \d|memw|result[9]~31_combout\,
	ena => \d|Mem|Memory~1785_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d|Mem|Memory~1017_q\);

-- Location: LCCOMB_X25_Y22_N30
\d|Mem|Memory~1709\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1709_combout\ = (\d|mux_mem_addr|result[3]~2_combout\ & ((\d|Mem|Memory~1708_combout\ & (\d|Mem|Memory~1017_q\)) # (!\d|Mem|Memory~1708_combout\ & ((\d|Mem|Memory~1001_q\))))) # (!\d|mux_mem_addr|result[3]~2_combout\ & 
-- (((\d|Mem|Memory~1708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1017_q\,
	datab => \d|mux_mem_addr|result[3]~2_combout\,
	datac => \d|Mem|Memory~1001_q\,
	datad => \d|Mem|Memory~1708_combout\,
	combout => \d|Mem|Memory~1709_combout\);

-- Location: LCCOMB_X34_Y21_N12
\d|Mem|Memory~1710\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1710_combout\ = (\d|Mem|Memory~1707_combout\ & ((\d|Mem|Memory~1709_combout\) # ((!\d|mux_mem_addr|result[1]~1_combout\)))) # (!\d|Mem|Memory~1707_combout\ & (((\d|Mem|Memory~1702_combout\ & \d|mux_mem_addr|result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1709_combout\,
	datab => \d|Mem|Memory~1702_combout\,
	datac => \d|Mem|Memory~1707_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1710_combout\);

-- Location: LCCOMB_X34_Y21_N30
\d|Mem|Memory~1711\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1711_combout\ = (\d|Mem|Memory~1700_combout\ & (((\d|Mem|Memory~1710_combout\) # (!\d|mux_mem_addr|result[4]~4_combout\)))) # (!\d|Mem|Memory~1700_combout\ & (\d|Mem|Memory~1679_combout\ & (\d|mux_mem_addr|result[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1679_combout\,
	datab => \d|Mem|Memory~1700_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1710_combout\,
	combout => \d|Mem|Memory~1711_combout\);

-- Location: LCCOMB_X30_Y10_N14
\d|Mem|data_outs[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|data_outs[9]~15_combout\ = (\d|Mem|Equal1~0_combout\ & \d|Mem|Memory~1711_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|Mem|Equal1~0_combout\,
	datad => \d|Mem|Memory~1711_combout\,
	combout => \d|Mem|data_outs[9]~15_combout\);

-- Location: LCCOMB_X30_Y10_N12
\d|mux_reg|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux6~0_combout\ = (\c|WideOr11~combout\ & (((\c|WideOr12~combout\)))) # (!\c|WideOr11~combout\ & ((\c|WideOr12~combout\ & ((\d|alu_out|reg_m\(9)))) # (!\c|WideOr12~combout\ & (\d|Mem|data_outs[9]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|Mem|data_outs[9]~15_combout\,
	datac => \c|WideOr12~combout\,
	datad => \d|alu_out|reg_m\(9),
	combout => \d|mux_reg|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y11_N18
\d|mux_reg|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_reg|Mux6~1_combout\ = (\d|mux_reg|Mux6~0_combout\ & (((\d|IR|reg_m\(2)) # (!\c|WideOr11~combout\)))) # (!\d|mux_reg|Mux6~0_combout\ & (\d|alu|Mux6~combout\ & ((\c|WideOr11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux6~combout\,
	datab => \d|mux_reg|Mux6~0_combout\,
	datac => \d|IR|reg_m\(2),
	datad => \c|WideOr11~combout\,
	combout => \d|mux_reg|Mux6~1_combout\);

-- Location: LCCOMB_X32_Y14_N14
\d|file|regs_file[4][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file[4][0]~1_combout\ = (\c|Selector6~1_combout\ & (!\d|mux_pcw|Mux15~combout\ & (\d|mux_pcw|Mux13~combout\ & !\d|mux_pcw|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector6~1_combout\,
	datab => \d|mux_pcw|Mux15~combout\,
	datac => \d|mux_pcw|Mux13~combout\,
	datad => \d|mux_pcw|Mux14~combout\,
	combout => \d|file|regs_file[4][0]~1_combout\);

-- Location: LCCOMB_X32_Y14_N16
\d|file|regs_file[5][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file[5][0]~2_combout\ = (\c|Selector6~1_combout\ & (\d|mux_pcw|Mux15~combout\ & (\d|mux_pcw|Mux13~combout\ & !\d|mux_pcw|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector6~1_combout\,
	datab => \d|mux_pcw|Mux15~combout\,
	datac => \d|mux_pcw|Mux13~combout\,
	datad => \d|mux_pcw|Mux14~combout\,
	combout => \d|file|regs_file[5][0]~2_combout\);

-- Location: LCCOMB_X32_Y14_N10
\d|file|regs_file[6][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file[6][0]~3_combout\ = (\c|Selector6~1_combout\ & (!\d|mux_pcw|Mux15~combout\ & (\d|mux_pcw|Mux13~combout\ & \d|mux_pcw|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector6~1_combout\,
	datab => \d|mux_pcw|Mux15~combout\,
	datac => \d|mux_pcw|Mux13~combout\,
	datad => \d|mux_pcw|Mux14~combout\,
	combout => \d|file|regs_file[6][0]~3_combout\);

-- Location: LCCOMB_X32_Y14_N8
\d|file|regs_file~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~4_combout\ = (\d|mux_reg|Mux15~1_combout\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_reg|Mux15~1_combout\,
	datad => \c|state.Reset~q\,
	combout => \d|file|regs_file~4_combout\);

-- Location: LCCOMB_X32_Y14_N12
\d|file|regs_file[1][0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file[1][0]~5_combout\ = (\d|mux_pcw|Mux15~combout\ & \c|Selector6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_pcw|Mux15~combout\,
	datad => \c|Selector6~1_combout\,
	combout => \d|file|regs_file[1][0]~5_combout\);

-- Location: LCCOMB_X32_Y14_N30
\d|file|regs_file[7][2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file[7][2]~6_combout\ = (\c|state.Reset~q\) # ((\d|file|regs_file[1][0]~5_combout\ & (\d|mux_pcw|Mux13~combout\ & \d|mux_pcw|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[1][0]~5_combout\,
	datab => \c|state.Reset~q\,
	datac => \d|mux_pcw|Mux13~combout\,
	datad => \d|mux_pcw|Mux14~combout\,
	combout => \d|file|regs_file[7][2]~6_combout\);

-- Location: LCCOMB_X29_Y13_N18
\d|file|regs_file~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~7_combout\ = (\d|mux_reg|Mux5~1_combout\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_reg|Mux5~1_combout\,
	datad => \c|state.Reset~q\,
	combout => \d|file|regs_file~7_combout\);

-- Location: LCCOMB_X29_Y13_N20
\d|file|regs_file~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~8_combout\ = (!\c|state.Reset~q\ & \d|mux_reg|Mux4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|state.Reset~q\,
	datad => \d|mux_reg|Mux4~1_combout\,
	combout => \d|file|regs_file~8_combout\);

-- Location: LCCOMB_X31_Y14_N26
\d|file|regs_file~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~9_combout\ = (\c|WideOr11~combout\ & ((\d|IR|reg_m\(5)) # (!\d|mux_reg|Mux3~0_combout\))) # (!\c|WideOr11~combout\ & (\d|mux_reg|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr11~combout\,
	datab => \d|mux_reg|Mux3~0_combout\,
	datac => \d|IR|reg_m\(5),
	combout => \d|file|regs_file~9_combout\);

-- Location: LCCOMB_X29_Y13_N22
\d|file|regs_file~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~10_combout\ = (!\c|state.Reset~q\ & (\d|file|regs_file~9_combout\ & ((\d|mux_reg|Mux3~0_combout\) # (\d|alu|Mux3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_reg|Mux3~0_combout\,
	datab => \c|state.Reset~q\,
	datac => \d|alu|Mux3~combout\,
	datad => \d|file|regs_file~9_combout\,
	combout => \d|file|regs_file~10_combout\);

-- Location: LCCOMB_X29_Y13_N24
\d|file|regs_file~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~11_combout\ = (\d|mux_reg|Mux2~1_combout\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_reg|Mux2~1_combout\,
	datad => \c|state.Reset~q\,
	combout => \d|file|regs_file~11_combout\);

-- Location: LCCOMB_X28_Y12_N4
\d|file|regs_file~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~12_combout\ = (\d|mux_reg|Mux1~0_combout\ & ((\d|IR|reg_m\(7)) # (!\c|WideOr11~combout\))) # (!\d|mux_reg|Mux1~0_combout\ & ((\c|WideOr11~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_reg|Mux1~0_combout\,
	datab => \d|IR|reg_m\(7),
	datad => \c|WideOr11~combout\,
	combout => \d|file|regs_file~12_combout\);

-- Location: LCCOMB_X29_Y13_N10
\d|file|regs_file~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~13_combout\ = (\d|file|regs_file~12_combout\ & (!\c|state.Reset~q\ & ((\d|mux_reg|Mux1~0_combout\) # (\d|alu|Mux1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_reg|Mux1~0_combout\,
	datab => \d|alu|Mux1~combout\,
	datac => \d|file|regs_file~12_combout\,
	datad => \c|state.Reset~q\,
	combout => \d|file|regs_file~13_combout\);

-- Location: LCCOMB_X29_Y13_N28
\d|file|regs_file~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~14_combout\ = (\d|mux_reg|Mux0~1_combout\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|mux_reg|Mux0~1_combout\,
	datad => \c|state.Reset~q\,
	combout => \d|file|regs_file~14_combout\);

-- Location: LCCOMB_X29_Y13_N30
\d|file|regs_file~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~15_combout\ = (\d|mux_reg|Mux14~1_combout\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_reg|Mux14~1_combout\,
	datad => \c|state.Reset~q\,
	combout => \d|file|regs_file~15_combout\);

-- Location: LCCOMB_X29_Y13_N16
\d|file|regs_file~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~16_combout\ = (\d|mux_reg|Mux13~1_combout\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_reg|Mux13~1_combout\,
	datad => \c|state.Reset~q\,
	combout => \d|file|regs_file~16_combout\);

-- Location: LCCOMB_X29_Y13_N26
\d|file|regs_file~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~17_combout\ = (\d|mux_reg|Mux12~1_combout\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_reg|Mux12~1_combout\,
	datad => \c|state.Reset~q\,
	combout => \d|file|regs_file~17_combout\);

-- Location: LCCOMB_X29_Y13_N4
\d|file|regs_file~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~18_combout\ = (!\c|state.Reset~q\ & \d|mux_reg|Mux11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|state.Reset~q\,
	datad => \d|mux_reg|Mux11~1_combout\,
	combout => \d|file|regs_file~18_combout\);

-- Location: LCCOMB_X29_Y13_N14
\d|file|regs_file~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~19_combout\ = (\d|mux_reg|Mux10~1_combout\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|mux_reg|Mux10~1_combout\,
	datad => \c|state.Reset~q\,
	combout => \d|file|regs_file~19_combout\);

-- Location: LCCOMB_X29_Y13_N8
\d|file|regs_file~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~20_combout\ = (\d|mux_reg|Mux9~1_combout\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|mux_reg|Mux9~1_combout\,
	datad => \c|state.Reset~q\,
	combout => \d|file|regs_file~20_combout\);

-- Location: LCCOMB_X29_Y13_N2
\d|file|regs_file~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~21_combout\ = (!\c|state.Reset~q\ & \d|mux_reg|Mux8~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|state.Reset~q\,
	datad => \d|mux_reg|Mux8~1_combout\,
	combout => \d|file|regs_file~21_combout\);

-- Location: LCCOMB_X29_Y13_N12
\d|file|regs_file~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~22_combout\ = (\d|mux_reg|Mux7~1_combout\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|mux_reg|Mux7~1_combout\,
	datad => \c|state.Reset~q\,
	combout => \d|file|regs_file~22_combout\);

-- Location: LCCOMB_X29_Y13_N6
\d|file|regs_file~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file~23_combout\ = (!\c|state.Reset~q\ & \d|mux_reg|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|state.Reset~q\,
	datad => \d|mux_reg|Mux6~1_combout\,
	combout => \d|file|regs_file~23_combout\);

-- Location: LCCOMB_X32_Y10_N10
\d|IR|reg_m[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|IR|reg_m[3]~0_combout\ = (\c|state.Reset~q\) # (!\c|state.ir_fetch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|state.Reset~q\,
	datac => \c|state.ir_fetch~q\,
	combout => \d|IR|reg_m[3]~0_combout\);

-- Location: LCCOMB_X31_Y10_N2
\d|alu_out|reg_m~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~2_combout\ = (!\c|state.Reset~q\ & \d|alu|Mux15~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c|state.Reset~q\,
	datad => \d|alu|Mux15~1_combout\,
	combout => \d|alu_out|reg_m~2_combout\);

-- Location: LCCOMB_X31_Y10_N12
\d|alu_out|reg_m[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m[13]~3_combout\ = ((\c|state.BEQ1~q\) # ((\c|state.Reset~q\) # (\c|state.ALU~q\))) # (!\c|WideOr14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr14~0_combout\,
	datab => \c|state.BEQ1~q\,
	datac => \c|state.Reset~q\,
	datad => \c|state.ALU~q\,
	combout => \d|alu_out|reg_m[13]~3_combout\);

-- Location: LCCOMB_X35_Y10_N8
\c|next_state.LW1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.LW1~0_combout\ = (\reset_pin~input_o\ & (!\d|IR|reg_m\(15) & \c|state.decode~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_pin~input_o\,
	datab => \d|IR|reg_m\(15),
	datad => \c|state.decode~q\,
	combout => \c|next_state.LW1~0_combout\);

-- Location: LCCOMB_X35_Y10_N26
\c|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector9~0_combout\ = (\d|IR|reg_m\(12) & (\d|IR|reg_m\(13) & (\c|next_state.LW1~0_combout\ & \d|IR|reg_m\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(12),
	datab => \d|IR|reg_m\(13),
	datac => \c|next_state.LW1~0_combout\,
	datad => \d|IR|reg_m\(14),
	combout => \c|Selector9~0_combout\);

-- Location: LCCOMB_X35_Y14_N22
\c|next_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state~0_combout\ = (\reset_pin~input_o\ & ((\d|p|out3[0]~9_combout\) # ((\d|p|out3[1]~5_combout\) # (\d|p|out3[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|out3[0]~9_combout\,
	datab => \d|p|out3[1]~5_combout\,
	datac => \d|p|out3[2]~2_combout\,
	datad => \reset_pin~input_o\,
	combout => \c|next_state~0_combout\);

-- Location: LCCOMB_X36_Y10_N8
\c|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector9~1_combout\ = (\c|Selector9~0_combout\) # ((\c|next_state~0_combout\ & \c|state.SM1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|next_state~0_combout\,
	datac => \c|state.SM1~q\,
	datad => \c|Selector9~0_combout\,
	combout => \c|Selector9~1_combout\);

-- Location: LCCOMB_X31_Y14_N12
\c|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|always2~0_combout\ = (\d|IR|reg_m\(1) & (!\d|IR|reg_m\(0) & ((\d|CCR|reg_m\(0))))) # (!\d|IR|reg_m\(1) & (((\d|CCR|reg_m\(1))) # (!\d|IR|reg_m\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(1),
	datab => \d|IR|reg_m\(0),
	datac => \d|CCR|reg_m\(1),
	datad => \d|CCR|reg_m\(0),
	combout => \c|always2~0_combout\);

-- Location: LCCOMB_X35_Y10_N24
\c|next_state.ALU~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.ALU~0_combout\ = (\c|always2~0_combout\ & (\c|next_state.LW1~0_combout\ & (!\d|IR|reg_m\(12) & !\d|IR|reg_m\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|always2~0_combout\,
	datab => \c|next_state.LW1~0_combout\,
	datac => \d|IR|reg_m\(12),
	datad => \d|IR|reg_m\(14),
	combout => \c|next_state.ALU~0_combout\);

-- Location: LCCOMB_X35_Y10_N20
\c|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector8~0_combout\ = (!\d|IR|reg_m\(12) & (\d|IR|reg_m\(13) & (\c|next_state.LW1~0_combout\ & \d|IR|reg_m\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(12),
	datab => \d|IR|reg_m\(13),
	datac => \c|next_state.LW1~0_combout\,
	datad => \d|IR|reg_m\(14),
	combout => \c|Selector8~0_combout\);

-- Location: LCCOMB_X36_Y10_N10
\c|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector8~1_combout\ = (\c|Selector8~0_combout\) # ((\c|next_state~0_combout\ & \c|state.LM1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|next_state~0_combout\,
	datac => \c|state.LM1~q\,
	datad => \c|Selector8~0_combout\,
	combout => \c|Selector8~1_combout\);

-- Location: LCCOMB_X32_Y14_N24
\d|file|regs_file[2][0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file[2][0]~24_combout\ = (\c|Selector6~1_combout\ & (!\d|mux_pcw|Mux15~combout\ & (!\d|mux_pcw|Mux13~combout\ & \d|mux_pcw|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector6~1_combout\,
	datab => \d|mux_pcw|Mux15~combout\,
	datac => \d|mux_pcw|Mux13~combout\,
	datad => \d|mux_pcw|Mux14~combout\,
	combout => \d|file|regs_file[2][0]~24_combout\);

-- Location: LCCOMB_X35_Y14_N0
\c|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector7~0_combout\ = (!\d|p|out3[0]~9_combout\ & (!\d|p|out3[2]~2_combout\ & (!\d|p|out3[1]~5_combout\ & !\c|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|out3[0]~9_combout\,
	datab => \d|p|out3[2]~2_combout\,
	datac => \d|p|out3[1]~5_combout\,
	datad => \c|WideOr0~0_combout\,
	combout => \c|Selector7~0_combout\);

-- Location: LCCOMB_X35_Y10_N30
\c|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector7~1_combout\ = (\d|IR|reg_m\(15) & ((\d|IR|reg_m\(13)) # ((\d|IR|reg_m\(14) & \d|IR|reg_m\(12))))) # (!\d|IR|reg_m\(15) & ((\d|IR|reg_m\(14)) # ((\d|IR|reg_m\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(14),
	datab => \d|IR|reg_m\(13),
	datac => \d|IR|reg_m\(12),
	datad => \d|IR|reg_m\(15),
	combout => \c|Selector7~1_combout\);

-- Location: LCCOMB_X35_Y10_N0
\c|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector7~2_combout\ = (\c|state.decode~q\ & ((\d|IR|reg_m\(15) & ((\c|Selector7~1_combout\))) # (!\d|IR|reg_m\(15) & (!\c|always2~0_combout\ & !\c|Selector7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|always2~0_combout\,
	datab => \d|IR|reg_m\(15),
	datac => \c|Selector7~1_combout\,
	datad => \c|state.decode~q\,
	combout => \c|Selector7~2_combout\);

-- Location: LCCOMB_X34_Y10_N28
\c|Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector7~3_combout\ = (\c|state.JAL2~q\) # ((\c|state.BEQ2~q\) # ((!\d|alu|Mux15~1_combout\ & \c|state.BEQ1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux15~1_combout\,
	datab => \c|state.BEQ1~q\,
	datac => \c|state.JAL2~q\,
	datad => \c|state.BEQ2~q\,
	combout => \c|Selector7~3_combout\);

-- Location: LCCOMB_X35_Y14_N26
\c|Selector7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector7~4_combout\ = ((\c|Selector7~3_combout\) # ((\c|Selector7~2_combout\) # (\c|state.SW2~q\))) # (!\c|Selector6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector6~0_combout\,
	datab => \c|Selector7~3_combout\,
	datac => \c|Selector7~2_combout\,
	datad => \c|state.SW2~q\,
	combout => \c|Selector7~4_combout\);

-- Location: LCCOMB_X35_Y14_N24
\c|Selector7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector7~5_combout\ = (!\c|state.Reset~q\ & (((!\c|Selector7~4_combout\ & !\c|Selector7~0_combout\)) # (!\reset_pin~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector7~4_combout\,
	datab => \c|Selector7~0_combout\,
	datac => \reset_pin~input_o\,
	datad => \c|state.Reset~q\,
	combout => \c|Selector7~5_combout\);

-- Location: LCCOMB_X35_Y10_N18
\c|next_state.BEQ1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.BEQ1~0_combout\ = (\reset_pin~input_o\ & (\d|IR|reg_m\(15) & (\c|state.decode~q\ & !\d|IR|reg_m\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_pin~input_o\,
	datab => \d|IR|reg_m\(15),
	datac => \c|state.decode~q\,
	datad => \d|IR|reg_m\(13),
	combout => \c|next_state.BEQ1~0_combout\);

-- Location: LCCOMB_X35_Y10_N10
\c|next_state.JLR1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.JLR1~0_combout\ = (!\d|IR|reg_m\(14) & \c|next_state.BEQ1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|IR|reg_m\(14),
	datad => \c|next_state.BEQ1~0_combout\,
	combout => \c|next_state.JLR1~0_combout\);

-- Location: LCCOMB_X31_Y10_N20
\c|next_state.BEQ2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.BEQ2~0_combout\ = (\d|alu|Mux15~1_combout\ & (\c|state.BEQ1~q\ & \reset_pin~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|alu|Mux15~1_combout\,
	datac => \c|state.BEQ1~q\,
	datad => \reset_pin~input_o\,
	combout => \c|next_state.BEQ2~0_combout\);

-- Location: LCCOMB_X35_Y14_N2
\c|next_state.JAL2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.JAL2~0_combout\ = (\c|state.JLR1~q\ & (\reset_pin~input_o\ & !\d|IR|reg_m\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.JLR1~q\,
	datab => \reset_pin~input_o\,
	datac => \d|IR|reg_m\(12),
	combout => \c|next_state.JAL2~0_combout\);

-- Location: LCCOMB_X35_Y10_N12
\c|next_state.LW1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.LW1~1_combout\ = (\d|IR|reg_m\(14) & (!\d|IR|reg_m\(13) & \c|next_state.LW1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(14),
	datab => \d|IR|reg_m\(13),
	datac => \c|next_state.LW1~0_combout\,
	combout => \c|next_state.LW1~1_combout\);

-- Location: LCCOMB_X34_Y14_N30
\d|p|in~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~4_combout\ = ((\d|p|out3[1]~5_combout\) # (!\d|p|out3[2]~2_combout\)) # (!\d|p|out3[3]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|out3[3]~8_combout\,
	datac => \d|p|out3[1]~5_combout\,
	datad => \d|p|out3[2]~2_combout\,
	combout => \d|p|in~4_combout\);

-- Location: LCCOMB_X36_Y14_N0
\d|p|in~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~5_combout\ = (\c|WideOr0~0_combout\ & (\d|IR|reg_m\(6))) # (!\c|WideOr0~0_combout\ & (((\d|p|in\(6) & \d|p|in~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(6),
	datab => \c|WideOr0~0_combout\,
	datac => \d|p|in\(6),
	datad => \d|p|in~4_combout\,
	combout => \d|p|in~5_combout\);

-- Location: LCCOMB_X32_Y18_N8
\c|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr0~1_combout\ = (\c|state.SM1~q\) # (((\c|state.LM1~q\) # (\c|state.decode~q\)) # (!\c|state.ir_fetch~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \c|state.ir_fetch~q\,
	datac => \c|state.LM1~q\,
	datad => \c|state.decode~q\,
	combout => \c|WideOr0~1_combout\);

-- Location: LCCOMB_X34_Y14_N24
\d|p|in~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~6_combout\ = ((!\d|p|out3[2]~2_combout\) # (!\d|p|out3[1]~5_combout\)) # (!\d|p|out3[3]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|out3[3]~8_combout\,
	datac => \d|p|out3[1]~5_combout\,
	datad => \d|p|out3[2]~2_combout\,
	combout => \d|p|in~6_combout\);

-- Location: LCCOMB_X36_Y14_N18
\d|p|in~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~7_combout\ = (\c|WideOr0~0_combout\ & (\d|IR|reg_m\(7))) # (!\c|WideOr0~0_combout\ & (((\d|p|in\(7) & \d|p|in~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(7),
	datab => \c|WideOr0~0_combout\,
	datac => \d|p|in\(7),
	datad => \d|p|in~6_combout\,
	combout => \d|p|in~7_combout\);

-- Location: LCCOMB_X34_Y14_N10
\d|p|in~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~8_combout\ = ((\d|p|out3[1]~5_combout\) # (\d|p|out3[2]~2_combout\)) # (!\d|p|out3[3]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|out3[3]~8_combout\,
	datac => \d|p|out3[1]~5_combout\,
	datad => \d|p|out3[2]~2_combout\,
	combout => \d|p|in~8_combout\);

-- Location: LCCOMB_X36_Y14_N12
\d|p|in~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~9_combout\ = (\c|WideOr0~0_combout\ & (\d|IR|reg_m\(4))) # (!\c|WideOr0~0_combout\ & (((\d|p|in\(4) & \d|p|in~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(4),
	datab => \c|WideOr0~0_combout\,
	datac => \d|p|in\(4),
	datad => \d|p|in~8_combout\,
	combout => \d|p|in~9_combout\);

-- Location: LCCOMB_X34_Y14_N28
\d|p|in~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~10_combout\ = ((\d|p|out3[2]~2_combout\) # (!\d|p|out3[1]~5_combout\)) # (!\d|p|out3[3]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|out3[3]~8_combout\,
	datac => \d|p|out3[1]~5_combout\,
	datad => \d|p|out3[2]~2_combout\,
	combout => \d|p|in~10_combout\);

-- Location: LCCOMB_X36_Y14_N14
\d|p|in~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~11_combout\ = (\c|WideOr0~0_combout\ & (\d|IR|reg_m\(5))) # (!\c|WideOr0~0_combout\ & (((\d|p|in\(5) & \d|p|in~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(5),
	datab => \c|WideOr0~0_combout\,
	datac => \d|p|in\(5),
	datad => \d|p|in~10_combout\,
	combout => \d|p|in~11_combout\);

-- Location: LCCOMB_X35_Y14_N20
\d|p|in~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~12_combout\ = (\d|p|in\(2) & (!\c|WideOr0~0_combout\ & ((\d|p|out3[1]~5_combout\) # (!\d|p|out3[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|in\(2),
	datab => \d|p|out3[1]~5_combout\,
	datac => \d|p|out3[2]~2_combout\,
	datad => \c|WideOr0~0_combout\,
	combout => \d|p|in~12_combout\);

-- Location: LCCOMB_X35_Y14_N14
\d|p|in~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~13_combout\ = (\d|p|in\(3) & (!\c|WideOr0~0_combout\ & ((!\d|p|out3[2]~2_combout\) # (!\d|p|out3[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|in\(3),
	datab => \d|p|out3[1]~5_combout\,
	datac => \d|p|out3[2]~2_combout\,
	datad => \c|WideOr0~0_combout\,
	combout => \d|p|in~13_combout\);

-- Location: LCCOMB_X36_Y14_N24
\d|p|in~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~14_combout\ = (!\c|state.LM1~q\ & (!\c|state.SM1~q\ & \d|IR|reg_m\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|state.LM1~q\,
	datac => \c|state.SM1~q\,
	datad => \d|IR|reg_m\(0),
	combout => \d|p|in~14_combout\);

-- Location: LCCOMB_X36_Y14_N26
\d|p|in~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~15_combout\ = (\c|WideOr0~0_combout\ & (\d|IR|reg_m\(1))) # (!\c|WideOr0~0_combout\ & (((\d|p|in\(1) & !\d|p|out3[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(1),
	datab => \c|WideOr0~0_combout\,
	datac => \d|p|in\(1),
	datad => \d|p|out3[1]~5_combout\,
	combout => \d|p|in~15_combout\);

-- Location: LCCOMB_X32_Y14_N2
\d|file|regs_file[1][0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file[1][0]~25_combout\ = (\c|Selector6~1_combout\ & (\d|mux_pcw|Mux15~combout\ & (!\d|mux_pcw|Mux13~combout\ & !\d|mux_pcw|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector6~1_combout\,
	datab => \d|mux_pcw|Mux15~combout\,
	datac => \d|mux_pcw|Mux13~combout\,
	datad => \d|mux_pcw|Mux14~combout\,
	combout => \d|file|regs_file[1][0]~25_combout\);

-- Location: LCCOMB_X32_Y14_N4
\d|file|regs_file[0][0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|regs_file[0][0]~26_combout\ = (\c|Selector6~1_combout\ & (!\d|mux_pcw|Mux15~combout\ & (!\d|mux_pcw|Mux13~combout\ & !\d|mux_pcw|Mux14~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector6~1_combout\,
	datab => \d|mux_pcw|Mux15~combout\,
	datac => \d|mux_pcw|Mux13~combout\,
	datad => \d|mux_pcw|Mux14~combout\,
	combout => \d|file|regs_file[0][0]~26_combout\);

-- Location: LCCOMB_X32_Y14_N22
\d|regA|reg_m[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m[0]~32_combout\ = (\c|state.decode~q\ & (((!\d|IR|reg_m\(10)) # (!\d|IR|reg_m\(9))) # (!\d|IR|reg_m\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(11),
	datab => \d|IR|reg_m\(9),
	datac => \d|IR|reg_m\(10),
	datad => \c|state.decode~q\,
	combout => \d|regA|reg_m[0]~32_combout\);

-- Location: LCCOMB_X31_Y10_N14
\d|regA|reg_m[0]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m[0]~33_combout\ = (\c|state.Reset~q\) # ((\c|state.BEQ1~q\) # ((\c|state.JLR1~q\) # (!\c|state.ir_fetch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.Reset~q\,
	datab => \c|state.BEQ1~q\,
	datac => \c|state.ir_fetch~q\,
	datad => \c|state.JLR1~q\,
	combout => \d|regA|reg_m[0]~33_combout\);

-- Location: LCCOMB_X31_Y10_N8
\d|regA|reg_m[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m[0]~34_combout\ = (\d|regA|reg_m[0]~33_combout\) # ((\d|regA|reg_m[0]~32_combout\) # (!\c|WideOr14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|regA|reg_m[0]~33_combout\,
	datac => \c|WideOr14~0_combout\,
	datad => \d|regA|reg_m[0]~32_combout\,
	combout => \d|regA|reg_m[0]~34_combout\);

-- Location: LCCOMB_X32_Y18_N26
\d|mux_B|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_B|Mux15~0_combout\ = ((\c|state.SM1~q\ & ((\d|p|out3[1]~5_combout\))) # (!\c|state.SM1~q\ & (\d|IR|reg_m\(6)))) # (!\c|state.ir_fetch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \d|IR|reg_m\(6),
	datac => \d|p|out3[1]~5_combout\,
	datad => \c|state.ir_fetch~q\,
	combout => \d|mux_B|Mux15~0_combout\);

-- Location: LCCOMB_X32_Y18_N20
\d|mux_B|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_B|Mux14~0_combout\ = ((\c|state.SM1~q\ & (\d|p|out3[2]~2_combout\)) # (!\c|state.SM1~q\ & ((\d|IR|reg_m\(7))))) # (!\c|state.ir_fetch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \d|p|out3[2]~2_combout\,
	datac => \d|IR|reg_m\(7),
	datad => \c|state.ir_fetch~q\,
	combout => \d|mux_B|Mux14~0_combout\);

-- Location: LCCOMB_X31_Y13_N2
\d|file|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux31~0_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\) # ((\d|file|regs_file[6][0]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (!\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[6][0]~q\,
	datad => \d|file|regs_file[4][0]~q\,
	combout => \d|file|Mux31~0_combout\);

-- Location: LCCOMB_X27_Y17_N16
\d|file|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux31~1_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|file|Mux31~0_combout\ & (\d|file|regs_file[7][0]~q\)) # (!\d|file|Mux31~0_combout\ & ((\d|file|regs_file[5][0]~q\))))) # (!\d|mux_B|Mux15~0_combout\ & (((\d|file|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][0]~q\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][0]~q\,
	datad => \d|file|Mux31~0_combout\,
	combout => \d|file|Mux31~1_combout\);

-- Location: LCCOMB_X30_Y16_N8
\d|file|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux31~2_combout\ = (\d|mux_B|Mux14~0_combout\ & (\d|mux_B|Mux15~0_combout\)) # (!\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[1][0]~q\))) # (!\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[0][0]~q\,
	datad => \d|file|regs_file[1][0]~q\,
	combout => \d|file|Mux31~2_combout\);

-- Location: LCCOMB_X30_Y17_N16
\d|file|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux31~3_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|file|Mux31~2_combout\ & (\d|file|regs_file[3][0]~q\)) # (!\d|file|Mux31~2_combout\ & ((\d|file|regs_file[2][0]~q\))))) # (!\d|mux_B|Mux14~0_combout\ & (((\d|file|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|file|regs_file[3][0]~q\,
	datac => \d|file|regs_file[2][0]~q\,
	datad => \d|file|Mux31~2_combout\,
	combout => \d|file|Mux31~3_combout\);

-- Location: LCCOMB_X34_Y14_N22
\d|mux_B|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|mux_B|Mux13~0_combout\ = ((\c|state.SM1~q\ & (\d|p|out3[3]~8_combout\)) # (!\c|state.SM1~q\ & ((\d|IR|reg_m\(8))))) # (!\c|state.ir_fetch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|p|out3[3]~8_combout\,
	datab => \c|state.SM1~q\,
	datac => \d|IR|reg_m\(8),
	datad => \c|state.ir_fetch~q\,
	combout => \d|mux_B|Mux13~0_combout\);

-- Location: LCCOMB_X28_Y15_N8
\d|regB|reg_m~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~0_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux31~1_combout\))) # (!\d|mux_B|Mux13~0_combout\ & (\d|file|Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \c|state.Reset~q\,
	datac => \d|file|Mux31~3_combout\,
	datad => \d|file|Mux31~1_combout\,
	combout => \d|regB|reg_m~0_combout\);

-- Location: LCCOMB_X32_Y18_N30
\d|regB|reg_m[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m[14]~1_combout\ = (\c|state.decode~q\ & (((!\d|IR|reg_m\(7)) # (!\d|IR|reg_m\(6))) # (!\d|IR|reg_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(8),
	datab => \d|IR|reg_m\(6),
	datac => \d|IR|reg_m\(7),
	datad => \c|state.decode~q\,
	combout => \d|regB|reg_m[14]~1_combout\);

-- Location: LCCOMB_X29_Y15_N14
\d|regB|reg_m[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m[14]~2_combout\ = (\d|regB|reg_m[14]~1_combout\) # ((\c|state.JLR2~q\) # ((\d|IR|reg_m[3]~0_combout\) # (\c|state.BEQ1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|regB|reg_m[14]~1_combout\,
	datab => \c|state.JLR2~q\,
	datac => \d|IR|reg_m[3]~0_combout\,
	datad => \c|state.BEQ1~q\,
	combout => \d|regB|reg_m[14]~2_combout\);

-- Location: LCCOMB_X35_Y10_N14
\c|next_state.ADI~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.ADI~0_combout\ = (\d|IR|reg_m\(12) & (!\d|IR|reg_m\(13) & (\c|next_state.LW1~0_combout\ & !\d|IR|reg_m\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(12),
	datab => \d|IR|reg_m\(13),
	datac => \c|next_state.LW1~0_combout\,
	datad => \d|IR|reg_m\(14),
	combout => \c|next_state.ADI~0_combout\);

-- Location: LCCOMB_X32_Y10_N22
\c|next_state.decode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.decode~0_combout\ = (!\c|state.ir_fetch~q\ & \reset_pin~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.ir_fetch~q\,
	datac => \reset_pin~input_o\,
	combout => \c|next_state.decode~0_combout\);

-- Location: LCCOMB_X32_Y10_N24
\c|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector10~0_combout\ = (!\reset_pin~input_o\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_pin~input_o\,
	datac => \c|state.Reset~q\,
	combout => \c|Selector10~0_combout\);

-- Location: LCCOMB_X35_Y14_N6
\c|next_state.SW2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.SW2~0_combout\ = (\reset_pin~input_o\ & (\d|IR|reg_m\(12) & \c|state.LW1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_pin~input_o\,
	datac => \d|IR|reg_m\(12),
	datad => \c|state.LW1~q\,
	combout => \c|next_state.SW2~0_combout\);

-- Location: LCCOMB_X35_Y10_N2
\c|next_state.LHI~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.LHI~0_combout\ = (\d|IR|reg_m\(12) & (\d|IR|reg_m\(13) & (\c|next_state.LW1~0_combout\ & !\d|IR|reg_m\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(12),
	datab => \d|IR|reg_m\(13),
	datac => \c|next_state.LW1~0_combout\,
	datad => \d|IR|reg_m\(14),
	combout => \c|next_state.LHI~0_combout\);

-- Location: LCCOMB_X34_Y10_N10
\c|next_state.ADI_w~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.ADI_w~0_combout\ = (\c|state.ADI~q\ & \reset_pin~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|state.ADI~q\,
	datac => \reset_pin~input_o\,
	combout => \c|next_state.ADI_w~0_combout\);

-- Location: LCCOMB_X35_Y14_N16
\c|next_state.JLR2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.JLR2~0_combout\ = (\c|state.JLR1~q\ & (\reset_pin~input_o\ & \d|IR|reg_m\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.JLR1~q\,
	datab => \reset_pin~input_o\,
	datac => \d|IR|reg_m\(12),
	combout => \c|next_state.JLR2~0_combout\);

-- Location: LCCOMB_X35_Y14_N18
\c|next_state.LW2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.LW2~0_combout\ = (\reset_pin~input_o\ & (!\d|IR|reg_m\(12) & \c|state.LW1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_pin~input_o\,
	datac => \d|IR|reg_m\(12),
	datad => \c|state.LW1~q\,
	combout => \c|next_state.LW2~0_combout\);

-- Location: LCCOMB_X35_Y14_N12
\c|next_state.Reg_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.Reg_write~0_combout\ = (\reset_pin~input_o\ & \c|state.ALU~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_pin~input_o\,
	datad => \c|state.ALU~q\,
	combout => \c|next_state.Reg_write~0_combout\);

-- Location: LCCOMB_X31_Y13_N28
\d|file|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux30~0_combout\ = (\d|mux_B|Mux15~0_combout\ & (((\d|mux_B|Mux14~0_combout\)))) # (!\d|mux_B|Mux15~0_combout\ & ((\d|mux_B|Mux14~0_combout\ & ((\d|file|regs_file[6][1]~q\))) # (!\d|mux_B|Mux14~0_combout\ & (\d|file|regs_file[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux15~0_combout\,
	datab => \d|file|regs_file[4][1]~q\,
	datac => \d|file|regs_file[6][1]~q\,
	datad => \d|mux_B|Mux14~0_combout\,
	combout => \d|file|Mux30~0_combout\);

-- Location: LCCOMB_X30_Y15_N24
\d|file|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux30~1_combout\ = (\d|file|Mux30~0_combout\ & (((\d|file|regs_file[7][1]~q\)) # (!\d|mux_B|Mux15~0_combout\))) # (!\d|file|Mux30~0_combout\ & (\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[5][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux30~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][1]~q\,
	datad => \d|file|regs_file[7][1]~q\,
	combout => \d|file|Mux30~1_combout\);

-- Location: LCCOMB_X30_Y16_N10
\d|file|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux30~2_combout\ = (\d|mux_B|Mux14~0_combout\ & (\d|mux_B|Mux15~0_combout\)) # (!\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[1][1]~q\))) # (!\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[0][1]~q\,
	datad => \d|file|regs_file[1][1]~q\,
	combout => \d|file|Mux30~2_combout\);

-- Location: LCCOMB_X30_Y14_N26
\d|file|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux30~3_combout\ = (\d|file|Mux30~2_combout\ & (((\d|file|regs_file[3][1]~q\) # (!\d|mux_B|Mux14~0_combout\)))) # (!\d|file|Mux30~2_combout\ & (\d|file|regs_file[2][1]~q\ & ((\d|mux_B|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux30~2_combout\,
	datab => \d|file|regs_file[2][1]~q\,
	datac => \d|file|regs_file[3][1]~q\,
	datad => \d|mux_B|Mux14~0_combout\,
	combout => \d|file|Mux30~3_combout\);

-- Location: LCCOMB_X28_Y15_N2
\d|regB|reg_m~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~3_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux30~1_combout\))) # (!\d|mux_B|Mux13~0_combout\ & (\d|file|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \c|state.Reset~q\,
	datac => \d|file|Mux30~3_combout\,
	datad => \d|file|Mux30~1_combout\,
	combout => \d|regB|reg_m~3_combout\);

-- Location: LCCOMB_X31_Y13_N0
\d|file|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux28~0_combout\ = (\d|mux_B|Mux15~0_combout\ & (((\d|mux_B|Mux14~0_combout\)))) # (!\d|mux_B|Mux15~0_combout\ & ((\d|mux_B|Mux14~0_combout\ & ((\d|file|regs_file[6][3]~q\))) # (!\d|mux_B|Mux14~0_combout\ & (\d|file|regs_file[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux15~0_combout\,
	datab => \d|file|regs_file[4][3]~q\,
	datac => \d|file|regs_file[6][3]~q\,
	datad => \d|mux_B|Mux14~0_combout\,
	combout => \d|file|Mux28~0_combout\);

-- Location: LCCOMB_X34_Y16_N24
\d|file|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux28~1_combout\ = (\d|file|Mux28~0_combout\ & (((\d|file|regs_file[7][3]~q\)) # (!\d|mux_B|Mux15~0_combout\))) # (!\d|file|Mux28~0_combout\ & (\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[5][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux28~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][3]~q\,
	datad => \d|file|regs_file[7][3]~q\,
	combout => \d|file|Mux28~1_combout\);

-- Location: LCCOMB_X29_Y16_N28
\d|file|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux28~2_combout\ = (\d|mux_B|Mux14~0_combout\ & (\d|mux_B|Mux15~0_combout\)) # (!\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[1][3]~q\)) # (!\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[1][3]~q\,
	datad => \d|file|regs_file[0][3]~q\,
	combout => \d|file|Mux28~2_combout\);

-- Location: LCCOMB_X29_Y15_N26
\d|file|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux28~3_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|file|Mux28~2_combout\ & ((\d|file|regs_file[3][3]~q\))) # (!\d|file|Mux28~2_combout\ & (\d|file|regs_file[2][3]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (((\d|file|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[2][3]~q\,
	datab => \d|mux_B|Mux14~0_combout\,
	datac => \d|file|regs_file[3][3]~q\,
	datad => \d|file|Mux28~2_combout\,
	combout => \d|file|Mux28~3_combout\);

-- Location: LCCOMB_X28_Y15_N20
\d|regB|reg_m~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~4_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux28~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux28~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \c|state.Reset~q\,
	datac => \d|file|Mux28~1_combout\,
	datad => \d|file|Mux28~3_combout\,
	combout => \d|regB|reg_m~4_combout\);

-- Location: LCCOMB_X31_Y13_N6
\d|file|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux29~0_combout\ = (\d|mux_B|Mux15~0_combout\ & (((\d|mux_B|Mux14~0_combout\)))) # (!\d|mux_B|Mux15~0_combout\ & ((\d|mux_B|Mux14~0_combout\ & ((\d|file|regs_file[6][2]~q\))) # (!\d|mux_B|Mux14~0_combout\ & (\d|file|regs_file[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux15~0_combout\,
	datab => \d|file|regs_file[4][2]~q\,
	datac => \d|file|regs_file[6][2]~q\,
	datad => \d|mux_B|Mux14~0_combout\,
	combout => \d|file|Mux29~0_combout\);

-- Location: LCCOMB_X31_Y15_N24
\d|file|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux29~1_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|file|Mux29~0_combout\ & (\d|file|regs_file[7][2]~q\)) # (!\d|file|Mux29~0_combout\ & ((\d|file|regs_file[5][2]~q\))))) # (!\d|mux_B|Mux15~0_combout\ & (((\d|file|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][2]~q\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][2]~q\,
	datad => \d|file|Mux29~0_combout\,
	combout => \d|file|Mux29~1_combout\);

-- Location: LCCOMB_X29_Y16_N10
\d|file|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux29~2_combout\ = (\d|mux_B|Mux14~0_combout\ & (((\d|mux_B|Mux15~0_combout\)))) # (!\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[1][2]~q\))) # (!\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|file|regs_file[0][2]~q\,
	datac => \d|file|regs_file[1][2]~q\,
	datad => \d|mux_B|Mux15~0_combout\,
	combout => \d|file|Mux29~2_combout\);

-- Location: LCCOMB_X29_Y15_N24
\d|file|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux29~3_combout\ = (\d|file|Mux29~2_combout\ & (((\d|file|regs_file[3][2]~q\)) # (!\d|mux_B|Mux14~0_combout\))) # (!\d|file|Mux29~2_combout\ & (\d|mux_B|Mux14~0_combout\ & ((\d|file|regs_file[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux29~2_combout\,
	datab => \d|mux_B|Mux14~0_combout\,
	datac => \d|file|regs_file[3][2]~q\,
	datad => \d|file|regs_file[2][2]~q\,
	combout => \d|file|Mux29~3_combout\);

-- Location: LCCOMB_X28_Y15_N14
\d|regB|reg_m~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~5_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux29~1_combout\))) # (!\d|mux_B|Mux13~0_combout\ & (\d|file|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \d|file|Mux29~3_combout\,
	datac => \c|state.Reset~q\,
	datad => \d|file|Mux29~1_combout\,
	combout => \d|regB|reg_m~5_combout\);

-- Location: LCCOMB_X31_Y13_N8
\d|file|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux26~0_combout\ = (\d|mux_B|Mux15~0_combout\ & (((\d|mux_B|Mux14~0_combout\)))) # (!\d|mux_B|Mux15~0_combout\ & ((\d|mux_B|Mux14~0_combout\ & (\d|file|regs_file[6][5]~q\)) # (!\d|mux_B|Mux14~0_combout\ & ((\d|file|regs_file[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux15~0_combout\,
	datab => \d|file|regs_file[6][5]~q\,
	datac => \d|file|regs_file[4][5]~q\,
	datad => \d|mux_B|Mux14~0_combout\,
	combout => \d|file|Mux26~0_combout\);

-- Location: LCCOMB_X31_Y11_N8
\d|file|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux26~1_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|file|Mux26~0_combout\ & (\d|file|regs_file[7][5]~q\)) # (!\d|file|Mux26~0_combout\ & ((\d|file|regs_file[5][5]~q\))))) # (!\d|mux_B|Mux15~0_combout\ & (((\d|file|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][5]~q\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][5]~q\,
	datad => \d|file|Mux26~0_combout\,
	combout => \d|file|Mux26~1_combout\);

-- Location: LCCOMB_X30_Y16_N26
\d|file|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux26~2_combout\ = (\d|mux_B|Mux14~0_combout\ & (\d|mux_B|Mux15~0_combout\)) # (!\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[1][5]~q\))) # (!\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[0][5]~q\,
	datad => \d|file|regs_file[1][5]~q\,
	combout => \d|file|Mux26~2_combout\);

-- Location: LCCOMB_X29_Y15_N22
\d|file|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux26~3_combout\ = (\d|file|Mux26~2_combout\ & (((\d|file|regs_file[3][5]~q\) # (!\d|mux_B|Mux14~0_combout\)))) # (!\d|file|Mux26~2_combout\ & (\d|file|regs_file[2][5]~q\ & ((\d|mux_B|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[2][5]~q\,
	datab => \d|file|Mux26~2_combout\,
	datac => \d|file|regs_file[3][5]~q\,
	datad => \d|mux_B|Mux14~0_combout\,
	combout => \d|file|Mux26~3_combout\);

-- Location: LCCOMB_X29_Y15_N10
\d|regB|reg_m~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~6_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux26~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux26~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.Reset~q\,
	datab => \d|mux_B|Mux13~0_combout\,
	datac => \d|file|Mux26~1_combout\,
	datad => \d|file|Mux26~3_combout\,
	combout => \d|regB|reg_m~6_combout\);

-- Location: LCCOMB_X31_Y13_N22
\d|file|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux27~0_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\) # ((\d|file|regs_file[6][4]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (!\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[4][4]~q\,
	datad => \d|file|regs_file[6][4]~q\,
	combout => \d|file|Mux27~0_combout\);

-- Location: LCCOMB_X32_Y17_N24
\d|file|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux27~1_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|file|Mux27~0_combout\ & (\d|file|regs_file[7][4]~q\)) # (!\d|file|Mux27~0_combout\ & ((\d|file|regs_file[5][4]~q\))))) # (!\d|mux_B|Mux15~0_combout\ & (((\d|file|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux15~0_combout\,
	datab => \d|file|regs_file[7][4]~q\,
	datac => \d|file|regs_file[5][4]~q\,
	datad => \d|file|Mux27~0_combout\,
	combout => \d|file|Mux27~1_combout\);

-- Location: LCCOMB_X30_Y16_N0
\d|file|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux27~2_combout\ = (\d|mux_B|Mux14~0_combout\ & (\d|mux_B|Mux15~0_combout\)) # (!\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[1][4]~q\))) # (!\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[0][4]~q\,
	datad => \d|file|regs_file[1][4]~q\,
	combout => \d|file|Mux27~2_combout\);

-- Location: LCCOMB_X29_Y15_N12
\d|file|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux27~3_combout\ = (\d|file|Mux27~2_combout\ & (((\d|file|regs_file[3][4]~q\)) # (!\d|mux_B|Mux14~0_combout\))) # (!\d|file|Mux27~2_combout\ & (\d|mux_B|Mux14~0_combout\ & ((\d|file|regs_file[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux27~2_combout\,
	datab => \d|mux_B|Mux14~0_combout\,
	datac => \d|file|regs_file[3][4]~q\,
	datad => \d|file|regs_file[2][4]~q\,
	combout => \d|file|Mux27~3_combout\);

-- Location: LCCOMB_X29_Y15_N4
\d|regB|reg_m~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~7_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux27~1_combout\))) # (!\d|mux_B|Mux13~0_combout\ & (\d|file|Mux27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux27~3_combout\,
	datab => \d|mux_B|Mux13~0_combout\,
	datac => \d|file|Mux27~1_combout\,
	datad => \c|state.Reset~q\,
	combout => \d|regB|reg_m~7_combout\);

-- Location: LCCOMB_X34_Y12_N26
\d|file|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux24~0_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\) # ((\d|file|regs_file[6][7]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (!\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[4][7]~q\,
	datad => \d|file|regs_file[6][7]~q\,
	combout => \d|file|Mux24~0_combout\);

-- Location: LCCOMB_X32_Y12_N0
\d|file|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux24~1_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|file|Mux24~0_combout\ & (\d|file|regs_file[7][7]~q\)) # (!\d|file|Mux24~0_combout\ & ((\d|file|regs_file[5][7]~q\))))) # (!\d|mux_B|Mux15~0_combout\ & (((\d|file|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][7]~q\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][7]~q\,
	datad => \d|file|Mux24~0_combout\,
	combout => \d|file|Mux24~1_combout\);

-- Location: LCCOMB_X30_Y16_N22
\d|file|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux24~2_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[1][7]~q\) # ((\d|mux_B|Mux14~0_combout\)))) # (!\d|mux_B|Mux15~0_combout\ & (((\d|file|regs_file[0][7]~q\ & !\d|mux_B|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[1][7]~q\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[0][7]~q\,
	datad => \d|mux_B|Mux14~0_combout\,
	combout => \d|file|Mux24~2_combout\);

-- Location: LCCOMB_X29_Y15_N8
\d|file|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux24~3_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|file|Mux24~2_combout\ & ((\d|file|regs_file[3][7]~q\))) # (!\d|file|Mux24~2_combout\ & (\d|file|regs_file[2][7]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (((\d|file|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[2][7]~q\,
	datab => \d|mux_B|Mux14~0_combout\,
	datac => \d|file|regs_file[3][7]~q\,
	datad => \d|file|Mux24~2_combout\,
	combout => \d|file|Mux24~3_combout\);

-- Location: LCCOMB_X29_Y15_N30
\d|regB|reg_m~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~8_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux24~1_combout\))) # (!\d|mux_B|Mux13~0_combout\ & (\d|file|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.Reset~q\,
	datab => \d|mux_B|Mux13~0_combout\,
	datac => \d|file|Mux24~3_combout\,
	datad => \d|file|Mux24~1_combout\,
	combout => \d|regB|reg_m~8_combout\);

-- Location: LCCOMB_X34_Y12_N16
\d|file|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux25~0_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\) # ((\d|file|regs_file[6][6]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (!\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[4][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[4][6]~q\,
	datad => \d|file|regs_file[6][6]~q\,
	combout => \d|file|Mux25~0_combout\);

-- Location: LCCOMB_X31_Y16_N8
\d|file|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux25~1_combout\ = (\d|file|Mux25~0_combout\ & (((\d|file|regs_file[7][6]~q\)) # (!\d|mux_B|Mux15~0_combout\))) # (!\d|file|Mux25~0_combout\ & (\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[5][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux25~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][6]~q\,
	datad => \d|file|regs_file[7][6]~q\,
	combout => \d|file|Mux25~1_combout\);

-- Location: LCCOMB_X30_Y16_N28
\d|file|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux25~2_combout\ = (\d|mux_B|Mux14~0_combout\ & (\d|mux_B|Mux15~0_combout\)) # (!\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[1][6]~q\))) # (!\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[0][6]~q\,
	datad => \d|file|regs_file[1][6]~q\,
	combout => \d|file|Mux25~2_combout\);

-- Location: LCCOMB_X29_Y13_N0
\d|file|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux25~3_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|file|Mux25~2_combout\ & ((\d|file|regs_file[3][6]~q\))) # (!\d|file|Mux25~2_combout\ & (\d|file|regs_file[2][6]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (((\d|file|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|file|regs_file[2][6]~q\,
	datac => \d|file|regs_file[3][6]~q\,
	datad => \d|file|Mux25~2_combout\,
	combout => \d|file|Mux25~3_combout\);

-- Location: LCCOMB_X29_Y15_N16
\d|regB|reg_m~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~9_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux25~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux25~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.Reset~q\,
	datab => \d|file|Mux25~1_combout\,
	datac => \d|file|Mux25~3_combout\,
	datad => \d|mux_B|Mux13~0_combout\,
	combout => \d|regB|reg_m~9_combout\);

-- Location: LCCOMB_X27_Y11_N0
\d|file|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux22~0_combout\ = (\d|mux_B|Mux15~0_combout\ & (\d|mux_B|Mux14~0_combout\)) # (!\d|mux_B|Mux15~0_combout\ & ((\d|mux_B|Mux14~0_combout\ & ((\d|file|regs_file[6][9]~q\))) # (!\d|mux_B|Mux14~0_combout\ & (\d|file|regs_file[4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux15~0_combout\,
	datab => \d|mux_B|Mux14~0_combout\,
	datac => \d|file|regs_file[4][9]~q\,
	datad => \d|file|regs_file[6][9]~q\,
	combout => \d|file|Mux22~0_combout\);

-- Location: LCCOMB_X27_Y17_N26
\d|file|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux22~1_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|file|Mux22~0_combout\ & (\d|file|regs_file[7][9]~q\)) # (!\d|file|Mux22~0_combout\ & ((\d|file|regs_file[5][9]~q\))))) # (!\d|mux_B|Mux15~0_combout\ & (((\d|file|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][9]~q\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][9]~q\,
	datad => \d|file|Mux22~0_combout\,
	combout => \d|file|Mux22~1_combout\);

-- Location: LCCOMB_X30_Y16_N18
\d|file|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux22~2_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[1][9]~q\) # ((\d|mux_B|Mux14~0_combout\)))) # (!\d|mux_B|Mux15~0_combout\ & (((\d|file|regs_file[0][9]~q\ & !\d|mux_B|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[1][9]~q\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[0][9]~q\,
	datad => \d|mux_B|Mux14~0_combout\,
	combout => \d|file|Mux22~2_combout\);

-- Location: LCCOMB_X28_Y17_N26
\d|file|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux22~3_combout\ = (\d|file|Mux22~2_combout\ & (((\d|file|regs_file[3][9]~q\)) # (!\d|mux_B|Mux14~0_combout\))) # (!\d|file|Mux22~2_combout\ & (\d|mux_B|Mux14~0_combout\ & ((\d|file|regs_file[2][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux22~2_combout\,
	datab => \d|mux_B|Mux14~0_combout\,
	datac => \d|file|regs_file[3][9]~q\,
	datad => \d|file|regs_file[2][9]~q\,
	combout => \d|file|Mux22~3_combout\);

-- Location: LCCOMB_X28_Y15_N0
\d|regB|reg_m~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~10_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux22~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux22~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \c|state.Reset~q\,
	datac => \d|file|Mux22~1_combout\,
	datad => \d|file|Mux22~3_combout\,
	combout => \d|regB|reg_m~10_combout\);

-- Location: LCCOMB_X26_Y15_N8
\d|file|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux23~0_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\) # ((\d|file|regs_file[6][8]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (!\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[4][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[4][8]~q\,
	datad => \d|file|regs_file[6][8]~q\,
	combout => \d|file|Mux23~0_combout\);

-- Location: LCCOMB_X27_Y15_N24
\d|file|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux23~1_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|file|Mux23~0_combout\ & (\d|file|regs_file[7][8]~q\)) # (!\d|file|Mux23~0_combout\ & ((\d|file|regs_file[5][8]~q\))))) # (!\d|mux_B|Mux15~0_combout\ & (((\d|file|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][8]~q\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][8]~q\,
	datad => \d|file|Mux23~0_combout\,
	combout => \d|file|Mux23~1_combout\);

-- Location: LCCOMB_X30_Y16_N16
\d|file|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux23~2_combout\ = (\d|mux_B|Mux14~0_combout\ & (\d|mux_B|Mux15~0_combout\)) # (!\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[1][8]~q\))) # (!\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[0][8]~q\,
	datad => \d|file|regs_file[1][8]~q\,
	combout => \d|file|Mux23~2_combout\);

-- Location: LCCOMB_X28_Y17_N0
\d|file|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux23~3_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|file|Mux23~2_combout\ & ((\d|file|regs_file[3][8]~q\))) # (!\d|file|Mux23~2_combout\ & (\d|file|regs_file[2][8]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (((\d|file|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[2][8]~q\,
	datab => \d|mux_B|Mux14~0_combout\,
	datac => \d|file|regs_file[3][8]~q\,
	datad => \d|file|Mux23~2_combout\,
	combout => \d|file|Mux23~3_combout\);

-- Location: LCCOMB_X28_Y15_N12
\d|regB|reg_m~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~11_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux23~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux23~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \d|file|Mux23~1_combout\,
	datac => \c|state.Reset~q\,
	datad => \d|file|Mux23~3_combout\,
	combout => \d|regB|reg_m~11_combout\);

-- Location: LCCOMB_X29_Y12_N10
\d|file|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux20~0_combout\ = (\d|mux_B|Mux14~0_combout\ & (((\d|file|regs_file[6][11]~q\) # (\d|mux_B|Mux15~0_combout\)))) # (!\d|mux_B|Mux14~0_combout\ & (\d|file|regs_file[4][11]~q\ & ((!\d|mux_B|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|file|regs_file[4][11]~q\,
	datac => \d|file|regs_file[6][11]~q\,
	datad => \d|mux_B|Mux15~0_combout\,
	combout => \d|file|Mux20~0_combout\);

-- Location: LCCOMB_X27_Y14_N2
\d|file|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux20~1_combout\ = (\d|file|Mux20~0_combout\ & (((\d|file|regs_file[7][11]~q\)) # (!\d|mux_B|Mux15~0_combout\))) # (!\d|file|Mux20~0_combout\ & (\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[5][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux20~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][11]~q\,
	datad => \d|file|regs_file[7][11]~q\,
	combout => \d|file|Mux20~1_combout\);

-- Location: LCCOMB_X29_Y16_N6
\d|file|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux20~2_combout\ = (\d|mux_B|Mux14~0_combout\ & (\d|mux_B|Mux15~0_combout\)) # (!\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[1][11]~q\))) # (!\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[0][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[0][11]~q\,
	datad => \d|file|regs_file[1][11]~q\,
	combout => \d|file|Mux20~2_combout\);

-- Location: LCCOMB_X28_Y16_N10
\d|file|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux20~3_combout\ = (\d|file|Mux20~2_combout\ & (((\d|file|regs_file[3][11]~q\) # (!\d|mux_B|Mux14~0_combout\)))) # (!\d|file|Mux20~2_combout\ & (\d|file|regs_file[2][11]~q\ & ((\d|mux_B|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux20~2_combout\,
	datab => \d|file|regs_file[2][11]~q\,
	datac => \d|file|regs_file[3][11]~q\,
	datad => \d|mux_B|Mux14~0_combout\,
	combout => \d|file|Mux20~3_combout\);

-- Location: LCCOMB_X28_Y15_N16
\d|regB|reg_m~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~12_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux20~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux20~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \c|state.Reset~q\,
	datac => \d|file|Mux20~1_combout\,
	datad => \d|file|Mux20~3_combout\,
	combout => \d|regB|reg_m~12_combout\);

-- Location: LCCOMB_X29_Y12_N8
\d|file|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux21~0_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\) # ((\d|file|regs_file[6][10]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (!\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[6][10]~q\,
	datad => \d|file|regs_file[4][10]~q\,
	combout => \d|file|Mux21~0_combout\);

-- Location: LCCOMB_X27_Y14_N8
\d|file|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux21~1_combout\ = (\d|file|Mux21~0_combout\ & (((\d|file|regs_file[7][10]~q\)) # (!\d|mux_B|Mux15~0_combout\))) # (!\d|file|Mux21~0_combout\ & (\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[5][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux21~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][10]~q\,
	datad => \d|file|regs_file[7][10]~q\,
	combout => \d|file|Mux21~1_combout\);

-- Location: LCCOMB_X30_Y16_N4
\d|file|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux21~2_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[1][10]~q\) # ((\d|mux_B|Mux14~0_combout\)))) # (!\d|mux_B|Mux15~0_combout\ & (((\d|file|regs_file[0][10]~q\ & !\d|mux_B|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[1][10]~q\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[0][10]~q\,
	datad => \d|mux_B|Mux14~0_combout\,
	combout => \d|file|Mux21~2_combout\);

-- Location: LCCOMB_X28_Y16_N24
\d|file|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux21~3_combout\ = (\d|file|Mux21~2_combout\ & (((\d|file|regs_file[3][10]~q\) # (!\d|mux_B|Mux14~0_combout\)))) # (!\d|file|Mux21~2_combout\ & (\d|file|regs_file[2][10]~q\ & ((\d|mux_B|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[2][10]~q\,
	datab => \d|file|Mux21~2_combout\,
	datac => \d|file|regs_file[3][10]~q\,
	datad => \d|mux_B|Mux14~0_combout\,
	combout => \d|file|Mux21~3_combout\);

-- Location: LCCOMB_X28_Y15_N4
\d|regB|reg_m~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~13_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux21~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux21~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \c|state.Reset~q\,
	datac => \d|file|Mux21~1_combout\,
	datad => \d|file|Mux21~3_combout\,
	combout => \d|regB|reg_m~13_combout\);

-- Location: LCCOMB_X29_Y12_N14
\d|file|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux18~0_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\) # ((\d|file|regs_file[6][13]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (!\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[4][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[6][13]~q\,
	datad => \d|file|regs_file[4][13]~q\,
	combout => \d|file|Mux18~0_combout\);

-- Location: LCCOMB_X29_Y14_N10
\d|file|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux18~1_combout\ = (\d|file|Mux18~0_combout\ & (((\d|file|regs_file[7][13]~q\)) # (!\d|mux_B|Mux15~0_combout\))) # (!\d|file|Mux18~0_combout\ & (\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[5][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux18~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][13]~q\,
	datad => \d|file|regs_file[7][13]~q\,
	combout => \d|file|Mux18~1_combout\);

-- Location: LCCOMB_X29_Y16_N14
\d|file|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux18~2_combout\ = (\d|mux_B|Mux14~0_combout\ & (((\d|mux_B|Mux15~0_combout\)))) # (!\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[1][13]~q\)) # (!\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[0][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|file|regs_file[1][13]~q\,
	datac => \d|file|regs_file[0][13]~q\,
	datad => \d|mux_B|Mux15~0_combout\,
	combout => \d|file|Mux18~2_combout\);

-- Location: LCCOMB_X30_Y14_N16
\d|file|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux18~3_combout\ = (\d|file|Mux18~2_combout\ & (((\d|file|regs_file[3][13]~q\) # (!\d|mux_B|Mux14~0_combout\)))) # (!\d|file|Mux18~2_combout\ & (\d|file|regs_file[2][13]~q\ & ((\d|mux_B|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux18~2_combout\,
	datab => \d|file|regs_file[2][13]~q\,
	datac => \d|file|regs_file[3][13]~q\,
	datad => \d|mux_B|Mux14~0_combout\,
	combout => \d|file|Mux18~3_combout\);

-- Location: LCCOMB_X29_Y15_N18
\d|regB|reg_m~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~14_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux18~1_combout\))) # (!\d|mux_B|Mux13~0_combout\ & (\d|file|Mux18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.Reset~q\,
	datab => \d|mux_B|Mux13~0_combout\,
	datac => \d|file|Mux18~3_combout\,
	datad => \d|file|Mux18~1_combout\,
	combout => \d|regB|reg_m~14_combout\);

-- Location: LCCOMB_X29_Y12_N28
\d|file|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux19~0_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\) # ((\d|file|regs_file[6][12]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (!\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[4][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[6][12]~q\,
	datad => \d|file|regs_file[4][12]~q\,
	combout => \d|file|Mux19~0_combout\);

-- Location: LCCOMB_X29_Y14_N8
\d|file|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux19~1_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|file|Mux19~0_combout\ & (\d|file|regs_file[7][12]~q\)) # (!\d|file|Mux19~0_combout\ & ((\d|file|regs_file[5][12]~q\))))) # (!\d|mux_B|Mux15~0_combout\ & (((\d|file|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux15~0_combout\,
	datab => \d|file|regs_file[7][12]~q\,
	datac => \d|file|regs_file[5][12]~q\,
	datad => \d|file|Mux19~0_combout\,
	combout => \d|file|Mux19~1_combout\);

-- Location: LCCOMB_X29_Y16_N2
\d|file|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux19~2_combout\ = (\d|mux_B|Mux14~0_combout\ & (((\d|mux_B|Mux15~0_combout\)))) # (!\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[1][12]~q\)) # (!\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[0][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|file|regs_file[1][12]~q\,
	datac => \d|file|regs_file[0][12]~q\,
	datad => \d|mux_B|Mux15~0_combout\,
	combout => \d|file|Mux19~2_combout\);

-- Location: LCCOMB_X28_Y16_N20
\d|file|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux19~3_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|file|Mux19~2_combout\ & ((\d|file|regs_file[3][12]~q\))) # (!\d|file|Mux19~2_combout\ & (\d|file|regs_file[2][12]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (((\d|file|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[2][12]~q\,
	datab => \d|mux_B|Mux14~0_combout\,
	datac => \d|file|regs_file[3][12]~q\,
	datad => \d|file|Mux19~2_combout\,
	combout => \d|file|Mux19~3_combout\);

-- Location: LCCOMB_X29_Y15_N28
\d|regB|reg_m~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~15_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux19~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux19~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.Reset~q\,
	datab => \d|file|Mux19~1_combout\,
	datac => \d|file|Mux19~3_combout\,
	datad => \d|mux_B|Mux13~0_combout\,
	combout => \d|regB|reg_m~15_combout\);

-- Location: LCCOMB_X29_Y12_N26
\d|file|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux16~0_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|mux_B|Mux15~0_combout\) # ((\d|file|regs_file[6][15]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (!\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[4][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[6][15]~q\,
	datad => \d|file|regs_file[4][15]~q\,
	combout => \d|file|Mux16~0_combout\);

-- Location: LCCOMB_X25_Y10_N24
\d|file|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux16~1_combout\ = (\d|file|Mux16~0_combout\ & (((\d|file|regs_file[7][15]~q\)) # (!\d|mux_B|Mux15~0_combout\))) # (!\d|file|Mux16~0_combout\ & (\d|mux_B|Mux15~0_combout\ & (\d|file|regs_file[5][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux16~0_combout\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][15]~q\,
	datad => \d|file|regs_file[7][15]~q\,
	combout => \d|file|Mux16~1_combout\);

-- Location: LCCOMB_X27_Y10_N2
\d|file|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux16~2_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|mux_B|Mux14~0_combout\) # ((\d|file|regs_file[1][15]~q\)))) # (!\d|mux_B|Mux15~0_combout\ & (!\d|mux_B|Mux14~0_combout\ & (\d|file|regs_file[0][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux15~0_combout\,
	datab => \d|mux_B|Mux14~0_combout\,
	datac => \d|file|regs_file[0][15]~q\,
	datad => \d|file|regs_file[1][15]~q\,
	combout => \d|file|Mux16~2_combout\);

-- Location: LCCOMB_X29_Y10_N24
\d|file|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux16~3_combout\ = (\d|file|Mux16~2_combout\ & (((\d|file|regs_file[3][15]~q\)) # (!\d|mux_B|Mux14~0_combout\))) # (!\d|file|Mux16~2_combout\ & (\d|mux_B|Mux14~0_combout\ & ((\d|file|regs_file[2][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux16~2_combout\,
	datab => \d|mux_B|Mux14~0_combout\,
	datac => \d|file|regs_file[3][15]~q\,
	datad => \d|file|regs_file[2][15]~q\,
	combout => \d|file|Mux16~3_combout\);

-- Location: LCCOMB_X28_Y15_N24
\d|regB|reg_m~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~16_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux16~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux16~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \d|file|Mux16~1_combout\,
	datac => \c|state.Reset~q\,
	datad => \d|file|Mux16~3_combout\,
	combout => \d|regB|reg_m~16_combout\);

-- Location: LCCOMB_X29_Y12_N16
\d|file|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux17~0_combout\ = (\d|mux_B|Mux14~0_combout\ & (((\d|file|regs_file[6][14]~q\) # (\d|mux_B|Mux15~0_combout\)))) # (!\d|mux_B|Mux14~0_combout\ & (\d|file|regs_file[4][14]~q\ & ((!\d|mux_B|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|file|regs_file[4][14]~q\,
	datac => \d|file|regs_file[6][14]~q\,
	datad => \d|mux_B|Mux15~0_combout\,
	combout => \d|file|Mux17~0_combout\);

-- Location: LCCOMB_X32_Y16_N24
\d|file|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux17~1_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|file|Mux17~0_combout\ & (\d|file|regs_file[7][14]~q\)) # (!\d|file|Mux17~0_combout\ & ((\d|file|regs_file[5][14]~q\))))) # (!\d|mux_B|Mux15~0_combout\ & (((\d|file|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|regs_file[7][14]~q\,
	datab => \d|mux_B|Mux15~0_combout\,
	datac => \d|file|regs_file[5][14]~q\,
	datad => \d|file|Mux17~0_combout\,
	combout => \d|file|Mux17~1_combout\);

-- Location: LCCOMB_X27_Y10_N22
\d|file|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux17~2_combout\ = (\d|mux_B|Mux15~0_combout\ & ((\d|file|regs_file[1][14]~q\) # ((\d|mux_B|Mux14~0_combout\)))) # (!\d|mux_B|Mux15~0_combout\ & (((\d|file|regs_file[0][14]~q\ & !\d|mux_B|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux15~0_combout\,
	datab => \d|file|regs_file[1][14]~q\,
	datac => \d|file|regs_file[0][14]~q\,
	datad => \d|mux_B|Mux14~0_combout\,
	combout => \d|file|Mux17~2_combout\);

-- Location: LCCOMB_X27_Y16_N26
\d|file|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|file|Mux17~3_combout\ = (\d|mux_B|Mux14~0_combout\ & ((\d|file|Mux17~2_combout\ & ((\d|file|regs_file[3][14]~q\))) # (!\d|file|Mux17~2_combout\ & (\d|file|regs_file[2][14]~q\)))) # (!\d|mux_B|Mux14~0_combout\ & (((\d|file|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux14~0_combout\,
	datab => \d|file|regs_file[2][14]~q\,
	datac => \d|file|regs_file[3][14]~q\,
	datad => \d|file|Mux17~2_combout\,
	combout => \d|file|Mux17~3_combout\);

-- Location: LCCOMB_X28_Y15_N28
\d|regB|reg_m~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regB|reg_m~17_combout\ = (!\c|state.Reset~q\ & ((\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux17~1_combout\))) # (!\d|mux_B|Mux13~0_combout\ & (\d|file|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux17~3_combout\,
	datab => \c|state.Reset~q\,
	datac => \d|mux_B|Mux13~0_combout\,
	datad => \d|file|Mux17~1_combout\,
	combout => \d|regB|reg_m~17_combout\);

-- Location: LCCOMB_X30_Y17_N10
\d|memw|result[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[0]~0_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux31~1_combout\))) # (!\d|mux_B|Mux13~0_combout\ & (\d|file|Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \d|file|Mux31~3_combout\,
	datac => \d|file|Mux31~1_combout\,
	datad => \c|state.SM1~q\,
	combout => \d|memw|result[0]~0_combout\);

-- Location: LCCOMB_X32_Y20_N16
\d|memw|result[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[0]~1_combout\ = (\d|memw|result[0]~0_combout\) # ((!\c|state.SM1~q\ & \d|alu|Mux15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datac => \d|alu|Mux15~1_combout\,
	datad => \d|memw|result[0]~0_combout\,
	combout => \d|memw|result[0]~1_combout\);

-- Location: LCCOMB_X31_Y10_N18
\d|Mem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Equal0~0_combout\ = (!\c|state.LW2~q\ & (\c|Selector4~0_combout\ & (\c|state.ir_fetch~q\ & !\c|state.LM1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LW2~q\,
	datab => \c|Selector4~0_combout\,
	datac => \c|state.ir_fetch~q\,
	datad => \c|state.LM1~q\,
	combout => \d|Mem|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y20_N12
\d|Mem|Memory~1712\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1712_combout\ = (\d|Mem|Equal0~0_combout\ & ((\c|WideOr2~combout\ & ((\d|alu_out|reg_m\(3)))) # (!\c|WideOr2~combout\ & (\d|mux_A|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Equal0~0_combout\,
	datab => \d|mux_A|Mux12~5_combout\,
	datac => \d|alu_out|reg_m\(3),
	datad => \c|WideOr2~combout\,
	combout => \d|Mem|Memory~1712_combout\);

-- Location: LCCOMB_X34_Y20_N22
\d|Mem|Memory~1713\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1713_combout\ = (!\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & \d|Mem|Memory~1712_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1712_combout\,
	combout => \d|Mem|Memory~1713_combout\);

-- Location: LCCOMB_X37_Y22_N4
\d|Mem|Memory~1714\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1714_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1713_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1713_combout\,
	combout => \d|Mem|Memory~1714_combout\);

-- Location: LCCOMB_X31_Y10_N0
\d|alu_out|reg_m~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~4_combout\ = (!\c|state.Reset~q\ & \d|alu|Mux13~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c|state.Reset~q\,
	datad => \d|alu|Mux13~combout\,
	combout => \d|alu_out|reg_m~4_combout\);

-- Location: LCCOMB_X35_Y10_N6
\c|next_state.BEQ1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|next_state.BEQ1~1_combout\ = (\d|IR|reg_m\(14) & (!\d|IR|reg_m\(12) & \c|next_state.BEQ1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(14),
	datac => \d|IR|reg_m\(12),
	datad => \c|next_state.BEQ1~0_combout\,
	combout => \c|next_state.BEQ1~1_combout\);

-- Location: LCCOMB_X37_Y22_N14
\d|Mem|Memory~1715\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1715_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1713_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1713_combout\,
	combout => \d|Mem|Memory~1715_combout\);

-- Location: LCCOMB_X31_Y10_N4
\d|alu_out|reg_m~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~5_combout\ = (!\c|state.Reset~q\ & \d|alu|Mux14~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c|state.Reset~q\,
	datad => \d|alu|Mux14~combout\,
	combout => \d|alu_out|reg_m~5_combout\);

-- Location: LCCOMB_X37_Y22_N24
\d|Mem|Memory~1716\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1716_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1713_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1713_combout\,
	combout => \d|Mem|Memory~1716_combout\);

-- Location: LCCOMB_X37_Y22_N26
\d|Mem|Memory~1717\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1717_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1713_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1713_combout\,
	combout => \d|Mem|Memory~1717_combout\);

-- Location: LCCOMB_X31_Y10_N22
\d|alu_out|reg_m~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~6_combout\ = (!\c|state.Reset~q\ & \d|alu|Mux12~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c|state.Reset~q\,
	datad => \d|alu|Mux12~combout\,
	combout => \d|alu_out|reg_m~6_combout\);

-- Location: LCCOMB_X34_Y20_N8
\d|Mem|Memory~1718\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1718_combout\ = (\d|Mem|Equal0~0_combout\ & ((\c|WideOr2~combout\ & ((!\d|alu_out|reg_m\(3)))) # (!\c|WideOr2~combout\ & (!\d|mux_A|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Equal0~0_combout\,
	datab => \d|mux_A|Mux12~5_combout\,
	datac => \d|alu_out|reg_m\(3),
	datad => \c|WideOr2~combout\,
	combout => \d|Mem|Memory~1718_combout\);

-- Location: LCCOMB_X31_Y19_N12
\d|Mem|Memory~1719\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1719_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & \d|Mem|Memory~1718_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datad => \d|Mem|Memory~1718_combout\,
	combout => \d|Mem|Memory~1719_combout\);

-- Location: LCCOMB_X31_Y19_N30
\d|Mem|Memory~1720\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1720_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1719_combout\,
	combout => \d|Mem|Memory~1720_combout\);

-- Location: LCCOMB_X31_Y19_N16
\d|Mem|Memory~1721\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1721_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1719_combout\,
	combout => \d|Mem|Memory~1721_combout\);

-- Location: LCCOMB_X31_Y19_N10
\d|Mem|Memory~1722\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1722_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1719_combout\,
	combout => \d|Mem|Memory~1722_combout\);

-- Location: LCCOMB_X31_Y19_N4
\d|Mem|Memory~1723\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1723_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1719_combout\,
	combout => \d|Mem|Memory~1723_combout\);

-- Location: LCCOMB_X31_Y19_N14
\d|Mem|Memory~1724\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1724_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1719_combout\,
	combout => \d|Mem|Memory~1724_combout\);

-- Location: LCCOMB_X31_Y19_N8
\d|Mem|Memory~1725\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1725_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1719_combout\,
	combout => \d|Mem|Memory~1725_combout\);

-- Location: LCCOMB_X31_Y19_N2
\d|Mem|Memory~1726\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1726_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1719_combout\,
	combout => \d|Mem|Memory~1726_combout\);

-- Location: LCCOMB_X31_Y19_N28
\d|Mem|Memory~1727\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1727_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1719_combout\,
	combout => \d|Mem|Memory~1727_combout\);

-- Location: LCCOMB_X37_Y22_N20
\d|Mem|Memory~1728\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1728_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1713_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1713_combout\,
	combout => \d|Mem|Memory~1728_combout\);

-- Location: LCCOMB_X37_Y22_N30
\d|Mem|Memory~1729\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1729_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1713_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1713_combout\,
	combout => \d|Mem|Memory~1729_combout\);

-- Location: LCCOMB_X29_Y21_N8
\d|Mem|Memory~1730\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1730_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1713_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1713_combout\,
	combout => \d|Mem|Memory~1730_combout\);

-- Location: LCCOMB_X29_Y21_N10
\d|Mem|Memory~1731\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1731_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1713_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1713_combout\,
	combout => \d|Mem|Memory~1731_combout\);

-- Location: LCCOMB_X28_Y10_N26
\d|alu_out|reg_m~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~7_combout\ = (!\c|state.Reset~q\ & \d|alu|Mux11~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.Reset~q\,
	datac => \d|alu|Mux11~combout\,
	combout => \d|alu_out|reg_m~7_combout\);

-- Location: LCCOMB_X34_Y20_N10
\d|Mem|Memory~1732\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1732_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & \d|Mem|Memory~1712_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1712_combout\,
	combout => \d|Mem|Memory~1732_combout\);

-- Location: LCCOMB_X25_Y21_N10
\d|Mem|Memory~1733\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1733_combout\ = (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1732_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1732_combout\,
	combout => \d|Mem|Memory~1733_combout\);

-- Location: LCCOMB_X25_Y21_N4
\d|Mem|Memory~1734\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1734_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1732_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1732_combout\,
	combout => \d|Mem|Memory~1734_combout\);

-- Location: LCCOMB_X27_Y26_N16
\d|Mem|Memory~1735\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1735_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1732_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1732_combout\,
	combout => \d|Mem|Memory~1735_combout\);

-- Location: LCCOMB_X25_Y21_N30
\d|Mem|Memory~1736\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1736_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1732_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1732_combout\,
	combout => \d|Mem|Memory~1736_combout\);

-- Location: LCCOMB_X31_Y19_N6
\d|Mem|Memory~1737\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1737_combout\ = (!\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & \d|Mem|Memory~1718_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datad => \d|Mem|Memory~1718_combout\,
	combout => \d|Mem|Memory~1737_combout\);

-- Location: LCCOMB_X31_Y19_N0
\d|Mem|Memory~1738\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1738_combout\ = (\d|Mem|Memory~1737_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & \d|mux_mem_addr|result[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1737_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1738_combout\);

-- Location: LCCOMB_X31_Y19_N26
\d|Mem|Memory~1739\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1739_combout\ = (\d|Mem|Memory~1737_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & \d|mux_mem_addr|result[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1737_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1739_combout\);

-- Location: LCCOMB_X29_Y19_N4
\d|Mem|Memory~1740\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1740_combout\ = (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1737_combout\ & !\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1737_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1740_combout\);

-- Location: LCCOMB_X29_Y19_N14
\d|Mem|Memory~1741\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1741_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1737_combout\ & \d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1737_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1741_combout\);

-- Location: LCCOMB_X29_Y19_N16
\d|Mem|Memory~1742\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1742_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1737_combout\ & !\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1737_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1742_combout\);

-- Location: LCCOMB_X29_Y19_N10
\d|Mem|Memory~1743\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1743_combout\ = (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1737_combout\ & \d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1737_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1743_combout\);

-- Location: LCCOMB_X29_Y19_N12
\d|Mem|Memory~1744\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1744_combout\ = (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1737_combout\ & !\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1737_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1744_combout\);

-- Location: LCCOMB_X29_Y19_N22
\d|Mem|Memory~1745\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1745_combout\ = (\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|Mem|Memory~1737_combout\ & \d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[0]~3_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|Mem|Memory~1737_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1745_combout\);

-- Location: LCCOMB_X27_Y26_N26
\d|Mem|Memory~1746\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1746_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1732_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1732_combout\,
	combout => \d|Mem|Memory~1746_combout\);

-- Location: LCCOMB_X27_Y26_N28
\d|Mem|Memory~1747\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1747_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1732_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1732_combout\,
	combout => \d|Mem|Memory~1747_combout\);

-- Location: LCCOMB_X27_Y26_N22
\d|Mem|Memory~1748\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1748_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1732_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1732_combout\,
	combout => \d|Mem|Memory~1748_combout\);

-- Location: LCCOMB_X29_Y21_N20
\d|Mem|Memory~1749\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1749_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & (\d|Mem|Memory~1732_combout\ & \d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|Mem|Memory~1732_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1749_combout\);

-- Location: LCCOMB_X31_Y10_N24
\d|alu_out|reg_m~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~8_combout\ = (!\c|state.Reset~q\ & \d|alu|Mux10~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c|state.Reset~q\,
	datad => \d|alu|Mux10~combout\,
	combout => \d|alu_out|reg_m~8_combout\);

-- Location: LCCOMB_X34_Y20_N4
\d|Mem|Memory~1750\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1750_combout\ = (!\d|mux_mem_addr|result[5]~5_combout\ & (!\d|mux_mem_addr|result[4]~4_combout\ & \d|Mem|Memory~1712_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1712_combout\,
	combout => \d|Mem|Memory~1750_combout\);

-- Location: LCCOMB_X34_Y20_N6
\d|Mem|Memory~1751\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1751_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1750_combout\ & !\d|mux_mem_addr|result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1750_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1751_combout\);

-- Location: LCCOMB_X34_Y20_N24
\d|Mem|Memory~1752\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1752_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1750_combout\ & \d|mux_mem_addr|result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1750_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1752_combout\);

-- Location: LCCOMB_X34_Y20_N18
\d|Mem|Memory~1753\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1753_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1750_combout\ & !\d|mux_mem_addr|result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1750_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1753_combout\);

-- Location: LCCOMB_X34_Y20_N20
\d|Mem|Memory~1754\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1754_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1750_combout\ & \d|mux_mem_addr|result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1750_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1754_combout\);

-- Location: LCCOMB_X31_Y19_N20
\d|Mem|Memory~1755\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1755_combout\ = (!\d|mux_mem_addr|result[4]~4_combout\ & (!\d|mux_mem_addr|result[5]~5_combout\ & \d|Mem|Memory~1718_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datad => \d|Mem|Memory~1718_combout\,
	combout => \d|Mem|Memory~1755_combout\);

-- Location: LCCOMB_X37_Y22_N8
\d|Mem|Memory~1756\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1756_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1755_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1755_combout\,
	combout => \d|Mem|Memory~1756_combout\);

-- Location: LCCOMB_X37_Y22_N18
\d|Mem|Memory~1757\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1757_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1755_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1755_combout\,
	combout => \d|Mem|Memory~1757_combout\);

-- Location: LCCOMB_X37_Y22_N12
\d|Mem|Memory~1758\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1758_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1755_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1755_combout\,
	combout => \d|Mem|Memory~1758_combout\);

-- Location: LCCOMB_X37_Y22_N22
\d|Mem|Memory~1759\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1759_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1755_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1755_combout\,
	combout => \d|Mem|Memory~1759_combout\);

-- Location: LCCOMB_X37_Y22_N0
\d|Mem|Memory~1760\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1760_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1755_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1755_combout\,
	combout => \d|Mem|Memory~1760_combout\);

-- Location: LCCOMB_X37_Y22_N2
\d|Mem|Memory~1761\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1761_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1755_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1755_combout\,
	combout => \d|Mem|Memory~1761_combout\);

-- Location: LCCOMB_X37_Y22_N28
\d|Mem|Memory~1762\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1762_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1755_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1755_combout\,
	combout => \d|Mem|Memory~1762_combout\);

-- Location: LCCOMB_X37_Y22_N6
\d|Mem|Memory~1763\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1763_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1755_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1755_combout\,
	combout => \d|Mem|Memory~1763_combout\);

-- Location: LCCOMB_X34_Y20_N30
\d|Mem|Memory~1764\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1764_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1750_combout\ & \d|mux_mem_addr|result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1750_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1764_combout\);

-- Location: LCCOMB_X34_Y20_N0
\d|Mem|Memory~1765\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1765_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1750_combout\ & !\d|mux_mem_addr|result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1750_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1765_combout\);

-- Location: LCCOMB_X34_Y20_N26
\d|Mem|Memory~1766\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1766_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1750_combout\ & !\d|mux_mem_addr|result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1750_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1766_combout\);

-- Location: LCCOMB_X34_Y20_N28
\d|Mem|Memory~1767\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1767_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (\d|Mem|Memory~1750_combout\ & \d|mux_mem_addr|result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|Mem|Memory~1750_combout\,
	datad => \d|mux_mem_addr|result[0]~3_combout\,
	combout => \d|Mem|Memory~1767_combout\);

-- Location: LCCOMB_X34_Y20_N14
\d|Mem|Memory~1768\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1768_combout\ = (\d|mux_mem_addr|result[5]~5_combout\ & (\d|mux_mem_addr|result[4]~4_combout\ & \d|Mem|Memory~1712_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datac => \d|mux_mem_addr|result[4]~4_combout\,
	datad => \d|Mem|Memory~1712_combout\,
	combout => \d|Mem|Memory~1768_combout\);

-- Location: LCCOMB_X31_Y23_N18
\d|Mem|Memory~1769\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1769_combout\ = (\d|Mem|Memory~1768_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & \d|mux_mem_addr|result[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1768_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1769_combout\);

-- Location: LCCOMB_X31_Y23_N28
\d|Mem|Memory~1770\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1770_combout\ = (\d|Mem|Memory~1768_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & !\d|mux_mem_addr|result[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1768_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1770_combout\);

-- Location: LCCOMB_X29_Y21_N14
\d|Mem|Memory~1771\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1771_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1768_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1768_combout\,
	combout => \d|Mem|Memory~1771_combout\);

-- Location: LCCOMB_X31_Y23_N30
\d|Mem|Memory~1772\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1772_combout\ = (\d|Mem|Memory~1768_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & (!\d|mux_mem_addr|result[2]~0_combout\ & \d|mux_mem_addr|result[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1768_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|mux_mem_addr|result[1]~1_combout\,
	combout => \d|Mem|Memory~1772_combout\);

-- Location: LCCOMB_X31_Y19_N22
\d|Mem|Memory~1773\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1773_combout\ = (\d|mux_mem_addr|result[4]~4_combout\ & (\d|mux_mem_addr|result[5]~5_combout\ & \d|Mem|Memory~1718_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[4]~4_combout\,
	datab => \d|mux_mem_addr|result[5]~5_combout\,
	datad => \d|Mem|Memory~1718_combout\,
	combout => \d|Mem|Memory~1773_combout\);

-- Location: LCCOMB_X32_Y23_N18
\d|Mem|Memory~1774\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1774_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1773_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1773_combout\,
	combout => \d|Mem|Memory~1774_combout\);

-- Location: LCCOMB_X32_Y23_N20
\d|Mem|Memory~1775\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1775_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1773_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1773_combout\,
	combout => \d|Mem|Memory~1775_combout\);

-- Location: LCCOMB_X32_Y23_N30
\d|Mem|Memory~1776\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1776_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & \d|Mem|Memory~1773_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[0]~3_combout\,
	datac => \d|mux_mem_addr|result[2]~0_combout\,
	datad => \d|Mem|Memory~1773_combout\,
	combout => \d|Mem|Memory~1776_combout\);

-- Location: LCCOMB_X26_Y19_N22
\d|Mem|Memory~1777\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1777_combout\ = (\d|Mem|Memory~1773_combout\ & (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & \d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1773_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1777_combout\);

-- Location: LCCOMB_X26_Y19_N0
\d|Mem|Memory~1778\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1778_combout\ = (\d|Mem|Memory~1773_combout\ & (\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & !\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1773_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1778_combout\);

-- Location: LCCOMB_X26_Y19_N26
\d|Mem|Memory~1779\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1779_combout\ = (\d|Mem|Memory~1773_combout\ & (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & !\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1773_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1779_combout\);

-- Location: LCCOMB_X26_Y19_N4
\d|Mem|Memory~1780\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1780_combout\ = (\d|Mem|Memory~1773_combout\ & (!\d|mux_mem_addr|result[1]~1_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & !\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1773_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1780_combout\);

-- Location: LCCOMB_X26_Y19_N6
\d|Mem|Memory~1781\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1781_combout\ = (\d|Mem|Memory~1773_combout\ & (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & !\d|mux_mem_addr|result[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1773_combout\,
	datab => \d|mux_mem_addr|result[1]~1_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|mux_mem_addr|result[2]~0_combout\,
	combout => \d|Mem|Memory~1781_combout\);

-- Location: LCCOMB_X29_Y21_N24
\d|Mem|Memory~1782\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1782_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1768_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1768_combout\,
	combout => \d|Mem|Memory~1782_combout\);

-- Location: LCCOMB_X29_Y21_N2
\d|Mem|Memory~1783\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1783_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1768_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1768_combout\,
	combout => \d|Mem|Memory~1783_combout\);

-- Location: LCCOMB_X29_Y21_N28
\d|Mem|Memory~1784\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1784_combout\ = (!\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (!\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1768_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1768_combout\,
	combout => \d|Mem|Memory~1784_combout\);

-- Location: LCCOMB_X29_Y21_N22
\d|Mem|Memory~1785\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1785_combout\ = (\d|mux_mem_addr|result[1]~1_combout\ & (\d|mux_mem_addr|result[2]~0_combout\ & (\d|mux_mem_addr|result[0]~3_combout\ & \d|Mem|Memory~1768_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_mem_addr|result[1]~1_combout\,
	datab => \d|mux_mem_addr|result[2]~0_combout\,
	datac => \d|mux_mem_addr|result[0]~3_combout\,
	datad => \d|Mem|Memory~1768_combout\,
	combout => \d|Mem|Memory~1785_combout\);

-- Location: LCCOMB_X28_Y10_N20
\d|alu_out|reg_m~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~9_combout\ = (!\c|state.Reset~q\ & \d|alu|Mux5~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c|state.Reset~q\,
	datad => \d|alu|Mux5~combout\,
	combout => \d|alu_out|reg_m~9_combout\);

-- Location: LCCOMB_X28_Y16_N16
\d|memw|result[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[10]~2_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux21~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux21~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \d|file|Mux21~1_combout\,
	datac => \d|mux_B|Mux13~0_combout\,
	datad => \d|file|Mux21~3_combout\,
	combout => \d|memw|result[10]~2_combout\);

-- Location: LCCOMB_X27_Y19_N4
\d|memw|result[10]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[10]~3_combout\ = (\d|memw|result[10]~2_combout\) # ((\d|alu|Mux5~combout\ & !\c|state.SM1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|alu|Mux5~combout\,
	datac => \c|state.SM1~q\,
	datad => \d|memw|result[10]~2_combout\,
	combout => \d|memw|result[10]~3_combout\);

-- Location: LCCOMB_X28_Y16_N26
\d|memw|result[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[11]~4_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux20~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux20~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \d|mux_B|Mux13~0_combout\,
	datac => \d|file|Mux20~1_combout\,
	datad => \d|file|Mux20~3_combout\,
	combout => \d|memw|result[11]~4_combout\);

-- Location: LCCOMB_X28_Y18_N24
\d|memw|result[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[11]~5_combout\ = (\d|memw|result[11]~4_combout\) # ((\d|alu|Mux4~combout\ & !\c|state.SM1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux4~combout\,
	datac => \c|state.SM1~q\,
	datad => \d|memw|result[11]~4_combout\,
	combout => \d|memw|result[11]~5_combout\);

-- Location: LCCOMB_X30_Y12_N30
\d|alu_out|reg_m~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~10_combout\ = (\d|alu|Mux4~combout\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|alu|Mux4~combout\,
	datad => \c|state.Reset~q\,
	combout => \d|alu_out|reg_m~10_combout\);

-- Location: LCCOMB_X31_Y14_N2
\d|alu_out|reg_m~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~11_combout\ = (!\c|state.Reset~q\ & \d|alu|Mux3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|state.Reset~q\,
	datad => \d|alu|Mux3~combout\,
	combout => \d|alu_out|reg_m~11_combout\);

-- Location: LCCOMB_X29_Y14_N4
\d|memw|result[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[12]~6_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux19~1_combout\))) # (!\d|mux_B|Mux13~0_combout\ & (\d|file|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \d|file|Mux19~3_combout\,
	datac => \c|state.SM1~q\,
	datad => \d|file|Mux19~1_combout\,
	combout => \d|memw|result[12]~6_combout\);

-- Location: LCCOMB_X30_Y18_N28
\d|memw|result[12]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[12]~7_combout\ = (\d|memw|result[12]~6_combout\) # ((\d|alu|Mux3~combout\ & !\c|state.SM1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux3~combout\,
	datab => \d|memw|result[12]~6_combout\,
	datac => \c|state.SM1~q\,
	combout => \d|memw|result[12]~7_combout\);

-- Location: LCCOMB_X28_Y18_N12
\d|memw|result[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[13]~8_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux18~1_combout\))) # (!\d|mux_B|Mux13~0_combout\ & (\d|file|Mux18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux18~3_combout\,
	datab => \d|file|Mux18~1_combout\,
	datac => \c|state.SM1~q\,
	datad => \d|mux_B|Mux13~0_combout\,
	combout => \d|memw|result[13]~8_combout\);

-- Location: LCCOMB_X28_Y18_N18
\d|memw|result[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[13]~9_combout\ = (\d|memw|result[13]~8_combout\) # ((\d|alu|Mux2~combout\ & !\c|state.SM1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|memw|result[13]~8_combout\,
	datab => \d|alu|Mux2~combout\,
	datac => \c|state.SM1~q\,
	combout => \d|memw|result[13]~9_combout\);

-- Location: LCCOMB_X30_Y10_N8
\d|alu_out|reg_m~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~12_combout\ = (\d|alu|Mux2~combout\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|alu|Mux2~combout\,
	datac => \c|state.Reset~q\,
	combout => \d|alu_out|reg_m~12_combout\);

-- Location: LCCOMB_X28_Y12_N16
\d|alu_out|reg_m~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~13_combout\ = (!\c|state.Reset~q\ & ((\d|alu_out|reg_m~19_combout\ & (!\d|alu|Mux1~0_combout\ & \d|mux_alu|Mux1~1_combout\)) # (!\d|alu_out|reg_m~19_combout\ & (\d|alu|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu_out|reg_m~19_combout\,
	datab => \d|alu|Mux1~0_combout\,
	datac => \c|state.Reset~q\,
	datad => \d|mux_alu|Mux1~1_combout\,
	combout => \d|alu_out|reg_m~13_combout\);

-- Location: LCCOMB_X27_Y16_N30
\d|memw|result[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[14]~10_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux17~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux17~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \d|mux_B|Mux13~0_combout\,
	datac => \d|file|Mux17~1_combout\,
	datad => \d|file|Mux17~3_combout\,
	combout => \d|memw|result[14]~10_combout\);

-- Location: LCCOMB_X31_Y19_N24
\d|memw|result[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[14]~11_combout\ = (\d|memw|result[14]~10_combout\) # ((!\c|state.SM1~q\ & \d|alu|Mux1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|state.SM1~q\,
	datac => \d|memw|result[14]~10_combout\,
	datad => \d|alu|Mux1~combout\,
	combout => \d|memw|result[14]~11_combout\);

-- Location: LCCOMB_X32_Y18_N24
\d|memw|result[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[15]~12_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux16~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux16~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux16~1_combout\,
	datab => \d|mux_B|Mux13~0_combout\,
	datac => \d|file|Mux16~3_combout\,
	datad => \c|state.SM1~q\,
	combout => \d|memw|result[15]~12_combout\);

-- Location: LCCOMB_X32_Y20_N10
\d|memw|result[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[15]~13_combout\ = (\d|memw|result[15]~12_combout\) # ((\d|alu|Mux0~1_combout\ & !\c|state.SM1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|alu|Mux0~1_combout\,
	datac => \c|state.SM1~q\,
	datad => \d|memw|result[15]~12_combout\,
	combout => \d|memw|result[15]~13_combout\);

-- Location: LCCOMB_X30_Y10_N28
\d|alu_out|reg_m~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~14_combout\ = (!\c|state.Reset~q\ & \d|alu|Mux0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c|state.Reset~q\,
	datad => \d|alu|Mux0~1_combout\,
	combout => \d|alu_out|reg_m~14_combout\);

-- Location: LCCOMB_X27_Y20_N30
\d|memw|result[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[1]~14_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux30~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux30~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \d|file|Mux30~1_combout\,
	datac => \c|state.SM1~q\,
	datad => \d|file|Mux30~3_combout\,
	combout => \d|memw|result[1]~14_combout\);

-- Location: LCCOMB_X27_Y20_N2
\d|memw|result[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[1]~15_combout\ = (\d|memw|result[1]~14_combout\) # ((!\c|state.SM1~q\ & \d|alu|Mux14~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datac => \d|memw|result[1]~14_combout\,
	datad => \d|alu|Mux14~combout\,
	combout => \d|memw|result[1]~15_combout\);

-- Location: LCCOMB_X35_Y19_N14
\d|memw|result[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[2]~16_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux29~1_combout\))) # (!\d|mux_B|Mux13~0_combout\ & (\d|file|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \c|state.SM1~q\,
	datac => \d|file|Mux29~3_combout\,
	datad => \d|file|Mux29~1_combout\,
	combout => \d|memw|result[2]~16_combout\);

-- Location: LCCOMB_X35_Y19_N4
\d|memw|result[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[2]~17_combout\ = (\d|memw|result[2]~16_combout\) # ((!\c|state.SM1~q\ & \d|alu|Mux13~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|memw|result[2]~16_combout\,
	datac => \c|state.SM1~q\,
	datad => \d|alu|Mux13~combout\,
	combout => \d|memw|result[2]~17_combout\);

-- Location: LCCOMB_X32_Y18_N18
\d|memw|result[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[3]~18_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux28~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux28~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux28~1_combout\,
	datab => \d|mux_B|Mux13~0_combout\,
	datac => \d|file|Mux28~3_combout\,
	datad => \c|state.SM1~q\,
	combout => \d|memw|result[3]~18_combout\);

-- Location: LCCOMB_X32_Y23_N28
\d|memw|result[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[3]~19_combout\ = (\d|memw|result[3]~18_combout\) # ((\d|alu|Mux12~combout\ & !\c|state.SM1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|alu|Mux12~combout\,
	datac => \c|state.SM1~q\,
	datad => \d|memw|result[3]~18_combout\,
	combout => \d|memw|result[3]~19_combout\);

-- Location: LCCOMB_X28_Y18_N30
\d|memw|result[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[4]~20_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux27~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux27~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|file|Mux27~1_combout\,
	datab => \d|file|Mux27~3_combout\,
	datac => \c|state.SM1~q\,
	datad => \d|mux_B|Mux13~0_combout\,
	combout => \d|memw|result[4]~20_combout\);

-- Location: LCCOMB_X28_Y18_N14
\d|memw|result[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[4]~21_combout\ = (\d|memw|result[4]~20_combout\) # ((\d|alu|Mux11~combout\ & !\c|state.SM1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|memw|result[4]~20_combout\,
	datab => \d|alu|Mux11~combout\,
	datac => \c|state.SM1~q\,
	combout => \d|memw|result[4]~21_combout\);

-- Location: LCCOMB_X31_Y11_N26
\d|memw|result[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[5]~22_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux26~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux26~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \d|mux_B|Mux13~0_combout\,
	datac => \d|file|Mux26~1_combout\,
	datad => \d|file|Mux26~3_combout\,
	combout => \d|memw|result[5]~22_combout\);

-- Location: LCCOMB_X29_Y20_N20
\d|memw|result[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[5]~23_combout\ = (\d|memw|result[5]~22_combout\) # ((!\c|state.SM1~q\ & \d|alu|Mux10~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datac => \d|alu|Mux10~combout\,
	datad => \d|memw|result[5]~22_combout\,
	combout => \d|memw|result[5]~23_combout\);

-- Location: LCCOMB_X30_Y10_N0
\d|alu_out|reg_m~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~15_combout\ = (!\c|state.Reset~q\ & \d|alu|Mux9~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.Reset~q\,
	datac => \d|alu|Mux9~combout\,
	combout => \d|alu_out|reg_m~15_combout\);

-- Location: LCCOMB_X32_Y18_N12
\d|memw|result[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[6]~24_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux25~1_combout\))) # (!\d|mux_B|Mux13~0_combout\ & (\d|file|Mux25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \d|mux_B|Mux13~0_combout\,
	datac => \d|file|Mux25~3_combout\,
	datad => \d|file|Mux25~1_combout\,
	combout => \d|memw|result[6]~24_combout\);

-- Location: LCCOMB_X34_Y18_N24
\d|memw|result[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[6]~25_combout\ = (\d|memw|result[6]~24_combout\) # ((!\c|state.SM1~q\ & \d|alu|Mux9~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c|state.SM1~q\,
	datac => \d|alu|Mux9~combout\,
	datad => \d|memw|result[6]~24_combout\,
	combout => \d|memw|result[6]~25_combout\);

-- Location: LCCOMB_X30_Y10_N4
\d|alu_out|reg_m~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~16_combout\ = (!\c|state.Reset~q\ & \d|alu|Mux8~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.Reset~q\,
	datac => \d|alu|Mux8~combout\,
	combout => \d|alu_out|reg_m~16_combout\);

-- Location: LCCOMB_X32_Y12_N8
\d|memw|result[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[7]~26_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux24~1_combout\))) # (!\d|mux_B|Mux13~0_combout\ & (\d|file|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_B|Mux13~0_combout\,
	datab => \c|state.SM1~q\,
	datac => \d|file|Mux24~3_combout\,
	datad => \d|file|Mux24~1_combout\,
	combout => \d|memw|result[7]~26_combout\);

-- Location: LCCOMB_X30_Y19_N28
\d|memw|result[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[7]~27_combout\ = (\d|memw|result[7]~26_combout\) # ((!\c|state.SM1~q\ & \d|alu|Mux8~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datac => \d|memw|result[7]~26_combout\,
	datad => \d|alu|Mux8~combout\,
	combout => \d|memw|result[7]~27_combout\);

-- Location: LCCOMB_X31_Y14_N0
\d|alu_out|reg_m~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~17_combout\ = (\d|alu|Mux7~combout\ & !\c|state.Reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|alu|Mux7~combout\,
	datad => \c|state.Reset~q\,
	combout => \d|alu_out|reg_m~17_combout\);

-- Location: LCCOMB_X32_Y18_N6
\d|memw|result[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[8]~28_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux23~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux23~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \d|mux_B|Mux13~0_combout\,
	datac => \d|file|Mux23~1_combout\,
	datad => \d|file|Mux23~3_combout\,
	combout => \d|memw|result[8]~28_combout\);

-- Location: LCCOMB_X32_Y18_N4
\d|memw|result[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[8]~29_combout\ = (\d|memw|result[8]~28_combout\) # ((!\c|state.SM1~q\ & \d|alu|Mux7~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \d|alu|Mux7~combout\,
	datad => \d|memw|result[8]~28_combout\,
	combout => \d|memw|result[8]~29_combout\);

-- Location: LCCOMB_X30_Y10_N18
\d|alu_out|reg_m~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~18_combout\ = (!\c|state.Reset~q\ & \d|alu|Mux6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c|state.Reset~q\,
	datad => \d|alu|Mux6~combout\,
	combout => \d|alu_out|reg_m~18_combout\);

-- Location: LCCOMB_X27_Y17_N20
\d|memw|result[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[9]~30_combout\ = (\c|state.SM1~q\ & ((\d|mux_B|Mux13~0_combout\ & (\d|file|Mux22~1_combout\)) # (!\d|mux_B|Mux13~0_combout\ & ((\d|file|Mux22~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \d|mux_B|Mux13~0_combout\,
	datac => \d|file|Mux22~1_combout\,
	datad => \d|file|Mux22~3_combout\,
	combout => \d|memw|result[9]~30_combout\);

-- Location: LCCOMB_X31_Y17_N28
\d|memw|result[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|memw|result[9]~31_combout\ = (\d|memw|result[9]~30_combout\) # ((\d|alu|Mux6~combout\ & !\c|state.SM1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux6~combout\,
	datab => \c|state.SM1~q\,
	datac => \d|memw|result[9]~30_combout\,
	combout => \d|memw|result[9]~31_combout\);

-- Location: LCCOMB_X35_Y10_N28
\c|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|Selector3~0_combout\ = (\c|state.ADI~q\) # ((\c|state.LW2~q\) # ((!\d|IR|reg_m\(13) & \c|state.ALU~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.ADI~q\,
	datab => \d|IR|reg_m\(13),
	datac => \c|state.LW2~q\,
	datad => \c|state.ALU~q\,
	combout => \c|Selector3~0_combout\);

-- Location: LCCOMB_X31_Y10_N28
\d|CCR|reg_m~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~32_combout\ = (\c|Selector3~0_combout\ & (!\c|Selector2~0_combout\ & (!\c|state.LW2~q\ & !\c|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector3~0_combout\,
	datab => \c|Selector2~0_combout\,
	datac => \c|state.LW2~q\,
	datad => \c|Selector1~1_combout\,
	combout => \d|CCR|reg_m~32_combout\);

-- Location: LCCOMB_X35_Y10_N22
\d|CCR|reg_m~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~33_combout\ = (!\c|state.LW2~q\ & ((\c|state.ADI~q\) # ((!\d|IR|reg_m\(13) & \c|state.ALU~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.ADI~q\,
	datab => \d|IR|reg_m\(13),
	datac => \c|state.LW2~q\,
	datad => \c|state.ALU~q\,
	combout => \d|CCR|reg_m~33_combout\);

-- Location: LCCOMB_X31_Y10_N16
\d|CCR|reg_m~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~34_combout\ = (\d|alu|line1~combout\ & ((\d|CCR|reg_m~32_combout\) # ((!\d|CCR|reg_m~33_combout\ & \d|CCR|reg_m\(0))))) # (!\d|alu|line1~combout\ & (!\d|CCR|reg_m~33_combout\ & (\d|CCR|reg_m\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|line1~combout\,
	datab => \d|CCR|reg_m~33_combout\,
	datac => \d|CCR|reg_m\(0),
	datad => \d|CCR|reg_m~32_combout\,
	combout => \d|CCR|reg_m~34_combout\);

-- Location: LCCOMB_X31_Y17_N22
\d|CCR|reg_m~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~35_combout\ = (!\d|alu|Mux14~combout\ & (!\d|alu|Mux11~combout\ & (!\d|alu|Mux12~combout\ & !\d|alu|Mux9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux14~combout\,
	datab => \d|alu|Mux11~combout\,
	datac => \d|alu|Mux12~combout\,
	datad => \d|alu|Mux9~combout\,
	combout => \d|CCR|reg_m~35_combout\);

-- Location: LCCOMB_X31_Y10_N6
\d|CCR|reg_m~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~36_combout\ = (!\d|alu|Mux13~combout\ & (!\d|alu|Mux15~1_combout\ & (\d|CCR|reg_m~32_combout\ & !\d|alu|Mux10~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux13~combout\,
	datab => \d|alu|Mux15~1_combout\,
	datac => \d|CCR|reg_m~32_combout\,
	datad => \d|alu|Mux10~combout\,
	combout => \d|CCR|reg_m~36_combout\);

-- Location: LCCOMB_X28_Y14_N30
\d|CCR|reg_m~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~37_combout\ = (\d|CCR|reg_m~35_combout\ & (!\d|alu|Mux7~combout\ & (\d|CCR|reg_m~36_combout\ & !\d|alu|Mux8~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|CCR|reg_m~35_combout\,
	datab => \d|alu|Mux7~combout\,
	datac => \d|CCR|reg_m~36_combout\,
	datad => \d|alu|Mux8~combout\,
	combout => \d|CCR|reg_m~37_combout\);

-- Location: LCCOMB_X28_Y14_N0
\d|CCR|reg_m~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~38_combout\ = (!\d|alu|Mux4~combout\ & (!\d|alu|Mux6~combout\ & (\d|CCR|reg_m~37_combout\ & !\d|alu|Mux5~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|alu|Mux4~combout\,
	datab => \d|alu|Mux6~combout\,
	datac => \d|CCR|reg_m~37_combout\,
	datad => \d|alu|Mux5~combout\,
	combout => \d|CCR|reg_m~38_combout\);

-- Location: LCCOMB_X32_Y10_N12
\d|CCR|reg_m~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~39_combout\ = (\d|alu|Mux2~combout\) # ((\d|alu|Mux1~combout\) # (\d|alu|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \d|alu|Mux2~combout\,
	datac => \d|alu|Mux1~combout\,
	datad => \d|alu|Mux0~1_combout\,
	combout => \d|CCR|reg_m~39_combout\);

-- Location: LCCOMB_X30_Y14_N14
\d|CCR|reg_m~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~40_combout\ = (\d|CCR|reg_m~46_combout\ & (\d|CCR|reg_m~47_combout\ & (!\d|Mem|data_outs[1]~7_combout\ & !\d|Mem|data_outs[13]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|CCR|reg_m~46_combout\,
	datab => \d|CCR|reg_m~47_combout\,
	datac => \d|Mem|data_outs[1]~7_combout\,
	datad => \d|Mem|data_outs[13]~4_combout\,
	combout => \d|CCR|reg_m~40_combout\);

-- Location: LCCOMB_X31_Y14_N14
\d|CCR|reg_m~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~41_combout\ = (!\d|Mem|data_outs[5]~11_combout\ & (!\d|Mem|data_outs[2]~8_combout\ & (!\d|Mem|data_outs[3]~9_combout\ & !\d|Mem|data_outs[4]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|data_outs[5]~11_combout\,
	datab => \d|Mem|data_outs[2]~8_combout\,
	datac => \d|Mem|data_outs[3]~9_combout\,
	datad => \d|Mem|data_outs[4]~10_combout\,
	combout => \d|CCR|reg_m~41_combout\);

-- Location: LCCOMB_X30_Y10_N6
\d|CCR|reg_m~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~42_combout\ = (!\d|Mem|data_outs[6]~12_combout\ & (!\d|Mem|data_outs[8]~14_combout\ & (!\d|Mem|data_outs[9]~15_combout\ & !\d|Mem|data_outs[7]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|data_outs[6]~12_combout\,
	datab => \d|Mem|data_outs[8]~14_combout\,
	datac => \d|Mem|data_outs[9]~15_combout\,
	datad => \d|Mem|data_outs[7]~13_combout\,
	combout => \d|CCR|reg_m~42_combout\);

-- Location: LCCOMB_X32_Y10_N6
\d|CCR|reg_m~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~43_combout\ = (\d|CCR|reg_m~41_combout\ & (\c|state.LW2~q\ & \d|CCR|reg_m~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|CCR|reg_m~41_combout\,
	datab => \c|state.LW2~q\,
	datac => \d|CCR|reg_m~42_combout\,
	combout => \d|CCR|reg_m~43_combout\);

-- Location: LCCOMB_X32_Y10_N0
\d|CCR|reg_m~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~44_combout\ = (\d|CCR|reg_m~43_combout\ & ((\d|CCR|reg_m~40_combout\) # ((\d|CCR|reg_m\(1) & !\c|Selector3~0_combout\)))) # (!\d|CCR|reg_m~43_combout\ & (\d|CCR|reg_m\(1) & (!\c|Selector3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|CCR|reg_m~43_combout\,
	datab => \d|CCR|reg_m\(1),
	datac => \c|Selector3~0_combout\,
	datad => \d|CCR|reg_m~40_combout\,
	combout => \d|CCR|reg_m~44_combout\);

-- Location: LCCOMB_X32_Y10_N8
\d|CCR|reg_m~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~45_combout\ = (\d|CCR|reg_m~44_combout\) # ((!\d|CCR|reg_m~39_combout\ & (!\d|alu|Mux3~combout\ & \d|CCR|reg_m~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|CCR|reg_m~39_combout\,
	datab => \d|alu|Mux3~combout\,
	datac => \d|CCR|reg_m~38_combout\,
	datad => \d|CCR|reg_m~44_combout\,
	combout => \d|CCR|reg_m~45_combout\);

-- Location: LCCOMB_X34_Y10_N30
\c|WideOr12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c|WideOr12~combout\ = ((\c|state.ADI_w~q\) # ((\c|state.LW1~q\) # (\c|state.LHI~q\))) # (!\c|WideOr14~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|WideOr14~1_combout\,
	datab => \c|state.ADI_w~q\,
	datac => \c|state.LW1~q\,
	datad => \c|state.LHI~q\,
	combout => \c|WideOr12~combout\);

-- Location: LCCOMB_X36_Y14_N10
\d|p|in~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~16_combout\ = (\d|p|in~12_combout\) # ((\d|IR|reg_m\(2) & (!\c|state.LM1~q\ & !\c|state.SM1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(2),
	datab => \c|state.LM1~q\,
	datac => \c|state.SM1~q\,
	datad => \d|p|in~12_combout\,
	combout => \d|p|in~16_combout\);

-- Location: LCCOMB_X36_Y14_N28
\d|p|in~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|p|in~17_combout\ = (\d|p|in~13_combout\) # ((\d|IR|reg_m\(3) & (!\c|state.LM1~q\ & !\c|state.SM1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|IR|reg_m\(3),
	datab => \c|state.LM1~q\,
	datac => \c|state.SM1~q\,
	datad => \d|p|in~13_combout\,
	combout => \d|p|in~17_combout\);

-- Location: LCCOMB_X30_Y12_N16
\d|regA|reg_m~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~35_combout\ = (\c|state.LM1~q\ & (((\d|alu|Mux15~1_combout\)))) # (!\c|state.LM1~q\ & ((\c|state.SM1~q\ & ((\d|alu|Mux15~1_combout\))) # (!\c|state.SM1~q\ & (\d|mux_A|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LM1~q\,
	datab => \c|state.SM1~q\,
	datac => \d|mux_A|Mux15~5_combout\,
	datad => \d|alu|Mux15~1_combout\,
	combout => \d|regA|reg_m~35_combout\);

-- Location: LCCOMB_X30_Y12_N2
\d|regA|reg_m~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~36_combout\ = (\c|state.LM1~q\ & (((\d|alu|Mux14~combout\)))) # (!\c|state.LM1~q\ & ((\c|state.SM1~q\ & ((\d|alu|Mux14~combout\))) # (!\c|state.SM1~q\ & (\d|mux_A|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LM1~q\,
	datab => \c|state.SM1~q\,
	datac => \d|mux_A|Mux14~5_combout\,
	datad => \d|alu|Mux14~combout\,
	combout => \d|regA|reg_m~36_combout\);

-- Location: LCCOMB_X30_Y12_N4
\d|regA|reg_m~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~37_combout\ = (\c|state.LM1~q\ & (((\d|alu|Mux13~combout\)))) # (!\c|state.LM1~q\ & ((\c|state.SM1~q\ & (\d|alu|Mux13~combout\)) # (!\c|state.SM1~q\ & ((\d|mux_A|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LM1~q\,
	datab => \c|state.SM1~q\,
	datac => \d|alu|Mux13~combout\,
	datad => \d|mux_A|Mux13~5_combout\,
	combout => \d|regA|reg_m~37_combout\);

-- Location: LCCOMB_X30_Y11_N0
\d|regA|reg_m~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~38_combout\ = (\c|state.LM1~q\ & (((\d|alu|Mux12~combout\)))) # (!\c|state.LM1~q\ & ((\c|state.SM1~q\ & ((\d|alu|Mux12~combout\))) # (!\c|state.SM1~q\ & (\d|mux_A|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux12~5_combout\,
	datab => \c|state.LM1~q\,
	datac => \c|state.SM1~q\,
	datad => \d|alu|Mux12~combout\,
	combout => \d|regA|reg_m~38_combout\);

-- Location: LCCOMB_X30_Y12_N14
\d|regA|reg_m~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~39_combout\ = (\c|state.LM1~q\ & (((\d|alu|Mux11~combout\)))) # (!\c|state.LM1~q\ & ((\c|state.SM1~q\ & (\d|alu|Mux11~combout\)) # (!\c|state.SM1~q\ & ((\d|mux_A|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LM1~q\,
	datab => \c|state.SM1~q\,
	datac => \d|alu|Mux11~combout\,
	datad => \d|mux_A|Mux11~5_combout\,
	combout => \d|regA|reg_m~39_combout\);

-- Location: LCCOMB_X30_Y12_N24
\d|regA|reg_m~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~40_combout\ = (\c|state.LM1~q\ & (((\d|alu|Mux10~combout\)))) # (!\c|state.LM1~q\ & ((\c|state.SM1~q\ & (\d|alu|Mux10~combout\)) # (!\c|state.SM1~q\ & ((\d|mux_A|Mux10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LM1~q\,
	datab => \c|state.SM1~q\,
	datac => \d|alu|Mux10~combout\,
	datad => \d|mux_A|Mux10~5_combout\,
	combout => \d|regA|reg_m~40_combout\);

-- Location: LCCOMB_X30_Y11_N2
\d|regA|reg_m~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~41_combout\ = (\c|state.SM1~q\ & (((\d|alu|Mux9~combout\)))) # (!\c|state.SM1~q\ & ((\c|state.LM1~q\ & (\d|alu|Mux9~combout\)) # (!\c|state.LM1~q\ & ((\d|mux_A|Mux9~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \c|state.LM1~q\,
	datac => \d|alu|Mux9~combout\,
	datad => \d|mux_A|Mux9~5_combout\,
	combout => \d|regA|reg_m~41_combout\);

-- Location: LCCOMB_X30_Y11_N4
\d|regA|reg_m~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~42_combout\ = (\c|state.LM1~q\ & (((\d|alu|Mux8~combout\)))) # (!\c|state.LM1~q\ & ((\c|state.SM1~q\ & ((\d|alu|Mux8~combout\))) # (!\c|state.SM1~q\ & (\d|mux_A|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|mux_A|Mux8~5_combout\,
	datab => \c|state.LM1~q\,
	datac => \c|state.SM1~q\,
	datad => \d|alu|Mux8~combout\,
	combout => \d|regA|reg_m~42_combout\);

-- Location: LCCOMB_X30_Y12_N18
\d|regA|reg_m~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~43_combout\ = (\c|state.LM1~q\ & (((\d|alu|Mux7~combout\)))) # (!\c|state.LM1~q\ & ((\c|state.SM1~q\ & (\d|alu|Mux7~combout\)) # (!\c|state.SM1~q\ & ((\d|mux_A|Mux7~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LM1~q\,
	datab => \c|state.SM1~q\,
	datac => \d|alu|Mux7~combout\,
	datad => \d|mux_A|Mux7~5_combout\,
	combout => \d|regA|reg_m~43_combout\);

-- Location: LCCOMB_X28_Y10_N0
\d|regA|reg_m~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~44_combout\ = (\c|state.LM1~q\ & (((\d|alu|Mux6~combout\)))) # (!\c|state.LM1~q\ & ((\c|state.SM1~q\ & ((\d|alu|Mux6~combout\))) # (!\c|state.SM1~q\ & (\d|mux_A|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LM1~q\,
	datab => \d|mux_A|Mux6~5_combout\,
	datac => \c|state.SM1~q\,
	datad => \d|alu|Mux6~combout\,
	combout => \d|regA|reg_m~44_combout\);

-- Location: LCCOMB_X28_Y10_N10
\d|regA|reg_m~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~45_combout\ = (\c|state.LM1~q\ & (\d|alu|Mux5~combout\)) # (!\c|state.LM1~q\ & ((\c|state.SM1~q\ & (\d|alu|Mux5~combout\)) # (!\c|state.SM1~q\ & ((\d|mux_A|Mux5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LM1~q\,
	datab => \d|alu|Mux5~combout\,
	datac => \c|state.SM1~q\,
	datad => \d|mux_A|Mux5~5_combout\,
	combout => \d|regA|reg_m~45_combout\);

-- Location: LCCOMB_X30_Y12_N28
\d|regA|reg_m~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~46_combout\ = (\c|state.LM1~q\ & (\d|alu|Mux4~combout\)) # (!\c|state.LM1~q\ & ((\c|state.SM1~q\ & (\d|alu|Mux4~combout\)) # (!\c|state.SM1~q\ & ((\d|mux_A|Mux4~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LM1~q\,
	datab => \d|alu|Mux4~combout\,
	datac => \d|mux_A|Mux4~5_combout\,
	datad => \c|state.SM1~q\,
	combout => \d|regA|reg_m~46_combout\);

-- Location: LCCOMB_X28_Y10_N4
\d|regA|reg_m~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~47_combout\ = (\c|state.LM1~q\ & (((\d|alu|Mux3~combout\)))) # (!\c|state.LM1~q\ & ((\c|state.SM1~q\ & ((\d|alu|Mux3~combout\))) # (!\c|state.SM1~q\ & (\d|mux_A|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LM1~q\,
	datab => \d|mux_A|Mux3~5_combout\,
	datac => \c|state.SM1~q\,
	datad => \d|alu|Mux3~combout\,
	combout => \d|regA|reg_m~47_combout\);

-- Location: LCCOMB_X28_Y10_N6
\d|regA|reg_m~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~48_combout\ = (\c|state.SM1~q\ & (\d|alu|Mux2~combout\)) # (!\c|state.SM1~q\ & ((\c|state.LM1~q\ & (\d|alu|Mux2~combout\)) # (!\c|state.LM1~q\ & ((\d|mux_A|Mux2~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \d|alu|Mux2~combout\,
	datac => \d|mux_A|Mux2~5_combout\,
	datad => \c|state.LM1~q\,
	combout => \d|regA|reg_m~48_combout\);

-- Location: LCCOMB_X28_Y10_N8
\d|regA|reg_m~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~49_combout\ = (\c|state.LM1~q\ & (((\d|alu|Mux0~1_combout\)))) # (!\c|state.LM1~q\ & ((\c|state.SM1~q\ & ((\d|alu|Mux0~1_combout\))) # (!\c|state.SM1~q\ & (\d|mux_A|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.LM1~q\,
	datab => \d|mux_A|Mux0~5_combout\,
	datac => \c|state.SM1~q\,
	datad => \d|alu|Mux0~1_combout\,
	combout => \d|regA|reg_m~49_combout\);

-- Location: LCCOMB_X28_Y12_N24
\d|regA|reg_m~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|regA|reg_m~50_combout\ = (\c|state.SM1~q\ & (((\d|alu|Mux1~combout\)))) # (!\c|state.SM1~q\ & ((\c|state.LM1~q\ & (\d|alu|Mux1~combout\)) # (!\c|state.LM1~q\ & ((\d|mux_A|Mux1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|state.SM1~q\,
	datab => \c|state.LM1~q\,
	datac => \d|alu|Mux1~combout\,
	datad => \d|mux_A|Mux1~5_combout\,
	combout => \d|regA|reg_m~50_combout\);

-- Location: LCCOMB_X28_Y12_N30
\d|alu_out|reg_m~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|alu_out|reg_m~19_combout\ = (\c|Selector1~1_combout\ & (\c|Selector2~0_combout\ & ((!\d|mux_A|Mux1~5_combout\) # (!\d|alu|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c|Selector1~1_combout\,
	datab => \d|alu|Mux1~0_combout\,
	datac => \c|Selector2~0_combout\,
	datad => \d|mux_A|Mux1~5_combout\,
	combout => \d|alu_out|reg_m~19_combout\);

-- Location: LCCOMB_X30_Y14_N0
\d|CCR|reg_m~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~46_combout\ = ((!\d|Mem|Memory~1081_combout\ & (!\d|Mem|Memory~1123_combout\ & !\d|Mem|Memory~1333_combout\))) # (!\d|Mem|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1081_combout\,
	datab => \d|Mem|Memory~1123_combout\,
	datac => \d|Mem|Equal1~0_combout\,
	datad => \d|Mem|Memory~1333_combout\,
	combout => \d|CCR|reg_m~46_combout\);

-- Location: LCCOMB_X30_Y14_N2
\d|CCR|reg_m~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|CCR|reg_m~47_combout\ = ((!\d|Mem|Memory~1207_combout\ & (!\d|Mem|Memory~1291_combout\ & !\d|Mem|Memory~1165_combout\))) # (!\d|Mem|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \d|Mem|Memory~1207_combout\,
	datab => \d|Mem|Memory~1291_combout\,
	datac => \d|Mem|Equal1~0_combout\,
	datad => \d|Mem|Memory~1165_combout\,
	combout => \d|CCR|reg_m~47_combout\);

-- Location: LCCOMB_X34_Y23_N24
\d|Mem|Memory~1786\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1786_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1786_combout\);

-- Location: LCCOMB_X34_Y18_N8
\d|Mem|Memory~1787\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1787_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1787_combout\);

-- Location: LCCOMB_X31_Y21_N0
\d|Mem|Memory~1788\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1788_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1788_combout\);

-- Location: LCCOMB_X32_Y24_N8
\d|Mem|Memory~1789\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1789_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1789_combout\);

-- Location: LCCOMB_X32_Y24_N2
\d|Mem|Memory~1790\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1790_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1790_combout\);

-- Location: LCCOMB_X31_Y26_N16
\d|Mem|Memory~1791\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1791_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1791_combout\);

-- Location: LCCOMB_X31_Y20_N24
\d|Mem|Memory~1792\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1792_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1792_combout\);

-- Location: LCCOMB_X28_Y22_N8
\d|Mem|Memory~1793\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1793_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1793_combout\);

-- Location: LCCOMB_X28_Y20_N16
\d|Mem|Memory~1794\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1794_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1794_combout\);

-- Location: LCCOMB_X29_Y19_N0
\d|Mem|Memory~1795\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1795_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1795_combout\);

-- Location: LCCOMB_X29_Y19_N26
\d|Mem|Memory~1796\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1796_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1796_combout\);

-- Location: LCCOMB_X35_Y24_N16
\d|Mem|Memory~1797\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1797_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1797_combout\);

-- Location: LCCOMB_X36_Y24_N2
\d|Mem|Memory~1798\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1798_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1798_combout\);

-- Location: LCCOMB_X36_Y22_N16
\d|Mem|Memory~1799\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1799_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1799_combout\);

-- Location: LCCOMB_X30_Y21_N0
\d|Mem|Memory~1800\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1800_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1800_combout\);

-- Location: LCCOMB_X36_Y23_N8
\d|Mem|Memory~1801\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1801_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1801_combout\);

-- Location: LCCOMB_X36_Y25_N16
\d|Mem|Memory~1802\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1802_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1802_combout\);

-- Location: LCCOMB_X26_Y19_N16
\d|Mem|Memory~1803\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1803_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1803_combout\);

-- Location: LCCOMB_X26_Y19_N2
\d|Mem|Memory~1804\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1804_combout\ = !\d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~1804_combout\);

-- Location: LCCOMB_X26_Y19_N14
\d|Mem|Memory~1805\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1805_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1805_combout\);

-- Location: LCCOMB_X26_Y19_N8
\d|Mem|Memory~1806\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1806_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1806_combout\);

-- Location: LCCOMB_X28_Y22_N10
\d|Mem|Memory~1807\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1807_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1807_combout\);

-- Location: LCCOMB_X26_Y22_N16
\d|Mem|Memory~1808\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1808_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1808_combout\);

-- Location: LCCOMB_X29_Y23_N4
\d|Mem|Memory~1809\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1809_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1809_combout\);

-- Location: LCCOMB_X36_Y25_N26
\d|Mem|Memory~1810\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1810_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1810_combout\);

-- Location: LCCOMB_X35_Y24_N6
\d|Mem|Memory~1811\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1811_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1811_combout\);

-- Location: LCCOMB_X34_Y24_N14
\d|Mem|Memory~1812\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1812_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1812_combout\);

-- Location: LCCOMB_X31_Y21_N18
\d|Mem|Memory~1813\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1813_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1813_combout\);

-- Location: LCCOMB_X31_Y20_N12
\d|Mem|Memory~1814\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1814_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1814_combout\);

-- Location: LCCOMB_X36_Y23_N18
\d|Mem|Memory~1815\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1815_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1815_combout\);

-- Location: LCCOMB_X35_Y20_N30
\d|Mem|Memory~1816\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1816_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1816_combout\);

-- Location: LCCOMB_X36_Y22_N10
\d|Mem|Memory~1817\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1817_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1817_combout\);

-- Location: LCCOMB_X28_Y25_N2
\d|Mem|Memory~1818\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1818_combout\ = !\d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~1818_combout\);

-- Location: LCCOMB_X29_Y23_N6
\d|Mem|Memory~1819\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1819_combout\ = !\d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~1819_combout\);

-- Location: LCCOMB_X35_Y21_N8
\d|Mem|Memory~1820\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1820_combout\ = !\d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~1820_combout\);

-- Location: LCCOMB_X36_Y25_N12
\d|Mem|Memory~1821\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1821_combout\ = !\d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~1821_combout\);

-- Location: LCCOMB_X35_Y24_N0
\d|Mem|Memory~1822\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1822_combout\ = !\d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~1822_combout\);

-- Location: LCCOMB_X30_Y20_N22
\d|Mem|Memory~1823\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1823_combout\ = !\d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~1823_combout\);

-- Location: LCCOMB_X31_Y24_N24
\d|Mem|Memory~1824\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1824_combout\ = !\d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~1824_combout\);

-- Location: LCCOMB_X36_Y23_N30
\d|Mem|Memory~1825\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1825_combout\ = !\d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~1825_combout\);

-- Location: LCCOMB_X36_Y22_N4
\d|Mem|Memory~1826\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1826_combout\ = !\d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~1826_combout\);

-- Location: LCCOMB_X36_Y21_N0
\d|Mem|Memory~1827\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1827_combout\ = !\d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~1827_combout\);

-- Location: LCCOMB_X28_Y22_N20
\d|Mem|Memory~1828\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1828_combout\ = !\d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~1828_combout\);

-- Location: LCCOMB_X28_Y20_N2
\d|Mem|Memory~1829\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1829_combout\ = !\d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~1829_combout\);

-- Location: LCCOMB_X31_Y21_N4
\d|Mem|Memory~1830\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1830_combout\ = !\d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~1830_combout\);

-- Location: LCCOMB_X31_Y20_N18
\d|Mem|Memory~1831\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1831_combout\ = !\d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1831_combout\);

-- Location: LCCOMB_X31_Y21_N22
\d|Mem|Memory~1832\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1832_combout\ = !\d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1832_combout\);

-- Location: LCCOMB_X32_Y22_N26
\d|Mem|Memory~1833\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1833_combout\ = !\d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1833_combout\);

-- Location: LCCOMB_X28_Y22_N14
\d|Mem|Memory~1834\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1834_combout\ = !\d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1834_combout\);

-- Location: LCCOMB_X32_Y19_N24
\d|Mem|Memory~1835\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1835_combout\ = !\d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1835_combout\);

-- Location: LCCOMB_X31_Y24_N26
\d|Mem|Memory~1836\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1836_combout\ = !\d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1836_combout\);

-- Location: LCCOMB_X29_Y24_N2
\d|Mem|Memory~1837\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1837_combout\ = !\d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1837_combout\);

-- Location: LCCOMB_X36_Y22_N30
\d|Mem|Memory~1838\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1838_combout\ = !\d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1838_combout\);

-- Location: LCCOMB_X35_Y20_N12
\d|Mem|Memory~1839\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1839_combout\ = !\d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1839_combout\);

-- Location: LCCOMB_X35_Y25_N0
\d|Mem|Memory~1840\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1840_combout\ = !\d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1840_combout\);

-- Location: LCCOMB_X36_Y25_N30
\d|Mem|Memory~1841\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1841_combout\ = !\d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1841_combout\);

-- Location: LCCOMB_X26_Y19_N28
\d|Mem|Memory~1842\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1842_combout\ = !\d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1842_combout\);

-- Location: LCCOMB_X26_Y19_N30
\d|Mem|Memory~1843\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1843_combout\ = !\d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1843_combout\);

-- Location: LCCOMB_X34_Y24_N4
\d|Mem|Memory~1844\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1844_combout\ = !\d|memw|result[13]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[13]~9_combout\,
	combout => \d|Mem|Memory~1844_combout\);

-- Location: LCCOMB_X36_Y24_N4
\d|Mem|Memory~1845\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1845_combout\ = !\d|memw|result[13]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[13]~9_combout\,
	combout => \d|Mem|Memory~1845_combout\);

-- Location: LCCOMB_X36_Y24_N14
\d|Mem|Memory~1846\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1846_combout\ = !\d|memw|result[13]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[13]~9_combout\,
	combout => \d|Mem|Memory~1846_combout\);

-- Location: LCCOMB_X35_Y20_N6
\d|Mem|Memory~1847\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1847_combout\ = !\d|memw|result[13]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[13]~9_combout\,
	combout => \d|Mem|Memory~1847_combout\);

-- Location: LCCOMB_X29_Y24_N6
\d|Mem|Memory~1848\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1848_combout\ = !\d|memw|result[13]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[13]~9_combout\,
	combout => \d|Mem|Memory~1848_combout\);

-- Location: LCCOMB_X29_Y23_N10
\d|Mem|Memory~1849\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1849_combout\ = !\d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~1849_combout\);

-- Location: LCCOMB_X28_Y18_N6
\d|Mem|Memory~1850\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1850_combout\ = !\d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~1850_combout\);

-- Location: LCCOMB_X36_Y25_N28
\d|Mem|Memory~1851\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1851_combout\ = !\d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~1851_combout\);

-- Location: LCCOMB_X35_Y25_N30
\d|Mem|Memory~1852\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1852_combout\ = !\d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~1852_combout\);

-- Location: LCCOMB_X29_Y24_N28
\d|Mem|Memory~1853\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1853_combout\ = !\d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~1853_combout\);

-- Location: LCCOMB_X30_Y19_N26
\d|Mem|Memory~1854\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1854_combout\ = !\d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~1854_combout\);

-- Location: LCCOMB_X36_Y21_N4
\d|Mem|Memory~1855\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1855_combout\ = !\d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~1855_combout\);

-- Location: LCCOMB_X28_Y20_N8
\d|Mem|Memory~1856\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1856_combout\ = !\d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~1856_combout\);

-- Location: LCCOMB_X26_Y22_N2
\d|Mem|Memory~1857\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1857_combout\ = !\d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~1857_combout\);

-- Location: LCCOMB_X36_Y20_N0
\d|Mem|Memory~1858\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1858_combout\ = !\d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~1858_combout\);

-- Location: LCCOMB_X35_Y22_N6
\d|Mem|Memory~1859\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1859_combout\ = !\d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~1859_combout\);

-- Location: LCCOMB_X32_Y22_N6
\d|Mem|Memory~1860\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1860_combout\ = !\d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~1860_combout\);

-- Location: LCCOMB_X28_Y20_N10
\d|Mem|Memory~1861\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1861_combout\ = !\d|memw|result[15]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[15]~13_combout\,
	combout => \d|Mem|Memory~1861_combout\);

-- Location: LCCOMB_X32_Y25_N24
\d|Mem|Memory~1862\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1862_combout\ = !\d|memw|result[15]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[15]~13_combout\,
	combout => \d|Mem|Memory~1862_combout\);

-- Location: LCCOMB_X37_Y23_N26
\d|Mem|Memory~1863\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1863_combout\ = !\d|memw|result[15]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[15]~13_combout\,
	combout => \d|Mem|Memory~1863_combout\);

-- Location: LCCOMB_X30_Y19_N10
\d|Mem|Memory~1864\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1864_combout\ = !\d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~1864_combout\);

-- Location: LCCOMB_X28_Y22_N24
\d|Mem|Memory~1865\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1865_combout\ = !\d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~1865_combout\);

-- Location: LCCOMB_X28_Y20_N12
\d|Mem|Memory~1866\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1866_combout\ = !\d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~1866_combout\);

-- Location: LCCOMB_X26_Y18_N18
\d|Mem|Memory~1867\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1867_combout\ = !\d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~1867_combout\);

-- Location: LCCOMB_X27_Y19_N20
\d|Mem|Memory~1868\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1868_combout\ = !\d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~1868_combout\);

-- Location: LCCOMB_X34_Y24_N20
\d|Mem|Memory~1869\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1869_combout\ = !\d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~1869_combout\);

-- Location: LCCOMB_X35_Y25_N26
\d|Mem|Memory~1870\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1870_combout\ = !\d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~1870_combout\);

-- Location: LCCOMB_X34_Y22_N24
\d|Mem|Memory~1871\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1871_combout\ = !\d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~1871_combout\);

-- Location: LCCOMB_X31_Y21_N16
\d|Mem|Memory~1872\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1872_combout\ = !\d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~1872_combout\);

-- Location: LCCOMB_X36_Y24_N20
\d|Mem|Memory~1873\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1873_combout\ = !\d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~1873_combout\);

-- Location: LCCOMB_X30_Y18_N12
\d|Mem|Memory~1874\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1874_combout\ = !\d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~1874_combout\);

-- Location: LCCOMB_X31_Y24_N28
\d|Mem|Memory~1875\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1875_combout\ = !\d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~1875_combout\);

-- Location: LCCOMB_X29_Y23_N28
\d|Mem|Memory~1876\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1876_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1876_combout\);

-- Location: LCCOMB_X30_Y18_N14
\d|Mem|Memory~1877\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1877_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1877_combout\);

-- Location: LCCOMB_X28_Y18_N22
\d|Mem|Memory~1878\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1878_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1878_combout\);

-- Location: LCCOMB_X28_Y18_N8
\d|Mem|Memory~1879\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1879_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1879_combout\);

-- Location: LCCOMB_X29_Y18_N28
\d|Mem|Memory~1880\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1880_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1880_combout\);

-- Location: LCCOMB_X35_Y25_N22
\d|Mem|Memory~1881\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1881_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1881_combout\);

-- Location: LCCOMB_X26_Y25_N30
\d|Mem|Memory~1882\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1882_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1882_combout\);

-- Location: LCCOMB_X36_Y21_N16
\d|Mem|Memory~1883\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1883_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1883_combout\);

-- Location: LCCOMB_X30_Y19_N24
\d|Mem|Memory~1884\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1884_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1884_combout\);

-- Location: LCCOMB_X37_Y23_N0
\d|Mem|Memory~1885\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1885_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1885_combout\);

-- Location: LCCOMB_X36_Y20_N16
\d|Mem|Memory~1886\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1886_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1886_combout\);

-- Location: LCCOMB_X35_Y22_N18
\d|Mem|Memory~1887\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1887_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1887_combout\);

-- Location: LCCOMB_X31_Y21_N26
\d|Mem|Memory~1888\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1888_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1888_combout\);

-- Location: LCCOMB_X34_Y23_N10
\d|Mem|Memory~1889\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1889_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1889_combout\);

-- Location: LCCOMB_X32_Y22_N10
\d|Mem|Memory~1890\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1890_combout\ = !\d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1890_combout\);

-- Location: LCCOMB_X30_Y18_N16
\d|Mem|Memory~1891\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1891_combout\ = !\d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~1891_combout\);

-- Location: LCCOMB_X32_Y19_N22
\d|Mem|Memory~1892\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1892_combout\ = !\d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~1892_combout\);

-- Location: LCCOMB_X28_Y22_N12
\d|Mem|Memory~1893\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1893_combout\ = !\d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~1893_combout\);

-- Location: LCCOMB_X28_Y20_N24
\d|Mem|Memory~1894\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1894_combout\ = !\d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~1894_combout\);

-- Location: LCCOMB_X37_Y23_N2
\d|Mem|Memory~1895\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1895_combout\ = !\d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~1895_combout\);

-- Location: LCCOMB_X32_Y25_N28
\d|Mem|Memory~1896\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1896_combout\ = !\d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~1896_combout\);

-- Location: LCCOMB_X37_Y23_N20
\d|Mem|Memory~1897\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1897_combout\ = !\d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~1897_combout\);

-- Location: LCCOMB_X35_Y22_N22
\d|Mem|Memory~1898\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1898_combout\ = !\d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~1898_combout\);

-- Location: LCCOMB_X36_Y22_N6
\d|Mem|Memory~1899\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1899_combout\ = !\d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~1899_combout\);

-- Location: LCCOMB_X28_Y18_N28
\d|Mem|Memory~1900\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1900_combout\ = !\d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~1900_combout\);

-- Location: LCCOMB_X32_Y19_N0
\d|Mem|Memory~1901\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1901_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1901_combout\);

-- Location: LCCOMB_X28_Y22_N30
\d|Mem|Memory~1902\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1902_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1902_combout\);

-- Location: LCCOMB_X26_Y18_N12
\d|Mem|Memory~1903\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1903_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1903_combout\);

-- Location: LCCOMB_X27_Y22_N26
\d|Mem|Memory~1904\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1904_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1904_combout\);

-- Location: LCCOMB_X35_Y21_N10
\d|Mem|Memory~1905\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1905_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1905_combout\);

-- Location: LCCOMB_X36_Y19_N26
\d|Mem|Memory~1906\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1906_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1906_combout\);

-- Location: LCCOMB_X32_Y25_N30
\d|Mem|Memory~1907\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1907_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1907_combout\);

-- Location: LCCOMB_X31_Y21_N14
\d|Mem|Memory~1908\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1908_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1908_combout\);

-- Location: LCCOMB_X36_Y24_N0
\d|Mem|Memory~1909\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1909_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1909_combout\);

-- Location: LCCOMB_X37_Y23_N22
\d|Mem|Memory~1910\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1910_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1910_combout\);

-- Location: LCCOMB_X37_Y23_N8
\d|Mem|Memory~1911\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1911_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1911_combout\);

-- Location: LCCOMB_X35_Y20_N28
\d|Mem|Memory~1912\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1912_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1912_combout\);

-- Location: LCCOMB_X29_Y18_N24
\d|Mem|Memory~1913\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1913_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1913_combout\);

-- Location: LCCOMB_X29_Y24_N12
\d|Mem|Memory~1914\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1914_combout\ = !\d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~1914_combout\);

-- Location: LCCOMB_X26_Y18_N6
\d|Mem|Memory~1915\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1915_combout\ = !\d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~1915_combout\);

-- Location: LCCOMB_X32_Y25_N12
\d|Mem|Memory~1916\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1916_combout\ = !\d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~1916_combout\);

-- Location: LCCOMB_X35_Y21_N22
\d|Mem|Memory~1917\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1917_combout\ = !\d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~1917_combout\);

-- Location: LCCOMB_X36_Y21_N24
\d|Mem|Memory~1918\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1918_combout\ = !\d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~1918_combout\);

-- Location: LCCOMB_X32_Y19_N2
\d|Mem|Memory~1919\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1919_combout\ = !\d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~1919_combout\);

-- Location: LCCOMB_X36_Y22_N26
\d|Mem|Memory~1920\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1920_combout\ = !\d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~1920_combout\);

-- Location: LCCOMB_X28_Y22_N0
\d|Mem|Memory~1921\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1921_combout\ = !\d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~1921_combout\);

-- Location: LCCOMB_X26_Y22_N30
\d|Mem|Memory~1922\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1922_combout\ = !\d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~1922_combout\);

-- Location: LCCOMB_X35_Y18_N6
\d|Mem|Memory~1923\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1923_combout\ = !\d|memw|result[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[6]~25_combout\,
	combout => \d|Mem|Memory~1923_combout\);

-- Location: LCCOMB_X32_Y22_N2
\d|Mem|Memory~1924\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1924_combout\ = !\d|memw|result[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[6]~25_combout\,
	combout => \d|Mem|Memory~1924_combout\);

-- Location: LCCOMB_X32_Y19_N20
\d|Mem|Memory~1925\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1925_combout\ = !\d|memw|result[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[6]~25_combout\,
	combout => \d|Mem|Memory~1925_combout\);

-- Location: LCCOMB_X28_Y22_N18
\d|Mem|Memory~1926\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1926_combout\ = !\d|memw|result[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[6]~25_combout\,
	combout => \d|Mem|Memory~1926_combout\);

-- Location: LCCOMB_X28_Y20_N28
\d|Mem|Memory~1927\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1927_combout\ = !\d|memw|result[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[6]~25_combout\,
	combout => \d|Mem|Memory~1927_combout\);

-- Location: LCCOMB_X32_Y25_N22
\d|Mem|Memory~1928\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1928_combout\ = !\d|memw|result[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[6]~25_combout\,
	combout => \d|Mem|Memory~1928_combout\);

-- Location: LCCOMB_X36_Y19_N2
\d|Mem|Memory~1929\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1929_combout\ = !\d|memw|result[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[6]~25_combout\,
	combout => \d|Mem|Memory~1929_combout\);

-- Location: LCCOMB_X36_Y25_N8
\d|Mem|Memory~1930\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1930_combout\ = !\d|memw|result[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[6]~25_combout\,
	combout => \d|Mem|Memory~1930_combout\);

-- Location: LCCOMB_X35_Y22_N30
\d|Mem|Memory~1931\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1931_combout\ = !\d|memw|result[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[6]~25_combout\,
	combout => \d|Mem|Memory~1931_combout\);

-- Location: LCCOMB_X36_Y22_N22
\d|Mem|Memory~1932\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1932_combout\ = !\d|memw|result[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[6]~25_combout\,
	combout => \d|Mem|Memory~1932_combout\);

-- Location: LCCOMB_X28_Y18_N2
\d|Mem|Memory~1933\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1933_combout\ = !\d|memw|result[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[6]~25_combout\,
	combout => \d|Mem|Memory~1933_combout\);

-- Location: LCCOMB_X26_Y19_N24
\d|Mem|Memory~1934\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1934_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1934_combout\);

-- Location: LCCOMB_X30_Y19_N14
\d|Mem|Memory~1935\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1935_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1935_combout\);

-- Location: LCCOMB_X29_Y23_N20
\d|Mem|Memory~1936\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1936_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1936_combout\);

-- Location: LCCOMB_X28_Y22_N4
\d|Mem|Memory~1937\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1937_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1937_combout\);

-- Location: LCCOMB_X26_Y19_N20
\d|Mem|Memory~1938\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1938_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1938_combout\);

-- Location: LCCOMB_X26_Y20_N30
\d|Mem|Memory~1939\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1939_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1939_combout\);

-- Location: LCCOMB_X29_Y22_N30
\d|Mem|Memory~1940\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1940_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1940_combout\);

-- Location: LCCOMB_X34_Y24_N28
\d|Mem|Memory~1941\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1941_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1941_combout\);

-- Location: LCCOMB_X31_Y20_N14
\d|Mem|Memory~1942\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1942_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1942_combout\);

-- Location: LCCOMB_X35_Y24_N20
\d|Mem|Memory~1943\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1943_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1943_combout\);

-- Location: LCCOMB_X35_Y24_N22
\d|Mem|Memory~1944\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1944_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1944_combout\);

-- Location: LCCOMB_X31_Y21_N6
\d|Mem|Memory~1945\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1945_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1945_combout\);

-- Location: LCCOMB_X32_Y22_N30
\d|Mem|Memory~1946\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1946_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1946_combout\);

-- Location: LCCOMB_X36_Y23_N16
\d|Mem|Memory~1947\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1947_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1947_combout\);

-- Location: LCCOMB_X36_Y23_N2
\d|Mem|Memory~1948\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1948_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1948_combout\);

-- Location: LCCOMB_X35_Y22_N24
\d|Mem|Memory~1949\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1949_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1949_combout\);

-- Location: LCCOMB_X36_Y19_N12
\d|Mem|Memory~1950\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1950_combout\ = !\d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1950_combout\);

-- Location: LCCOMB_X29_Y20_N28
\d|Mem|Memory~1951\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1951_combout\ = !\d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1951_combout\);

-- Location: LCCOMB_X26_Y18_N28
\d|Mem|Memory~1952\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1952_combout\ = !\d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1952_combout\);

-- Location: LCCOMB_X32_Y25_N6
\d|Mem|Memory~1953\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1953_combout\ = !\d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1953_combout\);

-- Location: LCCOMB_X35_Y21_N14
\d|Mem|Memory~1954\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1954_combout\ = !\d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1954_combout\);

-- Location: LCCOMB_X30_Y20_N14
\d|Mem|Memory~1955\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1955_combout\ = !\d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1955_combout\);

-- Location: LCCOMB_X29_Y19_N8
\d|Mem|Memory~1956\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1956_combout\ = !\d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1956_combout\);

-- Location: LCCOMB_X36_Y21_N26
\d|Mem|Memory~1957\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1957_combout\ = !\d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1957_combout\);

-- Location: LCCOMB_X28_Y22_N6
\d|Mem|Memory~1958\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1958_combout\ = !\d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1958_combout\);

-- Location: LCCOMB_X26_Y20_N0
\d|Mem|Memory~1959\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1959_combout\ = !\d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1959_combout\);

-- Location: LCCOMB_X26_Y20_N2
\d|Mem|Memory~1960\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1960_combout\ = !\d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1960_combout\);

-- Location: LCCOMB_X35_Y22_N4
\d|Mem|Memory~1961\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1961_combout\ = !\d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1961_combout\);

-- Location: LCCOMB_X35_Y18_N0
\d|Mem|Memory~1962\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1962_combout\ = !\d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1962_combout\);

-- Location: LCCOMB_X32_Y22_N18
\d|Mem|Memory~1963\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1963_combout\ = !\d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1963_combout\);

-- Location: LCCOMB_X32_Y22_N12
\d|Mem|Memory~1964\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1964_combout\ = !\d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~1964_combout\);

-- Location: LCCOMB_X32_Y19_N8
\d|Mem|Memory~1965\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1965_combout\ = !\d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~1965_combout\);

-- Location: LCCOMB_X32_Y19_N10
\d|Mem|Memory~1966\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1966_combout\ = !\d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~1966_combout\);

-- Location: LCCOMB_X25_Y20_N8
\d|Mem|Memory~1967\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1967_combout\ = !\d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~1967_combout\);

-- Location: LCCOMB_X28_Y20_N0
\d|Mem|Memory~1968\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1968_combout\ = !\d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~1968_combout\);

-- Location: LCCOMB_X26_Y20_N20
\d|Mem|Memory~1969\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1969_combout\ = !\d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~1969_combout\);

-- Location: LCCOMB_X36_Y25_N22
\d|Mem|Memory~1970\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1970_combout\ = !\d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~1970_combout\);

-- Location: LCCOMB_X35_Y22_N14
\d|Mem|Memory~1971\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1971_combout\ = !\d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~1971_combout\);

-- Location: LCCOMB_X29_Y20_N10
\d|Mem|Memory~1972\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1972_combout\ = !\d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~1972_combout\);

-- Location: LCCOMB_X26_Y18_N30
\d|Mem|Memory~1973\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1973_combout\ = !\d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~1973_combout\);

-- Location: LCCOMB_X26_Y18_N24
\d|Mem|Memory~1974\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1974_combout\ = !\d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~1974_combout\);

-- Location: JTAG_X1_Y17_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: FF_X16_Y11_N11
\auto_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[1]~7_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(1));

-- Location: FF_X16_Y11_N9
\auto_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[0]~5_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(0));

-- Location: FF_X16_Y11_N13
\auto_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[2]~11_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(2));

-- Location: FF_X16_Y11_N15
\auto_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[3]~13_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X16_Y11_N8
\auto_hub|hub_info_reg|word_counter[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|hub_info_reg|word_counter[0]~5_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[0]~6\);

-- Location: LCCOMB_X16_Y11_N10
\auto_hub|hub_info_reg|word_counter[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[0]~6\,
	combout => \auto_hub|hub_info_reg|word_counter[1]~7_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[1]~8\);

-- Location: FF_X16_Y11_N17
\auto_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[4]~15_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[3]~9_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[3]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X16_Y11_N12
\auto_hub|hub_info_reg|word_counter[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[1]~8\,
	combout => \auto_hub|hub_info_reg|word_counter[2]~11_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[2]~12\);

-- Location: LCCOMB_X16_Y11_N14
\auto_hub|hub_info_reg|word_counter[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[2]~12\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~13_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[3]~14\);

-- Location: LCCOMB_X16_Y11_N16
\auto_hub|hub_info_reg|word_counter[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|hub_info_reg|word_counter[3]~14\,
	combout => \auto_hub|hub_info_reg|word_counter[4]~15_combout\);

-- Location: FF_X14_Y12_N27
\auto_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(9));

-- Location: FF_X14_Y12_N3
\auto_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|tdo_bypass_reg~q\);

-- Location: FF_X14_Y12_N5
\auto_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X14_Y13_N18
\auto_hub|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(1),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|tdo~0_combout\);

-- Location: LCCOMB_X14_Y13_N20
\auto_hub|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR\(0),
	datab => \auto_hub|tdo~0_combout\,
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|tdo~1_combout\);

-- Location: LCCOMB_X14_Y13_N6
\auto_hub|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo_bypass_reg~q\,
	datab => \auto_hub|hub_mode_reg[1]~0_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|tdo~1_combout\,
	combout => \auto_hub|tdo~2_combout\);

-- Location: LCCOMB_X14_Y13_N22
\auto_hub|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(1),
	datab => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X14_Y12_N6
\auto_hub|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X14_Y12_N26
\auto_hub|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|node_ena_proc~1_combout\);

-- Location: LCCOMB_X17_Y12_N6
\auto_hub|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(5),
	datab => \auto_hub|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|Equal0~1_combout\);

-- Location: LCCOMB_X14_Y12_N2
\auto_hub|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|tdo_bypass_reg~0_combout\);

-- Location: LCCOMB_X15_Y12_N20
\auto_hub|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X15_Y12_N6
\auto_hub|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: FF_X14_Y12_N9
\auto_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~10_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X14_Y13_N26
\auto_hub|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X14_Y12_N4
\auto_hub|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~5_combout\,
	datab => \auto_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR\(1),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X15_Y13_N30
\auto_hub|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X16_Y12_N20
\auto_hub|irsr_reg[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(4),
	datab => \auto_hub|irsr_reg[4]~1_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][3]~q\,
	combout => \auto_hub|irsr_reg[3]~6_combout\);

-- Location: LCCOMB_X15_Y13_N6
\auto_hub|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|hub_mode_reg[2]~5_combout\);

-- Location: LCCOMB_X15_Y12_N16
\auto_hub|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X16_Y12_N26
\auto_hub|hub_info_reg|word_counter[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~7_combout\,
	datab => \auto_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|hub_info_reg|word_counter[3]~9_combout\);

-- Location: LCCOMB_X16_Y12_N28
\auto_hub|hub_info_reg|word_counter[3]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~10_combout\);

-- Location: FF_X14_Y12_N13
\auto_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X15_Y12_N10
\auto_hub|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR\(2),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X15_Y12_N28
\auto_hub|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X14_Y12_N8
\auto_hub|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X15_Y12_N14
\auto_hub|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~7_combout\,
	datab => \auto_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X14_Y12_N31
\auto_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X14_Y12_N12
\auto_hub|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~11_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X15_Y12_N24
\auto_hub|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X15_Y12_N26
\auto_hub|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|hub_info_reg|WORD_SR~13_combout\,
	datac => \auto_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X14_Y12_N30
\auto_hub|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|hub_info_reg|WORD_SR~14_combout\,
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X16_Y12_N22
\auto_hub|hub_info_reg|WORD_SR[0]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR[0]~16_combout\);

-- Location: FF_X15_Y14_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: FF_X20_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: FF_X20_Y14_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: LCCOMB_X15_Y14_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X21_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\);

-- Location: LCCOMB_X21_Y14_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

-- Location: LCCOMB_X21_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\);

-- Location: LCCOMB_X21_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: LCCOMB_X21_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\);

-- Location: LCCOMB_X20_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\);

-- Location: LCCOMB_X20_Y14_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\);

-- Location: M9K_X33_Y13_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4v14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 99,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 99,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \Clock50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X16_Y14_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: FF_X16_Y14_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(6));

-- Location: FF_X16_Y14_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: FF_X16_Y14_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: FF_X16_Y14_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: FF_X16_Y14_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X16_Y14_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: FF_X35_Y13_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: FF_X35_Y13_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: FF_X35_Y13_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: FF_X35_Y13_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: FF_X35_Y13_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: FF_X35_Y13_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: FF_X35_Y13_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6));

-- Location: LCCOMB_X16_Y14_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X16_Y14_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X16_Y14_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X16_Y14_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X16_Y14_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X16_Y14_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X16_Y14_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~COUT\);

-- Location: LCCOMB_X16_Y14_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~0_combout\);

-- Location: LCCOMB_X35_Y13_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X35_Y13_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X35_Y13_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X35_Y13_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X35_Y13_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X35_Y13_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LCCOMB_X35_Y13_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout\);

-- Location: M9K_X33_Y15_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4v14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 36,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 99,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 36,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 99,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \Clock50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y11_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4v14:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 72,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 99,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 72,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 99,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \Clock50~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y14_N30
\auto_signaltap_0|sld_signaltap_body|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~q\,
	datab => \auto_hub|irf_reg[1][5]~q\,
	datac => \auto_hub|irf_reg[1][4]~q\,
	datad => \auto_hub|irf_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\);

-- Location: FF_X18_Y14_N9
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(0));

-- Location: FF_X19_Y14_N23
\auto_signaltap_0|sld_signaltap_body|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q\);

-- Location: LCCOMB_X19_Y14_N4
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[1]~reg0_q\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: LCCOMB_X19_Y14_N28
\auto_signaltap_0|sld_signaltap_body|status_shift_enable~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][6]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\);

-- Location: LCCOMB_X19_Y14_N10
\auto_signaltap_0|sld_signaltap_body|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|tdo~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\);

-- Location: FF_X11_Y13_N1
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: FF_X24_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\);

-- Location: FF_X18_Y14_N29
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(1));

-- Location: LCCOMB_X19_Y14_N18
\auto_signaltap_0|sld_signaltap_body|status_load_on~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][6]~q\,
	datad => \auto_hub|irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\);

-- Location: LCCOMB_X18_Y14_N8
\auto_signaltap_0|sld_signaltap_body|status_register|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~0_combout\);

-- Location: LCCOMB_X19_Y14_N22
\auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~q\,
	datad => \auto_hub|node_ena[1]~reg0_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: FF_X19_Y14_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: FF_X12_Y13_N25
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: LCCOMB_X12_Y13_N10
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: FF_X12_Y13_N21
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: FF_X12_Y13_N31
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: FF_X12_Y13_N9
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: LCCOMB_X12_Y13_N2
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

-- Location: FF_X11_Y13_N3
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X12_Y13_N12
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X11_Y13_N0
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

-- Location: FF_X20_Y15_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~34_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\);

-- Location: FF_X20_Y15_N5
\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q\);

-- Location: LCCOMB_X18_Y14_N22
\auto_signaltap_0|sld_signaltap_body|state_status[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: LCCOMB_X18_Y14_N2
\auto_signaltap_0|sld_signaltap_body|state_status[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|run~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\);

-- Location: LCCOMB_X20_Y15_N30
\auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: FF_X21_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: FF_X24_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: FF_X21_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: LCCOMB_X20_Y14_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\);

-- Location: LCCOMB_X24_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: FF_X18_Y14_N27
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(2));

-- Location: LCCOMB_X18_Y14_N28
\auto_signaltap_0|sld_signaltap_body|status_register|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|state_status[2]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~1_combout\);

-- Location: FF_X19_Y14_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: FF_X23_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: LCCOMB_X19_Y14_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout\);

-- Location: LCCOMB_X25_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: LCCOMB_X12_Y13_N22
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~4_combout\);

-- Location: LCCOMB_X12_Y13_N16
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~5_combout\);

-- Location: LCCOMB_X12_Y13_N26
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\);

-- Location: LCCOMB_X12_Y13_N24
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|Add0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~6_combout\);

-- Location: LCCOMB_X12_Y13_N20
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~7_combout\);

-- Location: LCCOMB_X12_Y13_N30
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~8_combout\);

-- Location: FF_X12_Y13_N29
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X11_Y13_N2
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

-- Location: FF_X18_Y14_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|run~q\);

-- Location: LCCOMB_X20_Y15_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|run~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: FF_X19_Y12_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|regoutff~q\);

-- Location: FF_X19_Y12_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|regoutff~q\);

-- Location: FF_X19_Y12_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|regoutff~q\);

-- Location: LCCOMB_X19_Y12_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\);

-- Location: FF_X20_Y12_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|regoutff~q\);

-- Location: FF_X20_Y12_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|regoutff~q\);

-- Location: FF_X20_Y12_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|regoutff~q\);

-- Location: FF_X20_Y12_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|regoutff~q\);

-- Location: LCCOMB_X20_Y12_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\);

-- Location: FF_X21_Y12_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|regoutff~q\);

-- Location: FF_X18_Y12_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|regoutff~q\);

-- Location: FF_X18_Y12_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|regoutff~q\);

-- Location: FF_X18_Y12_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|regoutff~q\);

-- Location: LCCOMB_X18_Y12_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\);

-- Location: FF_X18_Y15_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|regoutff~q\);

-- Location: FF_X18_Y15_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|regoutff~q\);

-- Location: FF_X18_Y15_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|regoutff~q\);

-- Location: FF_X18_Y15_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|regoutff~q\);

-- Location: LCCOMB_X18_Y15_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\);

-- Location: LCCOMB_X21_Y15_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\);

-- Location: FF_X19_Y15_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|regoutff~q\);

-- Location: FF_X20_Y11_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|regoutff~q\);

-- Location: FF_X20_Y11_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff~q\);

-- Location: FF_X20_Y11_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|regoutff~q\);

-- Location: LCCOMB_X20_Y11_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\);

-- Location: FF_X19_Y13_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|regoutff~q\);

-- Location: FF_X19_Y13_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff~q\);

-- Location: FF_X19_Y13_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|regoutff~q\);

-- Location: FF_X19_Y13_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|regoutff~q\);

-- Location: LCCOMB_X19_Y13_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\);

-- Location: FF_X20_Y13_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|regoutff~q\);

-- Location: FF_X23_Y13_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|regoutff~q\);

-- Location: FF_X23_Y13_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|regoutff~q\);

-- Location: FF_X23_Y13_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff~q\);

-- Location: LCCOMB_X23_Y13_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\);

-- Location: FF_X24_Y13_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff~q\);

-- Location: FF_X24_Y13_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff~q\);

-- Location: FF_X24_Y13_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff~q\);

-- Location: FF_X24_Y13_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff~q\);

-- Location: LCCOMB_X24_Y13_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout\);

-- Location: LCCOMB_X21_Y15_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout\);

-- Location: FF_X25_Y13_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff~q\);

-- Location: FF_X26_Y11_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff~q\);

-- Location: FF_X26_Y11_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff~q\);

-- Location: FF_X26_Y11_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff~q\);

-- Location: LCCOMB_X26_Y11_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout\);

-- Location: FF_X30_Y8_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff~q\);

-- Location: FF_X30_Y8_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff~q\);

-- Location: FF_X30_Y8_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff~q\);

-- Location: FF_X30_Y8_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff~q\);

-- Location: LCCOMB_X30_Y8_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12_combout\);

-- Location: FF_X31_Y8_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff~q\);

-- Location: FF_X28_Y8_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff~q\);

-- Location: FF_X28_Y8_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff~q\);

-- Location: FF_X28_Y8_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff~q\);

-- Location: LCCOMB_X28_Y8_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13_combout\);

-- Location: FF_X24_Y12_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff~q\);

-- Location: FF_X24_Y12_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff~q\);

-- Location: FF_X24_Y12_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff~q\);

-- Location: FF_X24_Y12_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff~q\);

-- Location: LCCOMB_X24_Y12_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14_combout\);

-- Location: LCCOMB_X21_Y15_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~14_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~13_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15_combout\);

-- Location: FF_X23_Y12_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff~q\);

-- Location: FF_X23_Y16_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff~q\);

-- Location: FF_X23_Y16_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff~q\);

-- Location: FF_X23_Y16_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff~q\);

-- Location: LCCOMB_X23_Y16_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16_combout\);

-- Location: FF_X19_Y16_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff~q\);

-- Location: FF_X19_Y16_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff~q\);

-- Location: FF_X19_Y16_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff~q\);

-- Location: FF_X19_Y16_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff~q\);

-- Location: LCCOMB_X19_Y16_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17_combout\);

-- Location: FF_X20_Y16_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff~q\);

-- Location: FF_X24_Y16_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff~q\);

-- Location: FF_X24_Y16_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff~q\);

-- Location: FF_X24_Y16_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff~q\);

-- Location: LCCOMB_X24_Y16_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18_combout\);

-- Location: FF_X24_Y18_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff~q\);

-- Location: FF_X24_Y18_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff~q\);

-- Location: FF_X24_Y18_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff~q\);

-- Location: FF_X24_Y18_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff~q\);

-- Location: LCCOMB_X24_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19_combout\);

-- Location: LCCOMB_X21_Y15_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~19_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~18_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~16_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~17_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~20_combout\);

-- Location: LCCOMB_X20_Y15_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~15_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~20_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~21_combout\);

-- Location: FF_X25_Y18_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff~q\);

-- Location: FF_X25_Y11_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff~q\);

-- Location: FF_X25_Y11_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~q\);

-- Location: FF_X25_Y11_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~q\);

-- Location: LCCOMB_X25_Y11_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~22_combout\);

-- Location: FF_X35_Y11_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q\);

-- Location: FF_X35_Y11_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q\);

-- Location: FF_X35_Y11_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q\);

-- Location: FF_X35_Y11_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q\);

-- Location: LCCOMB_X35_Y11_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~23_combout\);

-- Location: FF_X36_Y11_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\);

-- Location: FF_X26_Y13_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\);

-- Location: FF_X26_Y13_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\);

-- Location: FF_X26_Y13_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\);

-- Location: LCCOMB_X26_Y13_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~24_combout\);

-- Location: FF_X18_Y13_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\);

-- Location: FF_X18_Y13_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\);

-- Location: FF_X18_Y13_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\);

-- Location: FF_X18_Y13_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\);

-- Location: LCCOMB_X18_Y13_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~25_combout\);

-- Location: LCCOMB_X20_Y15_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~24_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~23_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~25_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~22_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~26_combout\);

-- Location: FF_X24_Y9_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\);

-- Location: FF_X24_Y9_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\);

-- Location: FF_X24_Y9_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\);

-- Location: FF_X24_Y9_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\);

-- Location: LCCOMB_X24_Y9_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~27_combout\);

-- Location: FF_X17_Y13_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\);

-- Location: FF_X21_Y13_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\);

-- Location: FF_X21_Y13_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\);

-- Location: FF_X21_Y13_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\);

-- Location: LCCOMB_X21_Y13_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~28_combout\);

-- Location: FF_X21_Y16_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\);

-- Location: FF_X21_Y16_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\);

-- Location: LCCOMB_X21_Y16_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~29_combout\);

-- Location: FF_X21_Y15_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\);

-- Location: FF_X26_Y16_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\);

-- Location: LCCOMB_X21_Y15_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~29_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~28_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~30_combout\);

-- Location: FF_X26_Y16_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\);

-- Location: FF_X26_Y16_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\);

-- Location: FF_X25_Y16_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\);

-- Location: FF_X25_Y16_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\);

-- Location: LCCOMB_X25_Y16_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~31_combout\);

-- Location: FF_X25_Y12_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\);

-- Location: FF_X25_Y12_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\);

-- Location: FF_X25_Y12_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\);

-- Location: FF_X25_Y12_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\);

-- Location: LCCOMB_X25_Y12_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~32_combout\);

-- Location: LCCOMB_X20_Y15_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~27_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~30_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~31_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~32_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~33_combout\);

-- Location: LCCOMB_X20_Y15_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~21_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~26_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~33_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~34_combout\);

-- Location: LCCOMB_X20_Y15_N4
\auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	datab => \auto_hub|irf_reg[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: LCCOMB_X25_Y14_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: FF_X26_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\);

-- Location: LCCOMB_X25_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: LCCOMB_X21_Y14_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout\);

-- Location: LCCOMB_X24_Y14_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout\);

-- Location: LCCOMB_X21_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout\);

-- Location: FF_X18_Y14_N15
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(3));

-- Location: LCCOMB_X18_Y14_N26
\auto_signaltap_0|sld_signaltap_body|status_register|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|state_status[2]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~2_combout\);

-- Location: FF_X24_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\);

-- Location: FF_X19_Y14_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: FF_X23_Y14_N27
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: LCCOMB_X19_Y14_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout\);

-- Location: LCCOMB_X18_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: LCCOMB_X12_Y13_N14
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

-- Location: FF_X12_Y13_N1
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X12_Y13_N28
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X18_Y14_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|run~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datad => \auto_hub|irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: FF_X19_Y12_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[98]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(98));

-- Location: FF_X19_Y12_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|holdff~q\);

-- Location: FF_X19_Y12_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|IR|reg_m\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(97));

-- Location: FF_X19_Y12_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|holdff~q\);

-- Location: FF_X21_Y11_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[96]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(96));

-- Location: FF_X21_Y11_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|holdff~q\);

-- Location: FF_X20_Y12_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[95]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(95));

-- Location: FF_X20_Y12_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(95),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|holdff~q\);

-- Location: FF_X20_Y12_N13
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|IR|reg_m\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(94));

-- Location: FF_X20_Y12_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|holdff~q\);

-- Location: FF_X21_Y12_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[93]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(93));

-- Location: FF_X21_Y12_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|holdff~q\);

-- Location: FF_X21_Y12_N13
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[92]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(92));

-- Location: FF_X21_Y12_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|holdff~q\);

-- Location: FF_X21_Y12_N23
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|IR|reg_m\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(91));

-- Location: FF_X21_Y12_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(91),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|holdff~q\);

-- Location: FF_X18_Y12_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[90]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(90));

-- Location: FF_X18_Y12_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|holdff~q\);

-- Location: FF_X18_Y12_N23
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[89]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(89));

-- Location: FF_X18_Y12_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff~q\);

-- Location: FF_X19_Y11_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[88]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(88));

-- Location: FF_X19_Y11_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|holdff~q\);

-- Location: FF_X18_Y15_N31
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|IR|reg_m\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(87));

-- Location: FF_X18_Y15_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(87),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|holdff~q\);

-- Location: FF_X18_Y15_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[86]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(86));

-- Location: FF_X18_Y15_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff~q\);

-- Location: FF_X19_Y15_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|IR|reg_m\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(85));

-- Location: FF_X19_Y15_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff~q\);

-- Location: FF_X19_Y15_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[84]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(84));

-- Location: FF_X19_Y15_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|holdff~q\);

-- Location: FF_X19_Y15_N13
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|IR|reg_m\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(83));

-- Location: FF_X19_Y15_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff~q\);

-- Location: FF_X20_Y11_N15
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[82]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(82));

-- Location: FF_X20_Y11_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(82),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|holdff~q\);

-- Location: FF_X20_Y11_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[81]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(81));

-- Location: FF_X20_Y11_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff~q\);

-- Location: FF_X27_Y15_N23
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[80]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(80));

-- Location: FF_X27_Y15_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(80),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|holdff~q\);

-- Location: FF_X19_Y13_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[79]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(79));

-- Location: FF_X19_Y13_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff~q\);

-- Location: FF_X19_Y13_N13
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[78]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(78));

-- Location: FF_X19_Y13_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff~q\);

-- Location: FF_X20_Y13_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[77]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(77));

-- Location: FF_X20_Y13_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff~q\);

-- Location: FF_X20_Y13_N11
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[76]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(76));

-- Location: FF_X20_Y13_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff~q\);

-- Location: FF_X20_Y13_N7
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[75]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(75));

-- Location: FF_X20_Y13_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff~q\);

-- Location: FF_X23_Y13_N5
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[7][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(74));

-- Location: FF_X23_Y13_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(74),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff~q\);

-- Location: FF_X23_Y13_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[7][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(73));

-- Location: FF_X23_Y13_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff~q\);

-- Location: FF_X25_Y10_N3
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(72));

-- Location: FF_X25_Y10_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff~q\);

-- Location: FF_X24_Y13_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(71));

-- Location: FF_X24_Y13_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff~q\);

-- Location: FF_X24_Y13_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[7][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(70));

-- Location: FF_X24_Y13_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff~q\);

-- Location: FF_X25_Y13_N23
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[69]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(69));

-- Location: FF_X25_Y13_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(69),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff~q\);

-- Location: FF_X25_Y13_N7
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(68));

-- Location: FF_X25_Y13_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff~q\);

-- Location: FF_X25_Y13_N13
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[67]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(67));

-- Location: FF_X25_Y13_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff~q\);

-- Location: FF_X26_Y11_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[7][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(66));

-- Location: FF_X26_Y11_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff~q\);

-- Location: FF_X26_Y11_N27
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[65]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(65));

-- Location: FF_X26_Y11_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff~q\);

-- Location: FF_X26_Y15_N3
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(64));

-- Location: FF_X26_Y15_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff~q\);

-- Location: FF_X30_Y8_N17
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[6][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(63));

-- Location: FF_X30_Y8_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff~q\);

-- Location: FF_X30_Y8_N11
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[6][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(62));

-- Location: FF_X30_Y8_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff~q\);

-- Location: FF_X31_Y8_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[61]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(61));

-- Location: FF_X31_Y8_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff~q\);

-- Location: FF_X31_Y8_N27
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(60));

-- Location: FF_X31_Y8_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(60),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff~q\);

-- Location: FF_X31_Y8_N7
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[6][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(59));

-- Location: FF_X31_Y8_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff~q\);

-- Location: FF_X28_Y8_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(58));

-- Location: FF_X28_Y8_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff~q\);

-- Location: FF_X28_Y8_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(57));

-- Location: FF_X28_Y8_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~q\);

-- Location: FF_X29_Y8_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(56));

-- Location: FF_X29_Y8_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~q\);

-- Location: FF_X24_Y12_N17
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(55));

-- Location: FF_X24_Y12_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff~q\);

-- Location: FF_X24_Y12_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[6][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(54));

-- Location: FF_X24_Y12_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~q\);

-- Location: FF_X23_Y12_N5
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[53]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(53));

-- Location: FF_X23_Y12_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(53),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff~q\);

-- Location: FF_X23_Y12_N27
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(52));

-- Location: FF_X23_Y12_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(52),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff~q\);

-- Location: FF_X23_Y12_N23
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(51));

-- Location: FF_X23_Y12_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(51),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~q\);

-- Location: FF_X23_Y16_N17
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[6][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(50));

-- Location: FF_X23_Y16_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~q\);

-- Location: FF_X23_Y16_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(49));

-- Location: FF_X23_Y16_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~q\);

-- Location: FF_X27_Y15_N27
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(48));

-- Location: FF_X23_Y17_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(48),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff~q\);

-- Location: FF_X19_Y16_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(47));

-- Location: FF_X19_Y16_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~q\);

-- Location: FF_X19_Y16_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(46));

-- Location: FF_X19_Y16_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~q\);

-- Location: FF_X20_Y16_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(45));

-- Location: FF_X20_Y16_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~q\);

-- Location: FF_X20_Y16_N7
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[5][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(44));

-- Location: FF_X20_Y16_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff~q\);

-- Location: FF_X20_Y16_N13
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(43));

-- Location: FF_X20_Y16_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(43),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff~q\);

-- Location: FF_X24_Y16_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[5][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(42));

-- Location: FF_X24_Y16_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~q\);

-- Location: FF_X24_Y16_N3
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[5][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(41));

-- Location: FF_X24_Y16_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~q\);

-- Location: FF_X25_Y10_N7
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(40));

-- Location: FF_X25_Y10_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~q\);

-- Location: FF_X24_Y18_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(39));

-- Location: FF_X24_Y18_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~q\);

-- Location: FF_X24_Y18_N23
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[5][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(38));

-- Location: FF_X24_Y18_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~q\);

-- Location: FF_X25_Y18_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[5][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(37));

-- Location: FF_X25_Y18_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~q\);

-- Location: FF_X25_Y18_N11
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(36));

-- Location: FF_X25_Y18_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~q\);

-- Location: FF_X25_Y18_N13
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[5][10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(35));

-- Location: FF_X25_Y18_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~q\);

-- Location: FF_X25_Y11_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[5][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(34));

-- Location: FF_X25_Y11_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~q\);

-- Location: FF_X25_Y11_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(33));

-- Location: FF_X25_Y11_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~q\);

-- Location: FF_X26_Y15_N7
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(32));

-- Location: FF_X26_Y15_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~q\);

-- Location: FF_X35_Y11_N3
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(31));

-- Location: FF_X35_Y11_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q\);

-- Location: FF_X35_Y11_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(30));

-- Location: FF_X35_Y11_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q\);

-- Location: FF_X36_Y11_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(29));

-- Location: FF_X36_Y11_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q\);

-- Location: FF_X36_Y11_N17
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(28));

-- Location: FF_X36_Y11_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q\);

-- Location: FF_X36_Y11_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(27));

-- Location: FF_X36_Y11_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\);

-- Location: FF_X26_Y13_N11
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(26));

-- Location: FF_X26_Y13_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\);

-- Location: FF_X26_Y13_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(25));

-- Location: FF_X26_Y13_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\);

-- Location: FF_X28_Y9_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(24));

-- Location: FF_X28_Y9_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\);

-- Location: FF_X18_Y13_N5
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(23));

-- Location: FF_X18_Y13_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\);

-- Location: FF_X18_Y13_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(22));

-- Location: FF_X18_Y13_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\);

-- Location: FF_X17_Y13_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(21));

-- Location: FF_X17_Y13_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\);

-- Location: FF_X17_Y13_N13
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(20));

-- Location: FF_X17_Y13_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\);

-- Location: FF_X24_Y9_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3));

-- Location: FF_X24_Y9_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\);

-- Location: FF_X24_Y9_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2));

-- Location: FF_X24_Y9_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\);

-- Location: FF_X23_Y9_N29
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \QIC_SIGNALTAP_GND~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1));

-- Location: FF_X23_Y9_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\);

-- Location: FF_X17_Y16_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0));

-- Location: FF_X17_Y16_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\);

-- Location: FF_X17_Y13_N11
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(19));

-- Location: FF_X17_Y13_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\);

-- Location: FF_X21_Y13_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(18));

-- Location: FF_X21_Y13_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\);

-- Location: FF_X21_Y13_N7
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[3][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(17));

-- Location: FF_X21_Y13_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\);

-- Location: FF_X28_Y14_N27
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[3][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(16));

-- Location: FF_X28_Y14_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\);

-- Location: FF_X21_Y16_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(15));

-- Location: FF_X21_Y16_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\);

-- Location: FF_X21_Y16_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[3][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(14));

-- Location: FF_X21_Y16_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\);

-- Location: FF_X21_Y15_N13
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(13));

-- Location: FF_X21_Y15_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\);

-- Location: FF_X26_Y16_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[3][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(12));

-- Location: FF_X26_Y16_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\);

-- Location: FF_X26_Y16_N13
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(11));

-- Location: FF_X26_Y16_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\);

-- Location: FF_X30_Y17_N5
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[3][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(10));

-- Location: FF_X26_Y17_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\);

-- Location: FF_X25_Y16_N3
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[3][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(9));

-- Location: FF_X25_Y16_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\);

-- Location: FF_X25_Y16_N1
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8));

-- Location: FF_X25_Y16_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\);

-- Location: FF_X27_Y16_N25
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[3][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7));

-- Location: FF_X27_Y16_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\);

-- Location: FF_X25_Y12_N21
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6));

-- Location: FF_X25_Y12_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\);

-- Location: FF_X25_Y12_N13
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5));

-- Location: FF_X25_Y12_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\);

-- Location: FF_X26_Y12_N19
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4));

-- Location: FF_X26_Y12_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\);

-- Location: LCCOMB_X25_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\);

-- Location: FF_X18_Y14_N19
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(4));

-- Location: LCCOMB_X18_Y14_N14
\auto_signaltap_0|sld_signaltap_body|status_register|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~3_combout\);

-- Location: FF_X24_Y15_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\);

-- Location: LCCOMB_X15_Y14_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|reset_all~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\);

-- Location: FF_X23_Y14_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: FF_X23_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: LCCOMB_X19_Y14_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout\);

-- Location: LCCOMB_X12_Y13_N18
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\);

-- Location: LCCOMB_X12_Y13_N0
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|clear_signal~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\);

-- Location: FF_X18_Y14_N13
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(5));

-- Location: LCCOMB_X18_Y14_N18
\auto_signaltap_0|sld_signaltap_body|status_register|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~4_combout\);

-- Location: FF_X23_Y14_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: FF_X23_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: LCCOMB_X23_Y14_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout\);

-- Location: FF_X18_Y14_N7
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(6));

-- Location: LCCOMB_X18_Y14_N12
\auto_signaltap_0|sld_signaltap_body|status_register|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~5_combout\);

-- Location: FF_X23_Y14_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: FF_X23_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: LCCOMB_X23_Y14_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout\);

-- Location: FF_X18_Y14_N25
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(7));

-- Location: LCCOMB_X18_Y14_N6
\auto_signaltap_0|sld_signaltap_body|status_register|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~6_combout\);

-- Location: FF_X23_Y15_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: FF_X24_Y15_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\);

-- Location: FF_X23_Y14_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: FF_X23_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: LCCOMB_X23_Y14_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout\);

-- Location: FF_X18_Y14_N11
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(8));

-- Location: LCCOMB_X18_Y14_N24
\auto_signaltap_0|sld_signaltap_body|status_register|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~7_combout\);

-- Location: FF_X24_Y15_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\);

-- Location: FF_X24_Y15_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\);

-- Location: LCCOMB_X23_Y15_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout\);

-- Location: FF_X23_Y14_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: FF_X23_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: LCCOMB_X23_Y14_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout\);

-- Location: FF_X18_Y14_N21
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(9));

-- Location: LCCOMB_X18_Y14_N10
\auto_signaltap_0|sld_signaltap_body|status_register|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~8_combout\);

-- Location: FF_X24_Y15_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\);

-- Location: FF_X25_Y15_N25
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: FF_X23_Y14_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: LCCOMB_X23_Y14_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout\);

-- Location: FF_X17_Y14_N9
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(10));

-- Location: LCCOMB_X18_Y14_N20
\auto_signaltap_0|sld_signaltap_body|status_register|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~9_combout\);

-- Location: FF_X25_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\);

-- Location: FF_X23_Y14_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: LCCOMB_X23_Y14_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout\);

-- Location: FF_X17_Y14_N27
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(11));

-- Location: LCCOMB_X17_Y14_N8
\auto_signaltap_0|sld_signaltap_body|status_register|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~10_combout\);

-- Location: FF_X23_Y11_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: FF_X24_Y11_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\);

-- Location: FF_X23_Y14_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: LCCOMB_X23_Y14_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout\);

-- Location: FF_X17_Y14_N13
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(12));

-- Location: LCCOMB_X17_Y14_N26
\auto_signaltap_0|sld_signaltap_body|status_register|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(12),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~11_combout\);

-- Location: FF_X23_Y11_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: FF_X23_Y11_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LCCOMB_X23_Y11_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout\);

-- Location: FF_X23_Y14_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: LCCOMB_X23_Y14_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout\);

-- Location: FF_X17_Y14_N7
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(13));

-- Location: LCCOMB_X17_Y14_N12
\auto_signaltap_0|sld_signaltap_body|status_register|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~12_combout\);

-- Location: FF_X23_Y11_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: FF_X23_Y11_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LCCOMB_X23_Y11_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout\);

-- Location: FF_X24_Y11_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\);

-- Location: FF_X24_Y11_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\);

-- Location: LCCOMB_X23_Y11_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout\);

-- Location: FF_X25_Y15_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: LCCOMB_X23_Y14_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout\);

-- Location: FF_X17_Y14_N1
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(14));

-- Location: LCCOMB_X17_Y14_N6
\auto_signaltap_0|sld_signaltap_body|status_register|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~13_combout\);

-- Location: FF_X23_Y11_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: FF_X23_Y11_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LCCOMB_X23_Y11_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout\);

-- Location: FF_X24_Y11_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\);

-- Location: FF_X24_Y11_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\);

-- Location: LCCOMB_X23_Y11_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout\);

-- Location: FF_X26_Y14_N31
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: FF_X25_Y15_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: LCCOMB_X25_Y15_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout\);

-- Location: FF_X17_Y14_N3
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(15));

-- Location: LCCOMB_X17_Y14_N0
\auto_signaltap_0|sld_signaltap_body|status_register|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(15),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~14_combout\);

-- Location: FF_X23_Y11_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: LCCOMB_X23_Y11_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout\);

-- Location: FF_X24_Y11_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\);

-- Location: FF_X24_Y11_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\);

-- Location: LCCOMB_X23_Y11_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout\);

-- Location: FF_X26_Y14_N1
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: FF_X32_Y13_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: LCCOMB_X25_Y15_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout\);

-- Location: FF_X17_Y14_N29
\auto_signaltap_0|sld_signaltap_body|status_register|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(16));

-- Location: LCCOMB_X17_Y14_N2
\auto_signaltap_0|sld_signaltap_body|status_register|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|status_register|dffs\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~15_combout\);

-- Location: FF_X24_Y11_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\);

-- Location: FF_X24_Y11_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\);

-- Location: LCCOMB_X23_Y11_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout\);

-- Location: FF_X26_Y14_N27
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: FF_X32_Y13_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

-- Location: LCCOMB_X16_Y14_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][4]~q\,
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|node_ena[1]~reg0_q\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\);

-- Location: LCCOMB_X16_Y14_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y14_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\);

-- Location: LCCOMB_X16_Y14_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\);

-- Location: LCCOMB_X32_Y13_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\);

-- Location: LCCOMB_X17_Y14_N28
\auto_signaltap_0|sld_signaltap_body|status_register|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_signaltap_0|sld_signaltap_body|status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|status_register|_~16_combout\);

-- Location: FF_X26_Y14_N3
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: FF_X32_Y13_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

-- Location: LCCOMB_X32_Y13_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout\);

-- Location: FF_X17_Y16_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

-- Location: LCCOMB_X16_Y14_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita6~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[6]~0_combout\);

-- Location: FF_X32_Y13_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3));

-- Location: LCCOMB_X32_Y13_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout\);

-- Location: FF_X23_Y9_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\);

-- Location: FF_X17_Y16_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\);

-- Location: LCCOMB_X16_Y14_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][4]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|reset_all~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datad => \auto_hub|irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LCCOMB_X16_Y14_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y14_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

-- Location: FF_X32_Y13_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4));

-- Location: LCCOMB_X32_Y13_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout\);

-- Location: FF_X35_Y16_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\);

-- Location: FF_X23_Y9_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\);

-- Location: FF_X17_Y16_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\);

-- Location: FF_X32_Y13_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5));

-- Location: LCCOMB_X32_Y13_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout\);

-- Location: FF_X28_Y16_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\);

-- Location: FF_X35_Y16_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\);

-- Location: FF_X23_Y9_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\);

-- Location: FF_X17_Y16_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\);

-- Location: FF_X32_Y13_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6));

-- Location: LCCOMB_X32_Y13_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout\);

-- Location: FF_X26_Y12_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\);

-- Location: FF_X28_Y16_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\);

-- Location: FF_X35_Y16_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\);

-- Location: FF_X23_Y9_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\);

-- Location: FF_X17_Y16_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(0));

-- Location: FF_X32_Y13_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7));

-- Location: LCCOMB_X32_Y13_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout\);

-- Location: FF_X28_Y16_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\);

-- Location: FF_X26_Y12_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\);

-- Location: FF_X28_Y16_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\);

-- Location: FF_X35_Y16_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\);

-- Location: FF_X23_Y9_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \QIC_SIGNALTAP_GND~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(1));

-- Location: FF_X32_Y13_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8));

-- Location: LCCOMB_X32_Y13_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout\);

-- Location: FF_X35_Y16_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\);

-- Location: FF_X28_Y16_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\);

-- Location: FF_X26_Y12_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\);

-- Location: FF_X28_Y16_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\);

-- Location: FF_X27_Y16_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(2));

-- Location: FF_X32_Y13_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9));

-- Location: LCCOMB_X32_Y13_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout\);

-- Location: FF_X27_Y16_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\);

-- Location: FF_X35_Y16_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\);

-- Location: FF_X28_Y16_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\);

-- Location: FF_X26_Y12_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\);

-- Location: FF_X28_Y16_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(3));

-- Location: FF_X32_Y13_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10));

-- Location: LCCOMB_X32_Y13_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout\);

-- Location: FF_X29_Y10_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\);

-- Location: FF_X27_Y16_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\);

-- Location: FF_X35_Y16_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\);

-- Location: FF_X28_Y16_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\);

-- Location: FF_X26_Y12_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(4));

-- Location: FF_X32_Y13_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11));

-- Location: LCCOMB_X32_Y13_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout\);

-- Location: FF_X35_Y16_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\);

-- Location: FF_X29_Y10_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\);

-- Location: FF_X27_Y16_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\);

-- Location: FF_X35_Y16_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\);

-- Location: FF_X28_Y16_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(5));

-- Location: FF_X32_Y13_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12));

-- Location: LCCOMB_X32_Y13_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout\);

-- Location: FF_X34_Y17_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\);

-- Location: FF_X35_Y16_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\);

-- Location: FF_X29_Y10_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\);

-- Location: FF_X27_Y16_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\);

-- Location: FF_X35_Y16_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(6));

-- Location: FF_X32_Y13_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13));

-- Location: LCCOMB_X32_Y13_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout\);

-- Location: FF_X34_Y17_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\);

-- Location: FF_X34_Y17_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\);

-- Location: FF_X35_Y16_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\);

-- Location: FF_X29_Y10_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\);

-- Location: FF_X27_Y16_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[3][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(7));

-- Location: FF_X32_Y13_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14));

-- Location: LCCOMB_X32_Y13_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout\);

-- Location: FF_X31_Y12_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\);

-- Location: FF_X34_Y17_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\);

-- Location: FF_X34_Y17_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\);

-- Location: FF_X36_Y16_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\);

-- Location: FF_X29_Y10_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(8));

-- Location: FF_X32_Y13_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15));

-- Location: LCCOMB_X32_Y13_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout\);

-- Location: FF_X21_Y15_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\);

-- Location: FF_X31_Y12_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\);

-- Location: FF_X34_Y17_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\);

-- Location: FF_X34_Y17_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\);

-- Location: FF_X36_Y16_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(9));

-- Location: FF_X34_Y13_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16));

-- Location: LCCOMB_X32_Y13_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout\);

-- Location: FF_X30_Y17_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\);

-- Location: FF_X21_Y15_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\);

-- Location: FF_X31_Y12_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\);

-- Location: FF_X34_Y17_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\);

-- Location: FF_X34_Y17_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(10));

-- Location: FF_X34_Y13_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17));

-- Location: LCCOMB_X34_Y13_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout\);

-- Location: FF_X31_Y12_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\);

-- Location: FF_X30_Y17_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\);

-- Location: FF_X21_Y15_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\);

-- Location: FF_X31_Y12_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\);

-- Location: FF_X34_Y17_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(11));

-- Location: FF_X34_Y13_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18));

-- Location: LCCOMB_X34_Y13_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout\);

-- Location: FF_X28_Y14_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\);

-- Location: FF_X31_Y12_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\);

-- Location: FF_X30_Y17_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\);

-- Location: FF_X21_Y15_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\);

-- Location: FF_X31_Y12_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[3][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(12));

-- Location: FF_X34_Y13_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19));

-- Location: LCCOMB_X34_Y13_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout\);

-- Location: FF_X29_Y17_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\);

-- Location: FF_X28_Y14_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\);

-- Location: FF_X31_Y12_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\);

-- Location: FF_X30_Y17_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\);

-- Location: FF_X21_Y15_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(13));

-- Location: FF_X34_Y13_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20));

-- Location: LCCOMB_X34_Y13_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout\);

-- Location: FF_X31_Y9_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\);

-- Location: FF_X29_Y17_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\);

-- Location: FF_X28_Y14_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\);

-- Location: FF_X31_Y12_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\);

-- Location: FF_X30_Y17_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[3][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(14));

-- Location: FF_X34_Y13_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21));

-- Location: LCCOMB_X34_Y13_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout\);

-- Location: FF_X27_Y12_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\);

-- Location: FF_X31_Y9_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\);

-- Location: FF_X29_Y17_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\);

-- Location: FF_X28_Y14_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\);

-- Location: FF_X31_Y12_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(15));

-- Location: FF_X34_Y13_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22));

-- Location: LCCOMB_X34_Y13_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout\);

-- Location: FF_X27_Y13_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\);

-- Location: FF_X27_Y12_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\);

-- Location: FF_X27_Y13_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\);

-- Location: FF_X29_Y17_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\);

-- Location: FF_X28_Y14_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[3][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(16));

-- Location: FF_X34_Y13_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23));

-- Location: LCCOMB_X34_Y13_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout\);

-- Location: FF_X28_Y13_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\);

-- Location: FF_X27_Y13_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\);

-- Location: FF_X27_Y12_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\);

-- Location: FF_X27_Y13_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\);

-- Location: FF_X29_Y17_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[3][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(17));

-- Location: FF_X34_Y13_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24));

-- Location: LCCOMB_X34_Y13_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout\);

-- Location: FF_X30_Y13_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\);

-- Location: FF_X28_Y13_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\);

-- Location: FF_X27_Y13_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\);

-- Location: FF_X27_Y12_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\);

-- Location: FF_X27_Y13_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(18));

-- Location: FF_X34_Y13_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25));

-- Location: LCCOMB_X34_Y13_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout\);

-- Location: FF_X28_Y9_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\);

-- Location: FF_X30_Y13_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\);

-- Location: FF_X28_Y13_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\);

-- Location: FF_X27_Y13_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\);

-- Location: FF_X27_Y12_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(19));

-- Location: FF_X34_Y13_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26));

-- Location: LCCOMB_X34_Y13_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout\);

-- Location: FF_X31_Y9_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\);

-- Location: FF_X28_Y9_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\);

-- Location: FF_X30_Y13_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\);

-- Location: FF_X28_Y13_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\);

-- Location: FF_X27_Y13_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(20));

-- Location: FF_X34_Y13_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27));

-- Location: LCCOMB_X34_Y13_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout\);

-- Location: FF_X36_Y13_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\);

-- Location: FF_X31_Y9_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\);

-- Location: FF_X28_Y9_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\);

-- Location: FF_X30_Y13_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\);

-- Location: FF_X28_Y13_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(21));

-- Location: FF_X34_Y13_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(28));

-- Location: LCCOMB_X34_Y13_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout\);

-- Location: FF_X36_Y13_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\);

-- Location: FF_X36_Y13_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\);

-- Location: FF_X31_Y9_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\);

-- Location: FF_X28_Y9_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\);

-- Location: FF_X30_Y13_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(22));

-- Location: FF_X34_Y13_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(29));

-- Location: LCCOMB_X34_Y13_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout\);

-- Location: FF_X36_Y13_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\);

-- Location: FF_X36_Y13_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\);

-- Location: FF_X36_Y13_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\);

-- Location: FF_X28_Y9_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\);

-- Location: FF_X28_Y9_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(23));

-- Location: FF_X34_Y13_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(30));

-- Location: LCCOMB_X34_Y13_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout\);

-- Location: FF_X35_Y16_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q\);

-- Location: FF_X36_Y13_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\);

-- Location: FF_X36_Y13_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\);

-- Location: FF_X36_Y13_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\);

-- Location: FF_X28_Y9_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(24));

-- Location: FF_X34_Y13_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(31));

-- Location: LCCOMB_X34_Y13_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(31),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout\);

-- Location: FF_X35_Y12_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q\);

-- Location: FF_X35_Y16_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q\);

-- Location: FF_X36_Y13_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\);

-- Location: FF_X36_Y13_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\);

-- Location: FF_X36_Y13_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(25));

-- Location: FF_X34_Y15_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(32));

-- Location: LCCOMB_X34_Y13_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout\);

-- Location: FF_X34_Y12_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q\);

-- Location: FF_X35_Y12_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q\);

-- Location: FF_X35_Y16_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q\);

-- Location: FF_X36_Y13_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\);

-- Location: FF_X36_Y13_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(26));

-- Location: FF_X34_Y15_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(33));

-- Location: LCCOMB_X34_Y15_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout\);

-- Location: FF_X31_Y9_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q\);

-- Location: FF_X34_Y12_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q\);

-- Location: FF_X35_Y12_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q\);

-- Location: FF_X35_Y16_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q\);

-- Location: FF_X36_Y13_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(27));

-- Location: FF_X34_Y15_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(34));

-- Location: LCCOMB_X34_Y15_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout\);

-- Location: FF_X26_Y15_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q\);

-- Location: FF_X34_Y12_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q\);

-- Location: FF_X34_Y12_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q\);

-- Location: FF_X35_Y12_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q\);

-- Location: FF_X36_Y13_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(28));

-- Location: FF_X34_Y15_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(35));

-- Location: LCCOMB_X34_Y15_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(35),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34_combout\);

-- Location: FF_X26_Y10_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q\);

-- Location: FF_X26_Y15_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q\);

-- Location: FF_X34_Y12_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q\);

-- Location: FF_X34_Y12_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q\);

-- Location: FF_X35_Y12_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(29));

-- Location: FF_X34_Y15_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(36));

-- Location: LCCOMB_X34_Y15_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(36),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35_combout\);

-- Location: FF_X31_Y9_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~q\);

-- Location: FF_X26_Y10_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q\);

-- Location: FF_X26_Y15_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q\);

-- Location: FF_X34_Y12_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q\);

-- Location: FF_X34_Y12_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(30));

-- Location: FF_X34_Y15_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(37));

-- Location: LCCOMB_X34_Y15_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(37),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36_combout\);

-- Location: FF_X27_Y14_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~q\);

-- Location: FF_X31_Y9_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~q\);

-- Location: FF_X26_Y10_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q\);

-- Location: FF_X26_Y15_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q\);

-- Location: FF_X34_Y12_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(31));

-- Location: FF_X34_Y15_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(38));

-- Location: LCCOMB_X34_Y15_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(38),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37_combout\);

-- Location: FF_X29_Y14_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~q\);

-- Location: FF_X27_Y14_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~q\);

-- Location: FF_X27_Y17_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~q\);

-- Location: FF_X26_Y10_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q\);

-- Location: FF_X26_Y15_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[4][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(32));

-- Location: FF_X34_Y15_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(39));

-- Location: LCCOMB_X34_Y15_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(39),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38_combout\);

-- Location: FF_X29_Y14_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~q\);

-- Location: FF_X27_Y14_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~q\);

-- Location: FF_X27_Y14_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~q\);

-- Location: FF_X27_Y17_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~q\);

-- Location: FF_X26_Y10_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(33));

-- Location: FF_X34_Y15_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(40));

-- Location: LCCOMB_X34_Y15_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(40),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39_combout\);

-- Location: FF_X29_Y12_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~q\);

-- Location: FF_X29_Y14_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~q\);

-- Location: FF_X27_Y14_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~q\);

-- Location: FF_X27_Y14_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~q\);

-- Location: FF_X27_Y17_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(34));

-- Location: FF_X34_Y15_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(41));

-- Location: LCCOMB_X34_Y15_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(41),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40_combout\);

-- Location: FF_X32_Y16_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~q\);

-- Location: FF_X30_Y13_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~q\);

-- Location: FF_X29_Y14_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~q\);

-- Location: FF_X27_Y14_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~q\);

-- Location: FF_X27_Y14_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[5][10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(35));

-- Location: FF_X34_Y15_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(42));

-- Location: LCCOMB_X34_Y15_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(42),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41_combout\);

-- Location: FF_X35_Y15_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~q\);

-- Location: FF_X32_Y16_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~q\);

-- Location: FF_X30_Y13_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~q\);

-- Location: FF_X29_Y14_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~q\);

-- Location: FF_X27_Y14_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(36));

-- Location: FF_X34_Y15_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(43));

-- Location: LCCOMB_X34_Y15_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(43),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42_combout\);

-- Location: FF_X35_Y15_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~q\);

-- Location: FF_X35_Y15_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~q\);

-- Location: FF_X32_Y16_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~q\);

-- Location: FF_X30_Y13_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~q\);

-- Location: FF_X29_Y14_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[5][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(37));

-- Location: FF_X34_Y15_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(44));

-- Location: LCCOMB_X34_Y15_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(44),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43_combout\);

-- Location: FF_X35_Y15_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~q\);

-- Location: FF_X35_Y15_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~q\);

-- Location: FF_X35_Y15_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~q\);

-- Location: FF_X32_Y16_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~q\);

-- Location: FF_X30_Y13_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[5][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(38));

-- Location: FF_X34_Y15_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(45));

-- Location: LCCOMB_X34_Y15_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(45),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44_combout\);

-- Location: FF_X34_Y16_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~q\);

-- Location: FF_X35_Y15_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~q\);

-- Location: FF_X35_Y15_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~q\);

-- Location: FF_X35_Y15_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~q\);

-- Location: FF_X32_Y16_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(39));

-- Location: FF_X34_Y15_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(46));

-- Location: LCCOMB_X34_Y15_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(46),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45_combout\);

-- Location: FF_X32_Y17_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~q\);

-- Location: FF_X34_Y16_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~q\);

-- Location: FF_X35_Y15_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~q\);

-- Location: FF_X30_Y15_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(41),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~q\);

-- Location: FF_X25_Y10_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(40));

-- Location: FF_X34_Y15_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(47));

-- Location: LCCOMB_X34_Y15_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(47),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46_combout\);

-- Location: FF_X31_Y11_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~q\);

-- Location: FF_X32_Y17_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~q\);

-- Location: FF_X34_Y16_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~q\);

-- Location: FF_X31_Y15_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(42),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~q\);

-- Location: FF_X30_Y15_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(41));

-- Location: FF_X32_Y15_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(48));

-- Location: LCCOMB_X34_Y15_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(48),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47_combout\);

-- Location: FF_X31_Y16_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~q\);

-- Location: FF_X31_Y11_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~q\);

-- Location: FF_X32_Y17_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~q\);

-- Location: FF_X34_Y16_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~q\);

-- Location: FF_X31_Y15_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(42));

-- Location: FF_X32_Y15_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(49));

-- Location: LCCOMB_X32_Y15_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48_combout\);

-- Location: FF_X32_Y12_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~q\);

-- Location: FF_X31_Y16_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~q\);

-- Location: FF_X31_Y11_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~q\);

-- Location: FF_X32_Y17_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~q\);

-- Location: FF_X34_Y16_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(43));

-- Location: FF_X32_Y15_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(50));

-- Location: LCCOMB_X32_Y15_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(50),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49_combout\);

-- Location: FF_X35_Y15_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~q\);

-- Location: FF_X32_Y12_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~q\);

-- Location: FF_X31_Y16_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~q\);

-- Location: FF_X31_Y11_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(45),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~q\);

-- Location: FF_X32_Y17_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(44));

-- Location: FF_X32_Y15_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(51));

-- Location: LCCOMB_X32_Y15_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(51),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50_combout\);

-- Location: FF_X27_Y17_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~q\);

-- Location: FF_X35_Y15_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~q\);

-- Location: FF_X32_Y12_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~q\);

-- Location: FF_X31_Y16_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(46),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~q\);

-- Location: FF_X31_Y11_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(45));

-- Location: FF_X32_Y15_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(52));

-- Location: LCCOMB_X32_Y15_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(52),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51_combout\);

-- Location: FF_X35_Y12_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~q\);

-- Location: FF_X27_Y17_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~q\);

-- Location: FF_X35_Y15_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~q\);

-- Location: FF_X32_Y12_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~q\);

-- Location: FF_X31_Y16_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[5][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(46));

-- Location: FF_X32_Y15_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(53));

-- Location: LCCOMB_X32_Y15_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(53),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52_combout\);

-- Location: FF_X29_Y12_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~q\);

-- Location: FF_X35_Y12_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~q\);

-- Location: FF_X27_Y17_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~q\);

-- Location: FF_X35_Y15_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~q\);

-- Location: FF_X32_Y12_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[5][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(47));

-- Location: FF_X32_Y15_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(54));

-- Location: LCCOMB_X32_Y15_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(54),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53_combout\);

-- Location: FF_X27_Y13_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~q\);

-- Location: FF_X29_Y12_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~q\);

-- Location: FF_X35_Y12_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~q\);

-- Location: FF_X27_Y17_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~q\);

-- Location: FF_X35_Y15_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(48));

-- Location: FF_X32_Y15_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(55));

-- Location: LCCOMB_X32_Y15_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54_combout\);

-- Location: FF_X35_Y15_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~q\);

-- Location: FF_X27_Y13_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~q\);

-- Location: FF_X29_Y12_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~q\);

-- Location: FF_X35_Y12_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~q\);

-- Location: FF_X27_Y17_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[5][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(49));

-- Location: FF_X32_Y15_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(56));

-- Location: LCCOMB_X32_Y15_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(56),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55_combout\);

-- Location: FF_X30_Y13_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~q\);

-- Location: FF_X37_Y15_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~q\);

-- Location: FF_X27_Y13_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~q\);

-- Location: FF_X29_Y12_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~q\);

-- Location: FF_X35_Y12_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[6][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(50));

-- Location: FF_X32_Y15_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(57));

-- Location: LCCOMB_X32_Y15_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(57),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56_combout\);

-- Location: FF_X28_Y9_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~q\);

-- Location: FF_X30_Y13_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~q\);

-- Location: FF_X37_Y15_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~q\);

-- Location: FF_X27_Y13_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~q\);

-- Location: FF_X29_Y12_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[6][10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(51));

-- Location: FF_X32_Y15_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(58));

-- Location: LCCOMB_X32_Y15_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(58),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57_combout\);

-- Location: FF_X29_Y8_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~q\);

-- Location: FF_X28_Y9_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~q\);

-- Location: FF_X30_Y13_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~q\);

-- Location: FF_X37_Y15_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~q\);

-- Location: FF_X27_Y13_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(52));

-- Location: FF_X32_Y15_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(59));

-- Location: LCCOMB_X32_Y15_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(59),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58_combout\);

-- Location: FF_X35_Y12_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~q\);

-- Location: FF_X29_Y8_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~q\);

-- Location: FF_X28_Y9_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~q\);

-- Location: FF_X30_Y13_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~q\);

-- Location: FF_X29_Y12_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[53]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(53));

-- Location: FF_X32_Y15_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(60));

-- Location: LCCOMB_X32_Y15_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(60),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59_combout\);

-- Location: FF_X36_Y15_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~q\);

-- Location: FF_X35_Y12_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~q\);

-- Location: FF_X29_Y8_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~q\);

-- Location: FF_X28_Y9_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~q\);

-- Location: FF_X30_Y13_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(54));

-- Location: FF_X32_Y15_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(61));

-- Location: LCCOMB_X32_Y15_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(61),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60_combout\);

-- Location: FF_X36_Y15_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~q\);

-- Location: FF_X36_Y15_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~q\);

-- Location: FF_X35_Y12_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~q\);

-- Location: FF_X29_Y8_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~q\);

-- Location: FF_X28_Y9_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(55));

-- Location: FF_X32_Y15_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(62));

-- Location: LCCOMB_X32_Y15_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(62),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61_combout\);

-- Location: FF_X36_Y15_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~q\);

-- Location: FF_X36_Y15_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~q\);

-- Location: FF_X36_Y15_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~q\);

-- Location: FF_X35_Y12_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~q\);

-- Location: FF_X29_Y8_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(56));

-- Location: FF_X32_Y15_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(63));

-- Location: LCCOMB_X32_Y15_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(63),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62_combout\);

-- Location: FF_X36_Y15_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~q\);

-- Location: FF_X36_Y15_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~q\);

-- Location: FF_X36_Y15_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~q\);

-- Location: FF_X36_Y15_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~q\);

-- Location: FF_X35_Y12_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(57));

-- Location: FF_X32_Y11_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~64_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(64));

-- Location: LCCOMB_X32_Y15_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(64),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63_combout\);

-- Location: FF_X34_Y12_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~q\);

-- Location: FF_X36_Y15_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~q\);

-- Location: FF_X36_Y15_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~q\);

-- Location: FF_X36_Y15_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~q\);

-- Location: FF_X35_Y12_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(58));

-- Location: FF_X32_Y11_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~65_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(65));

-- Location: LCCOMB_X32_Y11_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(65),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~64_combout\);

-- Location: FF_X36_Y12_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~q\);

-- Location: FF_X34_Y12_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~q\);

-- Location: FF_X37_Y13_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~q\);

-- Location: FF_X36_Y15_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(60),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][60]~q\);

-- Location: FF_X36_Y15_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[59]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(59));

-- Location: FF_X32_Y11_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~66_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(66));

-- Location: LCCOMB_X32_Y11_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(66),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~65_combout\);

-- Location: FF_X26_Y15_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][64]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][64]~q\);

-- Location: FF_X36_Y12_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~q\);

-- Location: FF_X34_Y12_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~q\);

-- Location: FF_X37_Y13_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~q\);

-- Location: FF_X36_Y15_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(60));

-- Location: FF_X32_Y11_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~67_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(67));

-- Location: LCCOMB_X32_Y11_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(67),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~66_combout\);

-- Location: FF_X26_Y10_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][65]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][65]~q\);

-- Location: FF_X26_Y15_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][64]~q\);

-- Location: FF_X36_Y12_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~q\);

-- Location: FF_X34_Y12_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(62),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~q\);

-- Location: FF_X37_Y13_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[61]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(61));

-- Location: FF_X32_Y11_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~68_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(68));

-- Location: LCCOMB_X32_Y11_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(68),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~67_combout\);

-- Location: FF_X30_Y16_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][66]~q\);

-- Location: FF_X26_Y10_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][65]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][65]~q\);

-- Location: FF_X26_Y15_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][64]~q\);

-- Location: FF_X36_Y12_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~q\);

-- Location: FF_X34_Y12_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(62));

-- Location: FF_X32_Y11_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~69_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(69));

-- Location: LCCOMB_X32_Y11_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(69),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~68_combout\);

-- Location: FF_X27_Y14_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][67]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][67]~q\);

-- Location: FF_X30_Y16_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][66]~q\);

-- Location: FF_X26_Y10_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][65]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][65]~q\);

-- Location: FF_X26_Y15_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][64]~q\);

-- Location: FF_X32_Y12_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[63]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(63));

-- Location: FF_X32_Y11_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~70_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(70));

-- Location: LCCOMB_X32_Y11_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(70),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~69_combout\);

-- Location: FF_X36_Y12_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][68]~q\);

-- Location: FF_X27_Y14_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][67]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][67]~q\);

-- Location: FF_X30_Y16_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][66]~q\);

-- Location: FF_X26_Y10_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][65]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][65]~q\);

-- Location: FF_X26_Y15_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(64));

-- Location: FF_X32_Y11_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~71_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(71));

-- Location: LCCOMB_X32_Y11_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(71),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~70_combout\);

-- Location: FF_X29_Y14_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][69]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][69]~q\);

-- Location: FF_X36_Y12_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][68]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][68]~q\);

-- Location: FF_X27_Y14_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][67]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][67]~q\);

-- Location: FF_X30_Y16_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(66),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][66]~q\);

-- Location: FF_X26_Y10_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[65]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(65));

-- Location: FF_X32_Y11_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~72_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(72));

-- Location: LCCOMB_X32_Y11_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(72),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~71_combout\);

-- Location: FF_X36_Y12_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][70]~q\);

-- Location: FF_X29_Y14_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][69]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][69]~q\);

-- Location: FF_X36_Y12_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][68]~q\);

-- Location: FF_X27_Y14_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(67),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][67]~q\);

-- Location: FF_X30_Y16_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(66));

-- Location: FF_X32_Y11_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~73_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(73));

-- Location: LCCOMB_X32_Y11_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72~portbdataout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(73),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~72_combout\);

-- Location: FF_X32_Y16_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][71]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][71]~q\);

-- Location: FF_X36_Y12_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][70]~q\);

-- Location: FF_X29_Y14_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][69]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][69]~q\);

-- Location: FF_X36_Y12_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(68),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][68]~q\);

-- Location: FF_X27_Y14_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[67]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(67));

-- Location: FF_X32_Y11_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~74_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(74));

-- Location: LCCOMB_X32_Y11_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(74),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~73_combout\);

-- Location: FF_X25_Y10_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][72]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][72]~q\);

-- Location: FF_X32_Y16_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][71]~q\);

-- Location: FF_X36_Y12_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][70]~q\);

-- Location: FF_X29_Y14_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][69]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][69]~q\);

-- Location: FF_X36_Y12_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(68));

-- Location: FF_X32_Y11_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~75_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(75));

-- Location: LCCOMB_X32_Y11_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(75),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~74_combout\);

-- Location: FF_X30_Y15_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][73]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][73]~q\);

-- Location: FF_X25_Y10_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][72]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][72]~q\);

-- Location: FF_X32_Y16_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][71]~q\);

-- Location: FF_X29_Y14_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][70]~q\);

-- Location: FF_X29_Y14_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[7][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(69));

-- Location: FF_X32_Y11_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~76_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(76));

-- Location: LCCOMB_X32_Y11_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(76),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~75_combout\);

-- Location: FF_X31_Y15_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][74]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][74]~q\);

-- Location: FF_X30_Y15_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][73]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][73]~q\);

-- Location: FF_X25_Y10_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][72]~q\);

-- Location: FF_X32_Y16_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][71]~q\);

-- Location: FF_X29_Y14_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(70));

-- Location: FF_X32_Y11_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~77_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(77));

-- Location: LCCOMB_X32_Y11_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(77),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~76_combout\);

-- Location: FF_X34_Y16_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][75]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][75]~q\);

-- Location: FF_X31_Y15_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][74]~q\);

-- Location: FF_X30_Y15_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][73]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][73]~q\);

-- Location: FF_X25_Y10_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][72]~q\);

-- Location: FF_X32_Y16_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(71));

-- Location: FF_X32_Y11_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~78_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(78));

-- Location: LCCOMB_X32_Y11_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(78),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~77_combout\);

-- Location: FF_X32_Y17_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][76]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][76]~q\);

-- Location: FF_X34_Y16_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][75]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][75]~q\);

-- Location: FF_X31_Y15_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][74]~q\);

-- Location: FF_X30_Y15_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][73]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][73]~q\);

-- Location: FF_X25_Y10_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(72));

-- Location: FF_X32_Y11_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~79_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(79));

-- Location: LCCOMB_X32_Y11_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(79),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~78_combout\);

-- Location: FF_X31_Y11_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][77]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][77]~q\);

-- Location: FF_X32_Y17_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][76]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][76]~q\);

-- Location: FF_X34_Y16_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][75]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][75]~q\);

-- Location: FF_X31_Y15_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][74]~q\);

-- Location: FF_X30_Y15_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[73]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(73));

-- Location: FF_X34_Y11_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~80_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(80));

-- Location: LCCOMB_X32_Y11_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(80),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~79_combout\);

-- Location: FF_X31_Y16_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][78]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][78]~q\);

-- Location: FF_X31_Y11_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][77]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][77]~q\);

-- Location: FF_X32_Y17_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][76]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][76]~q\);

-- Location: FF_X34_Y16_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(75),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][75]~q\);

-- Location: FF_X31_Y15_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(74));

-- Location: FF_X34_Y11_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~81_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(81));

-- Location: LCCOMB_X34_Y11_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(81),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~80_combout\);

-- Location: FF_X32_Y12_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][79]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][79]~q\);

-- Location: FF_X31_Y16_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][78]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][78]~q\);

-- Location: FF_X31_Y11_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][77]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][77]~q\);

-- Location: FF_X32_Y17_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][76]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][76]~q\);

-- Location: FF_X34_Y16_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[75]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(75));

-- Location: FF_X34_Y11_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~82_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(82));

-- Location: LCCOMB_X34_Y11_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(82),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~81_combout\);

-- Location: FF_X27_Y15_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][80]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][80]~q\);

-- Location: FF_X32_Y12_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][79]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][79]~q\);

-- Location: FF_X31_Y16_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][78]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][78]~q\);

-- Location: FF_X31_Y11_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(77),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][77]~q\);

-- Location: FF_X32_Y17_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[7][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(76));

-- Location: FF_X34_Y11_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~83_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(83));

-- Location: LCCOMB_X34_Y11_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(83),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~82_combout\);

-- Location: FF_X27_Y17_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][81]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][81]~q\);

-- Location: FF_X27_Y15_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][80]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][80]~q\);

-- Location: FF_X32_Y12_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][79]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][79]~q\);

-- Location: FF_X31_Y16_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][78]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][78]~q\);

-- Location: FF_X31_Y11_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[7][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(77));

-- Location: FF_X34_Y11_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~84_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(84));

-- Location: LCCOMB_X34_Y11_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(84),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~83_combout\);

-- Location: FF_X32_Y9_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][82]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][82]~q\);

-- Location: FF_X27_Y17_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][81]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][81]~q\);

-- Location: FF_X27_Y15_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][80]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][80]~q\);

-- Location: FF_X32_Y12_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][79]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][79]~q\);

-- Location: FF_X31_Y16_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[78]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(78));

-- Location: FF_X34_Y11_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~85_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(85));

-- Location: LCCOMB_X34_Y11_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~84\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(85),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~84_combout\);

-- Location: FF_X32_Y9_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][83]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][83]~q\);

-- Location: FF_X32_Y9_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][82]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][82]~q\);

-- Location: FF_X27_Y17_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][81]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][81]~q\);

-- Location: FF_X27_Y15_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(80),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][80]~q\);

-- Location: FF_X32_Y12_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|file|regs_file[7][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(79));

-- Location: FF_X34_Y11_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~86_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(86));

-- Location: LCCOMB_X34_Y11_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~85\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(86),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~85_combout\);

-- Location: FF_X32_Y9_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][84]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][84]~q\);

-- Location: FF_X32_Y9_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][83]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][83]~q\);

-- Location: FF_X32_Y9_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][82]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][82]~q\);

-- Location: FF_X27_Y17_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(81),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][81]~q\);

-- Location: FF_X27_Y15_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[80]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(80));

-- Location: FF_X34_Y11_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~87_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(87));

-- Location: LCCOMB_X34_Y11_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~86\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(87),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~86_combout\);

-- Location: FF_X34_Y16_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][85]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][85]~q\);

-- Location: FF_X32_Y9_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][84]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][84]~q\);

-- Location: FF_X32_Y9_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][83]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][83]~q\);

-- Location: FF_X32_Y9_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(82),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][82]~q\);

-- Location: FF_X27_Y17_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[81]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(81));

-- Location: FF_X34_Y11_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~88_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(88));

-- Location: LCCOMB_X34_Y11_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~87\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(88),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~87_combout\);

-- Location: FF_X32_Y17_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][86]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][86]~q\);

-- Location: FF_X34_Y16_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][85]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][85]~q\);

-- Location: FF_X32_Y9_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][84]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][84]~q\);

-- Location: FF_X32_Y9_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][83]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][83]~q\);

-- Location: FF_X32_Y9_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[82]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(82));

-- Location: FF_X34_Y11_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~89_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(89));

-- Location: LCCOMB_X34_Y11_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~88\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(89),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~88_combout\);

-- Location: FF_X30_Y15_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][87]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][87]~q\);

-- Location: FF_X32_Y17_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][86]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][86]~q\);

-- Location: FF_X34_Y16_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][85]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][85]~q\);

-- Location: FF_X32_Y9_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][84]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][84]~q\);

-- Location: FF_X32_Y9_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[83]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(83));

-- Location: FF_X34_Y11_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~90_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(90));

-- Location: LCCOMB_X34_Y11_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~89\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(90),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~89_combout\);

-- Location: FF_X32_Y9_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][88]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][88]~q\);

-- Location: FF_X30_Y15_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][87]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][87]~q\);

-- Location: FF_X32_Y17_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][86]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][86]~q\);

-- Location: FF_X34_Y16_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][85]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][85]~q\);

-- Location: FF_X32_Y9_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[84]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(84));

-- Location: FF_X34_Y11_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~91_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(91));

-- Location: LCCOMB_X34_Y11_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~90\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(91),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~90_combout\);

-- Location: FF_X34_Y9_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][89]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][89]~q\);

-- Location: FF_X19_Y11_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][88]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][88]~q\);

-- Location: FF_X30_Y15_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][87]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][87]~q\);

-- Location: FF_X32_Y17_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][86]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][86]~q\);

-- Location: FF_X34_Y16_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[85]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(85));

-- Location: FF_X34_Y11_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~92_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(92));

-- Location: LCCOMB_X34_Y11_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~91\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(92),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~91_combout\);

-- Location: FF_X31_Y15_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][90]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][90]~q\);

-- Location: FF_X34_Y9_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][89]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][89]~q\);

-- Location: FF_X19_Y11_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][88]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][88]~q\);

-- Location: FF_X30_Y15_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(87),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][87]~q\);

-- Location: FF_X32_Y17_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[86]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(86));

-- Location: FF_X34_Y11_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~93_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(93));

-- Location: LCCOMB_X34_Y11_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~92\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(93),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~92_combout\);

-- Location: FF_X25_Y10_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][91]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][91]~q\);

-- Location: FF_X31_Y15_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][90]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][90]~q\);

-- Location: FF_X34_Y9_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][89]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][89]~q\);

-- Location: FF_X19_Y11_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][88]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][88]~q\);

-- Location: FF_X30_Y15_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|IR|reg_m\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(87));

-- Location: FF_X34_Y11_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~94_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(94));

-- Location: LCCOMB_X34_Y11_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~93\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(94),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~93_combout\);

-- Location: FF_X27_Y15_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][92]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][92]~q\);

-- Location: FF_X25_Y10_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][91]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][91]~q\);

-- Location: FF_X31_Y15_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][90]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][90]~q\);

-- Location: FF_X34_Y9_N15
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(89),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][89]~q\);

-- Location: FF_X19_Y11_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[88]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(88));

-- Location: FF_X34_Y11_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~95_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(95));

-- Location: LCCOMB_X34_Y11_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~94\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(95),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~94_combout\);

-- Location: FF_X34_Y9_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][93]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][93]~q\);

-- Location: FF_X27_Y15_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][92]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][92]~q\);

-- Location: FF_X25_Y10_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][91]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][91]~q\);

-- Location: FF_X31_Y15_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(90),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][90]~q\);

-- Location: FF_X34_Y9_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[89]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(89));

-- Location: FF_X37_Y11_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~96_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(96));

-- Location: LCCOMB_X34_Y11_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~95\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(96),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~95_combout\);

-- Location: FF_X34_Y9_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][94]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][94]~q\);

-- Location: FF_X34_Y9_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][93]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][93]~q\);

-- Location: FF_X27_Y15_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][92]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][92]~q\);

-- Location: FF_X25_Y10_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(91),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][91]~q\);

-- Location: FF_X31_Y15_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|IR|reg_m\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(90));

-- Location: FF_X37_Y11_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~97_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(97));

-- Location: LCCOMB_X37_Y11_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~96\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(97),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~96_combout\);

-- Location: FF_X34_Y9_N17
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][95]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][95]~q\);

-- Location: FF_X35_Y9_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][94]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][94]~q\);

-- Location: FF_X34_Y9_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][93]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][93]~q\);

-- Location: FF_X27_Y15_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][92]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][92]~q\);

-- Location: FF_X25_Y10_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|IR|reg_m\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(91));

-- Location: FF_X37_Y11_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~98_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(98));

-- Location: LCCOMB_X37_Y11_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~97\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(98),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~97_combout\);

-- Location: FF_X21_Y11_N5
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][96]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][96]~q\);

-- Location: FF_X34_Y9_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][95]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][95]~q\);

-- Location: FF_X35_Y9_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][94]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][94]~q\);

-- Location: FF_X34_Y9_N31
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][93]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][93]~q\);

-- Location: FF_X27_Y15_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[92]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(92));

-- Location: LCCOMB_X37_Y11_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~98\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~98_combout\);

-- Location: FF_X38_Y11_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][97]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][97]~q\);

-- Location: FF_X21_Y11_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][96]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][96]~q\);

-- Location: FF_X34_Y9_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][95]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][95]~q\);

-- Location: FF_X35_Y9_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][94]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][94]~q\);

-- Location: FF_X34_Y9_N19
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[93]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(93));

-- Location: FF_X38_Y11_N11
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][98]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][98]~q\);

-- Location: FF_X38_Y11_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][97]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][97]~q\);

-- Location: FF_X21_Y11_N25
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][96]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][96]~q\);

-- Location: FF_X34_Y9_N29
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(95),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][95]~q\);

-- Location: FF_X35_Y9_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \d|IR|reg_m\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(94));

-- Location: FF_X38_Y11_N7
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][98]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][98]~q\);

-- Location: FF_X38_Y11_N1
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][97]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][97]~q\);

-- Location: FF_X21_Y11_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][96]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][96]~q\);

-- Location: FF_X34_Y9_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[95]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(95));

-- Location: FF_X38_Y11_N3
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][98]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][98]~q\);

-- Location: FF_X38_Y11_N21
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(97),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][97]~q\);

-- Location: FF_X21_Y11_N13
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[96]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(96));

-- Location: FF_X38_Y11_N23
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(98),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][98]~q\);

-- Location: FF_X38_Y11_N9
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[97]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(97));

-- Location: FF_X38_Y11_N27
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \reset_pin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(98));

-- Location: LCCOMB_X11_Y13_N4
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~14_combout\);

-- Location: LCCOMB_X12_Y13_N4
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr_ena~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~9_combout\);

-- Location: LCCOMB_X12_Y13_N8
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter~10_combout\);

-- Location: LCCOMB_X12_Y13_N6
\auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter[0]~4_combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout\);

-- Location: LCCOMB_X26_Y12_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y12_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y12_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y12_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y12_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y12_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y16_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y12_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y16_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y16_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y16_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y16_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X26_Y16_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y16_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X26_Y16_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y16_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X26_Y16_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(12),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y16_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X21_Y16_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X21_Y15_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X21_Y16_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X21_Y16_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X21_Y16_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X21_Y16_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X21_Y13_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(16),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X21_Y13_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X21_Y13_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X21_Y13_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X21_Y13_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(18),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X21_Y13_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(18),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X17_Y13_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X17_Y13_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(19),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y9_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y9_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y9_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y9_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y9_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y9_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y9_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y9_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X17_Y13_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X18_Y13_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(20),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X17_Y13_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X18_Y13_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(21),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X18_Y13_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X18_Y13_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X18_Y13_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X18_Y13_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X26_Y13_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(24),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y13_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(24),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X26_Y13_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(25),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y13_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X26_Y13_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y13_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(26),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X36_Y11_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X36_Y11_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(27),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X36_Y11_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(28),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(85),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(84),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X35_Y11_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X36_Y11_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(29),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(88),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(87),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X35_Y11_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(29),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X35_Y11_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(90),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(91),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X35_Y11_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X35_Y11_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(31),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(94),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(93),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X35_Y11_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(31),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y11_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(96),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(97),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y11_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(32),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y11_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(99),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(100),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y11_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y11_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(34),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(104),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(103),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(102),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y11_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(34),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(104),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y18_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(105),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(107),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(106),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(35),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y18_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(107),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(35),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y18_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(110),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(108),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(109),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y18_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(36),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(110),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y18_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(113),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(37),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(112),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(111),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y18_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(37),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(113),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y18_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(116),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(38),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(115),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(114),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y18_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(116),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(38),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y18_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(117),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(119),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(118),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y18_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(119),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y16_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(120),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(122),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(121),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(40),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y16_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(40),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(122),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y16_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(125),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(41),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(124),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(123),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y16_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(125),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y16_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(42),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(128),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(127),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(126),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y16_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(128),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(42),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X20_Y16_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(43),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(131),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(130),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(129),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X20_Y16_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(131),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(43),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X20_Y16_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(132),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(134),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(133),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(44),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y16_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(44),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(134),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X20_Y16_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(135),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(137),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(136),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(45),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y16_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(137),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(45),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X19_Y16_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(138),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(140),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(139),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(46),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y16_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(46),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(140),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X19_Y16_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(47),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(143),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(142),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(141),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y16_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(47),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(143),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y16_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(144),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(146),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(145),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X23_Y16_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(48),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(146),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y16_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(49),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(149),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(148),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(147),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X23_Y16_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(49),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(149),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y16_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(152),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(50),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(151),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(150),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X23_Y16_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(50),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(152),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y12_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(155),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(51),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(154),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(153),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X23_Y12_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(51),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(155),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y12_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(156),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(158),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(157),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(52),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y12_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(52),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(158),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y12_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(159),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(53),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(160),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(161),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y12_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(53),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(161),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y12_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(162),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(164),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(163),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y12_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(54),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(164),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y12_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(55),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(167),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(166),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(165),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y12_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(55),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(167),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X28_Y8_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(170),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(56),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(169),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(168),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X28_Y8_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(170),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(56),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X28_Y8_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(171),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(173),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(172),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(57),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X28_Y8_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(173),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(57),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X28_Y8_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(176),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(174),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(175),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(58),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X28_Y8_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(176),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(58),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X31_Y8_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(179),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(177),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(178),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(59),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X31_Y8_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(179),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(59),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X31_Y8_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(60),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(182),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(181),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(180),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X30_Y8_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(60),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(182),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X31_Y8_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(183),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(185),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(184),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(61),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X30_Y8_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(61),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(185),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X30_Y8_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(62),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(188),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(187),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(186),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X30_Y8_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(62),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(188),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X30_Y8_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(191),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(63),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(190),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(189),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X30_Y8_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(63),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(191),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X26_Y11_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(194),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(64),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(193),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(192),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y11_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(194),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(64),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X26_Y11_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(195),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(197),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(196),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(65),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y11_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(197),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(65),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X26_Y11_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(200),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(198),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(199),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(66),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X26_Y11_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(200),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(66),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y13_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(203),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(201),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(202),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(67),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X25_Y13_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(203),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(67),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y13_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(68),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(206),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(205),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(204),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y13_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(206),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(68),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X25_Y13_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(209),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(69),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(208),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(207),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y13_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(209),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(69),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y13_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(212),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(210),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(211),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(70),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y13_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(212),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(70),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X24_Y13_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(215),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(213),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(214),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(71),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X24_Y13_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(71),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(215),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y13_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(72),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(218),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(217),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(216),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X23_Y13_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(218),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(72),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y13_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(221),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(219),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(220),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(73),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X23_Y13_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(221),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(73),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X23_Y13_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(224),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(74),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(223),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(222),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X23_Y13_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(74),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(224),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X20_Y13_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(227),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(225),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(226),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(75),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X20_Y13_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(227),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(75),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X20_Y13_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(76),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(230),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(229),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(228),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y13_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(76),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(230),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X20_Y13_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(233),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(231),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(232),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(77),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y13_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(233),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(77),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X19_Y13_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(78),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(236),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(235),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(234),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y13_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(236),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(78),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X19_Y13_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(239),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(79),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(238),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(237),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y13_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(79),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(239),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X20_Y11_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(242),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(240),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(241),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(80),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X20_Y11_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(242),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(80),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X20_Y11_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(245),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(81),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(244),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(243),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X20_Y11_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(81),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(245),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X20_Y11_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(82),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(248),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(247),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(246),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X20_Y11_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(248),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(82),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X19_Y15_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(251),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(249),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(250),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(83),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y15_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(251),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(83),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X19_Y15_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(252),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(254),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(253),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(84),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X18_Y15_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(254),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(84),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X19_Y15_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(255),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(257),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(256),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(85),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X18_Y15_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(85),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(257),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X18_Y15_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(258),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(260),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(259),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(86),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X18_Y15_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(260),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(86),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X18_Y15_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(87),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(263),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(262),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(261),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X18_Y15_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(87),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(263),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X18_Y12_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(88),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(266),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(265),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(264),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X18_Y12_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(88),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|p_match_out~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(266),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X18_Y12_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(89),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(269),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(268),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(267),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X18_Y12_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(89),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(269),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X18_Y12_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(272),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(90),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(271),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(270),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X18_Y12_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(90),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(272),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X21_Y12_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(275),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(91),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(274),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(273),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X21_Y12_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(275),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(91),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X21_Y12_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(92),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(278),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(277),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(276),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X20_Y12_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(92),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(278),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X21_Y12_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(281),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(279),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(280),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(93),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X20_Y12_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(281),
	datac => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(93),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X20_Y12_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(94),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(284),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(283),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(282),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X20_Y12_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(94),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(284),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X20_Y12_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(287),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(285),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(286),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(95),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X20_Y12_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(287),
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(95),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|p_match_out~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X19_Y12_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(96),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(290),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(289),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(288),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y12_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(96),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(290),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X19_Y12_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(97),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(293),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(292),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(291),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y12_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|p_match_out~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(293),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(97),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|p_match_out~1_combout\);

-- Location: LCCOMB_X19_Y12_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|p_match_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(294),
	datab => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(296),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(295),
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(98),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|p_match_out~0_combout\);

-- Location: LCCOMB_X19_Y12_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|p_match_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(98),
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(296),
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|p_match_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|p_match_out~1_combout\);

-- Location: IOIBUF_X27_Y0_N22
\Clock50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Clock50,
	o => \Clock50~input_o\);

-- Location: IOIBUF_X0_Y16_N8
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: IOIBUF_X53_Y14_N1
\reset_pin~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_pin,
	o => \reset_pin~input_o\);

-- Location: CLKCTRL_G4
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: CLKCTRL_G2
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: CLKCTRL_G18
\Clock50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Clock50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Clock50~inputclkctrl_outclk\);

-- Location: LCCOMB_X27_Y16_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[2]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N28
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[2]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[3]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N18
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[3]~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N18
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[4]~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[4]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[5]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N12
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[5]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N20
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[6]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[6]~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N0
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[8]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[8]~feeder_combout\);

-- Location: LCCOMB_X36_Y16_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[9]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[10]~feeder_combout\);

-- Location: LCCOMB_X26_Y16_N12
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[11]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[11]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N12
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[13]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[13]~feeder_combout\);

-- Location: LCCOMB_X31_Y12_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[15]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N0
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[3][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[15]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[18]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N18
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[18]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N10
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[19]~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[19]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[20]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N4
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[23]~feeder_combout\);

-- Location: LCCOMB_X28_Y9_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[23]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[25]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N20
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[25]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N10
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[26]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[26]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[27]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N16
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[28]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[28]~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[29]~feeder_combout\);

-- Location: LCCOMB_X34_Y12_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[30]~feeder_combout\);

-- Location: LCCOMB_X35_Y11_N2
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[31]~feeder_combout\);

-- Location: LCCOMB_X26_Y10_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[4][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[33]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[34]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[34]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[36]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[36]~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N10
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[36]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[36]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[39]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[39]~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N20
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[39]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[39]~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N6
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[40]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[40]~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[40]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[40]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[41]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[41]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[42]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[42]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[43]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[43]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N12
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[43]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[43]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[44]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[44]~feeder_combout\);

-- Location: LCCOMB_X31_Y11_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[45]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[45]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N0
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[45]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[45]~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N28
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[46]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[46]~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[47]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[47]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N26
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[48]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[48]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[48]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[48]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N28
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[49]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[5][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[49]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N22
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[51]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[51]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[52]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[52]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N26
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[52]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[52]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[53]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[53]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N4
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[53]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[53]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[54]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[54]~feeder_combout\);

-- Location: LCCOMB_X28_Y9_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[55]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[55]~feeder_combout\);

-- Location: LCCOMB_X24_Y12_N16
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[55]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[55]~feeder_combout\);

-- Location: LCCOMB_X29_Y8_N0
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[56]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[56]~feeder_combout\);

-- Location: LCCOMB_X29_Y8_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[56]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[56]~feeder_combout\);

-- Location: LCCOMB_X28_Y8_N18
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[57]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[57]~feeder_combout\);

-- Location: LCCOMB_X35_Y12_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[57]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[57]~feeder_combout\);

-- Location: LCCOMB_X28_Y8_N28
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[58]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[58]~feeder_combout\);

-- Location: LCCOMB_X35_Y12_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[58]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[58]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[59]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[59]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[60]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[60]~feeder_combout\);

-- Location: LCCOMB_X31_Y8_N26
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[60]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[60]~feeder_combout\);

-- Location: LCCOMB_X37_Y13_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[61]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[61]~feeder_combout\);

-- Location: LCCOMB_X31_Y8_N0
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[61]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[61]~feeder_combout\);

-- Location: LCCOMB_X34_Y12_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[62]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[62]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[63]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[63]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N2
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[64]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[64]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[64]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[64]~feeder_combout\);

-- Location: LCCOMB_X26_Y10_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[65]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[65]~feeder_combout\);

-- Location: LCCOMB_X26_Y11_N26
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[65]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[6][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[65]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[66]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[66]~feeder_combout\);

-- Location: LCCOMB_X25_Y13_N12
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[67]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[67]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[67]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[67]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[68]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[68]~feeder_combout\);

-- Location: LCCOMB_X25_Y13_N6
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[68]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[68]~feeder_combout\);

-- Location: LCCOMB_X25_Y13_N22
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[69]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[69]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[70]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[70]~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N28
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[71]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[71]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[71]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[71]~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[72]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[72]~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N2
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[72]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[72]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[73]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[73]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[74]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[74]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N6
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[75]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[75]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[75]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[75]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N10
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[76]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[76]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N0
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[77]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[77]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N12
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[78]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[78]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[78]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[78]~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[79]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[79]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[80]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[80]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N22
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[80]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[80]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N28
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[81]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[81]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[81]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|file|regs_file[7][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[81]~feeder_combout\);

-- Location: LCCOMB_X32_Y9_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[82]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[82]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N14
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[82]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[82]~feeder_combout\);

-- Location: LCCOMB_X32_Y9_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[83]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[83]~feeder_combout\);

-- Location: LCCOMB_X32_Y9_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[84]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[84]~feeder_combout\);

-- Location: LCCOMB_X19_Y15_N28
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[84]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[84]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[85]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[85]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[86]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[86]~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N18
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[86]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[86]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[88]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[88]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N0
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[88]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[88]~feeder_combout\);

-- Location: LCCOMB_X34_Y9_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[89]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[89]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N22
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[89]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[89]~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[90]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[90]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N12
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[92]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[92]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[92]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[92]~feeder_combout\);

-- Location: LCCOMB_X34_Y9_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[93]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[93]~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N0
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[93]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[93]~feeder_combout\);

-- Location: LCCOMB_X34_Y9_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[95]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[95]~feeder_combout\);

-- Location: LCCOMB_X20_Y12_N20
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[95]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[95]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[96]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[96]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N0
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[96]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[96]~feeder_combout\);

-- Location: LCCOMB_X38_Y11_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[97]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|IR|reg_m\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[97]~feeder_combout\);

-- Location: LCCOMB_X28_Y24_N2
\d|Mem|Memory~672feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~672feeder_combout\ = \d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~672feeder_combout\);

-- Location: LCCOMB_X28_Y24_N0
\d|Mem|Memory~640feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~640feeder_combout\ = \d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~640feeder_combout\);

-- Location: LCCOMB_X26_Y25_N8
\d|Mem|Memory~752feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~752feeder_combout\ = \d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~752feeder_combout\);

-- Location: LCCOMB_X26_Y20_N8
\d|Mem|Memory~512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~512feeder_combout\ = \d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~512feeder_combout\);

-- Location: LCCOMB_X27_Y21_N0
\d|Mem|Memory~896feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~896feeder_combout\ = \d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~896feeder_combout\);

-- Location: LCCOMB_X29_Y24_N0
\d|Mem|Memory~720feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~720feeder_combout\ = \d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~720feeder_combout\);

-- Location: LCCOMB_X34_Y22_N0
\d|Mem|Memory~400feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~400feeder_combout\ = \d|memw|result[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[0]~1_combout\,
	combout => \d|Mem|Memory~400feeder_combout\);

-- Location: LCCOMB_X26_Y23_N0
\d|Mem|Memory~890feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~890feeder_combout\ = \d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~890feeder_combout\);

-- Location: LCCOMB_X27_Y21_N26
\d|Mem|Memory~906feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~906feeder_combout\ = \d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~906feeder_combout\);

-- Location: LCCOMB_X35_Y23_N6
\d|Mem|Memory~282feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~282feeder_combout\ = \d|memw|result[10]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[10]~3_combout\,
	combout => \d|Mem|Memory~282feeder_combout\);

-- Location: LCCOMB_X28_Y23_N30
\d|Mem|Memory~875feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~875feeder_combout\ = \d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~875feeder_combout\);

-- Location: LCCOMB_X30_Y26_N8
\d|Mem|Memory~651feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~651feeder_combout\ = \d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~651feeder_combout\);

-- Location: LCCOMB_X34_Y24_N0
\d|Mem|Memory~171feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~171feeder_combout\ = \d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~171feeder_combout\);

-- Location: LCCOMB_X32_Y24_N24
\d|Mem|Memory~347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~347feeder_combout\ = \d|memw|result[11]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[11]~5_combout\,
	combout => \d|Mem|Memory~347feeder_combout\);

-- Location: LCCOMB_X31_Y18_N16
\d|Mem|Memory~364feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~364feeder_combout\ = \d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~364feeder_combout\);

-- Location: LCCOMB_X29_Y20_N4
\d|Mem|Memory~828feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~828feeder_combout\ = \d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~828feeder_combout\);

-- Location: LCCOMB_X27_Y20_N24
\d|Mem|Memory~1004feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1004feeder_combout\ = \d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~1004feeder_combout\);

-- Location: LCCOMB_X34_Y22_N6
\d|Mem|Memory~412feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~412feeder_combout\ = \d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~412feeder_combout\);

-- Location: LCCOMB_X30_Y25_N12
\d|Mem|Memory~716feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~716feeder_combout\ = \d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~716feeder_combout\);

-- Location: LCCOMB_X32_Y26_N28
\d|Mem|Memory~268feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~268feeder_combout\ = \d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~268feeder_combout\);

-- Location: LCCOMB_X30_Y26_N10
\d|Mem|Memory~652feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~652feeder_combout\ = \d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~652feeder_combout\);

-- Location: LCCOMB_X29_Y23_N24
\d|Mem|Memory~812feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~812feeder_combout\ = \d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~812feeder_combout\);

-- Location: LCCOMB_X28_Y21_N2
\d|Mem|Memory~972feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~972feeder_combout\ = \d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~972feeder_combout\);

-- Location: LCCOMB_X28_Y21_N8
\d|Mem|Memory~988feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~988feeder_combout\ = \d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~988feeder_combout\);

-- Location: LCCOMB_X35_Y25_N18
\d|Mem|Memory~252feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~252feeder_combout\ = \d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~252feeder_combout\);

-- Location: LCCOMB_X34_Y19_N24
\d|Mem|Memory~300feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~300feeder_combout\ = \d|memw|result[12]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[12]~7_combout\,
	combout => \d|Mem|Memory~300feeder_combout\);

-- Location: LCCOMB_X29_Y18_N20
\d|Mem|Memory~381feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~381feeder_combout\ = \d|memw|result[13]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[13]~9_combout\,
	combout => \d|Mem|Memory~381feeder_combout\);

-- Location: LCCOMB_X31_Y26_N0
\d|Mem|Memory~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~365feeder_combout\ = \d|memw|result[13]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[13]~9_combout\,
	combout => \d|Mem|Memory~365feeder_combout\);

-- Location: LCCOMB_X31_Y26_N26
\d|Mem|Memory~334feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~334feeder_combout\ = \d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~334feeder_combout\);

-- Location: LCCOMB_X32_Y20_N0
\d|Mem|Memory~398feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~398feeder_combout\ = \d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~398feeder_combout\);

-- Location: LCCOMB_X34_Y23_N18
\d|Mem|Memory~430feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~430feeder_combout\ = \d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~430feeder_combout\);

-- Location: LCCOMB_X36_Y22_N2
\d|Mem|Memory~46feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~46feeder_combout\ = \d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~46feeder_combout\);

-- Location: LCCOMB_X26_Y23_N22
\d|Mem|Memory~894feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~894feeder_combout\ = \d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~894feeder_combout\);

-- Location: LCCOMB_X26_Y24_N8
\d|Mem|Memory~1022feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1022feeder_combout\ = \d|memw|result[14]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[14]~11_combout\,
	combout => \d|Mem|Memory~1022feeder_combout\);

-- Location: LCCOMB_X36_Y20_N12
\d|Mem|Memory~79feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~79feeder_combout\ = \d|memw|result[15]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[15]~13_combout\,
	combout => \d|Mem|Memory~79feeder_combout\);

-- Location: LCCOMB_X31_Y24_N10
\d|Mem|Memory~751feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~751feeder_combout\ = \d|memw|result[15]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[15]~13_combout\,
	combout => \d|Mem|Memory~751feeder_combout\);

-- Location: LCCOMB_X30_Y18_N2
\d|Mem|Memory~351feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~351feeder_combout\ = \d|memw|result[15]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[15]~13_combout\,
	combout => \d|Mem|Memory~351feeder_combout\);

-- Location: LCCOMB_X28_Y23_N8
\d|Mem|Memory~879feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~879feeder_combout\ = \d|memw|result[15]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[15]~13_combout\,
	combout => \d|Mem|Memory~879feeder_combout\);

-- Location: LCCOMB_X26_Y25_N12
\d|Mem|Memory~767feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~767feeder_combout\ = \d|memw|result[15]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[15]~13_combout\,
	combout => \d|Mem|Memory~767feeder_combout\);

-- Location: LCCOMB_X26_Y24_N18
\d|Mem|Memory~1023feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1023feeder_combout\ = \d|memw|result[15]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[15]~13_combout\,
	combout => \d|Mem|Memory~1023feeder_combout\);

-- Location: LCCOMB_X36_Y22_N12
\d|Mem|Memory~47feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~47feeder_combout\ = \d|memw|result[15]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[15]~13_combout\,
	combout => \d|Mem|Memory~47feeder_combout\);

-- Location: LCCOMB_X28_Y19_N18
\d|Mem|Memory~849feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~849feeder_combout\ = \d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~849feeder_combout\);

-- Location: LCCOMB_X26_Y23_N10
\d|Mem|Memory~881feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~881feeder_combout\ = \d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~881feeder_combout\);

-- Location: LCCOMB_X28_Y23_N2
\d|Mem|Memory~865feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~865feeder_combout\ = \d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~865feeder_combout\);

-- Location: LCCOMB_X27_Y24_N30
\d|Mem|Memory~945feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~945feeder_combout\ = \d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~945feeder_combout\);

-- Location: LCCOMB_X26_Y21_N18
\d|Mem|Memory~929feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~929feeder_combout\ = \d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~929feeder_combout\);

-- Location: LCCOMB_X34_Y23_N0
\d|Mem|Memory~433feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~433feeder_combout\ = \d|memw|result[1]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[1]~15_combout\,
	combout => \d|Mem|Memory~433feeder_combout\);

-- Location: LCCOMB_X27_Y20_N4
\d|Mem|Memory~994feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~994feeder_combout\ = \d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~994feeder_combout\);

-- Location: LCCOMB_X26_Y23_N20
\d|Mem|Memory~882feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~882feeder_combout\ = \d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~882feeder_combout\);

-- Location: LCCOMB_X28_Y19_N4
\d|Mem|Memory~850feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~850feeder_combout\ = \d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~850feeder_combout\);

-- Location: LCCOMB_X28_Y21_N28
\d|Mem|Memory~978feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~978feeder_combout\ = \d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~978feeder_combout\);

-- Location: LCCOMB_X28_Y22_N2
\d|Mem|Memory~610feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~610feeder_combout\ = \d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~610feeder_combout\);

-- Location: LCCOMB_X26_Y24_N20
\d|Mem|Memory~1010feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1010feeder_combout\ = \d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~1010feeder_combout\);

-- Location: LCCOMB_X28_Y25_N14
\d|Mem|Memory~674feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~674feeder_combout\ = \d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~674feeder_combout\);

-- Location: LCCOMB_X28_Y25_N12
\d|Mem|Memory~738feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~738feeder_combout\ = \d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~738feeder_combout\);

-- Location: LCCOMB_X36_Y25_N0
\d|Mem|Memory~130feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~130feeder_combout\ = \d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~130feeder_combout\);

-- Location: LCCOMB_X36_Y25_N14
\d|Mem|Memory~194feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~194feeder_combout\ = \d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~194feeder_combout\);

-- Location: LCCOMB_X34_Y18_N28
\d|Mem|Memory~386feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~386feeder_combout\ = \d|memw|result[2]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[2]~17_combout\,
	combout => \d|Mem|Memory~386feeder_combout\);

-- Location: LCCOMB_X30_Y22_N8
\d|Mem|Memory~947feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~947feeder_combout\ = \d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~947feeder_combout\);

-- Location: LCCOMB_X26_Y24_N14
\d|Mem|Memory~1011feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1011feeder_combout\ = \d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~1011feeder_combout\);

-- Location: LCCOMB_X28_Y23_N6
\d|Mem|Memory~867feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~867feeder_combout\ = \d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~867feeder_combout\);

-- Location: LCCOMB_X31_Y25_N20
\d|Mem|Memory~723feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~723feeder_combout\ = \d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~723feeder_combout\);

-- Location: LCCOMB_X31_Y22_N2
\d|Mem|Memory~915feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~915feeder_combout\ = \d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~915feeder_combout\);

-- Location: LCCOMB_X31_Y22_N24
\d|Mem|Memory~435feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~435feeder_combout\ = \d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~435feeder_combout\);

-- Location: LCCOMB_X36_Y20_N18
\d|Mem|Memory~67feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~67feeder_combout\ = \d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~67feeder_combout\);

-- Location: LCCOMB_X27_Y19_N8
\d|Mem|Memory~835feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~835feeder_combout\ = \d|memw|result[3]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[3]~19_combout\,
	combout => \d|Mem|Memory~835feeder_combout\);

-- Location: LCCOMB_X32_Y25_N16
\d|Mem|Memory~228feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~228feeder_combout\ = \d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~228feeder_combout\);

-- Location: LCCOMB_X34_Y22_N8
\d|Mem|Memory~404feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~404feeder_combout\ = \d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~404feeder_combout\);

-- Location: LCCOMB_X31_Y20_N28
\d|Mem|Memory~468feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~468feeder_combout\ = \d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~468feeder_combout\);

-- Location: LCCOMB_X31_Y22_N12
\d|Mem|Memory~436feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~436feeder_combout\ = \d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~436feeder_combout\);

-- Location: LCCOMB_X30_Y25_N16
\d|Mem|Memory~660feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~660feeder_combout\ = \d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~660feeder_combout\);

-- Location: LCCOMB_X29_Y25_N4
\d|Mem|Memory~708feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~708feeder_combout\ = \d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~708feeder_combout\);

-- Location: LCCOMB_X29_Y25_N6
\d|Mem|Memory~644feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~644feeder_combout\ = \d|memw|result[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[4]~21_combout\,
	combout => \d|Mem|Memory~644feeder_combout\);

-- Location: LCCOMB_X27_Y20_N20
\d|Mem|Memory~997feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~997feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~997feeder_combout\);

-- Location: LCCOMB_X26_Y25_N24
\d|Mem|Memory~757feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~757feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~757feeder_combout\);

-- Location: LCCOMB_X26_Y25_N22
\d|Mem|Memory~693feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~693feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~693feeder_combout\);

-- Location: LCCOMB_X31_Y17_N2
\d|Mem|Memory~1013feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1013feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~1013feeder_combout\);

-- Location: LCCOMB_X28_Y21_N16
\d|Mem|Memory~981feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~981feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~981feeder_combout\);

-- Location: LCCOMB_X28_Y25_N26
\d|Mem|Memory~677feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~677feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~677feeder_combout\);

-- Location: LCCOMB_X28_Y25_N8
\d|Mem|Memory~741feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~741feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~741feeder_combout\);

-- Location: LCCOMB_X34_Y21_N8
\d|Mem|Memory~405feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~405feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~405feeder_combout\);

-- Location: LCCOMB_X36_Y25_N6
\d|Mem|Memory~133feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~133feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~133feeder_combout\);

-- Location: LCCOMB_X31_Y24_N16
\d|Mem|Memory~261feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~261feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~261feeder_combout\);

-- Location: LCCOMB_X36_Y19_N4
\d|Mem|Memory~213feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~213feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~213feeder_combout\);

-- Location: LCCOMB_X36_Y21_N2
\d|Mem|Memory~21feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~21feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~21feeder_combout\);

-- Location: LCCOMB_X34_Y18_N14
\d|Mem|Memory~389feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~389feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~389feeder_combout\);

-- Location: LCCOMB_X31_Y18_N10
\d|Mem|Memory~357feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~357feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~357feeder_combout\);

-- Location: LCCOMB_X31_Y18_N24
\d|Mem|Memory~325feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~325feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~325feeder_combout\);

-- Location: LCCOMB_X34_Y19_N20
\d|Mem|Memory~293feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~293feeder_combout\ = \d|memw|result[5]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[5]~23_combout\,
	combout => \d|Mem|Memory~293feeder_combout\);

-- Location: LCCOMB_X36_Y22_N28
\d|Mem|Memory~38feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~38feeder_combout\ = \d|memw|result[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[6]~25_combout\,
	combout => \d|Mem|Memory~38feeder_combout\);

-- Location: LCCOMB_X27_Y19_N26
\d|Mem|Memory~838feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~838feeder_combout\ = \d|memw|result[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[6]~25_combout\,
	combout => \d|Mem|Memory~838feeder_combout\);

-- Location: LCCOMB_X31_Y17_N8
\d|Mem|Memory~1015feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1015feeder_combout\ = \d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~1015feeder_combout\);

-- Location: LCCOMB_X34_Y22_N22
\d|Mem|Memory~407feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~407feeder_combout\ = \d|memw|result[7]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[7]~27_combout\,
	combout => \d|Mem|Memory~407feeder_combout\);

-- Location: LCCOMB_X36_Y18_N0
\d|Mem|Memory~408feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~408feeder_combout\ = \d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~408feeder_combout\);

-- Location: LCCOMB_X26_Y25_N18
\d|Mem|Memory~760feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~760feeder_combout\ = \d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~760feeder_combout\);

-- Location: LCCOMB_X25_Y22_N18
\d|Mem|Memory~1000feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~1000feeder_combout\ = \d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~1000feeder_combout\);

-- Location: LCCOMB_X25_Y22_N24
\d|Mem|Memory~984feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~984feeder_combout\ = \d|memw|result[8]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[8]~29_combout\,
	combout => \d|Mem|Memory~984feeder_combout\);

-- Location: LCCOMB_X31_Y17_N26
\d|Mem|Memory~953feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~953feeder_combout\ = \d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~953feeder_combout\);

-- Location: LCCOMB_X36_Y20_N30
\d|Mem|Memory~73feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~73feeder_combout\ = \d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~73feeder_combout\);

-- Location: LCCOMB_X35_Y21_N20
\d|Mem|Memory~185feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~185feeder_combout\ = \d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~185feeder_combout\);

-- Location: LCCOMB_X37_Y23_N24
\d|Mem|Memory~9feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~9feeder_combout\ = \d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~9feeder_combout\);

-- Location: LCCOMB_X27_Y18_N6
\d|Mem|Memory~841feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~841feeder_combout\ = \d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~841feeder_combout\);

-- Location: LCCOMB_X30_Y18_N18
\d|Mem|Memory~345feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~345feeder_combout\ = \d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~345feeder_combout\);

-- Location: LCCOMB_X28_Y20_N18
\d|Mem|Memory~569feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~569feeder_combout\ = \d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~569feeder_combout\);

-- Location: LCCOMB_X25_Y22_N12
\d|Mem|Memory~985feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~985feeder_combout\ = \d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~985feeder_combout\);

-- Location: LCCOMB_X25_Y23_N8
\d|Mem|Memory~873feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~873feeder_combout\ = \d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~873feeder_combout\);

-- Location: LCCOMB_X27_Y23_N6
\d|Mem|Memory~921feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \d|Mem|Memory~921feeder_combout\ = \d|memw|result[9]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \d|memw|result[9]~31_combout\,
	combout => \d|Mem|Memory~921feeder_combout\);

-- Location: LCCOMB_X26_Y14_N30
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\);

-- Location: LCCOMB_X26_Y14_N0
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout\);

-- Location: LCCOMB_X26_Y14_N2
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(98),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(97),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(96),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X20_Y12_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(94),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(93),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X21_Y12_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(92),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(90),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X18_Y12_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(89),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(88),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X18_Y15_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(86),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X19_Y15_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(85),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X19_Y15_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(84),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X19_Y15_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(83),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(81),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(79),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X19_Y13_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(78),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(77),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(76),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(75),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X23_Y13_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(73),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(72),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(71),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X24_Y13_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(70),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y13_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(68),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y13_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(67),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X26_Y11_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(66),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X26_Y11_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(65),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(64),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(63),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X30_Y8_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(62),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X31_Y8_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(61),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X31_Y8_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(59),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X28_Y8_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(58),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X28_Y8_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(57),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X29_Y8_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(56),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X24_Y12_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X24_Y12_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(50),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(47),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X19_Y16_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(46),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(45),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(44),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(42),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(40),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(37),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(35),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y11_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y11_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X35_Y11_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X35_Y11_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X36_Y11_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X28_Y9_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X17_Y16_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X26_Y16_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X26_Y16_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y16_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N26
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\);

-- Location: LCCOMB_X23_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\);

-- Location: LCCOMB_X25_Y15_N24
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\);

-- Location: LCCOMB_X17_Y16_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y16_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y16_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout\);

-- Location: LCCOMB_X17_Y16_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\);

-- Location: LCCOMB_X23_Y9_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\);

-- Location: LCCOMB_X31_Y12_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\);

-- Location: LCCOMB_X36_Y16_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\);

-- Location: LCCOMB_X31_Y12_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout\);

-- Location: LCCOMB_X28_Y14_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\);

-- Location: LCCOMB_X31_Y12_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\);

-- Location: LCCOMB_X28_Y14_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\);

-- Location: LCCOMB_X31_Y12_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\);

-- Location: LCCOMB_X31_Y9_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\);

-- Location: LCCOMB_X28_Y14_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout\);

-- Location: LCCOMB_X31_Y9_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\);

-- Location: LCCOMB_X28_Y13_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\);

-- Location: LCCOMB_X27_Y12_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\);

-- Location: LCCOMB_X28_Y13_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout\);

-- Location: LCCOMB_X28_Y9_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\);

-- Location: LCCOMB_X31_Y9_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout\);

-- Location: LCCOMB_X28_Y9_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\);

-- Location: LCCOMB_X35_Y12_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\);

-- Location: LCCOMB_X35_Y12_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout\);

-- Location: LCCOMB_X36_Y13_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout\);

-- Location: LCCOMB_X34_Y12_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout\);

-- Location: LCCOMB_X34_Y12_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout\);

-- Location: LCCOMB_X34_Y12_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout\);

-- Location: LCCOMB_X26_Y10_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout\);

-- Location: LCCOMB_X34_Y12_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout\);

-- Location: LCCOMB_X34_Y12_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout\);

-- Location: LCCOMB_X31_Y9_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder_combout\);

-- Location: LCCOMB_X26_Y10_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout\);

-- Location: LCCOMB_X34_Y12_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout\);

-- Location: LCCOMB_X31_Y9_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder_combout\);

-- Location: LCCOMB_X26_Y10_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder_combout\);

-- Location: LCCOMB_X26_Y10_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(35),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(37),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(40),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder_combout\);

-- Location: LCCOMB_X31_Y11_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(43),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder_combout\);

-- Location: LCCOMB_X31_Y11_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(44),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder_combout\);

-- Location: LCCOMB_X35_Y12_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(47),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder_combout\);

-- Location: LCCOMB_X35_Y15_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder_combout\);

-- Location: LCCOMB_X35_Y12_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder_combout\);

-- Location: LCCOMB_X35_Y12_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(50),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder_combout\);

-- Location: LCCOMB_X37_Y15_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(51),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder_combout\);

-- Location: LCCOMB_X28_Y9_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~feeder_combout\);

-- Location: LCCOMB_X37_Y15_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(52),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder_combout\);

-- Location: LCCOMB_X29_Y8_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder_combout\);

-- Location: LCCOMB_X28_Y9_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder_combout\);

-- Location: LCCOMB_X37_Y15_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(53),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder_combout\);

-- Location: LCCOMB_X35_Y12_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder_combout\);

-- Location: LCCOMB_X29_Y8_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder_combout\);

-- Location: LCCOMB_X28_Y9_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder_combout\);

-- Location: LCCOMB_X30_Y13_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder_combout\);

-- Location: LCCOMB_X35_Y12_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~feeder_combout\);

-- Location: LCCOMB_X28_Y9_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder_combout\);

-- Location: LCCOMB_X29_Y8_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(56),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder_combout\);

-- Location: LCCOMB_X35_Y12_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(57),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(58),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][60]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder_combout\);

-- Location: LCCOMB_X36_Y15_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(59),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder_combout\);

-- Location: LCCOMB_X34_Y12_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder_combout\);

-- Location: LCCOMB_X37_Y13_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder_combout\);

-- Location: LCCOMB_X34_Y12_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder_combout\);

-- Location: LCCOMB_X37_Y13_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(61),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder_combout\);

-- Location: LCCOMB_X26_Y10_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][65]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][65]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][65]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][64]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][64]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][64]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][66]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][66]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][66]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][64]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][64]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][64]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(63),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][67]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][67]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][67]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][66]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][66]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][66]~feeder_combout\);

-- Location: LCCOMB_X26_Y10_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][65]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][65]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][65]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][64]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(64),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][64]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][68]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][68]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][68]~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][66]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][66]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][66]~feeder_combout\);

-- Location: LCCOMB_X26_Y10_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][65]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(65),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][65]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][69]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][69]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][69]~feeder_combout\);

-- Location: LCCOMB_X27_Y14_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][67]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][67]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][67]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][70]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][70]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][70]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][68]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][68]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][68]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][70]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][70]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][70]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][69]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][69]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][69]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][71]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][71]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][71]~feeder_combout\);

-- Location: LCCOMB_X36_Y12_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][70]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][70]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][70]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][69]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(69),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][69]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][71]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][71]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][71]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][70]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(70),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][70]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N22
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][73]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][73]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][73]~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][72]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][72]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][72]~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][71]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(71),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][71]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][74]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][74]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][74]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][73]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][73]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][73]~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][72]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(72),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][72]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][74]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][74]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][74]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][73]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(73),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][73]~feeder_combout\);

-- Location: LCCOMB_X31_Y11_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][77]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][77]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][77]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][75]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][75]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][75]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][74]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(74),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][74]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][78]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][78]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][78]~feeder_combout\);

-- Location: LCCOMB_X31_Y11_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][77]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][77]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][77]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][79]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][79]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][79]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][78]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][78]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][78]~feeder_combout\);

-- Location: LCCOMB_X31_Y11_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][77]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][77]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][77]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][76]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(76),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][76]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][79]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][79]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][79]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][78]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][78]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][78]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][81]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][81]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][81]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][80]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][80]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][80]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][79]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][79]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][79]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][78]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(78),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][78]~feeder_combout\);

-- Location: LCCOMB_X32_Y9_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][82]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][82]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][82]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][81]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][81]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][81]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][80]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][80]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][80]~feeder_combout\);

-- Location: LCCOMB_X32_Y12_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][79]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(79),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][79]~feeder_combout\);

-- Location: LCCOMB_X32_Y9_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][83]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][83]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][83]~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][81]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][81]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][81]~feeder_combout\);

-- Location: LCCOMB_X32_Y9_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][82]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][82]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][82]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][85]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][85]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][85]~feeder_combout\);

-- Location: LCCOMB_X32_Y9_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][84]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][84]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][84]~feeder_combout\);

-- Location: LCCOMB_X32_Y9_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][83]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][83]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][83]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][86]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][86]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][86]~feeder_combout\);

-- Location: LCCOMB_X32_Y9_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][83]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(83),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][83]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][86]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][86]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][86]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][85]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][85]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][85]~feeder_combout\);

-- Location: LCCOMB_X32_Y9_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][84]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(84),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][84]~feeder_combout\);

-- Location: LCCOMB_X32_Y9_N28
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][88]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][88]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][88]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][87]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][87]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][87]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][86]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][86]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][86]~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][85]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(85),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][85]~feeder_combout\);

-- Location: LCCOMB_X34_Y9_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][89]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][89]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][89]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][88]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][88]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][88]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][87]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][87]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][87]~feeder_combout\);

-- Location: LCCOMB_X32_Y17_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][86]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(86),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][86]~feeder_combout\);

-- Location: LCCOMB_X34_Y9_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][89]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][89]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][89]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][88]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][88]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][88]~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][91]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][91]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][91]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N8
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][90]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][90]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][90]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][88]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(88),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][88]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N14
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][92]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][92]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][92]~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][91]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][91]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][91]~feeder_combout\);

-- Location: LCCOMB_X31_Y15_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][90]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][90]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][90]~feeder_combout\);

-- Location: LCCOMB_X34_Y9_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][93]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][93]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][93]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][92]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][92]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][92]~feeder_combout\);

-- Location: LCCOMB_X25_Y10_N18
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][91]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][91]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][91]~feeder_combout\);

-- Location: LCCOMB_X34_Y9_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][94]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][94]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][94]~feeder_combout\);

-- Location: LCCOMB_X34_Y9_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][93]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][93]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][93]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][92]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][92]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][92]~feeder_combout\);

-- Location: LCCOMB_X34_Y9_N16
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][95]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][95]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][95]~feeder_combout\);

-- Location: LCCOMB_X35_Y9_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][94]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][94]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][94]~feeder_combout\);

-- Location: LCCOMB_X27_Y15_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][92]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(92),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][92]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N4
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][96]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][96]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][96]~feeder_combout\);

-- Location: LCCOMB_X34_Y9_N20
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][95]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][95]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][95]~feeder_combout\);

-- Location: LCCOMB_X35_Y9_N2
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][94]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][94]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][94]~feeder_combout\);

-- Location: LCCOMB_X34_Y9_N30
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][93]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(93),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][93]~feeder_combout\);

-- Location: LCCOMB_X38_Y11_N24
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][97]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][97]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][97]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][96]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][96]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][96]~feeder_combout\);

-- Location: LCCOMB_X34_Y9_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][95]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][95]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][95]~feeder_combout\);

-- Location: LCCOMB_X35_Y9_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][94]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(94),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][94]~feeder_combout\);

-- Location: LCCOMB_X38_Y11_N10
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][98]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][98]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[3][98]~feeder_combout\);

-- Location: LCCOMB_X38_Y11_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][97]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][97]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][97]~feeder_combout\);

-- Location: LCCOMB_X38_Y11_N6
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][98]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][98]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[2][98]~feeder_combout\);

-- Location: LCCOMB_X38_Y11_N0
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][97]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][97]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[1][97]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N26
\auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][96]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg\(96),
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_pipe_reg[0][96]~feeder_combout\);

-- Location: LCCOMB_X17_Y16_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \clk~input_o\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[0]~feeder_combout\);

-- Location: LCCOMB_X17_Y16_N12
\auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \clk~input_o\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_data_in_reg[0]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N24
\auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[98]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \reset_pin~input_o\,
	combout => \auto_signaltap_0|sld_signaltap_body|acq_trigger_in_reg[98]~feeder_combout\);

-- Location: IOOBUF_X0_Y17_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y18_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y19_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y20_N22
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X14_Y12_N18
\auto_hub|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datac => \auto_hub|shadow_jsm|state\(6),
	combout => \auto_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X14_Y12_N19
\auto_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X14_Y13_N12
\auto_hub|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(6),
	combout => \auto_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X14_Y13_N13
\auto_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X14_Y13_N2
\auto_hub|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X14_Y13_N3
\auto_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X14_Y13_N14
\auto_hub|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(7),
	datab => \auto_hub|shadow_jsm|state\(5),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|irf_proc~0_combout\);

-- Location: FF_X14_Y13_N15
\auto_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X14_Y12_N28
\auto_hub|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(9),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X14_Y12_N29
\auto_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X16_Y13_N18
\auto_hub|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(12),
	datac => \auto_hub|shadow_jsm|state\(13),
	combout => \auto_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X16_Y13_N19
\auto_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X16_Y13_N16
\auto_hub|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(13),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X16_Y13_N17
\auto_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X14_Y12_N20
\auto_hub|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(10),
	datac => \auto_hub|shadow_jsm|state\(11),
	datad => \auto_hub|shadow_jsm|state\(14),
	combout => \auto_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X14_Y12_N21
\auto_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X14_Y12_N22
\auto_hub|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(11),
	combout => \auto_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X14_Y12_N23
\auto_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X14_Y12_N16
\auto_hub|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(14),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(12),
	combout => \auto_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X14_Y12_N17
\auto_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X16_Y13_N8
\auto_hub|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X16_Y13_N9
\auto_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X12_Y12_N2
\auto_hub|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X12_Y12_N3
\auto_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X12_Y12_N24
\auto_hub|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X12_Y12_N25
\auto_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X14_Y12_N14
\auto_hub|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(0),
	datad => \auto_hub|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X14_Y12_N15
\auto_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X16_Y13_N24
\auto_hub|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \auto_hub|shadow_jsm|state\(15),
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X16_Y13_N25
\auto_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X16_Y13_N30
\auto_hub|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(15),
	datad => \auto_hub|shadow_jsm|state\(1),
	combout => \auto_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X16_Y13_N31
\auto_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X14_Y12_N0
\auto_hub|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X14_Y12_N1
\auto_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X14_Y12_N24
\auto_hub|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(7),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X14_Y12_N25
\auto_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X15_Y12_N8
\auto_hub|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|irsr_reg~5_combout\);

-- Location: LCCOMB_X15_Y12_N30
QIC_SIGNALTAP_GND : cycloneive_lcell_comb
-- Equation(s):
-- \QIC_SIGNALTAP_GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \QIC_SIGNALTAP_GND~combout\);

-- Location: LCCOMB_X15_Y13_N4
\auto_hub|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X14_Y13_N28
\auto_hub|shadow_irf_reg[1][3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|irf_proc~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X17_Y12_N22
\auto_hub|jtag_ir_reg[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_ir_reg[9]~feeder_combout\);

-- Location: FF_X17_Y12_N23
\auto_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[9]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(9));

-- Location: FF_X17_Y12_N1
\auto_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(8));

-- Location: LCCOMB_X17_Y12_N26
\auto_hub|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X17_Y12_N27
\auto_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(7));

-- Location: FF_X17_Y12_N13
\auto_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(7),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(6));

-- Location: FF_X17_Y12_N11
\auto_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X17_Y12_N28
\auto_hub|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X17_Y12_N29
\auto_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(4));

-- Location: FF_X17_Y12_N7
\auto_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(4),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(3));

-- Location: FF_X17_Y12_N9
\auto_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(3),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X17_Y12_N4
\auto_hub|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X17_Y12_N5
\auto_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X17_Y12_N14
\auto_hub|jtag_ir_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_ir_reg[0]~feeder_combout\);

-- Location: FF_X17_Y12_N15
\auto_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[0]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X17_Y12_N12
\auto_hub|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_ir_reg\(8),
	datac => \auto_hub|jtag_ir_reg\(6),
	datad => \auto_hub|jtag_ir_reg\(9),
	combout => \auto_hub|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y12_N24
\auto_hub|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal0~1_combout\,
	datab => \auto_hub|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_ir_reg\(0),
	datad => \auto_hub|Equal0~0_combout\,
	combout => \auto_hub|Equal1~0_combout\);

-- Location: FF_X17_Y12_N25
\auto_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|Equal1~0_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X14_Y13_N30
\auto_hub|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][3]~1_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X15_Y13_N5
\auto_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X15_Y13_N22
\auto_hub|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irf_reg[1][1]~q\,
	combout => \auto_hub|shadow_irf_reg~3_combout\);

-- Location: FF_X15_Y13_N23
\auto_hub|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X15_Y13_N2
\auto_hub|irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|shadow_irf_reg[1][1]~q\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~4_combout\);

-- Location: LCCOMB_X14_Y13_N4
\auto_hub|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X14_Y13_N16
\auto_hub|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~2_combout\,
	datab => \auto_hub|irf_proc~0_combout\,
	datac => \auto_hub|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg[1][0]~3_combout\);

-- Location: FF_X15_Y13_N3
\auto_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X16_Y13_N22
\auto_hub|irsr_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][1]~q\,
	combout => \auto_hub|irsr_reg~4_combout\);

-- Location: LCCOMB_X15_Y12_N18
\auto_hub|hub_mode_reg[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|Equal6~0_combout\,
	datac => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|hub_mode_reg[0]~7_combout\);

-- Location: FF_X15_Y12_N19
\auto_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[0]~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X16_Y12_N30
\auto_hub|irsr_reg[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|hub_mode_reg\(0),
	combout => \auto_hub|irsr_reg[3]~7_combout\);

-- Location: LCCOMB_X16_Y12_N16
\auto_hub|irsr_reg[3]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg[3]~7_combout\,
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|irsr_reg[3]~8_combout\);

-- Location: LCCOMB_X15_Y12_N22
\auto_hub|irsr_reg[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[3]~6_combout\,
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|irsr_reg[3]~8_combout\,
	combout => \auto_hub|irsr_reg[3]~9_combout\);

-- Location: FF_X15_Y12_N23
\auto_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg[3]~9_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(3));

-- Location: LCCOMB_X16_Y12_N8
\auto_hub|irsr_reg[4]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(0),
	datac => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|irsr_reg[4]~1_combout\);

-- Location: LCCOMB_X16_Y12_N10
\auto_hub|irsr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|irsr_reg[4]~1_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|irsr_reg[0]~2_combout\);

-- Location: FF_X16_Y13_N23
\auto_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(1));

-- Location: LCCOMB_X15_Y13_N8
\auto_hub|Equal6~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|Equal6~0_combout\);

-- Location: LCCOMB_X15_Y13_N16
\auto_hub|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][2]~q\,
	combout => \auto_hub|shadow_irf_reg~4_combout\);

-- Location: FF_X15_Y13_N17
\auto_hub|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X15_Y13_N28
\auto_hub|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][2]~q\,
	datac => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|irf_reg~5_combout\);

-- Location: FF_X15_Y13_N29
\auto_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~5_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][2]~q\);

-- Location: LCCOMB_X16_Y13_N12
\auto_hub|irsr_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][2]~q\,
	combout => \auto_hub|irsr_reg~3_combout\);

-- Location: FF_X16_Y13_N13
\auto_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~3_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(2));

-- Location: LCCOMB_X14_Y13_N0
\auto_hub|hub_mode_reg[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(1),
	datab => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|irsr_reg\(8),
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X15_Y13_N26
\auto_hub|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_proc~0_combout\,
	datab => \auto_hub|Equal6~0_combout\,
	datac => \auto_hub|hub_mode_reg[1]~0_combout\,
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X15_Y12_N12
\auto_hub|hub_mode_reg[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[1]~1_combout\,
	datab => \auto_hub|hub_mode_reg[2]~3_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|hub_mode_reg[1]~2_combout\,
	combout => \auto_hub|hub_mode_reg[1]~4_combout\);

-- Location: FF_X15_Y12_N13
\auto_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[1]~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X15_Y13_N24
\auto_hub|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~0_combout\);

-- Location: FF_X15_Y13_N25
\auto_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X16_Y13_N2
\auto_hub|irsr_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(1),
	datab => \auto_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg~0_combout\);

-- Location: FF_X16_Y13_N3
\auto_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(0));

-- Location: LCCOMB_X15_Y13_N20
\auto_hub|hub_mode_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|hub_mode_reg[2]~3_combout\);

-- Location: LCCOMB_X14_Y12_N10
\auto_hub|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(7),
	combout => \auto_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X14_Y12_N11
\auto_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X15_Y12_N0
\auto_hub|hub_mode_reg[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|hub_mode_reg[2]~3_combout\,
	datac => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|reset_ena_reg~q\,
	combout => \auto_hub|hub_mode_reg[2]~6_combout\);

-- Location: FF_X15_Y12_N1
\auto_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[2]~6_combout\,
	clrn => \auto_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X16_Y13_N20
\auto_hub|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|shadow_jsm|state\(1),
	combout => \auto_hub|clr_reg_proc~0_combout\);

-- Location: FF_X16_Y13_N21
\auto_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|clr_reg~q\);

-- Location: FF_X15_Y12_N9
\auto_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~5_combout\,
	asdata => \QIC_SIGNALTAP_GND~combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|shadow_jsm|state\(3),
	ena => \auto_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(8));

-- Location: LCCOMB_X15_Y13_N18
\auto_hub|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][3]~q\,
	datad => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|shadow_irf_reg~5_combout\);

-- Location: FF_X15_Y13_N19
\auto_hub|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X15_Y13_N14
\auto_hub|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(3),
	datab => \auto_hub|shadow_irf_reg[1][3]~q\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~6_combout\);

-- Location: FF_X15_Y13_N15
\auto_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~6_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][3]~q\);

-- Location: LCCOMB_X19_Y12_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[296]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[296]~feeder_combout\);

-- Location: LCCOMB_X10_Y13_N0
\auto_signaltap_0|sld_signaltap_body|reset_all~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|clr_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\);

-- Location: FF_X10_Y13_N1
\auto_signaltap_0|sld_signaltap_body|reset_all\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|reset_all~q\);

-- Location: CLKCTRL_G1
\auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_signaltap_0|sld_signaltap_body|reset_all~clkctrl_outclk\);

-- Location: LCCOMB_X16_Y12_N18
\auto_hub|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(8),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|node_ena~0_combout\);

-- Location: LCCOMB_X16_Y12_N12
\auto_hub|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|node_ena~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(2),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|node_ena~1_combout\);

-- Location: LCCOMB_X17_Y12_N18
\auto_hub|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal0~1_combout\,
	datab => \auto_hub|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_ir_reg\(0),
	datad => \auto_hub|Equal0~0_combout\,
	combout => \auto_hub|Equal0~2_combout\);

-- Location: FF_X17_Y12_N19
\auto_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|Equal0~2_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X16_Y12_N6
\auto_hub|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|node_ena~2_combout\);

-- Location: LCCOMB_X15_Y12_N2
\auto_hub|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena_proc~1_combout\,
	datab => \auto_hub|node_ena~1_combout\,
	datac => \auto_hub|node_ena[1]~reg0_q\,
	datad => \auto_hub|node_ena~2_combout\,
	combout => \auto_hub|node_ena~3_combout\);

-- Location: FF_X15_Y12_N3
\auto_hub|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|node_ena~3_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X19_Y14_N24
\auto_signaltap_0|sld_signaltap_body|trigger_setup_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~q\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|node_ena[1]~reg0_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: FF_X19_Y12_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[296]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[296]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(296));

-- Location: FF_X19_Y12_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[295]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(296),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(295));

-- Location: LCCOMB_X19_Y12_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[294]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(295),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[294]~feeder_combout\);

-- Location: FF_X19_Y12_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[294]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[294]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(294));

-- Location: LCCOMB_X19_Y12_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[293]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(294),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[293]~feeder_combout\);

-- Location: FF_X19_Y12_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[293]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[293]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(293));

-- Location: FF_X19_Y12_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[292]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(293),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(292));

-- Location: LCCOMB_X19_Y12_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[291]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(292),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[291]~feeder_combout\);

-- Location: FF_X19_Y12_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[291]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[291]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(291));

-- Location: LCCOMB_X19_Y12_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[290]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(291),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[290]~feeder_combout\);

-- Location: FF_X19_Y12_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[290]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[290]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(290));

-- Location: FF_X19_Y12_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[289]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(290),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(289));

-- Location: FF_X20_Y12_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[288]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(289),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(288));

-- Location: FF_X20_Y12_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[287]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(288),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(287));

-- Location: FF_X20_Y12_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[286]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(287),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(286));

-- Location: LCCOMB_X20_Y12_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[285]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(286),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[285]~feeder_combout\);

-- Location: FF_X20_Y12_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[285]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[285]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(285));

-- Location: LCCOMB_X20_Y12_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[284]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(285),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[284]~feeder_combout\);

-- Location: FF_X20_Y12_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[284]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[284]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(284));

-- Location: FF_X20_Y12_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[283]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(284),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(283));

-- Location: LCCOMB_X20_Y12_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[282]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(283),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[282]~feeder_combout\);

-- Location: FF_X20_Y12_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[282]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[282]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(282));

-- Location: LCCOMB_X21_Y12_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[281]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(282),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[281]~feeder_combout\);

-- Location: FF_X21_Y12_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[281]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[281]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(281));

-- Location: FF_X21_Y12_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[280]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(281),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(280));

-- Location: LCCOMB_X21_Y12_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[279]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(280),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[279]~feeder_combout\);

-- Location: FF_X21_Y12_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[279]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[279]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(279));

-- Location: LCCOMB_X21_Y12_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[278]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(279),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[278]~feeder_combout\);

-- Location: FF_X21_Y12_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[278]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[278]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(278));

-- Location: FF_X21_Y12_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[277]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(278),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(277));

-- Location: LCCOMB_X21_Y12_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[276]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(277),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[276]~feeder_combout\);

-- Location: FF_X21_Y12_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[276]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[276]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(276));

-- Location: LCCOMB_X21_Y12_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[275]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(276),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[275]~feeder_combout\);

-- Location: FF_X21_Y12_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[275]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[275]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(275));

-- Location: FF_X21_Y12_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[274]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(275),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(274));

-- Location: FF_X21_Y12_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[273]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(274),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(273));

-- Location: LCCOMB_X18_Y12_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[272]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(273),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[272]~feeder_combout\);

-- Location: FF_X18_Y12_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[272]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[272]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(272));

-- Location: FF_X18_Y12_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[271]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(272),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(271));

-- Location: FF_X18_Y12_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[270]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(271),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(270));

-- Location: LCCOMB_X18_Y12_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[269]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(270),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[269]~feeder_combout\);

-- Location: FF_X18_Y12_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[269]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[269]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(269));

-- Location: FF_X18_Y12_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[268]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(269),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(268));

-- Location: FF_X18_Y12_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[267]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(268),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(267));

-- Location: LCCOMB_X18_Y12_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[266]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(267),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[266]~feeder_combout\);

-- Location: FF_X18_Y12_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[266]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[266]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(266));

-- Location: FF_X18_Y12_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[265]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(266),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(265));

-- Location: LCCOMB_X18_Y15_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[264]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(265),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[264]~feeder_combout\);

-- Location: FF_X18_Y15_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[264]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[264]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(264));

-- Location: LCCOMB_X18_Y15_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[263]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(264),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[263]~feeder_combout\);

-- Location: FF_X18_Y15_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[263]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[263]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(263));

-- Location: FF_X18_Y15_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[262]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(263),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(262));

-- Location: FF_X18_Y15_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[261]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(262),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(261));

-- Location: LCCOMB_X18_Y15_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[260]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(261),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[260]~feeder_combout\);

-- Location: FF_X18_Y15_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[260]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[260]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(260));

-- Location: FF_X18_Y15_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[259]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(260),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(259));

-- Location: LCCOMB_X18_Y15_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[258]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(259),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[258]~feeder_combout\);

-- Location: FF_X18_Y15_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[258]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[258]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(258));

-- Location: LCCOMB_X19_Y15_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[257]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(258),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[257]~feeder_combout\);

-- Location: FF_X19_Y15_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[257]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[257]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(257));

-- Location: FF_X19_Y15_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[256]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(257),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(256));

-- Location: LCCOMB_X19_Y15_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[255]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(256),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[255]~feeder_combout\);

-- Location: FF_X19_Y15_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[255]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[255]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(255));

-- Location: LCCOMB_X19_Y15_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[254]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(255),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[254]~feeder_combout\);

-- Location: FF_X19_Y15_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[254]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[254]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(254));

-- Location: FF_X19_Y15_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[253]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(254),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(253));

-- Location: LCCOMB_X19_Y15_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[252]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(253),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[252]~feeder_combout\);

-- Location: FF_X19_Y15_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[252]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[252]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(252));

-- Location: FF_X19_Y15_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[251]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(252),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(251));

-- Location: FF_X19_Y15_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[250]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(251),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(250));

-- Location: FF_X19_Y15_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[249]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(250),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(249));

-- Location: LCCOMB_X20_Y11_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[248]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(249),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[248]~feeder_combout\);

-- Location: FF_X20_Y11_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[248]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[248]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(248));

-- Location: FF_X20_Y11_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[247]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(248),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(247));

-- Location: FF_X20_Y11_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[246]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(247),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(246));

-- Location: LCCOMB_X20_Y11_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[245]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(246),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[245]~feeder_combout\);

-- Location: FF_X20_Y11_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[245]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[245]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(245));

-- Location: FF_X20_Y11_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[244]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(245),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(244));

-- Location: FF_X20_Y11_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[243]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(244),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(243));

-- Location: LCCOMB_X20_Y11_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[242]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(243),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[242]~feeder_combout\);

-- Location: FF_X20_Y11_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[242]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[242]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(242));

-- Location: FF_X20_Y11_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[241]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(242),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(241));

-- Location: LCCOMB_X19_Y13_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[240]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(241),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[240]~feeder_combout\);

-- Location: FF_X19_Y13_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[240]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[240]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(240));

-- Location: LCCOMB_X19_Y13_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[239]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(240),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[239]~feeder_combout\);

-- Location: FF_X19_Y13_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[239]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[239]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(239));

-- Location: FF_X19_Y13_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[238]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(239),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(238));

-- Location: FF_X19_Y13_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[237]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(238),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(237));

-- Location: LCCOMB_X19_Y13_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[236]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(237),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[236]~feeder_combout\);

-- Location: FF_X19_Y13_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[236]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[236]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(236));

-- Location: FF_X19_Y13_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[235]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(236),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(235));

-- Location: FF_X19_Y13_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[234]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(235),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(234));

-- Location: LCCOMB_X20_Y13_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[233]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(234),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[233]~feeder_combout\);

-- Location: FF_X20_Y13_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[233]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[233]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(233));

-- Location: FF_X20_Y13_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[232]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(233),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(232));

-- Location: LCCOMB_X20_Y13_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[231]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(232),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[231]~feeder_combout\);

-- Location: FF_X20_Y13_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[231]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[231]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(231));

-- Location: LCCOMB_X20_Y13_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[230]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(231),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[230]~feeder_combout\);

-- Location: FF_X20_Y13_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[230]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[230]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(230));

-- Location: FF_X20_Y13_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[229]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(230),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(229));

-- Location: LCCOMB_X20_Y13_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[228]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(229),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[228]~feeder_combout\);

-- Location: FF_X20_Y13_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[228]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[228]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(228));

-- Location: LCCOMB_X20_Y13_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[227]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(228),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[227]~feeder_combout\);

-- Location: FF_X20_Y13_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[227]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[227]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(227));

-- Location: FF_X20_Y13_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[226]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(227),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(226));

-- Location: LCCOMB_X20_Y13_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[225]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(226),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[225]~feeder_combout\);

-- Location: FF_X20_Y13_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[225]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[225]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(225));

-- Location: LCCOMB_X23_Y13_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[224]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(225),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[224]~feeder_combout\);

-- Location: FF_X23_Y13_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[224]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[224]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(224));

-- Location: FF_X23_Y13_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[223]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(224),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(223));

-- Location: LCCOMB_X23_Y13_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[222]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(223),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[222]~feeder_combout\);

-- Location: FF_X23_Y13_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[222]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[222]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(222));

-- Location: LCCOMB_X23_Y13_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[221]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(222),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[221]~feeder_combout\);

-- Location: FF_X23_Y13_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[221]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[221]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(221));

-- Location: FF_X23_Y13_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[220]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(221),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(220));

-- Location: FF_X23_Y13_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[219]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(220),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(219));

-- Location: LCCOMB_X23_Y13_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[218]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(219),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[218]~feeder_combout\);

-- Location: FF_X23_Y13_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[218]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[218]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(218));

-- Location: FF_X23_Y13_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[217]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(218),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(217));

-- Location: LCCOMB_X24_Y13_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[216]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(217),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[216]~feeder_combout\);

-- Location: FF_X24_Y13_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[216]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[216]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(216));

-- Location: LCCOMB_X24_Y13_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[215]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(216),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[215]~feeder_combout\);

-- Location: FF_X24_Y13_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[215]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[215]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(215));

-- Location: FF_X24_Y13_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[214]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(215),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(214));

-- Location: FF_X24_Y13_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[213]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(214),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(213));

-- Location: FF_X24_Y13_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[212]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(213),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(212));

-- Location: FF_X24_Y13_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[211]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(212),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(211));

-- Location: FF_X24_Y13_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[210]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(211),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(210));

-- Location: LCCOMB_X25_Y13_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[209]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(210),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[209]~feeder_combout\);

-- Location: FF_X25_Y13_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[209]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[209]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(209));

-- Location: FF_X25_Y13_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[208]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(209),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(208));

-- Location: LCCOMB_X25_Y13_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[207]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(208),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[207]~feeder_combout\);

-- Location: FF_X25_Y13_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[207]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[207]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(207));

-- Location: FF_X25_Y13_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[206]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(207),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(206));

-- Location: FF_X25_Y13_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[205]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(206),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(205));

-- Location: LCCOMB_X25_Y13_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[204]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(205),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[204]~feeder_combout\);

-- Location: FF_X25_Y13_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[204]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[204]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(204));

-- Location: FF_X25_Y13_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[203]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(204),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(203));

-- Location: FF_X25_Y13_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[202]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(203),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(202));

-- Location: LCCOMB_X25_Y13_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[201]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(202),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[201]~feeder_combout\);

-- Location: FF_X25_Y13_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[201]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[201]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(201));

-- Location: LCCOMB_X26_Y11_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[200]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(201),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[200]~feeder_combout\);

-- Location: FF_X26_Y11_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[200]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[200]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(200));

-- Location: FF_X26_Y11_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[199]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(200),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(199));

-- Location: FF_X26_Y11_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[198]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(199),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(198));

-- Location: FF_X26_Y11_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[197]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(198),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(197));

-- Location: FF_X26_Y11_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[196]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(197),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(196));

-- Location: FF_X26_Y11_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[195]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(196),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(195));

-- Location: LCCOMB_X26_Y11_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[194]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(195),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[194]~feeder_combout\);

-- Location: FF_X26_Y11_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[194]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[194]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(194));

-- Location: FF_X26_Y11_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[193]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(194),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(193));

-- Location: FF_X30_Y8_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[192]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(193),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(192));

-- Location: LCCOMB_X30_Y8_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[191]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(192),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[191]~feeder_combout\);

-- Location: FF_X30_Y8_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[191]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[191]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(191));

-- Location: FF_X30_Y8_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[190]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(191),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(190));

-- Location: FF_X30_Y8_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[189]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(190),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(189));

-- Location: LCCOMB_X30_Y8_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[188]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(189),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[188]~feeder_combout\);

-- Location: FF_X30_Y8_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[188]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[188]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(188));

-- Location: FF_X30_Y8_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[187]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(188),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(187));

-- Location: FF_X30_Y8_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[186]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(187),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(186));

-- Location: LCCOMB_X31_Y8_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[185]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(186),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[185]~feeder_combout\);

-- Location: FF_X31_Y8_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[185]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[185]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(185));

-- Location: FF_X31_Y8_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[184]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(185),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(184));

-- Location: LCCOMB_X31_Y8_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[183]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(184),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[183]~feeder_combout\);

-- Location: FF_X31_Y8_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[183]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[183]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(183));

-- Location: LCCOMB_X31_Y8_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[182]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(183),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[182]~feeder_combout\);

-- Location: FF_X31_Y8_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[182]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[182]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(182));

-- Location: FF_X31_Y8_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[181]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(182),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(181));

-- Location: LCCOMB_X31_Y8_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[180]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(181),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[180]~feeder_combout\);

-- Location: FF_X31_Y8_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[180]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[180]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(180));

-- Location: LCCOMB_X31_Y8_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(180),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179]~feeder_combout\);

-- Location: FF_X31_Y8_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[179]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(179));

-- Location: FF_X31_Y8_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[178]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(179),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(178));

-- Location: FF_X31_Y8_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[177]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(178),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(177));

-- Location: FF_X28_Y8_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[176]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(177),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(176));

-- Location: FF_X28_Y8_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[175]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(176),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(175));

-- Location: FF_X28_Y8_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[174]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(175),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(174));

-- Location: LCCOMB_X28_Y8_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(174),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder_combout\);

-- Location: FF_X28_Y8_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(173));

-- Location: FF_X28_Y8_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(173),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(172));

-- Location: FF_X28_Y8_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(172),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(171));

-- Location: LCCOMB_X28_Y8_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(171),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder_combout\);

-- Location: FF_X28_Y8_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(170));

-- Location: FF_X28_Y8_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(170),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(169));

-- Location: LCCOMB_X24_Y12_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(169),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder_combout\);

-- Location: FF_X24_Y12_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(168));

-- Location: LCCOMB_X24_Y12_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(168),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder_combout\);

-- Location: FF_X24_Y12_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(167));

-- Location: FF_X24_Y12_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(167),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(166));

-- Location: FF_X24_Y12_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(166),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(165));

-- Location: LCCOMB_X24_Y12_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(165),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder_combout\);

-- Location: FF_X24_Y12_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(164));

-- Location: FF_X24_Y12_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(164),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(163));

-- Location: LCCOMB_X24_Y12_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(163),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]~feeder_combout\);

-- Location: FF_X24_Y12_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(162));

-- Location: LCCOMB_X23_Y12_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(162),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder_combout\);

-- Location: FF_X23_Y12_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(161));

-- Location: FF_X23_Y12_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(161),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(160));

-- Location: LCCOMB_X23_Y12_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(160),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder_combout\);

-- Location: FF_X23_Y12_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(159));

-- Location: LCCOMB_X23_Y12_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(159),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]~feeder_combout\);

-- Location: FF_X23_Y12_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(158));

-- Location: FF_X23_Y12_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(158),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(157));

-- Location: LCCOMB_X23_Y12_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(157),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder_combout\);

-- Location: FF_X23_Y12_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(156));

-- Location: FF_X23_Y12_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(156),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(155));

-- Location: FF_X23_Y12_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(155),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(154));

-- Location: LCCOMB_X23_Y12_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(154),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder_combout\);

-- Location: FF_X23_Y12_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(153));

-- Location: FF_X23_Y16_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(153),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(152));

-- Location: FF_X23_Y16_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(152),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(151));

-- Location: FF_X23_Y16_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(151),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(150));

-- Location: LCCOMB_X23_Y16_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(150),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder_combout\);

-- Location: FF_X23_Y16_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(149));

-- Location: FF_X23_Y16_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(149),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(148));

-- Location: FF_X23_Y16_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(148),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(147));

-- Location: LCCOMB_X23_Y16_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(147),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder_combout\);

-- Location: FF_X23_Y16_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(146));

-- Location: FF_X23_Y16_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(146),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(145));

-- Location: LCCOMB_X19_Y16_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(145),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder_combout\);

-- Location: FF_X19_Y16_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(144));

-- Location: LCCOMB_X19_Y16_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(144),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder_combout\);

-- Location: FF_X19_Y16_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(143));

-- Location: FF_X19_Y16_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(143),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(142));

-- Location: LCCOMB_X19_Y16_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(142),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder_combout\);

-- Location: FF_X19_Y16_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(141));

-- Location: LCCOMB_X19_Y16_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(141),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]~feeder_combout\);

-- Location: FF_X19_Y16_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(140));

-- Location: FF_X19_Y16_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(140),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(139));

-- Location: FF_X19_Y16_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(139),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(138));

-- Location: LCCOMB_X20_Y16_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(138),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137]~feeder_combout\);

-- Location: FF_X20_Y16_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(137));

-- Location: FF_X20_Y16_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(137),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(136));

-- Location: LCCOMB_X20_Y16_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(136),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]~feeder_combout\);

-- Location: FF_X20_Y16_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(135));

-- Location: FF_X20_Y16_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(135),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(134));

-- Location: FF_X20_Y16_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(134),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(133));

-- Location: LCCOMB_X20_Y16_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(133),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder_combout\);

-- Location: FF_X20_Y16_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(132));

-- Location: FF_X20_Y16_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(132),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(131));

-- Location: FF_X20_Y16_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(131),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(130));

-- Location: FF_X20_Y16_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(130),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(129));

-- Location: FF_X24_Y16_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(129),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(128));

-- Location: FF_X24_Y16_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(128),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(127));

-- Location: LCCOMB_X24_Y16_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(127),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder_combout\);

-- Location: FF_X24_Y16_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(126));

-- Location: LCCOMB_X24_Y16_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(126),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]~feeder_combout\);

-- Location: FF_X24_Y16_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(125));

-- Location: FF_X24_Y16_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(125),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(124));

-- Location: LCCOMB_X24_Y16_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(124),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]~feeder_combout\);

-- Location: FF_X24_Y16_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(123));

-- Location: LCCOMB_X24_Y16_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(123),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder_combout\);

-- Location: FF_X24_Y16_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(122));

-- Location: FF_X24_Y16_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(122),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(121));

-- Location: FF_X24_Y18_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(121),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(120));

-- Location: LCCOMB_X24_Y18_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(120),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder_combout\);

-- Location: FF_X24_Y18_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(119));

-- Location: FF_X24_Y18_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(119),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(118));

-- Location: FF_X24_Y18_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(118),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(117));

-- Location: LCCOMB_X24_Y18_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(117),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder_combout\);

-- Location: FF_X24_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(116));

-- Location: FF_X24_Y18_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(116),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(115));

-- Location: FF_X24_Y18_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(115),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(114));

-- Location: LCCOMB_X25_Y18_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(114),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder_combout\);

-- Location: FF_X25_Y18_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(113));

-- Location: FF_X25_Y18_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(113),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(112));

-- Location: LCCOMB_X25_Y18_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(112),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder_combout\);

-- Location: FF_X25_Y18_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(111));

-- Location: LCCOMB_X25_Y18_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(111),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]~feeder_combout\);

-- Location: FF_X25_Y18_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(110));

-- Location: FF_X25_Y18_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(110),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(109));

-- Location: LCCOMB_X25_Y18_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(109),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder_combout\);

-- Location: FF_X25_Y18_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(108));

-- Location: FF_X25_Y18_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(108),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(107));

-- Location: FF_X25_Y18_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(107),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(106));

-- Location: LCCOMB_X25_Y18_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(106),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder_combout\);

-- Location: FF_X25_Y18_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(105));

-- Location: FF_X25_Y11_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(105),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(104));

-- Location: FF_X25_Y11_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(104),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(103));

-- Location: FF_X25_Y11_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(103),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(102));

-- Location: LCCOMB_X25_Y11_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(102),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]~feeder_combout\);

-- Location: FF_X25_Y11_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101));

-- Location: FF_X25_Y11_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(100));

-- Location: FF_X25_Y11_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(100),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(99));

-- Location: LCCOMB_X25_Y11_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(99),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder_combout\);

-- Location: FF_X25_Y11_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98));

-- Location: FF_X25_Y11_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(97));

-- Location: FF_X35_Y11_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(97),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(96));

-- Location: LCCOMB_X35_Y11_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(96),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout\);

-- Location: FF_X35_Y11_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95));

-- Location: FF_X35_Y11_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(94));

-- Location: LCCOMB_X35_Y11_N20
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(94),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout\);

-- Location: FF_X35_Y11_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(93));

-- Location: LCCOMB_X35_Y11_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(93),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]~feeder_combout\);

-- Location: FF_X35_Y11_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92));

-- Location: FF_X35_Y11_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(91));

-- Location: LCCOMB_X35_Y11_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(91),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout\);

-- Location: FF_X35_Y11_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(90));

-- Location: LCCOMB_X36_Y11_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(90),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout\);

-- Location: FF_X36_Y11_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89));

-- Location: FF_X36_Y11_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(88));

-- Location: LCCOMB_X36_Y11_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(88),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout\);

-- Location: FF_X36_Y11_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(87));

-- Location: LCCOMB_X36_Y11_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(87),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder_combout\);

-- Location: FF_X36_Y11_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86));

-- Location: FF_X36_Y11_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(85));

-- Location: LCCOMB_X36_Y11_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(85),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout\);

-- Location: FF_X36_Y11_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(84));

-- Location: LCCOMB_X36_Y11_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(84),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\);

-- Location: FF_X36_Y11_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83));

-- Location: FF_X36_Y11_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82));

-- Location: LCCOMB_X36_Y11_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder_combout\);

-- Location: FF_X36_Y11_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81));

-- Location: FF_X26_Y13_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80));

-- Location: FF_X26_Y13_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79));

-- Location: FF_X26_Y13_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78));

-- Location: FF_X26_Y13_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77));

-- Location: FF_X26_Y13_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76));

-- Location: LCCOMB_X26_Y13_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\);

-- Location: FF_X26_Y13_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75));

-- Location: LCCOMB_X26_Y13_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\);

-- Location: FF_X26_Y13_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74));

-- Location: FF_X26_Y13_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73));

-- Location: LCCOMB_X18_Y13_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\);

-- Location: FF_X18_Y13_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72));

-- Location: LCCOMB_X18_Y13_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\);

-- Location: FF_X18_Y13_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71));

-- Location: FF_X18_Y13_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70));

-- Location: LCCOMB_X18_Y13_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\);

-- Location: FF_X18_Y13_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69));

-- Location: LCCOMB_X18_Y13_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\);

-- Location: FF_X18_Y13_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68));

-- Location: FF_X18_Y13_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67));

-- Location: FF_X18_Y13_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66));

-- Location: LCCOMB_X17_Y13_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\);

-- Location: FF_X17_Y13_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65));

-- Location: FF_X17_Y13_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64));

-- Location: LCCOMB_X17_Y13_N18
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\);

-- Location: FF_X17_Y13_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63));

-- Location: LCCOMB_X17_Y13_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\);

-- Location: FF_X17_Y13_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62));

-- Location: FF_X17_Y13_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61));

-- Location: FF_X17_Y13_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60));

-- Location: FF_X17_Y13_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59));

-- Location: FF_X17_Y13_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58));

-- Location: LCCOMB_X17_Y13_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\);

-- Location: FF_X17_Y13_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57));

-- Location: FF_X21_Y13_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56));

-- Location: FF_X21_Y13_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55));

-- Location: FF_X21_Y13_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54));

-- Location: LCCOMB_X21_Y13_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\);

-- Location: FF_X21_Y13_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53));

-- Location: FF_X21_Y13_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52));

-- Location: LCCOMB_X21_Y13_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\);

-- Location: FF_X21_Y13_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51));

-- Location: LCCOMB_X21_Y13_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\);

-- Location: FF_X21_Y13_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50));

-- Location: FF_X21_Y13_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49));

-- Location: LCCOMB_X21_Y16_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\);

-- Location: FF_X21_Y16_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48));

-- Location: LCCOMB_X21_Y16_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\);

-- Location: FF_X21_Y16_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47));

-- Location: FF_X21_Y16_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46));

-- Location: FF_X21_Y16_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45));

-- Location: LCCOMB_X21_Y16_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\);

-- Location: FF_X21_Y16_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44));

-- Location: FF_X21_Y16_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43));

-- Location: LCCOMB_X21_Y16_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\);

-- Location: FF_X21_Y16_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42));

-- Location: LCCOMB_X21_Y16_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\);

-- Location: FF_X21_Y16_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41));

-- Location: FF_X21_Y16_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40));

-- Location: LCCOMB_X26_Y16_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\);

-- Location: FF_X26_Y16_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39));

-- Location: LCCOMB_X26_Y16_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\);

-- Location: FF_X26_Y16_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38));

-- Location: FF_X26_Y16_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37));

-- Location: FF_X26_Y16_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36));

-- Location: LCCOMB_X26_Y16_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\);

-- Location: FF_X26_Y16_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35));

-- Location: FF_X26_Y16_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34));

-- Location: FF_X26_Y16_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33));

-- Location: LCCOMB_X26_Y16_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\);

-- Location: FF_X26_Y16_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32));

-- Location: FF_X26_Y16_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31));

-- Location: LCCOMB_X25_Y16_N10
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\);

-- Location: FF_X25_Y16_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30));

-- Location: LCCOMB_X25_Y16_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\);

-- Location: FF_X25_Y16_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29));

-- Location: FF_X25_Y16_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28));

-- Location: FF_X25_Y16_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27));

-- Location: LCCOMB_X25_Y16_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\);

-- Location: FF_X25_Y16_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26));

-- Location: FF_X25_Y16_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25));

-- Location: LCCOMB_X25_Y16_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\);

-- Location: FF_X25_Y16_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24));

-- Location: LCCOMB_X25_Y16_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\);

-- Location: FF_X25_Y16_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23));

-- Location: FF_X25_Y16_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22));

-- Location: LCCOMB_X25_Y12_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\);

-- Location: FF_X25_Y12_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21));

-- Location: LCCOMB_X25_Y12_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\);

-- Location: FF_X25_Y12_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20));

-- Location: FF_X25_Y12_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19));

-- Location: FF_X25_Y12_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18));

-- Location: LCCOMB_X25_Y12_N6
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\);

-- Location: FF_X25_Y12_N7
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17));

-- Location: FF_X25_Y12_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16));

-- Location: FF_X25_Y12_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15));

-- Location: LCCOMB_X26_Y12_N4
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\);

-- Location: FF_X26_Y12_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14));

-- Location: FF_X26_Y12_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13));

-- Location: FF_X26_Y12_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12));

-- Location: LCCOMB_X24_Y9_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\);

-- Location: FF_X24_Y9_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11));

-- Location: FF_X24_Y9_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10));

-- Location: LCCOMB_X24_Y9_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\);

-- Location: FF_X24_Y9_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9));

-- Location: LCCOMB_X24_Y9_N22
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\);

-- Location: FF_X24_Y9_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8));

-- Location: FF_X24_Y9_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7));

-- Location: LCCOMB_X24_Y9_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\);

-- Location: FF_X24_Y9_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6));

-- Location: LCCOMB_X23_Y9_N12
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X23_Y9_N13
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5));

-- Location: FF_X23_Y9_N5
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4));

-- Location: FF_X23_Y9_N23
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3));

-- Location: FF_X23_Y9_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: FF_X24_Y9_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: LCCOMB_X23_Y9_N30
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X23_Y9_N31
\auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: LCCOMB_X23_Y9_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\);

-- Location: FF_X23_Y9_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: LCCOMB_X23_Y9_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\);

-- Location: FF_X23_Y9_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: FF_X23_Y9_N11
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: LCCOMB_X23_Y9_N24
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\);

-- Location: FF_X23_Y9_N25
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: LCCOMB_X21_Y15_N2
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X21_Y15_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: LCCOMB_X21_Y15_N0
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\);

-- Location: FF_X21_Y15_N1
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: FF_X20_Y15_N19
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: LCCOMB_X20_Y15_N16
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X20_Y15_N17
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: LCCOMB_X20_Y15_N8
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X20_Y15_N9
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: FF_X20_Y15_N21
\auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: LCCOMB_X20_Y15_N28
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X20_Y15_N29
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: LCCOMB_X20_Y15_N14
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X20_Y15_N15
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: FF_X20_Y15_N3
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: LCCOMB_X20_Y15_N26
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X20_Y15_N27
\auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: FF_X20_Y15_N7
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: LCCOMB_X21_Y14_N22
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X21_Y14_N23
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: FF_X21_Y14_N21
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: FF_X20_Y14_N31
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: FF_X20_Y14_N29
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: FF_X19_Y14_N9
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: FF_X19_Y14_N17
\auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LCCOMB_X16_Y13_N6
\auto_hub|irsr_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][7]~q\,
	datad => \auto_hub|irsr_reg\(8),
	combout => \auto_hub|irsr_reg~13_combout\);

-- Location: FF_X16_Y13_N7
\auto_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~13_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(7));

-- Location: LCCOMB_X16_Y12_N0
\auto_hub|shadow_irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[1][7]~q\,
	datad => \auto_hub|irsr_reg\(7),
	combout => \auto_hub|shadow_irf_reg~9_combout\);

-- Location: FF_X16_Y12_N1
\auto_hub|shadow_irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~9_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][7]~q\);

-- Location: LCCOMB_X16_Y12_N2
\auto_hub|irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[1][7]~q\,
	datad => \auto_hub|irsr_reg\(7),
	combout => \auto_hub|irf_reg~10_combout\);

-- Location: FF_X16_Y12_N3
\auto_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~10_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][7]~q\);

-- Location: LCCOMB_X15_Y14_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X15_Y14_N22
\auto_signaltap_0|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: LCCOMB_X15_Y14_N12
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X15_Y14_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\);

-- Location: LCCOMB_X15_Y14_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\);

-- Location: FF_X15_Y14_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: LCCOMB_X15_Y14_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X15_Y14_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: FF_X15_Y14_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LCCOMB_X15_Y14_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

-- Location: LCCOMB_X15_Y14_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|irf_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\);

-- Location: LCCOMB_X21_Y14_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\);

-- Location: LCCOMB_X25_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N12
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: FF_X17_Y15_N13
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(0));

-- Location: LCCOMB_X17_Y15_N2
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\);

-- Location: FF_X17_Y15_N3
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(1));

-- Location: LCCOMB_X17_Y15_N8
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\);

-- Location: FF_X17_Y15_N9
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(2));

-- Location: FF_X18_Y14_N1
\auto_signaltap_0|sld_signaltap_body|condition_delay_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3));

-- Location: FF_X18_Y14_N3
\auto_signaltap_0|sld_signaltap_body|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_hub|irf_reg[1][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|run~q\);

-- Location: LCCOMB_X18_Y14_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\);

-- Location: FF_X25_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\);

-- Location: LCCOMB_X20_Y15_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\);

-- Location: LCCOMB_X24_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\);

-- Location: LCCOMB_X18_Y14_N0
\auto_signaltap_0|sld_signaltap_body|collect_data\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|condition_delay_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\);

-- Location: FF_X24_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: LCCOMB_X20_Y14_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: LCCOMB_X21_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\);

-- Location: FF_X21_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: LCCOMB_X21_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\);

-- Location: LCCOMB_X21_Y14_N28
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\);

-- Location: FF_X21_Y14_N29
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LCCOMB_X21_Y14_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~15\);

-- Location: LCCOMB_X21_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\);

-- Location: FF_X21_Y14_N1
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: LCCOMB_X20_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8\);

-- Location: LCCOMB_X20_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\);

-- Location: LCCOMB_X20_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\);

-- Location: LCCOMB_X20_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\);

-- Location: LCCOMB_X20_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\);

-- Location: FF_X20_Y14_N23
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: FF_X20_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: LCCOMB_X20_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: FF_X20_Y14_N5
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: FF_X20_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: LCCOMB_X20_Y14_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: FF_X20_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: LCCOMB_X21_Y14_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\);

-- Location: FF_X21_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: FF_X20_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: LCCOMB_X20_Y14_N0
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: LCCOMB_X20_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\);

-- Location: LCCOMB_X25_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\);

-- Location: LCCOMB_X25_Y14_N2
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\);

-- Location: FF_X26_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\);

-- Location: LCCOMB_X26_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\);

-- Location: LCCOMB_X26_Y14_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\);

-- Location: LCCOMB_X25_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\);

-- Location: FF_X26_Y14_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\);

-- Location: LCCOMB_X26_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\);

-- Location: LCCOMB_X25_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\);

-- Location: FF_X26_Y14_N17
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\);

-- Location: LCCOMB_X26_Y14_N18
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\);

-- Location: LCCOMB_X25_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\);

-- Location: FF_X26_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\);

-- Location: LCCOMB_X26_Y14_N20
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\);

-- Location: LCCOMB_X25_Y14_N30
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\);

-- Location: FF_X26_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\);

-- Location: LCCOMB_X26_Y14_N22
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	datad => VCC,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\);

-- Location: LCCOMB_X26_Y14_N24
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\);

-- Location: LCCOMB_X25_Y14_N4
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LCCOMB_X24_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

-- Location: FF_X24_Y14_N7
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\);

-- Location: LCCOMB_X24_Y14_N0
\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\);

-- Location: FF_X24_Y14_N1
\auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q\);

-- Location: LCCOMB_X24_Y15_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N14
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: FF_X24_Y14_N15
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\);

-- Location: FF_X24_Y14_N3
\auto_signaltap_0|sld_signaltap_body|current_segment_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0));

-- Location: LCCOMB_X24_Y14_N10
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: FF_X24_Y14_N11
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\);

-- Location: LCCOMB_X24_Y14_N28
\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout\);

-- Location: FF_X24_Y14_N29
\auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\);

-- Location: LCCOMB_X24_Y14_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	datad => \auto_hub|irf_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: FF_X24_Y15_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\);

-- Location: LCCOMB_X24_Y15_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|buffer_write_enable_delayed~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|current_segment_delayed\(0),
	datad => \auto_hub|irf_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: FF_X24_Y15_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\);

-- Location: LCCOMB_X23_Y15_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\);

-- Location: FF_X23_Y15_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: LCCOMB_X23_Y14_N16
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\);

-- Location: LCCOMB_X25_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout\);

-- Location: FF_X25_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\);

-- Location: FF_X24_Y14_N23
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: FF_X24_Y15_N13
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\);

-- Location: FF_X24_Y15_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\);

-- Location: LCCOMB_X14_Y14_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	cout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X14_Y14_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\);

-- Location: LCCOMB_X15_Y14_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	datad => \auto_hub|irf_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\);

-- Location: LCCOMB_X15_Y14_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

-- Location: FF_X14_Y14_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X23_Y11_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\);

-- Location: FF_X23_Y11_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: LCCOMB_X23_Y15_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\);

-- Location: FF_X23_Y15_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: FF_X25_Y14_N25
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\);

-- Location: LCCOMB_X24_Y14_N8
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\);

-- Location: FF_X24_Y14_N9
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: FF_X24_Y15_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\);

-- Location: LCCOMB_X23_Y15_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\);

-- Location: FF_X23_Y15_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: FF_X25_Y14_N19
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\);

-- Location: LCCOMB_X24_Y14_N18
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\);

-- Location: FF_X24_Y14_N19
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: LCCOMB_X24_Y15_N28
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\);

-- Location: FF_X24_Y15_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\);

-- Location: LCCOMB_X24_Y15_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\);

-- Location: FF_X24_Y15_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\);

-- Location: LCCOMB_X23_Y15_N0
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\);

-- Location: FF_X23_Y15_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: FF_X25_Y14_N21
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\);

-- Location: FF_X24_Y14_N21
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: FF_X24_Y15_N1
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\);

-- Location: FF_X24_Y15_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\);

-- Location: LCCOMB_X23_Y15_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\);

-- Location: FF_X23_Y15_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: FF_X25_Y14_N31
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\);

-- Location: LCCOMB_X25_Y14_N14
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\);

-- Location: FF_X25_Y14_N15
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: FF_X24_Y15_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\);

-- Location: LCCOMB_X23_Y15_N8
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\);

-- Location: FF_X23_Y15_N9
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: LCCOMB_X26_Y14_N28
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\);

-- Location: FF_X26_Y14_N29
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: FF_X24_Y11_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\);

-- Location: FF_X24_Y11_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(2),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\);

-- Location: LCCOMB_X23_Y11_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\);

-- Location: FF_X23_Y11_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LCCOMB_X23_Y11_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\);

-- Location: FF_X23_Y11_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: FF_X26_Y14_N11
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: FF_X24_Y11_N29
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\);

-- Location: LCCOMB_X23_Y11_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\);

-- Location: FF_X23_Y11_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LCCOMB_X23_Y11_N4
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\);

-- Location: FF_X23_Y11_N5
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: FF_X26_Y14_N13
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\);

-- Location: LCCOMB_X26_Y14_N8
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\);

-- Location: FF_X26_Y14_N9
\auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: LCCOMB_X24_Y11_N16
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\);

-- Location: FF_X24_Y11_N17
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\);

-- Location: LCCOMB_X24_Y11_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\);

-- Location: FF_X24_Y11_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\);

-- Location: LCCOMB_X23_Y11_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\);

-- Location: FF_X23_Y11_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: LCCOMB_X23_Y11_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\);

-- Location: FF_X23_Y11_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: FF_X25_Y14_N3
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\);

-- Location: FF_X25_Y15_N3
\auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: LCCOMB_X24_Y15_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\);

-- Location: FF_X24_Y15_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\);

-- Location: LCCOMB_X23_Y15_N30
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\);

-- Location: FF_X23_Y15_N31
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout\,
	ena => \auto_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LCCOMB_X23_Y15_N18
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\);

-- Location: FF_X23_Y15_N19
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: LCCOMB_X23_Y15_N6
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\);

-- Location: FF_X23_Y15_N7
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: LCCOMB_X23_Y15_N2
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\);

-- Location: FF_X23_Y15_N3
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: LCCOMB_X23_Y15_N22
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\);

-- Location: FF_X23_Y15_N23
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: LCCOMB_X23_Y15_N26
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\);

-- Location: FF_X23_Y15_N27
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: LCCOMB_X23_Y15_N14
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\);

-- Location: FF_X23_Y15_N15
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: LCCOMB_X23_Y15_N10
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\);

-- Location: FF_X23_Y15_N11
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: LCCOMB_X23_Y15_N24
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: FF_X23_Y15_N25
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: LCCOMB_X15_Y13_N12
\auto_hub|shadow_irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][6]~q\,
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~8_combout\);

-- Location: FF_X15_Y13_N13
\auto_hub|shadow_irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][6]~q\);

-- Location: LCCOMB_X15_Y13_N10
\auto_hub|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irsr_reg\(6),
	datad => \auto_hub|shadow_irf_reg[1][6]~q\,
	combout => \auto_hub|irf_reg~9_combout\);

-- Location: FF_X15_Y13_N11
\auto_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~9_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][6]~q\);

-- Location: LCCOMB_X16_Y13_N28
\auto_hub|irsr_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(7),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][6]~q\,
	combout => \auto_hub|irsr_reg~12_combout\);

-- Location: FF_X16_Y13_N29
\auto_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~12_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(6));

-- Location: LCCOMB_X16_Y13_N26
\auto_hub|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][5]~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irsr_reg\(6),
	combout => \auto_hub|irsr_reg~11_combout\);

-- Location: FF_X16_Y13_N27
\auto_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~11_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(5));

-- Location: LCCOMB_X16_Y12_N14
\auto_hub|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][5]~q\,
	datab => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~7_combout\);

-- Location: FF_X16_Y12_N15
\auto_hub|shadow_irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][5]~q\);

-- Location: LCCOMB_X15_Y13_N0
\auto_hub|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|shadow_irf_reg[1][5]~q\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~8_combout\);

-- Location: FF_X15_Y13_N1
\auto_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~8_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][5]~q\);

-- Location: LCCOMB_X16_Y12_N4
\auto_hub|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(4),
	datab => \auto_hub|irf_reg[1][4]~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~6_combout\);

-- Location: FF_X16_Y12_N5
\auto_hub|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X16_Y13_N0
\auto_hub|irsr_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(5),
	datab => \auto_hub|irf_reg[1][4]~q\,
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg~10_combout\);

-- Location: FF_X16_Y13_N1
\auto_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~10_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irsr_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(4));

-- Location: LCCOMB_X16_Y12_N24
\auto_hub|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_irf_reg[1][4]~q\,
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~7_combout\);

-- Location: FF_X16_Y12_N25
\auto_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][4]~q\);

-- Location: LCCOMB_X24_Y14_N12
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: LCCOMB_X25_Y14_N8
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\);

-- Location: FF_X25_Y14_N9
\auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\);

-- Location: LCCOMB_X19_Y14_N6
\auto_signaltap_0|sld_signaltap_body|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|node_ena[1]~reg0_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\);

-- Location: LCCOMB_X19_Y14_N20
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sdr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\);

-- Location: FF_X19_Y14_N21
\auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|ALT_INV_reset_all~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: LCCOMB_X19_Y14_N0
\auto_signaltap_0|sld_signaltap_body|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|crc_rom_sr|WORD_SR\(0),
	datab => \auto_hub|irf_reg[1][5]~q\,
	datac => \auto_hub|irf_reg[1][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\);

-- Location: LCCOMB_X19_Y14_N12
\auto_signaltap_0|sld_signaltap_body|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~q\,
	datab => \auto_hub|irf_reg[1][7]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|tdo~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\);

-- Location: LCCOMB_X19_Y14_N16
\auto_signaltap_0|sld_signaltap_body|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|tdo~1_combout\,
	datab => \auto_hub|irf_reg[1][3]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|tdo~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\);

-- Location: LCCOMB_X14_Y13_N24
\auto_hub|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irsr_reg\(8),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|tdo~4_combout\,
	combout => \auto_hub|tdo~3_combout\);

-- Location: LCCOMB_X14_Y13_N10
\auto_hub|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|tdo~4_combout\);

-- Location: LCCOMB_X14_Y13_N8
\auto_hub|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo~2_combout\,
	datab => \auto_hub|tdo~3_combout\,
	datac => \auto_hub|tdo~q\,
	datad => \auto_hub|tdo~4_combout\,
	combout => \auto_hub|tdo~5_combout\);

-- Location: FF_X14_Y13_N9
\auto_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|tdo~5_combout\,
	clrn => \auto_hub|shadow_jsm|ALT_INV_state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|tdo~q\);

-- Location: LCCOMB_X12_Y17_N0
\auto_hub|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|tdo~q\,
	combout => \auto_hub|tdo~_wirecell_combout\);

-- Location: LCCOMB_X15_Y12_N4
\auto_hub|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|clr_reg~q\,
	combout => \auto_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X16_Y13_N4
\auto_hub|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: FF_X20_Y15_N31
\auto_signaltap_0|sld_signaltap_body|trigger_out_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clock50~inputclkctrl_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|trigger_out_ff~q\);
END structure;


