INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Documents/GitHub/riscv/src/rv_decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Documents/GitHub/riscv/src/rv_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Documents/GitHub/riscv/src/rv_def.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Documents/GitHub/riscv/sim/id_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Stefan/Documents/GitHub/riscv/sim/id_tb.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stefan/Documents/GitHub/riscv/vivado_riscv/vivado_riscv.sim/sim_decoder/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
