id,title,note,excerpt,url,folder,tags,created,cover,highlights,favorite
878933606,One Laser To Pump Up AI Interconnect Bandwidth By 10X,,"According to rumors, Nvidia is not expected to deliver optical interconnects for its GPU memory-lashing NVLink protocol until the “Rubin Ultra” GPU",https://www.nextplatform.com/2024/10/16/one-laser-to-pump-up-ai-interconnect-bandwidth-by-10x/,my_library,"interconnects, semiconductors",2024-10-17T11:58:31.074Z,https://www.nextplatform.com/wp-content/uploads/2024/10/xscape-photonics-logo.jpg,,False
886901835,One Laser To Pump Up AI Interconnect Bandwidth By 10X,,"According to rumors, Nvidia is not expected to deliver optical interconnects for its GPU memory-lashing NVLink protocol until the “Rubin Ultra” GPU",https://www.nextplatform.com/2024/10/17/one-laser-to-pump-up-ai-interconnect-bandwidth-by-10x/,my_library,"interconnects, optics-photonics, semiconductors",2024-10-27T13:14:31.706Z,https://www.nextplatform.com/wp-content/uploads/2024/10/xscape-photonics-logo.jpg,,False
876797985,Intel Vs. Samsung Vs. TSMC,,Foundry competition heats up in three dimensions and with novel technologies as planar scaling benefits diminish.,https://semiengineering.com/intel-vs-samsung-vs-tsmc,my_library,"foundries, interconnects, semiconductors",2024-07-27T23:43:02.000Z,https://semiengineering.com/wp-content/uploads/6.png,,False
876797929,Applied Materials' New Deposition Tool Enables Copper Wires to Be Used for,,,https://www.anandtech.com/show/21467/applied-materials-new-tool-enables-copper-wires-to-be-used-for-2nm-and-beyond,my_library,"interconnects, semiconductors",2024-07-13T04:31:54.000Z,https://images.anandtech.com/doci/21467/ruco-3-678_678x452.png,,False
876797183,Fan-Out Panel-Level Packaging (FO-PLP): Ultimate Guide,,"In this guide, we’ll elucidate the pivotal role of FO-PLP in advancing the semiconductor sector. Harnessing cost-effectiveness with enhanced functionality, FO-PLP beckons a new era of electronic sophistication. Let’s delve into the ultimate guide to Fan-Out Panel-Level Packaging and explore how it’s shaping the future.   Overview of Fan-Out Panel-Level Packaging (FO-PLP) Fan-Out Panel-Level Packaging",https://anysilicon.com/fan-out-panel-level-packaging-fo-plp-ultimate-guide,my_library,"interconnects, semiconductors",2024-06-11T17:22:35.000Z,https://anysilicon.com/wp-content/uploads/2018/04/fan-out.jpg,,False
876797131,"TSMC's 3D Stacked SoIC Packaging Making Quick Progress, Eyeing Ultra-Dense",,,https://www.anandtech.com/show/21414/tsmcs-3d-stacked-soic-packaging-making-quick-progress-3um-pitch-in-2027,my_library,"interconnects, semiconductors",2024-06-08T03:45:53.000Z,https://images.anandtech.com/doci/21414/3DFabric%20Technology%20Portfolio_678x452.PNG,,False
876795543,How To Build A Better “Blackwell” GPU Than Nvidia Did,,"While a lot of people focus on the floating point and integer processing architectures of various kinds of compute engines, we are spending more and more",https://www.nextplatform.com/2024/03/28/how-to-build-a-better-blackwell-gpu-than-nvidia-did,my_library,"gpus, interconnects, semiconductors",2024-04-05T16:42:27.000Z,https://www.nextplatform.com/wp-content/uploads/2024/03/eliyan-logo2.jpg,,False
876795312,Synopsys Shepards Circuits Towards 1.6T Ethernet,,The Ethernet roadmap has had a few bumps and potholes in the four and a half decades since the 10M generation was first published in 1980. Remember the,https://www.nextplatform.com/2024/03/04/synopsys-shepards-circuits-towards-1-6t-ethernet,my_library,"interconnects, semiconductors",2024-03-04T22:47:31.000Z,https://www.nextplatform.com/wp-content/uploads/2022/06/network-switch-logo-scaled.jpg,,False
876793033,Intel unveils glass substrates for chips to advance Moore’s Law,,Join our daily and weekly newsletters for the latest updates and exclusive content on industry-leading AI coverage. Learn More Intel said it has made a significant breakthrough in the development of glass substrates for next-generation advanced packaging in an attempt to stay on the past of Moore’s Law. The big chip maker said this milestone […],https://venturebeat.com/ai/intel-unveils-glass-substrates-for-chips-to-advance-moores-law,my_library,"interconnects, semiconductors",2023-09-19T16:59:04.000Z,https://venturebeat.com/wp-content/uploads/2023/09/intel-glass-4.jpg?w=1024?w=1200&strip=all,,False
876792066,Panmnesia speeds up vector search with CXL,,Panmnesia has devised CXL-based vector search methods that are much faster than Microsoft’s Bing and Outlook.,https://blocksandfiles.com/2023/06/20/panmnesia-vector-search-cxl,my_library,"interconnects, semiconductor-memory, semiconductors",2023-06-20T20:38:02.000Z,https://blocksandfiles.com/wp-content/uploads/2023/06/Panmnesia-CEO-teaser.jpg,,False
876791915,Google dives into the ‘supercomputer’ game by knitting together purpose-bui,,Google's new machines combine Nvidia H100 GPUs with Google’s high-speed interconnections for AI tasks like training very large language models.,https://venturebeat.com/ai/google-dives-into-the-supercomputer-game-knitting-together-purpose-built-gpus-for-llm-training,my_library,"gpus, interconnects, llms, semiconductors",2023-05-12T13:17:16.000Z,https://venturebeat.com/wp-content/uploads/2022/12/VB_dictionary-page_romain-vignes-ywqa9IZB-dU-unsplash.jpg?w=1024?w=1200&strip=all,,False
876791683,Samsung steps up fan-out wafer-level packaging deployment,,"Samsung Electronics has stepped up its deployment in the fan-out (FO) wafer-level packaging segment with plans to set up related production lines in Japan, according to industry sources.",https://www.digitimes.com/news/a20230406PD220/fo-wafer-level-packaging-ic-manufacturing-packaging-samsung.html,my_library,"interconnects, packaging, semiconductors",2023-04-07T12:14:56.000Z,https://img.digitimes.com/newsshow/20230406pd220_files/2_b.jpg,,False
876791678,Interconnect Under the Spotlight as Core Counts Accelerate - SemiWiki,,"In the march to more capable, faster, smaller, and lower…",https://semiwiki.com/artificial-intelligence/326727-interconnect-under-the-spotlight-as-core-counts-accelerate,my_library,"cpus, interconnects, semiconductors",2023-04-06T19:41:08.000Z,https://semiwiki.com/wp-content/uploads/2023/03/Core-counts-min.png,,False
876791657,True 3D Is Much Tougher Than 2.5D,,"While terms often are used interchangeably, they are very different technologies with different challenges.",https://semiengineering.com/true-3d-is-much-tougher-than-2-5d,my_library,"chip-design, interconnects, semiconductors",2023-04-05T01:56:17.000Z,https://semiengineering.com/wp-content/uploads/Fig01_Cadence-1.png,,False
876791650,The Most Complex Chip Ever Made?,,"Historically Intel put all its cumulative chip knowledge to work advancing Moore's Law and applying those learnings to its future CPUs. Today, some of",https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made,my_library,"chip-design, interconnects, semiconductors",2023-04-05T01:08:43.000Z,https://www.nextplatform.com/wp-content/uploads/2021/06/Intel-Ponte-Vecchio-1024x1024.png,,False
876791649,Video: Intel EMIB Technology Explained,,Intel's multi-die interconnect bridge (EMIB) is an approach to in-package high-density interconnect of heterogeneous chips.,https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-emib-technology-explained.html,my_library,"chip-design, interconnects, semiconductors",2023-04-05T01:08:31.000Z,https://www.intel.com/content/dam/www/central-libraries/us/en/images/news-resources16-emib-tech.jpg,,False
876791648,US Semiconductor Manufacturing | CHIPS and Science Act | Intel®,,"Powered by the promises of the CHIPS Act, Intel is investing more than $100 billion to increase domestic chip manufacturing capacity and capabilities.",https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-foveros-technology-explained.html,my_library,"chip-design, interconnects, semiconductors",2023-04-05T01:08:29.000Z,https://www.intel.com/content/dam/www/central-libraries/us/en/images/2023-10/chipsact-social-dotcom-1920x1080-r5.jpg,,False
876789949,"More CPU Cores Isn’t Always Better, Especially In HPC",,"If a few cores are good, then a lot of cores ought to be better. But when it comes to HPC this isn’t always the case, despite what the Top500 ranking –",https://www.nextplatform.com/2023/01/19/more-cpu-cores-isnt-always-better-especially-in-hpc,my_library,"cpus, hpc, interconnects, semiconductors",2023-01-20T01:52:23.000Z,https://www.nextplatform.com/wp-content/uploads/2023/01/sea-of-cores-logo-1024x1024.jpg,,False
876789853,Big Trouble in Little Interconnects,,"Interconnects—those sometimes nanometers-wide metal wires that link transistors into circuits on an IC—are in need of a major overhaul. And as chip fabs march toward the outer reaches of Moore’s Law, interconnects are also becoming the industry’s choke point.",https://spectrum.ieee.org/interconnect-back-side-power,my_library,"chip-design, interconnects, semiconductors",2023-01-02T22:30:14.000Z,https://spectrum.ieee.org/media-library/six-short-black-pillars-with-a-tall-pillar-at-center-bridge-two-light-grey-areas.jpg?id=32417203&width=1200&height=600&coordinates=0%2C72%2C0%2C72,,False
876789621,Just How Bad Is CXL Memory Latency?,,Conventional wisdom says that trying to attach system memory to the PCI-Express bus is a bad idea if you care at all about latency. The further the memory,https://www.nextplatform.com/2022/12/05/just-how-bad-is-cxl-memory-latency,my_library,"interconnects, semiconductor-memory, semiconductors",2022-12-06T12:48:35.000Z,https://www.nextplatform.com/wp-content/uploads/2021/10/memory-stricks-logo-scaled.jpg,,False
876789526,"Cerebras Reveals Andromeda, a 13.5 Million Core AI Supercomputer",,The world's largest chip scales to new heights.,https://www.tomshardware.com/news/cerebras-reveals-andromeda-a-135-million-core-ai-supercomputer,my_library,"deep-learning, hpc, interconnects, semiconductors",2022-11-15T11:24:24.000Z,https://cdn.mos.cms.futurecdn.net/QDGHobTS56GF94GsXHu2PV-1200-80.jpg,,False
876786404,CXL: Protocol for Heterogenous Datacenters,,"Let's learn more about the world's most important manufactured product. Meaningful insight, timely analysis, and an occasional investment idea.",https://www.fabricatedknowledge.com/p/cxl-protocol-for-heterogenous-datacenters,my_library,"interconnects, semiconductors",2022-07-08T21:49:34.000Z,"https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fbucketeer-e05bbc84-baa3-437e-9518-adb32be77984.s3.amazonaws.com%2Fpublic%2Fimages%2F9745ff9a-f152-492a-848b-500586c6f853_1280x720.jpeg",,False
876786392,CXL Enables Microsoft Azure To Cut Server Capital Expenditures By Hundreds,,,https://semianalysis.com/cxl-enables-microsoft-azure-to-cut-server-capital-expenditures-by-hundreds-of-millions-of-dollars,my_library,"datacenters, interconnects, semiconductors",2022-07-07T19:34:41.000Z,,,False
876784884,PCI Express 7.0 standard provides eight times the bandwidth of today’s conn,,PCI-SIG has drafted the PCIe 7.0 spec and aims to finalize it in 2025.,https://arstechnica.com/gadgets/2022/06/months-after-finalizing-pcie-6-0-pci-sig-looks-to-double-speeds-again-with-pcie-7-0,my_library,"interconnects, semiconductors",2022-06-23T19:43:55.000Z,https://cdn.arstechnica.net/wp-content/uploads/2022/06/GettyImages-1322661132-scaled.jpg,,False
876784795,Will optics replace copper interconnects? We asked Ayar Labs,,Star Trek's glowing circuit boards may not be so crazy,https://www.theregister.com/2022/06/18/optical_interconnect_future,my_library,"interconnects, optics-photonics, semiconductors",2022-06-21T00:25:15.000Z,https://regmedia.co.uk/2015/02/04/fiber_optics.jpg,,False
876780730,3D Stacking Could Boost GPU Machine Learning,,"Nvidia has staked its growth in the datacenter on machine learning. Over the past few years, the company has rolled out features in its GPUs aimed neural",https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning,my_library,"deep-learning, gpus, interconnects, semiconductor-memory, semiconductors",2021-12-08T22:21:43.000Z,https://www.nextplatform.com/wp-content/uploads/2015/11/TeslaGPU2.jpg,,False
876780695,"NVIDIA Develops NVLink Switch: NVSwitch, 18 Ports For DGX-2 & More",,,https://www.anandtech.com/show/12581/nvidia-develops-nvlink-switch-nvswitch-18-ports-for-dgx2-more,my_library,"gpus, interconnects, semiconductors",2021-12-07T01:02:42.000Z,https://images.anandtech.com/doci/12581/nvswitch_678x452.jpg,,False
876780668,The Gatekeeper of a Successful Design is the Interconnect - EE Times,,"An effective interconnect makes delivering a complex SoC easier, more predictable, and less costly.",https://www.eetimes.com/author.asp?doc_id=1335060&section_id=36,my_library,"interconnects, semiconductors",2021-12-04T20:50:06.000Z,https://www.eetimes.com/wp-content/uploads/media-1313403-850arterisipimage1blockdiagram.png?fit=850%2C477,,False
876779891,Does an AMD Chiplet Have a Core Count Limit?,,,https://www.anandtech.com/show/16930/does-an-amd-chiplet-have-a-core-count-limit,my_library,"cpus, interconnects, semiconductors",2021-09-07T17:58:14.000Z,https://images.anandtech.com/doci/16930/1068852593%20-%20WM_678x452.jpg,,False
876777583,CXL: Sorting Out The Interconnect Soup,,How Compute Express Link provides a means of connecting a wide range of heterogeneous computing elements.,https://semiengineering.com/cxl-sorting-out-the-interconnect-soup,my_library,"interconnects, semiconductors",2021-02-11T10:26:50.000Z,https://semiengineering.com/wp-content/uploads/Blue-AdobeStock_135034861-11-08-20-scaled.jpeg?fit=2560%2C1442&ssl=1,,False
