
---------- Begin Simulation Statistics ----------
final_tick                                 7999441000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101633                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706980                       # Number of bytes of host memory used
host_op_rate                                   180013                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   295.18                       # Real time elapsed on the host
host_tick_rate                               27100300                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      53136004                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007999                       # Number of seconds simulated
sim_ticks                                  7999441000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12657553                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12026006                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      53136004                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.533296                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.533296                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  38277906                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 21559045                       # number of floating regfile writes
system.cpu.idleCycles                          143672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                18355                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3208060                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.349329                       # Inst execution rate
system.cpu.iew.exec_refs                      8170069                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1382849                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  193871                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               6805116                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 22                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1592                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1394391                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            54030369                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6787220                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23634                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              53585521                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1461                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 48259                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  16793                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 50362                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            164                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10814                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7541                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  72244504                       # num instructions consuming a value
system.cpu.iew.wb_count                      53569862                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.580541                       # average fanout of values written-back
system.cpu.iew.wb_producers                  41940887                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.348350                       # insts written-back per cycle
system.cpu.iew.wb_sent                       53576011                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 52238136                       # number of integer regfile reads
system.cpu.int_regfile_writes                26745402                       # number of integer regfile writes
system.cpu.ipc                               1.875131                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.875131                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            915238      1.71%      1.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              28127291     52.47%     54.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2088      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                106223      0.20%     54.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1321036      2.46%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3013      0.01%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2644482      4.93%     61.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     61.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7032      0.01%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2640881      4.93%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 208      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2296      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4390920      8.19%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2196044      4.10%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3074671      5.74%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1949888      3.64%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1376042      2.57%     90.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4843785      9.04%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7966      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               53609156                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                22891193                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            45782157                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     22887380                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           22964704                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      455669                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008500                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  452990     99.41%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     67      0.01%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     7      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   47      0.01%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1493      0.33%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   859      0.19%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                67      0.01%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              121      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30258394                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           77749518                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     30682482                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          31960056                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   54030345                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  53609156                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  24                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          894238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2484                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1871131                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15855211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.381170                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.033840                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              912891      5.76%      5.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2111391     13.32%     19.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3177924     20.04%     39.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2634823     16.62%     55.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2587719     16.32%     72.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1388713      8.76%     80.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1690948     10.66%     91.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1009097      6.36%     97.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              341705      2.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15855211                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.350806                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              4087                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1504                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              6805116                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1394391                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18088608                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         15998883                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    63                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        25177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         59063                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          526                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72095                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            526                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3319985                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1970465                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17182                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1005148                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  994391                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.929809                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  444469                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          448122                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             440980                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7142                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1187                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          871005                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             15997                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     15734874                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.376958                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.879839                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1675298     10.65%     10.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4615926     29.34%     39.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2245044     14.27%     54.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1363460      8.67%     62.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          455519      2.89%     65.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          894035      5.68%     71.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          455539      2.90%     74.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1326299      8.43%     82.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2703754     17.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     15734874                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               53136004                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     8087073                       # Number of memory references committed
system.cpu.commit.loads                       6720045                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3180141                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   22852935                       # Number of committed floating point instructions.
system.cpu.commit.integer                    36857888                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                441376                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       901824      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     27791777     52.30%     54.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1415      0.00%     54.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.18%     54.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1317565      2.48%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2637146      4.96%     61.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     61.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.01%     61.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2637464      4.96%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          208      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4389100      8.26%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2194610      4.13%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3072327      5.78%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1886821      3.55%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1360171      2.56%     90.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      4833224      9.10%     99.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6857      0.01%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     53136004                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2703754                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      7659353                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7659353                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7659353                       # number of overall hits
system.cpu.dcache.overall_hits::total         7659353                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        45991                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          45991                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        45991                       # number of overall misses
system.cpu.dcache.overall_misses::total         45991                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2962419989                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2962419989                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2962419989                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2962419989                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7705344                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7705344                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7705344                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7705344                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005969                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005969                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005969                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64413.037094                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64413.037094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64413.037094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64413.037094                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        20229                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               677                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.880355                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30196                       # number of writebacks
system.cpu.dcache.writebacks::total             30196                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11979                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11979                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34012                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2345991989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2345991989                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2345991989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2345991989                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004414                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004414                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004414                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004414                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68975.420116                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68975.420116                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68975.420116                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68975.420116                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33500                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6321801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6321801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16454                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    796222500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    796222500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6338255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6338255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48390.816823                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48390.816823                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4480                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4480                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    209532500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    209532500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000707                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000707                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46770.647321                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46770.647321                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1337552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2166197489                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2166197489                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1367089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1367089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021606                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73338.439550                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73338.439550                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2136459489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2136459489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72343.880841                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72343.880841                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.993062                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7693365                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34012                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            226.195607                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.993062                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15444700                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15444700                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1846373                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               7164502                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2942941                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3884602                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  16793                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               976631                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1553                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               54228353                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7478                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     6786159                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1382914                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           588                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1351                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3722378                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       30552028                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3319985                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1879840                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      12111296                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   36614                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  390                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2809                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3649746                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4508                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           15855211                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.440483                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.555251                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  6674203     42.09%     42.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   785655      4.96%     47.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1121219      7.07%     54.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   336911      2.12%     56.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   671004      4.23%     60.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   343906      2.17%     62.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   244311      1.54%     64.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   782664      4.94%     69.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  4895338     30.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             15855211                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.207514                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.909635                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3646517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3646517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3646517                       # number of overall hits
system.cpu.icache.overall_hits::total         3646517                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3229                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3229                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3229                       # number of overall misses
system.cpu.icache.overall_misses::total          3229                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    193534000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    193534000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    193534000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    193534000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3649746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3649746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3649746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3649746                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000885                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000885                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000885                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000885                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59936.203159                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59936.203159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59936.203159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59936.203159                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          804                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2036                       # number of writebacks
system.cpu.icache.writebacks::total              2036                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          682                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          682                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          682                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          682                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2547                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2547                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2547                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2547                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154113500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154113500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154113500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154113500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000698                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000698                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000698                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000698                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60507.852375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60507.852375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60507.852375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60507.852375                       # average overall mshr miss latency
system.cpu.icache.replacements                   2036                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3646517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3646517                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3229                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3229                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    193534000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    193534000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3649746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3649746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000885                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000885                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59936.203159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59936.203159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          682                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          682                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154113500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154113500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60507.852375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60507.852375                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.846529                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3649064                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2547                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1432.691009                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.846529                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7302039                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7302039                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3650155                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           628                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      447353                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   85055                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   86                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 164                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  27360                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   98                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    514                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7999441000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  16793                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2973990                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  325176                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2978                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   5691749                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               6844525                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               54144828                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4023                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5559195                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2670                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 390032                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              30                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            61292206                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   123462310                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 53669827                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  38328804                       # Number of floating rename lookups
system.cpu.rename.committedMaps              59790726                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1501331                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      41                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15727106                       # count of insts added to the skid buffer
system.cpu.rob.reads                         67029523                       # The number of ROB reads
system.cpu.rob.writes                       108134830                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   53136004                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  442                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2229                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2671                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 442                       # number of overall hits
system.l2.overall_hits::.cpu.data                2229                       # number of overall hits
system.l2.overall_hits::total                    2671                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2103                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              31783                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33886                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2103                       # number of overall misses
system.l2.overall_misses::.cpu.data             31783                       # number of overall misses
system.l2.overall_misses::total                 33886                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    145526000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2271053000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2416579000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    145526000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2271053000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2416579000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2545                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34012                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36557                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2545                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34012                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36557                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.826326                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.934464                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.926936                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.826326                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.934464                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.926936                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69199.239182                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71454.960199                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71314.967833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69199.239182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71454.960199                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71314.967833                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21100                       # number of writebacks
system.l2.writebacks::total                     21100                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         31783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33886                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        31783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33886                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    124035500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1945995750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2070031250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    124035500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1945995750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2070031250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.826326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.934464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.926936                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.826326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.934464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.926936                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 58980.266286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61227.566624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61088.096854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 58980.266286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61227.566624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61088.096854                       # average overall mshr miss latency
system.l2.replacements                          25702                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        30196                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30196                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        30196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2032                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2032                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2032                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2032                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               347                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   347                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           29186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29186                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2088466000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2088466000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         29533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.988250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71557.116426                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71557.116426                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        29186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1789929750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1789929750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.988250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61328.368053                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61328.368053                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    145526000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    145526000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2545                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2545                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.826326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.826326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69199.239182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69199.239182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2103                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2103                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    124035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    124035500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.826326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.826326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 58980.266286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 58980.266286                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    182587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    182587000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.579817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.579817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70306.892568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70306.892568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    156066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    156066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.579817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.579817                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60094.724682                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60094.724682                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7771.809626                       # Cycle average of tags in use
system.l2.tags.total_refs                       72083                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33894                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.126719                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.706023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       452.075249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7318.028355                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.055185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.893314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948707                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4472                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    610566                       # Number of tag accesses
system.l2.tags.data_accesses                   610566                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     21100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     31777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001033459500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1220                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1220                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               90370                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19881                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21100                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33886                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21100                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.56                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 33886                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21100                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   32161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.762295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.894908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    181.004732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1210     99.18%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.66%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1220                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.274590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.247070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.964936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              443     36.31%     36.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.16%     36.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              772     63.28%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1220                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2168704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1350400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    271.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7999336500                       # Total gap between requests
system.mem_ctrls.avgGap                     145479.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2033728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1348800                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 16825175.659149184823                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 254233764.584300339222                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 168611781.748249679804                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        31783                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        21100                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     54636500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    897216750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 183096590500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25980.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28229.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8677563.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2034112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2168704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1350400                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1350400                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        31783                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          33886                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        21100                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         21100                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     16825176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    254281768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        271106944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     16825176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     16825176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    168811796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       168811796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    168811796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     16825176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    254281768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       439918739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                33880                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               21075                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               316603250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             169400000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          951853250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9344.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28094.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29253                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              18521                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.34                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7179                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   489.775178                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   334.056214                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   358.335666                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1031     14.36%     14.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1491     20.77%     35.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          777     10.82%     45.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          595      8.29%     54.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          724     10.08%     64.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          340      4.74%     69.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          329      4.58%     73.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          688      9.58%     83.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1204     16.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7179                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2168320                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1348800                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              271.058940                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              168.611782                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        26382300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14014935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      122336760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      55373760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 631235280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2499381600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    967043040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4315767675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.508658                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2483328500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    267020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5249092500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        24890040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13229370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      119566440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      54637740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 631235280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2519960880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    949713120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4313232870                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.191785                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2439259500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    267020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5293161500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4700                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21100                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4077                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29186                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4700                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        92949                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        92949                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  92949                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3519104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3519104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3519104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33886                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33886    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               33886                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            35865750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42357500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              7026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2036                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29533                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29533                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2547                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4479                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7128                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       101524                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                108652                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       293184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4109312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4402496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           25704                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1350528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62261                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008625                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.092470                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61724     99.14%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    537      0.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62261                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7999441000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           68279500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3822496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          51018000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
