// Seed: 33647850
module module_0 ();
  id_1 :
  assert property (@(negedge !1) 1'b0)
  else begin : LABEL_0
    id_1 <= id_1 - 1;
    if ("") {-1, id_1} <= id_1;
    id_1 = 1;
    id_1 = -1;
  end
  wire id_2;
  ;
  tri0 id_3;
  assign id_3 = 1'd0;
  parameter id_4 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd31
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire _id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(negedge -1 ? id_27 : -1'b0);
  wire [id_13 : 1] id_28 = 1;
  module_0 modCall_1 ();
  wire id_29;
  logic [1 : -1] id_30;
endmodule
