version: 0.2.1
name: servant_1.3.0
toplevel: servant_sim
dependencies:
  ::serv:1.3.0: []
  ::servile:1.3.0:
  - ::serv:1.3.0
  ::servant:1.3.0:
  - ::servile:1.3.0
parameters:
  RISCV_FORMAL:
    datatype: bool
    paramtype: vlogdefine
  SERV_CLEAR_RAM:
    datatype: bool
    paramtype: vlogdefine
  cps:
    datatype: bool
    paramtype: plusarg
    description: Write simulated cycles per second to a text file named cps
  firmware:
    datatype: file
    paramtype: plusarg
    description: Preload RAM with a hex file at runtime (overrides memfile)
    default: /mnt/d/serv_project/fusesoc_libraries/serv/sw/zephyr_phil.hex
  memsize:
    datatype: int
    paramtype: vlogparam
    description: Memory size in bytes for RAM (default 8kiB)
    default: 32768
  signature:
    datatype: file
    paramtype: plusarg
  timeout:
    datatype: int
    paramtype: plusarg
  trace_pc:
    datatype: bool
    paramtype: plusarg
  uart_baudrate:
    datatype: int
    paramtype: plusarg
    description: Treat q output as an UART with the specified baudrate (0 or omitted
      parameter disables UART decoding)
    default: 57600
  vcd:
    datatype: bool
    paramtype: plusarg
  vcd_start:
    datatype: int
    paramtype: plusarg
    description: Delay start of VCD dumping until the specified time
  width:
    datatype: int
    paramtype: vlogparam
    description: Interal datapath width (1=SERV, 4=QERV)
  compressed:
    datatype: int
    paramtype: vlogparam
    description: Enable/Disable the Compressed extension
  align:
    datatype: int
    paramtype: vlogparam
    description: Enable/Disable the Misaligned access of instruction
  with_csr:
    datatype: int
    paramtype: vlogparam
    description: Enable/Disable CSR support
    default: 1
filters: []
flow_options:
  tool: verilator
  verilator_options:
  - --trace
hooks: {}
files:
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_bufreg.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_bufreg2.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_alu.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_csr.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_ctrl.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_decode.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_immdec.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_mem_if.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_rf_if.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_rf_ram_if.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_rf_ram.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_state.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_debug.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_top.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_rf_top.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_aligner.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/serv_1.3.0/rtl/serv_compdec.v
  core: ::serv:1.3.0
- file_type: verilogSource
  name: src/servile_1.3.0/servile/servile_rf_mem_if.v
  core: ::servile:1.3.0
- file_type: verilogSource
  name: src/servile_1.3.0/servile/servile_mux.v
  core: ::servile:1.3.0
- file_type: verilogSource
  name: src/servile_1.3.0/servile/servile_arbiter.v
  core: ::servile:1.3.0
- file_type: verilogSource
  name: src/servile_1.3.0/servile/servile.v
  core: ::servile:1.3.0
- file_type: verilogSource
  name: src/servant_1.3.0/servant/servant_timer.v
  core: ::servant:1.3.0
- file_type: verilogSource
  name: src/servant_1.3.0/servant/servant_gpio.v
  core: ::servant:1.3.0
- file_type: verilogSource
  name: src/servant_1.3.0/servant/servant_mux.v
  core: ::servant:1.3.0
- file_type: verilogSource
  name: src/servant_1.3.0/servant/servant_ram.v
  core: ::servant:1.3.0
- file_type: verilogSource
  name: src/servant_1.3.0/servant/servant.v
  core: ::servant:1.3.0
- file_type: verilogSource
  name: src/servant_1.3.0/bench/servant_sim.v
  core: ::servant:1.3.0
- file_type: cppSource
  name: src/servant_1.3.0/bench/servant_tb.cpp
  core: ::servant:1.3.0
vpi: []
