# âœ… Day 2 - Full Adder Verification

### ðŸ”§ Files:
- `full_adder.v` â€“ RTL Code
- `tb_full_adder.v` â€“ Testbench
- `run.sh` â€“ Compile & simulate script

### ðŸ§ª Simulation:
Compiled using Icarus Verilog (iverilog)  
Waveform viewed in GTKWave
