#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 12 11:11:21 2024
# Process ID: 26656
# Current directory: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16960 F:\Desktop\PRJ\current_cnn\vivado\current_c_cnn\current_c_cnn.xpr
# Log file: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/vivado.log
# Journal file: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'F:/Desktop/PRJ/current_cnn/vivado/current_pool2D/current_pool2D.ip_user_files/xilinx_com_hls_max_pool2_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'F:/Desktop/PRJ/current_cnn/vivado/current_cnn/current_cnn.ip_user_files/xilinx_com_hls_conv_1_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/Desktop/PRJ/current_cnn/vivado/current_pool2D/current_pool2D.ip_user_files/xilinx_com_hls_max_pool2_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/Desktop/PRJ/current_cnn/vivado/current_cnn/current_cnn.ip_user_files/xilinx_com_hls_conv_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_max_pool2_0_2
design_1_conv_0_0

open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 846.531 ; gain = 158.980
update_compile_order -fileset sources_1
open_bd_design {F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:hls:max_pool2:1.0 - max_pool2_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding cell -- xilinx.com:hls:conv:1.0 - conv_0
Successfully read diagram <design_1> from BD file <F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets max_pool2_0_m_axi_gmem] [get_bd_cells max_pool2_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets conv_0_m_axi_gmem] [get_bd_cells conv_0]
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_intf_nets axi_smc_1_M00_AXI] [get_bd_cells axi_smc_1]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
set_property location {3.5 925 164} [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/S_AXI_HP1_ACLK is now disabled. All connections to this pin have been removed. 
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
endgroup
set_property  ip_repo_paths  f:/Desktop/PRJ/current_cnn/vivado/current_cnn/current_cnn.ip_user_files/xilinx_com_hls_conv_1_0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/Desktop/PRJ/current_cnn/vivado/current_cnn/current_cnn.ip_user_files/xilinx_com_hls_conv_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files'.
set_property  ip_repo_paths  {f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/xilinx_com_hls_top_net_1_0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/xilinx_com_hls_top_net_1_0'. The path is contained within another repository.
set_property  ip_repo_paths  f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/xilinx_com_hls_top_net_1_0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/xilinx_com_hls_top_net_1_0'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/xilinx_com_hls_top_net_1_0'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:top_net:1.0 top_net_0
endgroup
set_property location {0.5 4 120} [get_bd_cells top_net_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {Auto} Master {/top_net_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </top_net_0/Data_m_axi_gmem> at <0x00000000 [ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/top_net_0/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins top_net_0/s_axi_AXILiteS]
</top_net_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
endgroup
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /top_net_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /top_net_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
export_ip_user_files -of_objects  [get_files F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\Desktop\PRJ\current_cnn\vivado\current_c_cnn\current_c_cnn.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'top_net_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'top_net_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'top_net_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'top_net_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-519] IP 'design_1_top_net_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_net_0 .
Exporting to file f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1333.902 ; gain = 181.238
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_top_net_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_1] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 {design_1_processing_system7_0_0_synth_1 design_1_top_net_0_0_synth_1 design_1_axi_smc_1_synth_1 design_1_rst_ps7_0_50M_1_synth_1 design_1_auto_pc_1_synth_1}
[Sun May 12 11:16:51 2024] Launched design_1_processing_system7_0_0_synth_1, design_1_top_net_0_0_synth_1, design_1_axi_smc_1_synth_1, design_1_rst_ps7_0_50M_1_synth_1, design_1_auto_pc_1_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_top_net_0_0_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/runme.log
design_1_axi_smc_1_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_axi_smc_1_synth_1/runme.log
design_1_rst_ps7_0_50M_1_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_rst_ps7_0_50M_1_synth_1/runme.log
design_1_auto_pc_1_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files -ipstatic_source_dir F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/modelsim} {questa=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/questa} {riviera=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/riviera} {activehdl=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_1_top_net_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 {design_1_top_net_0_0_synth_1 design_1_axi_smc_1_synth_1 design_1_auto_pc_1_synth_1}
[Sun May 12 11:17:34 2024] Launched design_1_top_net_0_0_synth_1, design_1_axi_smc_1_synth_1, design_1_auto_pc_1_synth_1...
Run output will be captured here:
design_1_top_net_0_0_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/runme.log
design_1_axi_smc_1_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_axi_smc_1_synth_1/runme.log
design_1_auto_pc_1_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files -ipstatic_source_dir F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/modelsim} {questa=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/questa} {riviera=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/riviera} {activehdl=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun May 12 11:17:53 2024] Launched design_1_top_net_0_0_synth_1, design_1_axi_smc_1_synth_1, design_1_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
design_1_top_net_0_0_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/runme.log
design_1_axi_smc_1_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_axi_smc_1_synth_1/runme.log
design_1_auto_pc_1_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_auto_pc_1_synth_1/runme.log
synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/synth_1/runme.log
[Sun May 12 11:17:53 2024] Launched impl_1...
Run output will be captured here: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/xilinx_com_hls_top_net_1_0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/xilinx_com_hls_top_net_1_0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:top_net:1.0 [get_ips  design_1_top_net_0_0] -log ip_upgrade.log
Upgrading 'F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_top_net_0_0 (Top_net 1.0) from revision 2113554308 to revision 2113554644
Wrote  : <F:\Desktop\PRJ\current_cnn\vivado\current_c_cnn\current_c_cnn.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_top_net_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /top_net_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <F:\Desktop\PRJ\current_cnn\vivado\current_c_cnn\current_c_cnn.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'top_net_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'top_net_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'top_net_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'top_net_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-519] IP 'design_1_top_net_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_net_0 .
Exporting to file f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2229.234 ; gain = 86.020
catch { config_ip_cache -export [get_ips -all design_1_top_net_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e61a66b19430793a; cache size = 49.276 MB.
export_ip_user_files -of_objects [get_files F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_top_net_0_0_synth_1
[Sun May 12 16:50:43 2024] Launched design_1_top_net_0_0_synth_1...
Run output will be captured here: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files -ipstatic_source_dir F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/modelsim} {questa=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/questa} {riviera=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/riviera} {activehdl=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun May 12 16:51:07 2024] Launched design_1_top_net_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_top_net_0_0_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/runme.log
synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/synth_1/runme.log
[Sun May 12 16:51:07 2024] Launched impl_1...
Run output will be captured here: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/impl_1/runme.log
report_ip_status -name ip_status 
set_property location {3 869 144} [get_bd_cells top_net_0]
regenerate_bd_layout
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/xilinx_com_hls_top_net_1_0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/xilinx_com_hls_top_net_1_0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:top_net:1.0 [get_ips  design_1_top_net_0_0] -log ip_upgrade.log
Upgrading 'F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_top_net_0_0 (Top_net 1.0) from revision 2113554644 to revision 2113554789
Wrote  : <F:\Desktop\PRJ\current_cnn\vivado\current_c_cnn\current_c_cnn.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_top_net_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /top_net_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
generate_target all [get_files  F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\Desktop\PRJ\current_cnn\vivado\current_c_cnn\current_c_cnn.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'top_net_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'top_net_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'top_net_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'top_net_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-519] IP 'design_1_top_net_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_net_0 .
Exporting to file f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_top_net_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e61a66b19430793a; cache size = 90.965 MB.
export_ip_user_files -of_objects [get_files F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_top_net_0_0_synth_1
[Sun May 12 19:10:57 2024] Launched design_1_top_net_0_0_synth_1...
Run output will be captured here: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files -ipstatic_source_dir F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/modelsim} {questa=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/questa} {riviera=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/riviera} {activehdl=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun May 12 19:11:13 2024] Launched design_1_top_net_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_top_net_0_0_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/runme.log
synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/synth_1/runme.log
[Sun May 12 19:11:13 2024] Launched impl_1...
Run output will be captured here: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/impl_1/runme.log
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/xilinx_com_hls_top_net_1_0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/xilinx_com_hls_top_net_1_0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:top_net:1.0 [get_ips  design_1_top_net_0_0] -log ip_upgrade.log
Upgrading 'F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_top_net_0_0 (Top_net 1.0) from revision 2113554789 to revision 2113554897
Wrote  : <F:\Desktop\PRJ\current_cnn\vivado\current_c_cnn\current_c_cnn.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_top_net_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /top_net_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <F:\Desktop\PRJ\current_cnn\vivado\current_c_cnn\current_c_cnn.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'top_net_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'top_net_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'top_net_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'top_net_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-519] IP 'design_1_top_net_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_net_0 .
Exporting to file f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2446.656 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_top_net_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = e61a66b19430793a; cache size = 132.696 MB.
export_ip_user_files -of_objects [get_files F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_top_net_0_0_synth_1
[Sun May 12 20:58:45 2024] Launched design_1_top_net_0_0_synth_1...
Run output will be captured here: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files -ipstatic_source_dir F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/modelsim} {questa=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/questa} {riviera=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/riviera} {activehdl=F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun May 12 20:59:01 2024] Launched design_1_top_net_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_top_net_0_0_synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/design_1_top_net_0_0_synth_1/runme.log
synth_1: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/synth_1/runme.log
[Sun May 12 20:59:01 2024] Launched impl_1...
Run output will be captured here: F:/Desktop/PRJ/current_cnn/vivado/current_c_cnn/current_c_cnn.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 12 22:11:37 2024...
