
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
Options:	-stylus -files layout_flow.tcl 
Date:		Wed Feb  8 17:16:42 2023
Host:		cn98.it.auth.gr (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (1core*12cpus*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j.

Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[INFO] Loading PVS 19.10 fill procedures

**INFO:  MMMC transition support version v31-84 

#@ Processing -files option
@innovus 1> source layout_flow.tcl
#@ Begin verbose source layout_flow.tcl (pre)
@file 1: # Get global settings
#@ Begin verbose source ./global_vars.tcl (pre)
@file 1: # Set current directory root as variable
@file 2: set ROOT [file normalize [file dirname [info script]]]
@file 3: set LIB_ROOT /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
@file 4:
@file 5: set DATA $ROOT/data
@file 6: set SCRIPTS $ROOT/scripts
@file 7: set OUTPUT $ROOT/out
@file 8: set INTERMEDIATE $ROOT/interm
@file 9: set INTERM_GENUS_INV $INTERMEDIATE/genus_to_innovus
#@ End verbose source ./global_vars.tcl
@file 3:
@file 4: # Set script+report directories
@file 5: set LAYOUT_SCRIPTS $SCRIPTS/layout
@file 6: set LAYOUT_REPORTS $OUTPUT/layout-reports
@file 7:
@file 8: # Intermediate files output
@file 9: set LAYOUT_INTERM  $INTERMEDIATE/layout
@file 10:
@file 11: # Prepare Innovus with Genus exported design
@file 12:
@file 13: read_mmmc $INTERM_GENUS_INV/picorv32.mmmc.tcl
#@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.mmmc.tcl (pre)
@file 1: #################################################################################
@file 2: #
@file 3: # Created by Genus(TM) Synthesis Solution 19.11-s087_1 on Wed Feb 08 17:08:55 EET 2023
@file 4: #
@file 5: #################################################################################
@file 6:
@file 7: ## library_sets
@file 8: create_library_set -name default_emulate_libset_max \
    -timing { /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//timing/fast_vdd1v0_basicCells.lib }
@file 10:
@file 11: ## opcond
@file 12: create_opcond -name default_emulate_opcond -process 1.0 -voltage 1.1 -temperature 0.0
@file 13:
@file 14: ## timing_condition
@file 15: create_timing_condition -name default_emulate_timing_cond_max \
    -opcond default_emulate_opcond \
    -library_sets { default_emulate_libset_max }
@file 18:
@file 19: ## rc_corner
@file 20: create_rc_corner -name default_emulate_rc_corner \
    -temperature 0.0 \
    -qrc_tech /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//qrc/qx/gpdk045.tch \
    -pre_route_res 1.0 \
    -pre_route_cap 1.0 \
    -pre_route_clock_res 0.0 \
    -pre_route_clock_cap 0.0 \
    -post_route_res {1.0 1.0 1.0} \
    -post_route_cap {1.0 1.0 1.0} \
    -post_route_cross_cap {1.0 1.0 1.0} \
    -post_route_clock_res {1.0 1.0 1.0} \
    -post_route_clock_cap {1.0 1.0 1.0}
@file 32:
@file 33: ## delay_corner
@file 34: create_delay_corner -name default_emulate_delay_corner \
    -early_timing_condition { default_emulate_timing_cond_max } \
    -late_timing_condition { default_emulate_timing_cond_max } \
    -early_rc_corner default_emulate_rc_corner \
    -late_rc_corner default_emulate_rc_corner
@file 39:
@file 40: ## constraint_mode
@file 41: create_constraint_mode -name default_emulate_constraint_mode \
    -sdc_files { /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc }
@file 43:
@file 44: ## analysis_view
@file 45: create_analysis_view -name default_emulate_view \
    -constraint_mode default_emulate_constraint_mode \
    -delay_corner default_emulate_delay_corner
@file 48:
@file 49: ## set_analysis_view
@file 50: set_analysis_view -setup { default_emulate_view } \
                  -hold { default_emulate_view }
#@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.mmmc.tcl
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
Read 489 cells in library 'fast_vdd1v0' 
@file 14: read_physical -lef [ list "$LIB_ROOT/lef/gsclib045_tech.lef" "$LIB_ROOT/lef/gsclib045_macro.lef" ]

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_tech.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Feb  8 17:17:06 2023
viaInitial ends at Wed Feb  8 17:17:06 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

@file 15: read_netlist $INTERM_GENUS_INV/picorv32.v
#% Begin Load netlist data ... (date=02/08 17:17:06, mem=496.0M)
*** Begin netlist parsing (mem=754.3M) ***
Created 489 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.v'

*** Memory Usage v#1 (Current mem = 757.297M, initial mem = 264.809M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=757.3M) ***
#% End Load netlist data ... (date=02/08 17:17:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=507.0M, current mem=507.0M)
Top level cell is picorv32.
Hooked 489 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell picorv32 ...
*** Netlist is unique.
** info: there are 642 modules.
** info: there are 8521 stdCell insts.

*** Memory Usage v#1 (Current mem = 807.223M, initial mem = 264.809M) ***
@file 16:
@file 17: set_db init_power_nets VDD
@file 18: set_db init_ground_nets VSS
@file 19:
@file 20: init_design
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
default_emulate_view
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:04.8 real: 0:00:05.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:22.5, real=0:00:31.0, peak res=741.3M, current mem=741.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc, Line 10).

picorv32
INFO (CTE): Reading of timing constraints file /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=759.6M, current mem=759.6M)
Current (total cpu=0:00:22.6, real=0:00:31.0, peak res=759.6M, current mem=759.6M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
default_emulate_view
default_emulate_view
default_emulate_view
@file 21:
@file 22: # Set up floorplan
@file 23: # (aspect ratio 1, core util 75%, 15 micron
@file 24: # margin all sides for I/O)
@file 25: #
@file 26: create_floorplan -site CoreSite -core_density_size 1 0.75 15 15 15 15
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :15.01
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :15.01
Adjusting core size to PlacementGrid : width :191 height : 189.81
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
@file 27:
@file 28: # Create PDN
#@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/create_pdn.tcl (pre)
@file 1: # Set up PDN
@file 2:
@file 3: # Create power rings (VDD, VSS)
@file 4: # (width = spacing = 3 microns, centered in channel
@file 5: # between core and I/O)
@file 6: add_rings -nets {VDD VSS} -type core_rings -follow core \
 -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} \
 -width {top 3 bottom 3 left 3 right 3} \
 -spacing {top 3 bottom 3 left 3 right 3} \
 -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} \
 -center 1 -threshold 0
#% Begin add_rings (date=02/08 17:17:13, mem=781.6M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1075.6M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=02/08 17:17:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.2M, current mem=783.2M)
@file 12:
@file 13: # Create power stripes (VDD, VSS)
@file 14: # (3 pairs, same width and spacing as with rings)
@file 15: add_stripes -nets {VDD VSS} -layer Metal10 \
 -direction vertical \
 -width 3 -spacing 3 -number_of_sets 3
#% Begin add_stripes (date=02/08 17:17:13, mem=783.2M)

Initialize fgc environment(mem: 1075.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1075.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1075.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1075.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1075.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
add_stripes created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        6       |       NA       |
|  Via10 |       12       |        0       |
+--------+----------------+----------------+
#% End add_stripes (date=02/08 17:17:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.9M, current mem=783.9M)
@file 18:
@file 19: # Connect global nets VDD and VSS
@file 20: connect_global_net VDD -type pg_pin -pin_base_name VDD -all
@file 21: connect_global_net VDD -type tie_hi -inst_base_name *
@file 22: connect_global_net VSS -type pg_pin -pin_base_name VSS -all
@file 23: connect_global_net VSS -type tie_lo -inst_base_name *
@file 24:
@file 25: # Create power+ground pins and connect with rings
@file 26: create_pg_pin -name VDD -net VDD -geom Metal11 0 13 12 19
@file 27: create_pg_pin -name VSS -net VSS -geom Metal11 0 201 6 207
@file 28: update_power_vias -add_vias 1 -top_layer Metal11 -bottom_layer Metal10 -area {9 13 12 19}
#% Begin update_power_vias (date=02/08 17:17:13, mem=784.1M)

ViaGen created 1 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |        1       |        0       |
+--------+----------------+----------------+
#% End update_power_vias (date=02/08 17:17:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=784.2M, current mem=784.2M)
@file 29: update_power_vias -add_vias 1 -top_layer Metal11 -bottom_layer Metal10 -area {3 201 6 207}
#% Begin update_power_vias (date=02/08 17:17:13, mem=784.2M)

ViaGen created 1 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |        1       |        0       |
+--------+----------------+----------------+
#% End update_power_vias (date=02/08 17:17:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=784.2M, current mem=784.2M)
@file 30:
@file 31: # Create follow pins (logic-to-power connections)
@file 32: set_db route_special_via_connect_to_shape { stripe }
@file 33: route_special -connect core_pin \
 -layer_change_range { Metal1(1) Metal11(11) } \
 -block_pin_target nearest_target \
 -core_pin_target first_after_row_end \
 -allow_jogging 1 \
 -crossover_via_layer_range { Metal1(1) Metal11(11) } \
 -nets { VSS VDD } -allow_layer_change 1 \
 -target_via_layer_range { Metal1(1) Metal11(11) }
#% Begin route_special (date=02/08 17:17:13, mem=784.3M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Wed Feb  8 17:17:13 2023 ***
SPECIAL ROUTE ran on directory: /mnt/scratch_b/users/g/grigpavl/project-asic-2022
SPECIAL ROUTE ran on machine: cn98.it.auth.gr (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 2.10Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2019.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 82 used
Read in 82 components
  82 core components: 82 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 409 logical pins
Read in 409 nets
Read in 2 special nets, 2 routed
Read in 166 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 202.99) (18.00, 203.23).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 199.57) (18.00, 199.81).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 196.15) (18.00, 196.39).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 192.73) (18.00, 192.97).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 189.31) (18.00, 189.55).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 185.89) (18.00, 186.13).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 182.47) (18.00, 182.71).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 179.05) (18.00, 179.29).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 175.63) (18.00, 175.87).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 172.21) (18.00, 172.45).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 168.79) (18.00, 169.03).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 165.37) (18.00, 165.61).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 161.95) (18.00, 162.19).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 158.53) (18.00, 158.77).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 155.11) (18.00, 155.35).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 151.69) (18.00, 151.93).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 148.27) (18.00, 148.51).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 144.85) (18.00, 145.09).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 141.43) (18.00, 141.67).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 138.01) (18.00, 138.25).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Number of Core ports routed: 224
  Number of Followpin connections: 112
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2021.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

route_special created 336 wires.
ViaGen created 5040 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       336      |       NA       |
|  Via1  |       560      |        0       |
|  Via2  |       560      |        0       |
|  Via3  |       560      |        0       |
|  Via4  |       560      |        0       |
|  Via5  |       560      |        0       |
|  Via6  |       560      |        0       |
|  Via7  |       560      |        0       |
|  Via8  |       560      |        0       |
|  Via9  |       560      |        0       |
+--------+----------------+----------------+
#% End route_special (date=02/08 17:17:14, total cpu=0:00:00.7, real=0:00:01.0, peak res=808.6M, current mem=795.1M)
#@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/create_pdn.tcl
@file 30:
@file 31: # Perform cell placement
#@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/configure_placement.tcl (pre)
@file 1: # Placement Settings
@file 2: # Floorplan mode (fast placement, may be illegal)
@file 3: # Also implies set_db place_global_cong_effort low
@file 4: set_db place_design_floorplan_mode false
@file 5:
@file 6: # Whether to perform legal
@file 7: set_db place_design_refine_place true
@file 8:
@file 9: # Control congestion effort (low/med/high/auto)
@file 10: set_db place_global_cong_effort auto
@file 11:
@file 12: # whether to place i/o pins based on placement inst
@file 13: set_db place_global_place_io_pins true
@file 14:
@file 15: # Control timing-driven place effort
@file 16: # (by default place_design runs timing-based placement)
@file 17: #set_db place_global_timing_effort high
@file 18:
@file 19: # Clock-gate-aware placement
@file 20: #set_db place_global_clock_gate_aware true
@file 21:
@file 22: # Power-driven placement (activity+clock)
@file 23: #set_db place_global_activity_power_driven true
@file 24: #set_db place_global_activity_power_driven_effort high
@file 25: #set_db place_global_clock_power_driven_effort high
@file 26: #set_db place_global_clock_power_driven true
@file 27:
@file 28: # Optimization Settings
@file 29: # Effort (timing+power)
@file 30: set_db opt_effort high 
@file 31: set_db opt_power_effort none 
@file 32:
@file 33: # Simplify netlist
@file 34: set_db opt_remove_redundant_insts true
@file 35:
@file 36: # Reclaim area (default/false/true)
@file 37: # (this is for preroute, postroute: opt_post_route_area_reclaim)
@file 38: # (In case of custom target slack: opt_setup_target_slack)
@file 39: set_db opt_area_recovery default
@file 40:
@file 41: # Leakage to dynamic ratio
@file 42: set_db opt_leakage_to_dynamic_ratio 1.0
#@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/configure_placement.tcl
@file 33:
@file 34: # Place design 
@file 35: place_design
-place_design_floorplan_mode false         # bool, default=false, user setting
*** Starting place_design default flow ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1144.14 CPU=0:00:00.2 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 240 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:01.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.127101 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1166.97)
Total number of fetched objects 9233
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1266.07 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1248.54 CPU=0:00:01.3 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#16 (mem=1234.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.7 mem=1234.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.8 mem=1234.2M) ***
No user-set net weight.
Net fanout histogram:
2		: 6197 (67.6%) nets
3		: 1777 (19.4%) nets
4     -	14	: 868 (9.5%) nets
15    -	39	: 316 (3.4%) nets
40    -	79	: 9 (0.1%) nets
80    -	159	: 4 (0.0%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=8282 (0 fixed + 8282 movable) #buf cell=0 #inv cell=269 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=9173 #term=33295 #term/net=3.63, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 8282 single + 0 double + 0 multi
Total standard cell length = 14.7752 (mm), area = 0.0253 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.707.
Density for the design = 0.707.
       = stdcell_area 73876 sites (25266 um^2) / alloc_area 104553 sites (35757 um^2).
Pin Density = 0.3141.
            = total # of pins 33295 / total area 106005.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.643e-10 (1.09e-10 5.55e-10)
              Est.  stn bbox = 7.295e-10 (1.23e-10 6.06e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1232.6M
Iteration  2: Total net bbox = 6.643e-10 (1.09e-10 5.55e-10)
              Est.  stn bbox = 7.295e-10 (1.23e-10 6.06e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1232.6M
Iteration  3: Total net bbox = 3.566e+02 (1.57e+02 2.00e+02)
              Est.  stn bbox = 4.603e+02 (2.00e+02 2.60e+02)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1248.2M
Active setup views:
    default_emulate_view
Iteration  4: Total net bbox = 9.616e+04 (5.11e+04 4.51e+04)
              Est.  stn bbox = 1.268e+05 (6.93e+04 5.75e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1248.2M
Iteration  5: Total net bbox = 1.177e+05 (6.10e+04 5.67e+04)
              Est.  stn bbox = 1.585e+05 (8.39e+04 7.46e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1249.2M
Iteration  6: Total net bbox = 1.234e+05 (6.62e+04 5.72e+04)
              Est.  stn bbox = 1.670e+05 (9.11e+04 7.59e+04)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 1251.3M

Iteration  7: Total net bbox = 1.405e+05 (7.55e+04 6.50e+04)
              Est.  stn bbox = 1.868e+05 (1.02e+05 8.51e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1263.4M
Iteration  8: Total net bbox = 1.405e+05 (7.55e+04 6.50e+04)
              Est.  stn bbox = 1.868e+05 (1.02e+05 8.51e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1279.8M
Iteration  9: Total net bbox = 1.398e+05 (7.50e+04 6.48e+04)
              Est.  stn bbox = 1.863e+05 (1.01e+05 8.53e+04)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 1279.8M
Iteration 10: Total net bbox = 1.398e+05 (7.50e+04 6.48e+04)
              Est.  stn bbox = 1.863e+05 (1.01e+05 8.53e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 1279.8M
Iteration 11: Total net bbox = 1.427e+05 (7.62e+04 6.65e+04)
              Est.  stn bbox = 1.882e+05 (1.02e+05 8.66e+04)
              cpu = 0:00:05.9 real = 0:00:06.0 mem = 1279.8M
Iteration 12: Total net bbox = 1.427e+05 (7.62e+04 6.65e+04)
              Est.  stn bbox = 1.882e+05 (1.02e+05 8.66e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1279.8M
*** cost = 1.427e+05 (7.62e+04 6.65e+04) (cpu for global=0:00:20.4) real=0:00:21.0***
Info: 58 clock gating cells identified, 58 (on average) moved 290/5
net ignore based on current view = 0
Solver runtime cpu: 0:00:14.8 real: 0:00:14.8
Core Placement runtime cpu: 0:00:15.8 real: 0:00:17.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:00:50.0 mem=1279.8M) ***
Total net bbox length = 1.428e+05 (7.622e+04 6.661e+04) (ext = 7.792e+03)
Move report: Detail placement moves 8282 insts, mean move: 1.10 um, max move: 19.72 um
	Max move on inst (genblk1.pcpi_mul_mul_2366_47_g23413): (175.84, 61.66) --> (181.40, 47.50)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1279.8MB
Summary Report:
Instances move: 8282 (out of 8282 movable)
Instances flipped: 0
Mean displacement: 1.10 um
Max displacement: 19.72 um (Instance: genblk1.pcpi_mul_mul_2366_47_g23413) (175.844, 61.6635) -> (181.4, 47.5)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.424e+05 (7.560e+04 6.683e+04) (ext = 7.769e+03)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1279.8MB
*** Finished place_detail (0:00:51.4 mem=1279.8M) ***
*** End of Placement (cpu=0:00:23.5, real=0:00:25.0, mem=1279.4M) ***
default core: bins with density > 0.750 = 18.75 % ( 27 / 144 )
Density distribution unevenness ratio = 4.473%
*** Free Virtual Timing Model ...(mem=1279.4M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      final
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      global_place
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.127101 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1239.02)
Total number of fetched objects 9233
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1335.06 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1335.06 CPU=0:00:01.2 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1320.72 MB )
[NR-eGR] Read 9578 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1320.72 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9578
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9173  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9173 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9173 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.690386e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)        10( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               10( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 1320.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 32991
[NR-eGR] Metal2  (2V) length: 5.559053e+04um, number of vias: 48607
[NR-eGR] Metal3  (3H) length: 7.254770e+04um, number of vias: 4847
[NR-eGR] Metal4  (4V) length: 2.828833e+04um, number of vias: 2069
[NR-eGR] Metal5  (5H) length: 1.934777e+04um, number of vias: 137
[NR-eGR] Metal6  (6V) length: 1.262965e+03um, number of vias: 53
[NR-eGR] Metal7  (7H) length: 6.009400e+02um, number of vias: 15
[NR-eGR] Metal8  (8V) length: 1.105150e+02um, number of vias: 14
[NR-eGR] Metal9  (9H) length: 2.051000e+02um, number of vias: 4
[NR-eGR] Metal10 (10V) length: 4.750000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 6.000000e-01um, number of vias: 0
[NR-eGR] Total length: 1.779549e+05um, number of vias: 88739
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.163655e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.19 seconds, mem = 1265.7M
Clear WL bound data that no need be kept to net call of ip
End of congRepair (cpu=0:00:00.4, real=0:00:01.0)
*** Finishing place_design default flow ***
***** Total cpu  0:0:30
***** Total real time  0:0:32
**place_design ... cpu = 0: 0:30, real = 0: 0:32, mem = 1265.7M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      final
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       place_design
@file 36: opt_design -pre_cts
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 913.0M, totSessionCpu=0:00:55 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set options
====================================================================================================================================================================================
= Category: opt
====================================================================================================================================================================================
Attribute Name                                        Current Value                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
opt_area_recovery                                     default
opt_effort (hidden)                                   high
opt_leakage_to_dynamic_ratio                          1.0
opt_power_effort                                      none
opt_remove_redundant_insts                            true
====================================================================================================================================================================================
= Category: place
====================================================================================================================================================================================
Attribute Name                                        Current Value                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
place_design_floorplan_mode                           false
place_design_refine_place                             true
place_global_cong_effort                              auto
place_global_place_io_pins                            true
#optDebug: fT-E <X 2 3 1 0>
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 913.7M, totSessionCpu=0:00:55 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 921.7M, totSessionCpu=0:00:56 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1275.76 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1277.89 MB )
[NR-eGR] Read 9578 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1277.89 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9578
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9173  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9173 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9173 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.711966e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         8( 0.05%)         1( 0.01%)   ( 0.05%) 
[NR-eGR]  Metal3  (3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                9( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 32991
[NR-eGR] Metal2  (2V) length: 5.590185e+04um, number of vias: 48606
[NR-eGR] Metal3  (3H) length: 7.303481e+04um, number of vias: 4971
[NR-eGR] Metal4  (4V) length: 2.860623e+04um, number of vias: 2191
[NR-eGR] Metal5  (5H) length: 2.023047e+04um, number of vias: 161
[NR-eGR] Metal6  (6V) length: 1.565080e+03um, number of vias: 52
[NR-eGR] Metal7  (7H) length: 6.602400e+02um, number of vias: 15
[NR-eGR] Metal8  (8V) length: 1.168800e+02um, number of vias: 14
[NR-eGR] Metal9  (9H) length: 1.489000e+02um, number of vias: 4
[NR-eGR] Metal10 (10V) length: 2.850000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 6.000000e-01um, number of vias: 0
[NR-eGR] Total length: 1.802653e+05um, number of vias: 89007
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.202374e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 1.01 sec, Curr Mem: 1273.89 MB )
Extraction called for design 'picorv32' of instances=8282 and nets=9448 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1273.887M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1277.61)
Total number of fetched objects 9233
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1341.64 CPU=0:00:01.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1341.64 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:59.0 mem=1341.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.158  |
|           TNS (ns):| -6.422  |
|    Violating Paths:|   10    |
|          All Paths:|  2364   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    226 (226)     |   -0.769   |    226 (226)     |
|   max_tran     |    543 (2243)    |   -6.759   |    543 (2251)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.691%
------------------------------------------------------------
**opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 964.6M, totSessionCpu=0:00:59 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1302.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1302.6M) ***
The useful skew maximum allowed delay is: 0.3
Info: 59 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:59.8/0:01:09.5 (0.9), mem = 1303.6M

Footprint cell information for calculating maxBufDist
*info: There are 15 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:01.9/0:01:11.6 (0.9), mem = 1477.3M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 59 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:02.1/0:01:11.8 (0.9), mem = 1390.3M
*** DrvOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:04.2/0:01:13.9 (0.9), mem = 1390.3M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 59 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:04.2/0:01:13.9 (0.9), mem = 1390.3M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   629|  3302|    -6.81|   226|   226|    -0.82|     0|     0|     0|     0|    -1.16|    -6.42|       0|       0|       0|  69.69|          |         |
|   234|   292|    -0.30|   234|   234|    -0.26|     0|     0|     0|     0|     6.35|     0.00|      37|     472|      69|  72.67| 0:00:02.0|  1464.5M|
|   234|   292|    -0.30|   234|   234|    -0.26|     0|     0|     0|     0|     6.35|     0.00|       0|       0|       0|  72.67| 0:00:00.0|  1464.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=1464.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.3/0:00:04.5 (1.0), totSession cpu/real = 0:01:08.6/0:01:18.4 (0.9), mem = 1407.4M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:14, real = 0:00:14, mem = 1065.9M, totSessionCpu=0:01:09 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 59 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:08.6/0:01:18.4 (0.9), mem = 1407.4M
*info: 59 clock nets excluded
*info: 2 special nets excluded.
*info: 236 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+--------+----------+------------+--------+--------------------+---------+---------------------------------------------------+
|   0.000|   0.000|    72.67%|   0:00:00.0| 1444.5M|default_emulate_view|       NA| NA                                                |
+--------+--------+----------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1444.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1444.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:01:13.5/0:01:23.2 (0.9), mem = 1409.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:14.3/0:01:24.1 (0.9), mem = 1444.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.67
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    72.67%|        -|   0.000|   0.000|   0:00:00.0| 1444.5M|
Info: 59 clock nets excluded from IPO operation.
|    72.67%|        0|   0.000|   0.000|   0:00:01.0| 1486.2M|
|    72.67%|        0|   0.000|   0.000|   0:00:00.0| 1486.2M|
|    72.62%|        8|   0.000|   0.000|   0:00:00.0| 1486.2M|
|    72.29%|      292|   0.000|   0.000|   0:00:01.0| 1486.2M|
|    72.29%|        0|   0.000|   0.000|   0:00:00.0| 1486.2M|
|    72.29%|        0|   0.000|   0.000|   0:00:00.0| 1486.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.29
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
*** AreaOpt [finish] : cpu/real = 0:00:02.6/0:00:02.7 (1.0), totSession cpu/real = 0:01:16.9/0:01:26.8 (0.9), mem = 1486.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1408.09M, totSessionCpu=0:01:17).
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1417.53 MB )
[NR-eGR] Read 9578 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1417.53 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9578
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9674  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9674 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9674 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.698252e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)        22( 0.13%)         5( 0.03%)         5( 0.03%)   ( 0.20%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               22( 0.01%)         5( 0.00%)         5( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.19 seconds, mem = 1419.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.9, real=0:00:01.0)***
Iteration  6: Total net bbox = 1.320e+05 (6.95e+04 6.25e+04)
              Est.  stn bbox = 1.747e+05 (9.26e+04 8.20e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1449.8M
Iteration  7: Total net bbox = 1.357e+05 (7.05e+04 6.52e+04)
              Est.  stn bbox = 1.789e+05 (9.39e+04 8.50e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1442.8M
Iteration  8: Total net bbox = 1.359e+05 (7.06e+04 6.53e+04)
              Est.  stn bbox = 1.790e+05 (9.40e+04 8.50e+04)
              cpu = 0:00:02.3 real = 0:00:03.0 mem = 1438.8M
Iteration  9: Total net bbox = 1.374e+05 (7.15e+04 6.59e+04)
              Est.  stn bbox = 1.796e+05 (9.43e+04 8.53e+04)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 1438.8M
Iteration 10: Total net bbox = 1.378e+05 (7.19e+04 6.59e+04)
              Est.  stn bbox = 1.792e+05 (9.43e+04 8.48e+04)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 1438.8M
Move report: Timing Driven Placement moves 8783 insts, mean move: 7.21 um, max move: 83.14 um
	Max move on inst (FE_OFC264_pcpi_rs1_17): (63.40, 126.16) --> (25.23, 81.19)

Finished Incremental Placement (cpu=0:00:13.6, real=0:00:14.0, mem=1438.4M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:01:31 mem=1438.8M) ***
Total net bbox length = 1.400e+05 (7.366e+04 6.629e+04) (ext = 8.124e+03)
Move report: Detail placement moves 8783 insts, mean move: 0.89 um, max move: 9.84 um
	Max move on inst (g126669): (98.14, 135.63) --> (107.20, 136.42)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1438.8MB
Summary Report:
Instances move: 8783 (out of 8783 movable)
Instances flipped: 0
Mean displacement: 0.89 um
Max displacement: 9.84 um (Instance: g126669) (98.1445, 135.632) -> (107.2, 136.42)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
Total net bbox length = 1.400e+05 (7.314e+04 6.687e+04) (ext = 8.058e+03)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1438.8MB
*** Finished place_detail (0:01:32 mem=1438.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1440.83 MB )
[NR-eGR] Read 9578 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1440.83 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9578
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9674  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9674 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9674 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.651398e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)        16( 0.10%)   ( 0.10%) 
[NR-eGR]  Metal3  (3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               18( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 1440.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 33993
[NR-eGR] Metal2  (2V) length: 5.509618e+04um, number of vias: 49392
[NR-eGR] Metal3  (3H) length: 6.968460e+04um, number of vias: 5266
[NR-eGR] Metal4  (4V) length: 2.808283e+04um, number of vias: 2300
[NR-eGR] Metal5  (5H) length: 1.894622e+04um, number of vias: 185
[NR-eGR] Metal6  (6V) length: 1.558240e+03um, number of vias: 52
[NR-eGR] Metal7  (7H) length: 5.955600e+02um, number of vias: 18
[NR-eGR] Metal8  (8V) length: 1.455000e+01um, number of vias: 13
[NR-eGR] Metal9  (9H) length: 1.170000e+02um, number of vias: 6
[NR-eGR] Metal10 (10V) length: 1.425000e+00um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 1.200000e+00um, number of vias: 0
[NR-eGR] Total length: 1.740978e+05um, number of vias: 91227
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.109861e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.23 seconds, mem = 1435.8M
0 delay mode for cte disabled.
Clear WL bound data that no need be kept to net call of ip

*** Finished incrementalPlace (cpu=0:00:15.6, real=0:00:17.0)***
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1403.4M)
Extraction called for design 'picorv32' of instances=8783 and nets=9944 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1403.391M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:00:39, real = 0:00:40, mem = 1052.7M, totSessionCpu=0:01:33 **
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1382.41)
Total number of fetched objects 9734
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1446.44 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1446.44 CPU=0:00:01.9 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
Info: 59 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:36.2/0:01:46.9 (0.9), mem = 1446.4M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   240|   304|    -0.31|   234|   234|    -0.26|     0|     0|     0|     0|     6.22|     0.00|       0|       0|       0|  72.29|          |         |
|   188|   213|    -0.29|   234|   234|    -0.26|     0|     0|     0|     0|     6.23|     0.00|       1|      61|     240|  74.50| 0:00:01.0|  1473.9M|
|   144|   151|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     6.34|     0.00|      24|       0|      30|  74.78| 0:00:02.0|  1473.9M|
|   144|   151|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     6.34|     0.00|       0|       0|       0|  74.78| 0:00:01.0|  1473.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:05.0 real=0:00:05.0 mem=1473.9M) ***

*** Starting place_detail (0:01:44 mem=1490.0M) ***
Total net bbox length = 1.406e+05 (7.370e+04 6.690e+04) (ext = 8.066e+03)
Move report: Detail placement moves 1202 insts, mean move: 3.28 um, max move: 14.11 um
	Max move on inst (FE_OFC280_pcpi_rs1_12): (22.40, 98.80) --> (34.80, 97.09)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1490.0MB
Summary Report:
Instances move: 1202 (out of 8869 movable)
Instances flipped: 0
Mean displacement: 3.28 um
Max displacement: 14.11 um (Instance: FE_OFC280_pcpi_rs1_12) (22.4, 98.8) -> (34.8, 97.09)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.427e+05 (7.476e+04 6.793e+04) (ext = 9.057e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1490.0MB
*** Finished place_detail (0:01:44 mem=1490.0M) ***
*** maximum move = 14.11 um ***
*** Finished re-routing un-routed nets (1490.0M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1490.0M) ***
*** DrvOpt [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:01:44.4/0:01:55.1 (0.9), mem = 1454.9M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.14min real=0.13min mem=1407.9M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.338  |  6.572  |  8.534  |  6.338  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2364   |  2053   |   58    |   767   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.327%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:50, real = 0:00:52, mem = 1083.8M, totSessionCpu=0:01:45 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:45.0/0:01:55.8 (0.9), mem = 1427.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.33
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.33%|        -|   0.000|   0.000|   0:00:00.0| 1427.0M|
|    75.33%|        0|   0.000|   0.000|   0:00:00.0| 1427.0M|
|    75.24%|        8|   0.000|   0.000|   0:00:01.0| 1465.1M|
|    74.73%|       93|   0.000|   0.000|   0:00:00.0| 1465.1M|
|    74.73%|        8|   0.000|   0.000|   0:00:00.0| 1465.1M|
|    74.73%|        8|   0.000|   0.000|   0:00:00.0| 1465.1M|
|    74.73%|        8|   0.000|   0.000|   0:00:00.0| 1465.1M|
|    74.73%|        8|   0.000|   0.000|   0:00:00.0| 1465.1M|
|    74.73%|        0|   0.000|   0.000|   0:00:00.0| 1465.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 74.73
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
*** Starting place_detail (0:01:47 mem=1481.1M) ***
Total net bbox length = 1.426e+05 (7.473e+04 6.786e+04) (ext = 9.057e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1481.1MB
Summary Report:
Instances move: 0 (out of 8861 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.426e+05 (7.473e+04 6.786e+04) (ext = 9.057e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1481.1MB
*** Finished place_detail (0:01:47 mem=1481.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1481.1M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1481.1M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:47.2/0:01:57.9 (0.9), mem = 1481.1M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1408.04M, totSessionCpu=0:01:47).

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=8861 and nets=10022 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1389.699M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1397.84 MB )
[NR-eGR] Read 9578 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1397.84 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 9578
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9752  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9752 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9752 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.678314e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)        16( 0.10%)   ( 0.10%) 
[NR-eGR]  Metal3  (3)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               19( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.44 sec, Curr Mem: 1397.84 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1387.84)
Total number of fetched objects 9812
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1451.87 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1451.87 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:01:50 mem=1451.9M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:55, real = 0:00:57, mem = 1086.3M, totSessionCpu=0:01:50 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.341  |  6.547  |  8.534  |  6.341  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2364   |  2053   |   58    |   767   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.727%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:56, real = 0:00:59, mem = 1088.2M, totSessionCpu=0:01:51 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns          6.341 ns  final
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_prects
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:57, real = 0:01:00, mem = 1316.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 6 warning(s), 0 error(s)

@file 37:
@file 38: # Check placement
@file 39: check_place
Begin checking placement ... (start mem=1316.5M, init mem=1316.9M)
*info: Placed = 8861          
*info: Unplaced = 0           
Placement Density:74.73%(27091/36254)
Placement Density (including fixed std cells):74.73%(27091/36254)
Finished check_place (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1316.5M)
@file 40:
@file 41: # Generate reports
@file 42: report_area > $LAYOUT_REPORTS/area_prects.txt
** NOTE: Created directory path '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/out/layout-reports' for file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/out/layout-reports/area_prects.txt'.
@file 43: report_power > $LAYOUT_REPORTS/power_prects.txt
default_emulate_view
default_emulate_view
@file 44: time_design -pre_cts -slack_report > $LAYOUT_REPORTS/timing_setup_prects.txt
@file 45: time_design -pre_cts -hold -slack_report > $LAYOUT_REPORTS/timing_hold_prects.txt
@file 46: report_gate_count -out_file $LAYOUT_REPORTS/gates_prects.txt
Gate area 1.0260 um^2
[0] picorv32 Gates=26404 Cells=8861 Area=27091.2 um^2
@file 47: report_qor -format text -file $LAYOUT_REPORTS/qor_prects.txt
@file 48: report_route -summary > $LAYOUT_REPORTS/route_prects.txt
@file 49:
@file 50: # Early power rail analysis
#@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/early_power_rail.tcl (pre)
@file 1: # Power analysis settings
@file 2: set_db power_method static
@file 3: set_db power_view default_emulate_view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

@file 4: set_db power_corner max
@file 5: set_db power_write_db true
@file 6: set_db power_write_static_currents true
@file 7: set_db power_honor_negative_energy true
@file 8: set_db power_ignore_control_signals true
@file 9:
@file 10: set_power_output_dir interm/layout/power_analysis
@file 11: set_default_switching_activity -input_activity 0.2 -period 10.0
** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.

'set_default_switching_activity' finished successfully.
@file 12: read_activity_file -reset
@file 13: set_power -reset
@file 14: set_dynamic_power_simulation -reset
@file 15: report_power -rail_analysis_format VS -out_file interm/layout/power_analysis/picorv32.rpt
Using Power View: default_emulate_view.
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1302.88)
Total number of fetched objects 9812
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1366.91 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1366.91 CPU=0:00:01.9 REAL=0:00:02.0)

Begin Power Analysis

default_emulate_view
    0.00V	    VSS
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1002.83MB/2321.05MB/1089.96MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1002.83MB/2321.05MB/1089.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1002.83MB/2321.05MB/1089.96MB)

Begin Processing Signal Activity


Starting Activity Propagation
2023-Feb-08 17:18:56 (2023-Feb-08 15:18:56 GMT)
2023-Feb-08 17:18:56 (2023-Feb-08 15:18:56 GMT): 10%
2023-Feb-08 17:18:56 (2023-Feb-08 15:18:56 GMT): 20%

Finished Activity Propagation
2023-Feb-08 17:18:56 (2023-Feb-08 15:18:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1002.83MB/2321.05MB/1089.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-08 17:18:56 (2023-Feb-08 15:18:56 GMT)
 ... Calculating switching power
2023-Feb-08 17:18:56 (2023-Feb-08 15:18:56 GMT): 10%
2023-Feb-08 17:18:56 (2023-Feb-08 15:18:56 GMT): 20%
2023-Feb-08 17:18:56 (2023-Feb-08 15:18:56 GMT): 30%
2023-Feb-08 17:18:56 (2023-Feb-08 15:18:56 GMT): 40%
2023-Feb-08 17:18:56 (2023-Feb-08 15:18:56 GMT): 50%
 ... Calculating internal and leakage power
2023-Feb-08 17:18:56 (2023-Feb-08 15:18:56 GMT): 60%
2023-Feb-08 17:18:56 (2023-Feb-08 15:18:56 GMT): 70%
2023-Feb-08 17:18:57 (2023-Feb-08 15:18:57 GMT): 80%
2023-Feb-08 17:18:57 (2023-Feb-08 15:18:57 GMT): 90%

Finished Calculating power
2023-Feb-08 17:18:57 (2023-Feb-08 15:18:57 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1002.83MB/2321.05MB/1089.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1002.83MB/2321.05MB/1089.96MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:06, mem(process/total/peak)=1002.83MB/2321.05MB/1089.96MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1002.83MB/2321.05MB/1089.96MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.74611870 	   26.1911%
Total Switching Power:       2.10079792 	   73.7445%
Total Leakage Power:         0.00183724 	    0.0645%
Total Power:                 2.84875387
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1007.18MB/2321.05MB/1089.96MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=1007.21MB/2321.05MB/1089.96MB)

Output file is interm/layout/power_analysis/picorv32.rpt
@file 16:
@file 17: # Early power rail analysis
@file 18: # NOTE: xd (accelerated) accuracy means early, hd means signoff
@file 19: set_rail_analysis_config -method era_static \
 -power_switch_eco false -write_movies false \
 -write_voltage_waveforms false \
 -write_decap_eco true \
 -accuracy xd \
 -analysis_view default_emulate_view \
 -process_techgen_em_rules false \
 -enable_rlrp_analysis false \
 -extraction_tech_file ../../../../../apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045_tech/qrc/qx/gpdk045.tch \
 -voltage_source_search_distance 50 \
 -ignore_shorts false -enable_mfg_effects false \
 -report_via_current_direction false
default_emulate_view
default_emulate_view
**WARN: (VOLTUS-1179):	Settings of all PG nets have been reset to default due to change in the analysis view using set_rail_analysis_mode. Re-run set_pg_nets to set threshold values based on design requirements.
@file 31:
@file 32: # Prepare XY file for pads
@file 33: write_power_pads -auto_fetch -net VDD -voltage_source_file interm/layout/power_analysis/picorv32_vdd.pp
Saving DC sources to file interm/layout/power_analysis/picorv32_vdd.pp.
@file 34:
@file 35: # Run analysis
@file 36: set_pg_nets -net VDD -voltage 1.1 -threshold 1.0
@file 37: set_power_data -format current -scale 1 interm/layout/power_analysis/static_VDD.ptiavg
@file 38: set_power_pads -net VDD -format xy -file interm/layout/power_analysis/picorv32_vdd.pp
@file 39: set_package -spice_model_file {} -mapping_file {}
@file 40: report_rail -type net -results_directory interm/layout/power_analysis VDD
Started PGV Library Generator at 17:19:02 02/08/2023

** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
	Mode: TECH 
	Capacitance: area_cap 
	Current Distribution: estimation 
	Grid Port Definition: LEF 
	Grid Current Sinks: LEF pin 
	Power Gate: no

** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_tech.lef
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_macro.lef

** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
internally generated the mapping between technology layers and lef layers
using information in technology file and technology lef. To specify your
own layer mapping, use set_pg_library_mode -lef_layermap.

  TECH-LAYER    LEF-LAYER
  METAL_1    Metal1
  VIA_1    Via1
  METAL_2    Metal2
  VIA_2    Via2
  METAL_3    Metal3
  VIA_3    Via3
  METAL_4    Metal4
  VIA_4    Via4
  METAL_5    Metal5
  VIA_5    Via5
  METAL_6    Metal6
  VIA_6    Via6
  METAL_7    Metal7
  VIA_7    Via7
  METAL_8    Metal8
  VIA_8    Via8
  METAL_9    Metal9
  VIA_9    Via9
  METAL_10    Metal10
  VIA_10    Via10
  METAL_11    Metal11


** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
pins: , SDFF4RX1, SDFF4RX2

** INFO:  (VOLTUS_LGEN-3606): 
Power Grid View Generation Statistics:
        # Total number of cells: 583 
        # TECH view created: 583 (100%)

** WARN:  (VOLTUS_LGEN-3430): The following cells failed to create some of
the PGV views:
 CELL                      				 REASON                    
 ==== 							 ====== 
 SDFF4RX1                  				 No PowerPin found in LEF.
 
 SDFF4RX2                  				 No PowerPin found in LEF.
 

Finished PGV Library Generator at 17:19:33 02/08/2023 (cpu=0:00:04, real=0:00:31, peak mem=1052.97MB)
Current Innovus resource usage: (total cpu=0:02:07, real=0:02:52, mem=1052.97MB)

Begin ERA Data Preparation
All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1019.18MB/2321.05MB/1089.96MB)

**WARN: (IMPDF-1012):	Route on layer 'Metal2' at ( 48600 226670 ) on net 'FE_OFN555_mem_la_addr_19' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal3' at ( 46200 229080 ) on net 'FE_OFN555_mem_la_addr_19' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M3_M2_HV' at ( 46200 229080 ) on net 'FE_OFN555_mem_la_addr_19' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M2_M1_VH' at ( 46200 229080 ) on net 'FE_OFN555_mem_la_addr_19' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M2_M1_VH' at ( 48600 226670 ) on net 'FE_OFN555_mem_la_addr_19' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M3_M2_HV' at ( 48600 229080 ) on net 'FE_OFN555_mem_la_addr_19' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 66760 165170 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 46600 189050 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 66760 167840 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 70600 193480 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 66760 189050 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 66760 193480 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 66760 165170 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 70600 195890 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M5_M4_HV' at ( 46600 189050 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M4_M3_VH' at ( 46600 189050 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M3_M2_HV' at ( 46600 189050 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M5_M4_HV' at ( 66760 189050 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M5_M4_HV' at ( 66760 193480 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'M5_M4_HV' at ( 70600 193480 ) on net 'FE_OFN553_pcpi_rs1_27' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (EMS-27):	Message (IMPDF-1012) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
-process 90                             # int, default=90, min=3, max=250
* voltus_rail
*	Version v19.11-s006_1 (08/05/2019 12:08:07)
*	Copyright 2007 - 2017 Cadence Design Systems, Inc.
*
*	Run by grigpavl on Wed Feb  8 17:19:39 2023
*	Executing 64 bit version on host: cn98.it.auth.gr
*


Started Rail Analysis at 17:19:33 02/08/2023


Multi-CPU Configuration:
	#CPU: 1
	Mode: local
	Host: cn98.it.auth.gr

Analyze Rail Settings:
	Temp directory: /tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j
	Output directory: interm/layout/power_analysis
	Run directory: interm/layout/power_analysis/VDD_25C_avg_1

Running R  extraction for /tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/eps_out_127101.def.gz ...

Invoking: "/mnt/apps/prebuilt/EDA/cadence/2019-20/RHELx86/INNOVUS/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session   -cmd ./work/voltus_scheduler.cmd" ...
Extraction option setup as:
setenv gray_data NONE
setenv enable_cluster_overhang_via false
setenv enable_dfm_mask_conflict_shape false
Begin Preparing Data for Parasitic Extraction
Extracting following DFM effects:
MetalFill        : n/a
WEE Effects      : n/a
Erosion Effects  : n/a
T/B Enlargements : n/a
R(w) Effects     : n/a
R(w,s) Effects   : n/a
R(sw,st) Effects : n/a
TC(w) Effects    : n/a
Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=20.64MB/3573.09MB/1600.81MB)

Invoking: "/mnt/apps/prebuilt/EDA/cadence/2019-20/RHELx86/INNOVUS/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -cmd ./work/voltus_scheduler.cmd -zx /mnt/apps/prebuilt/EDA/cadence/2019-20/RHELx86/INNOVUS/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
Extraction option setup as:
setenv gray_data NONE
setenv enable_cluster_overhang_via false
setenv enable_dfm_mask_conflict_shape false
Begin Parasitic Extraction
Extracting Progress:
    0% at 17:19:42 02/08/2023
  100% at 17:19:48 02/08/2023
Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:05, mem(process/total/peak)=5.86MB/2770.66MB/1600.81MB)

Invoking: "/mnt/apps/prebuilt/EDA/cadence/2019-20/RHELx86/INNOVUS/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd interm/layout/power_analysis/voltus_rail_smg.VDD.cmd -l interm/layout/power_analysis/voltus_rail_smg.VDD.log" ...
Begin Merging power grid
Tech reference temperature: 25
Target temperature: 25

Grid Statistics of Net VDD:
- NODE
  Total node: 13293
    Top Level grid node: 13293
      Top level interface node: 8861
    Missing interface node: 0
    Cell internal node: 0
- ELEM
  Total element: 13520
    Top Level grid element: 13520
    Cell internal element: 0
- INST
  Instance logically connected: 8861
    Tech: 8861
    StdCell: 0
    Macro:
      Early: 0
      IR: 0
      EM: 0
    Current Region:  0
  Dropped instance due to missing/incomplete cell library: 0
- TAP
  Total tap: 8861

Ended Merging power grid: (cpu=0:00:00, real=0:00:06, mem(process/total/peak)=27.19MB/2890.13MB/1600.81MB)

Begin Preparing Data for Rail Analysis
  Power Pin Location File: /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/layout/power_analysis/picorv32_vdd.pp
  # Voltage Source Added/Total (%): 1/1 (100.00%)

  Power Database: interm/layout/power_analysis/static_VDD.ptiavg
  # Current Taps Matched/Total (%): 8861/8861 (100.00%)
  # Instances Matched: 8861
Ended Preparing Data for Rail Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=60.50MB/3480.37MB/1600.81MB)


Begin PowerGrid Integrity Analysis
Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=60.51MB/3480.37MB/1600.81MB)


Begin Steady-State Analysis
Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=69.81MB/3683.29MB/1600.81MB)


Begin Report Generation


Net VDD:


Begin Preparing Database for Report Generation

Circuit profile:
                                                      Current    Voltage
Layer Name                       Nodes   Resistors    Sources    Sources
----- --------------------  ----------  ----------  ---------  ---------
0     METAL_11                      13          10          0          1
1     VIA_10                         0          11          0          0
2     METAL_10                     291         286          0          0
3     VIA_9                          0         280          0          0
4     METAL_9                      280           0          0          0
5     VIA_8                          0         280          0          0
6     METAL_8                      280           0          0          0
7     VIA_7                          0         280          0          0
8     METAL_7                      280           0          0          0
9     VIA_6                          0         280          0          0
10    METAL_6                      280           0          0          0
11    VIA_5                          0         280          0          0
12    METAL_5                      280           0          0          0
13    VIA_4                          0         280          0          0
14    METAL_4                      280           0          0          0
15    VIA_3                          0         280          0          0
16    METAL_3                      280           0          0          0
17    VIA_2                          0         280          0          0
18    METAL_2                      280           0          0          0
19    VIA_1                          0         280          0          0
20    METAL_1                    10750       10693       8641          0
                            ----------  ----------  ---------  ---------
21    Circuit total              13295       13520       8641          1
Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=342.34MB/3940.50MB/1600.81MB)

Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=342.39MB/3940.50MB/1600.81MB)

Begin IR Drop (Linear) Report Generation
  Voltage: 1.1
  Threshold: 1
  Minimum, Average, Maximum IR Drop: 1.098V, 1.099V, 1.100V
    Range 1(    1.098V  -      1.098V ):        33 (  0.25%)
    Range 2(    1.098V  -      1.098V ):        10 (  0.08%)
    Range 3(    1.098V  -      1.099V ):        41 (  0.31%)
    Range 4(    1.099V  -      1.099V ):       303 (  2.28%)
    Range 5(    1.099V  -      1.099V ):      9847 ( 74.08%)
    Range 6(    1.099V  -      1.099V ):      2086 ( 15.69%)
    Range 7(    1.099V  -      1.100V ):       803 (  6.04%)
    Range 8(    1.100V  -      1.100V ):       170 (  1.28%)
*** Note : 1 disconnected nodes are excluded from the report.
    Layer with maximum IR Drop:  METAL_1
      METAL_11: 0.00088346 [1.0991 - 1.1]
      METAL_10: 0.00086164 [1.0991 - 1.1]
      METAL_9: 0.00084984 [1.0991 - 1.0999]
      METAL_8: 0.00084949 [1.0991 - 1.0999]
      METAL_7: 0.00084281 [1.0991 - 1.0999]
      METAL_6: 0.00083625 [1.0991 - 1.0999]
      METAL_5: 0.00083709 [1.0991 - 1.0999]
      METAL_4: 0.00087547 [1.099 - 1.0999]
      METAL_3: 0.00091374 [1.099 - 1.0999]
      METAL_2: 0.00095212 [1.0989 - 1.0999]
      METAL_1: 0.0020121 [1.0979 - 1.0999]
  IR Report: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/VDD.main.rpt
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/ir_linear.gif
Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=391.20MB/3940.50MB/1600.81MB)

Begin IR Drop (Limit) Report Generation
  Voltage: 1.1
  Threshold: 1
  Minimum, Average, Maximum IR Drop: 1.098V, 1.099V, 1.100V
    Range 1(    1.000V  -      1.000V ):         0 (  0.00%)
    Range 2(    1.000V  -      1.008V ):         0 (  0.00%)
    Range 3(    1.008V  -      1.017V ):         0 (  0.00%)
    Range 4(    1.017V  -      1.025V ):         0 (  0.00%)
    Range 5(    1.025V  -      1.033V ):         0 (  0.00%)
    Range 6(    1.033V  -      1.042V ):         0 (  0.00%)
    Range 7(    1.042V  -      1.050V ):         0 (  0.00%)
    Range 8(    1.050V  -      1.100V ):     13293 (100.00%)
*** Note : 1 disconnected nodes are excluded from the report.
    Layer with maximum IR Drop:  METAL_1
      METAL_11: 0.00088346 [1.0991 - 1.1]
      METAL_10: 0.00086164 [1.0991 - 1.1]
      METAL_9: 0.00084984 [1.0991 - 1.0999]
      METAL_8: 0.00084949 [1.0991 - 1.0999]
      METAL_7: 0.00084281 [1.0991 - 1.0999]
      METAL_6: 0.00083625 [1.0991 - 1.0999]
      METAL_5: 0.00083709 [1.0991 - 1.0999]
      METAL_4: 0.00087547 [1.099 - 1.0999]
      METAL_3: 0.00091374 [1.099 - 1.0999]
      METAL_2: 0.00095212 [1.0989 - 1.0999]
      METAL_1: 0.0020121 [1.0979 - 1.0999]
  IR Report: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/VDD.main.rpt
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/ir_limit.gif
Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=393.57MB/3940.50MB/1600.81MB)

Begin Tap Current Report Generation
  Minimum, Average, Maximum Tap Current: 33.777pA, 0.300uA, 16.461uA
  Total Current: 2.590mA
    Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
    Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
    Range 3(  10.000uA  -   100.000uA ):        42 (  0.49%)
    Range 4(   1.000uA  -    10.000uA ):       236 (  2.73%)
    Range 5( 100.000nA  -     1.000uA ):      2874 ( 33.26%)
    Range 6(  10.000nA  -   100.000nA ):      4608 ( 53.33%)
    Range 7(   1.000nA  -    10.000nA ):       670 (  7.75%)
    Range 8(    0.000A  -     1.000nA ):       211 (  2.44%)
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/tc.gif
Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=393.88MB/3940.50MB/1600.81MB)


Begin Resistor Current Report Generation
  Minimum, Average, Maximum Resistor Current: 0.000A, 11.006uA, 2.797mA
    Range 1(   1.000mA  -     1.000GA ):         6 (  0.04%)
    Range 2( 100.000uA  -     1.000mA ):       164 (  1.21%)
    Range 3(  10.000uA  -   100.000uA ):      2164 ( 16.01%)
    Range 4(   1.000uA  -    10.000uA ):      6866 ( 50.78%)
    Range 5(   0.100uA  -     1.000uA ):      2147 ( 15.88%)
    Range 6(  10.000nA  -     0.100uA ):        27 (  0.20%)
    Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
    Range 8(    0.000A  -     1.000nA ):      2146 ( 15.87%)
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/rc.gif
Ended Resistor Current Report Generation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=497.46MB/3940.50MB/1600.81MB)


Begin Instance Based IR Drop Report Generation
  Minimum, Average, Maximum Instance Based IR Drop: 1.098V, 1.099V, 1.100V
    Range 1(    1.000V  -      1.000V ):         0 (  0.00%)
    Range 2(    1.000V  -      1.008V ):         0 (  0.00%)
    Range 3(    1.008V  -      1.017V ):         0 (  0.00%)
    Range 4(    1.017V  -      1.025V ):         0 (  0.00%)
    Range 5(    1.025V  -      1.033V ):         0 (  0.00%)
    Range 6(    1.033V  -      1.042V ):         0 (  0.00%)
    Range 7(    1.042V  -      1.050V ):         0 (  0.00%)
    Range 8(    1.050V  -      1.100V ):      8641 (100.00%)
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/iv.gif
Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=500.01MB/3940.50MB/1600.81MB)


Begin Resistor Voltage Report Generation
  Minimum, Average, Maximum Resistor Voltage: 0.000V, 3.461uV, 0.562mV
    Range 1(   0.492mV  -     0.562mV ):         1 (  0.01%)
    Range 2(   0.422mV  -     0.492mV ):         0 (  0.00%)
    Range 3(   0.351mV  -     0.422mV ):         1 (  0.01%)
    Range 4(   0.281mV  -     0.351mV ):         1 (  0.01%)
    Range 5(   0.211mV  -     0.281mV ):         2 (  0.01%)
    Range 6(   0.141mV  -     0.211mV ):         2 (  0.01%)
    Range 7(  70.259uV  -     0.141mV ):        33 (  0.24%)
    Range 8(    0.000V  -    70.259uV ):     13480 ( 99.70%)
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/rv.gif
Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=502.39MB/3940.50MB/1600.81MB)


Begin Voltage Source Current Report Generation
  Minimum, Average, Maximum Voltage Source Current: -2.590mA, -2.590mA, -2.590mA
  Total Current: -2.590mA
    Range 1(  -2.590mA  -    -2.590mA ):         1 (100.00%)
    Range 2(  -2.590mA  -    -2.590mA ):         0 (  0.00%)
    Range 3(  -2.590mA  -    -2.590mA ):         0 (  0.00%)
    Range 4(  -2.590mA  -    -2.590mA ):         0 (  0.00%)
    Range 5(  -2.590mA  -    -2.590mA ):         0 (  0.00%)
    Range 6(  -2.590mA  -    -2.590mA ):         0 (  0.00%)
    Range 7(  -2.590mA  -    -2.590mA ):         0 (  0.00%)
    Range 8(  -2.590mA  -    -2.590mA ):         0 (  0.00%)
  GIF plot: interm/layout/power_analysis/VDD_25C_avg_1/Reports/VDD/vc.gif
Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.43MB/3940.50MB/1600.81MB)


Begin Power Gate Voltage Report Generation
  No data found.
Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.46MB/3940.50MB/1600.81MB)


Begin Power Gate I/Idsat Report Generation
  No data found.
Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.48MB/3940.50MB/1600.81MB)


Begin Weak Grid Connectivity Report
Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.53MB/3940.50MB/1600.81MB)


Begin Grid Integrity Report Generation
  # Missing Cell Power-Grid Views: 0
  # Physically Disconnected Instances: 0
  # Instances with Floating Power Pins: 0
  # Disconnected Wire Segments: 1
  # Weakly Connected Metal Segments: 1
  # Dropped Voltage Sources: 0
Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.61MB/3940.50MB/1600.81MB)

Ended Report Generation: (cpu=0:00:08, real=0:00:10, mem(process/total/peak)=504.61MB/3940.50MB/1600.81MB)


Rail Analysis Statistics:
Warning messages:      0
Error messages:        0

Rail Analysis completed successfully.

Finished Rail Analysis at 17:20:06 02/08/2023 (cpu=0:00:12, real=0:00:33, peak mem=1600.81MB)
Current Innovus resource usage: (total cpu=0:02:16, real=0:03:25, mem=1524.29MB)
@file 41:
@file 42: # Load up power analysis results 
@file 43: read_power_rail_results \
 -power_db interm/layout/power_analysis/power.db \
 -rail_directory interm/layout/power_analysis/VDD_25C_avg_1 \
 -instance_voltage_window { timing whole } \
 -instance_voltage_method { worst best avg worstavg } \

::ps::read_power_rail_results -instance_voltage_method { worst best avg worstavg } -power_db interm/layout/power_analysis/power.db -rail_directory interm/layout/power_analysis/VDD_25C_avg_1 -instance_voltage_window { timing whole }
avg best worst worstavg 
timing whole 

Begin Loading State Directory.

Start loading power.db in thread.

Begin Initializing Design.


Begin Power Analysis

default_emulate_view
    0.00V	    VSS
    1.10V	    VDD
No Nets are Specified, will Load All the Nets Automatically.
Nets Number: 1.
Begin Restoring Power Databases
Icf Flow Enabled   :  0
Begin Restoring Binary Database : interm/layout/power_analysis/power.db
** INFO:  (VOLTUS_POWR-3042): Load clock data from data base: total of '1' clocks

clk(100MHz) ** INFO:  (VOLTUS_POWR-3043): Load rail data from data base: total of '1' rails

** INFO:  (VOLTUS_POWR-3044): Load net data from data base: total of '9859' nets

** INFO:  (VOLTUS_POWR-3045): Load instance data from data base: total of '8861' instances

Loading CellIdMap Sucessfully.
is multi-die design:  0
start creating net:VDD  die: 

Ended Initializing Design.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1269.51MB/2844.47MB/1600.81MB)


Begin Building Rail DB.

Ended Restoring Binary Database : interm/layout/power_analysis/power.db:
(cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1133.78MB/2844.47MB/1600.81MB)

** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

### Start verbose source output (echo_comments mode) for 'interm/layout/power_analysis/power.db.cnstr.tcl' ...
@set_default_switching_activity -input_activity 0.200000 -seq_activity 0.200000 -period 10.000000ns
** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.

'set_default_switching_activity' finished successfully.
@set_power_analysis_mode -view default_emulate_view -compatible_internal_power true -corner max -create_binary_db true -handle_glitch false -disable_static false -handle_tri_state false -honor_negative_energy true -ignore_control_signals true -ignore_inout_pin_cap false -state_dependent_leakage true -worst_case_vector_activity false -worst_case_vector_activity_for_clk true -honor_net_activity true -honor_net_activity_with_pin true -honor_net_activity_for_tcf false -honor_sublevel_activity true -method static -report_black_boxes false -enable_input_net_power false -split_bus_power false -transition_time_method max -write_static_currents true -x_transition_factor 0.500000 -z_transition_factor 0.250000 -report_missing_nets false
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

### End verbose source output for 'interm/layout/power_analysis/power.db.cnstr.tcl'.
End loading power.db in thread.

13295 Nodes Loaded for VDD.
13520 Elements Loaded for VDD.


Total Nodes Number: 13295.
Total Elements Number: 13520.


Ended Building Rail DB.: (cpu=0:00:00, real=0:00:04, mem(process/total/peak)=1290.37MB/2844.47MB/1600.81MB)


Begin Building Instance DB

Loading Instances from PGDB.

8861 Instances Loaded for VDD.


Total Instances Number: 8861.

Begin Building Pin Map.

Pin Name List: 4 Pins Loaded.


End Building Pin Map.

Ended Building Instance DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.41MB/2844.47MB/1600.81MB)


Begin Loading Plots in Multi-Thread Mode

Begin Initializing ir Plot
Ended Initializing ir Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.45MB/2844.47MB/1600.81MB)
Ended Initializing ir Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=127101, tid=128881)

Begin Initializing rc Plot
Ended Initializing rc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.46MB/2844.47MB/1600.81MB)
Ended Initializing rc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=127101, tid=128881)

Begin Initializing tc Plot
Ended Initializing tc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.47MB/2844.47MB/1600.81MB)
Ended Initializing tc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=127101, tid=128881)

Begin Initializing cap Plot
Ended Initializing cap Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.47MB/2844.47MB/1600.81MB)
Ended Initializing cap Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=127101, tid=128881)

Begin Initializing Voltage Source Vu and Vc Plots
Ended Initializing Voltage Source Vu and Vc Plots: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.47MB/2844.47MB/1600.81MB)
Ended Initializing Voltage Source Vu and Vc Plots: (cpu=00:00:00:000, real=00:00:00:001, pid=127101, tid=128881)

Begin Initializing unc Plot
Ended Initializing unc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.48MB/2844.47MB/1600.81MB)
Ended Initializing unc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=127101, tid=128881)

Begin Initializing ivdn Plot.

Begin Initializing ivdd Plot.

Begin Initializing ipc Plot.

Begin Initializing ipceiv Plot.

Begin Initializing thermal Plot.

Begin Loading ir Plot for VDD.
13295 Nodes of ir Loaded for VDD
Ended Loading ir Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.49MB/2844.47MB/1600.81MB)Ended Loading ir Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:004, pid=127101, tid=128881)

Begin Loading rc Plot for VDD.
0 Elements of rc Loaded for VDD
Ended Loading rc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.64MB/2844.47MB/1600.81MB)Ended Loading rc Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:004, pid=127101, tid=128881)

Begin Loading tc Plot for VDD.
8642 Nodes of tc Loaded for VDD
Ended Loading tc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.75MB/2844.47MB/1600.81MB)Ended Loading tc Plot for VDD.: (cpu=00:00:00:001, real=00:00:00:004, pid=127101, tid=128881)

Begin Loading cap Plot for VDD.
13295 Nodes of cap Loaded for VDD
Ended Loading cap Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.75MB/2844.47MB/1600.81MB)Ended Loading cap Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:000, pid=127101, tid=128881)

Begin Loading Voltage Source, Vu and Vc for All Nets.
1 Nodes of vsrcs Loaded for VDD
1 Nodes of vc Loaded for VDD
Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.77MB/2844.47MB/1600.81MB)
Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=00:00:00:000, real=00:00:00:004, pid=127101, tid=128881)

Begin Loading unc for All Nets.
1 Nodes of unc Loaded for VDD
Ended Loading unc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.77MB/2844.47MB/1600.81MB)

Ended Loading unc for All Nets.: (cpu=00:00:00:000, real=00:00:00:000, pid=127101, tid=128881)


Begin Initializing InstPeak DB.

0 Instances Loaded by Names without CellIDMap for Instance Peak Current.

Ended Initializing InstPeak DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.30MB/2844.47MB/1600.81MB)

Ended Initializing InstPeak DB.: (cpu=00:00:00:000, real=00:00:00:003, pid=127101, tid=128881)

Begin Initializing IVDN DB.

0 Instances Loaded by Names without CellIDMap for IVDN.

Ended Initializing IVDN DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.79MB/2844.47MB/1600.81MB)

Ended Initializing IVDN DB.: (cpu=00:00:00:000, real=00:00:00:005, pid=127101, tid=128881)
8861 Instance Based Instances Voltage Net Loaded for VDD (Avg, timing)
8861 Instance Based Instances Voltage Net Loaded for VDD (Worst, timing)
8861 Instance Based Instances Voltage Net Loaded for VDD (Avg, whole)
8861 Instance Based Instances Voltage Net Loaded for VDD (Worst, whole)




Begin Initializing IVDD DB.

0 Instances Loaded by Names without CellIDMap for IVDD.

Ended Initializing IVDD DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.27MB/2844.47MB/1600.81MB)

Ended Initializing IVDD DB.: (cpu=00:00:00:000, real=00:00:00:001, pid=127101, tid=128881)
Ended Loading ivdd and ivdn for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.30MB/2844.47MB/1600.81MB)
Ended Loading ivdd and ivdn for All Nets.: (cpu=00:00:00:005, real=00:00:00:020, pid=127101, tid=128881)

[Warning] Can not get instance peak current and instance switch data under path: interm/layout/power_analysis/VDD_25C_avg_1/Reports/ResultDB/info.json
[Error] No IVDD Nets Pairs for creating Mcyc.
Begin Loading EIV Window instance switch and peak current for All Nets.
Begin Initializing McycDB.




Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.33MB/2844.47MB/1600.81MB)
Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=00:00:00:000, real=00:00:00:023, pid=127101, tid=128881)

Thermal file not found, so no thermal data
Ended Loading ir Plot percentage data.: (cpu=00:00:00:000, real=00:00:00:000, pid=127101, tid=128881)


Ended Loading Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.34MB/2844.47MB/1600.81MB)


Begin Loading power plots in Multi-Thread mode.

Ended Loading ip Plot.: (cpu=00:00:00:017, real=00:00:00:017, pid=127101, tid=128881)

Ended Loading ip_i Plot.: (cpu=00:00:00:015, real=00:00:00:015, pid=127101, tid=128881)

Ended Loading ip_s Plot.: (cpu=00:00:00:015, real=00:00:00:015, pid=127101, tid=128881)

Ended Loading ip_l Plot.: (cpu=00:00:00:014, real=00:00:00:014, pid=127101, tid=128881)

Ended Loading ipd Plot.: (cpu=00:00:00:014, real=00:00:00:014, pid=127101, tid=128881)

Ended Loading ipd_i Plot.: (cpu=00:00:00:015, real=00:00:00:015, pid=127101, tid=128881)

Ended Loading ipd_s Plot.: (cpu=00:00:00:014, real=00:00:00:014, pid=127101, tid=128881)

Ended Loading ipd_l Plot.: (cpu=00:00:00:014, real=00:00:00:014, pid=127101, tid=128881)

Ended Loading freq Plot.: (cpu=00:00:00:026, real=00:00:00:026, pid=127101, tid=128881)

Ended Loading slack Plot.: (cpu=00:00:00:010, real=00:00:00:010, pid=127101, tid=128881)

Ended Loading td Plot.: (cpu=00:00:00:025, real=00:00:00:025, pid=127101, tid=128881)

Ended Loading load Plot.: (cpu=00:00:00:028, real=00:00:00:028, pid=127101, tid=128881)

Ended Loading ip_clk Plot.: (cpu=00:00:00:015, real=00:00:00:015, pid=127101, tid=128881)

Ended Loading ip_tr Plot.: (cpu=00:00:00:027, real=00:00:00:027, pid=127101, tid=128881)

Ended Loading activity Plot.: (cpu=00:00:00:024, real=00:00:00:024, pid=127101, tid=128881)


Ended Loading power plots in Multi-Thread mode.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.67MB/2844.47MB/1600.81MB)


Begin reading tpd data from DB


Ended reading tpd data from DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.73MB/2844.47MB/1600.81MB)

calculate sorted Tile based Power Density for reporting

Begin Building query for Plots in Multi-Thread Mode


Begin Initializing Node Based Data Query


Ended Initializing Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.78MB/2844.47MB/1600.81MB)


Begin Build Node Based Data Query


Ended Build Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.80MB/2844.47MB/1600.81MB)


Begin Set Query for ir


Ended Set Query for ir: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.82MB/2844.47MB/1600.81MB)


Begin Initializing Element Based Data Query


Ended Initializing Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.82MB/2844.47MB/1600.81MB)


Begin Build Element Based Data Query


Ended Build Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.83MB/2844.47MB/1600.81MB)


Begin Set Query for rc


Ended Set Query for rc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.83MB/2844.47MB/1600.81MB)


Begin Initializing Sparse Node Based Data Query


Begin Set Query for vc


Ended Set Query for vc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.85MB/2844.47MB/1600.81MB)


Begin Set Query for tc


Ended Set Query for tc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.85MB/2844.47MB/1600.81MB)


Begin Set Query for unc


Ended Set Query for unc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.85MB/2844.47MB/1600.81MB)


Begin Set Query for cap


Ended Set Query for cap: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.85MB/2844.47MB/1600.81MB)


Ended Building query for Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.85MB/2844.47MB/1600.81MB)


Begin Preparing Data for Renders

Instances Number: 8861.

Begin Generating Image cache for plots


Ended Generating Image cache for plots: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1343.19MB/2844.47MB/1600.81MB)


Ended Preparing Data for Renders: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1343.20MB/2844.47MB/1600.81MB)


Ended Loading State Directory.: (cpu=0:00:02, real=0:00:07, mem(process/total/peak)=1343.20MB/2844.47MB/1600.81MB)

#@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/early_power_rail.tcl
@file 52:
@file 53: # Early global route
#@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/early_global_route.tcl (pre)
@file 1: # Get global settings
#@ Begin verbose source ./global_vars.tcl (pre)
@file 1: # Set current directory root as variable
@file 2: set ROOT [file normalize [file dirname [info script]]]
@file 3: set LIB_ROOT /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
@file 4:
@file 5: set DATA $ROOT/data
@file 6: set SCRIPTS $ROOT/scripts
@file 7: set OUTPUT $ROOT/out
@file 8: set INTERMEDIATE $ROOT/interm
@file 9: set INTERM_GENUS_INV $INTERMEDIATE/genus_to_innovus
#@ End verbose source ./global_vars.tcl
@file 3:
@file 4: # Early global route settings
@file 5: # Top and bottom allowed layers for routing (M1 bottom, M11 top)
@file 6:
@file 7: set_db route_early_global_bottom_routing_layer 1
@file 8: set_db route_early_global_top_routing_layer 11
@file 9:
@file 10: # Run early global route
@file 11: route_early_global
#% Begin route_early_global (date=02/08 17:20:14, mem=1292.9M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1840.33 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1867.52 MB )
[NR-eGR] Read 10474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1867.52 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 59064
[NR-eGR] #PG Blockages       : 10474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9752  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9752 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9752 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.678314e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        27( 0.55%)         0( 0.00%)   ( 0.55%) 
[NR-eGR]  Metal2  (2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               31( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.377469e+04um, number of vias: 35161
[NR-eGR] Metal2  (2V) length: 5.654922e+04um, number of vias: 23601
[NR-eGR] Metal3  (3H) length: 6.469508e+04um, number of vias: 4021
[NR-eGR] Metal4  (4V) length: 2.452634e+04um, number of vias: 1499
[NR-eGR] Metal5  (5H) length: 1.460850e+04um, number of vias: 118
[NR-eGR] Metal6  (6V) length: 1.135345e+03um, number of vias: 42
[NR-eGR] Metal7  (7H) length: 5.612200e+02um, number of vias: 18
[NR-eGR] Metal8  (8V) length: 3.059000e+01um, number of vias: 13
[NR-eGR] Metal9  (9H) length: 3.560000e+01um, number of vias: 4
[NR-eGR] Metal10 (10V) length: 3.800000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 3.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.759200e+05um, number of vias: 64479
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.116333e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 1.43 sec, Curr Mem: 1842.19 MB )
#% End route_early_global (date=02/08 17:20:15, total cpu=0:00:00.6, real=0:00:01.0, peak res=1292.9M, current mem=1267.4M)
#@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/early_global_route.tcl
@file 55:
@file 56: # Clock tree synthesis
#@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/create_clock_tree.tcl (pre)
@file 1: # Get global settings
#@ Begin verbose source ./global_vars.tcl (pre)
@file 1: # Set current directory root as variable
@file 2: set ROOT [file normalize [file dirname [info script]]]
@file 3: set LIB_ROOT /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
@file 4:
@file 5: set DATA $ROOT/data
@file 6: set SCRIPTS $ROOT/scripts
@file 7: set OUTPUT $ROOT/out
@file 8: set INTERMEDIATE $ROOT/interm
@file 9: set INTERM_GENUS_INV $INTERMEDIATE/genus_to_innovus
#@ End verbose source ./global_vars.tcl
@file 3:
@file 4: # NDR for clock tree tracks (double spacing+width)
@file 5: create_route_rule -name NDR_ClockTree \
 -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } \
 -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 Metal10 0.4 Metal11 0.4 } \

@file 9: # Clock tree configuration:
@file 10: # Routing on layers 9-5 and in between
@file 11: create_route_type -name ClockTrack -top_preferred_layer 9 -bottom_preferred_layer 5 -route_rule NDR_ClockTree
@file 12:
@file 13: # Timing targets and track types
@file 14: # max skew 100 ps (0.1 TU), max transition time 150 ps (0.15 TU)
@file 15: set_db cts_route_type_leaf ClockTrack
@file 16: set_db cts_route_type_trunk ClockTrack
@file 17: set_db cts_target_skew 0.1
@file 18: set_db cts_target_max_transition_time 0.15
@file 19:
@file 20: # Save all constraints (above + SDC)
@file 21: create_clock_tree_spec -out_file interm/layout/clocktree.spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: interm/layout/clocktree.spec
@file 22:
@file 23: # Design clock tree
@file 24: ccopt_design
#% Begin ccopt_design (date=02/08 17:20:16, mem=1270.5M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1960 sinks and 58 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/default_emulate_constraint_mode was created. It contains 1960 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1846.2M, init mem=1846.7M)
*info: Placed = 8861          
*info: Unplaced = 0           
Placement Density:74.73%(27091/36254)
Placement Density (including fixed std cells):74.73%(27091/36254)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1846.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - CheckPlace
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
target_skew is set for at least one key
Using cell based legalization.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  The following route types were modified by the autotrimmer:
    ClockTrack (Metal5-Metal9) was replaced by ClockTrack_ccopt_autotrimmed (Metal5-Metal7);
      Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
      Layer Metal9 is trimmed off because its RC characteristic is not good
  To disable this behavior, either reduce the range of allowed layers or set the property "cts_route_type_auto_trim" to false.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): ClockTrack_ccopt_autotrimmed (default: default)
  route_type (trunk): ClockTrack_ccopt_autotrimmed (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: BUFX2/A BUFX2/Y (default: )
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 36248.751um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk/Leaf Routing info:
  Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.150ns
  Slew time target (trunk):   0.150ns
  Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.048ns
  Buffer max distance: 1391.875um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1358.916um, saturatedSlew=0.117ns, speed=12100.762um per ns, cellArea=6.040um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=841.640um, saturatedSlew=0.073ns, speed=14169.032um per ns, cellArea=7.721um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.522um, saturatedSlew=0.120ns, speed=8835.968um per ns, cellArea=10.631um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.152um, saturatedSlew=0.120ns, speed=8839.175um per ns, cellArea=9.667um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1960
  Delay constrained sinks:     1960
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:setup.late:
  Skew target:                 0.100ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal5-Metal7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal5-Metal7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 1960 clock sinks

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0        58      [min=6, max=178, avg=91, sd=53, total=5278]
   0          1         1      [min=318, max=318, avg=318, sd=0, total=318]
---------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

Via Selection for Estimated Routes (rule NDR_ClockTree):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.2 real=0:00:03.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Validating CTS configuration
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.4 real=0:00:03.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:03.4 real=0:00:03.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Found 0 pin insertion delay advances (0 of 1960 clock tree sinks)
Found 0 pin insertion delay delays (0 of 1960 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1888.63 MB )
[NR-eGR] Read 10474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1888.63 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 59064
[NR-eGR] #PG Blockages       : 10474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9752  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9752 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9752 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.678314e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        27( 0.55%)         0( 0.00%)   ( 0.55%) 
[NR-eGR]  Metal2  (2)         4( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               31( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.377469e+04um, number of vias: 35161
[NR-eGR] Metal2  (2V) length: 5.654922e+04um, number of vias: 23601
[NR-eGR] Metal3  (3H) length: 6.469508e+04um, number of vias: 4021
[NR-eGR] Metal4  (4V) length: 2.452634e+04um, number of vias: 1499
[NR-eGR] Metal5  (5H) length: 1.460850e+04um, number of vias: 118
[NR-eGR] Metal6  (6V) length: 1.135345e+03um, number of vias: 42
[NR-eGR] Metal7  (7H) length: 5.612200e+02um, number of vias: 18
[NR-eGR] Metal8  (8V) length: 3.059000e+01um, number of vias: 13
[NR-eGR] Metal9  (9H) length: 3.560000e+01um, number of vias: 4
[NR-eGR] Metal10 (10V) length: 3.800000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 3.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.759200e+05um, number of vias: 64479
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.116333e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.89 sec, Curr Mem: 1840.63 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.5 real=0:00:00.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - optDesignGlobalRouteStep
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
target_skew is set for at least one key
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): ClockTrack_ccopt_autotrimmed (default: default)
  route_type (trunk): ClockTrack_ccopt_autotrimmed (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: BUFX2/A BUFX2/Y (default: )
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 36248.751um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk/Leaf Routing info:
  Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.150ns
  Slew time target (trunk):   0.150ns
  Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.048ns
  Buffer max distance: 1391.875um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1358.916um, saturatedSlew=0.117ns, speed=12100.762um per ns, cellArea=6.040um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=841.640um, saturatedSlew=0.073ns, speed=14169.032um per ns, cellArea=7.721um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.522um, saturatedSlew=0.120ns, speed=8835.968um per ns, cellArea=10.631um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.152um, saturatedSlew=0.120ns, speed=8839.175um per ns, cellArea=9.667um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1960
  Delay constrained sinks:     1960
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:setup.late:
  Skew target:                 0.100ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal5-Metal7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal5-Metal7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 1960 clock sinks

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0        58      [min=6, max=178, avg=91, sd=53, total=5278]
   0          1         1      [min=318, max=318, avg=318, sd=0, total=318]
---------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

Via Selection for Estimated Routes (rule NDR_ClockTree):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.2 real=0:00:03.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.3 real=0:00:04.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Library trimming was not able to trim any cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=58, nicg=0, l=0, total=58
      cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, nicg=0.000um^2, l=0.000um^2, total=376.884um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5278.260um, total=5278.260um
    Clock DAG library cell distribution before merging {count}:
       ICGs: TLATNTSCAX2: 58 
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             58
    Globally unique enables                       58
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  58
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=58, nicg=0, l=0, total=58
      cell areas       : b=0.000um^2, i=0.000um^2, icg=872.784um^2, nicg=0.000um^2, l=0.000um^2, total=872.784um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5278.260um, total=5278.260um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: TLATNTSCAX20: 58 
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Initialize for clustering
    Bottom-up phase...
    Clustering clock_tree clk...
      Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
      Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
      cell areas       : b=15.048um^2, i=0.000um^2, icg=399.798um^2, nicg=0.000um^2, l=0.000um^2, total=414.846um^2
      hp wire lengths  : top=0.000um, trunk=311.660um, leaf=5651.925um, total=5963.585um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX4: 2 CLKBUFX3: 1 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 24 TLATNTSCAX2: 28 
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:01.3 real=0:00:01.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting place_detail (0:03:02 mem=1891.6M) ***
Total net bbox length = 1.435e+05 (7.528e+04 6.825e+04) (ext = 9.062e+03)
Move report: Detail placement moves 706 insts, mean move: 1.15 um, max move: 6.40 um
	Max move on inst (RC_CG_HIER_INST30/RC_CGIC_INST): (126.60, 172.33) --> (120.20, 172.33)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1891.6MB
Summary Report:
Instances move: 706 (out of 8865 movable)
Instances flipped: 0
Mean displacement: 1.15 um
Max displacement: 6.40 um (Instance: RC_CG_HIER_INST30/RC_CGIC_INST) (126.6, 172.33) -> (120.2, 172.33)
	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: TLATNTSCAX3
Total net bbox length = 1.438e+05 (7.539e+04 6.844e+04) (ext = 9.082e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1891.6MB
*** Finished place_detail (0:03:02 mem=1891.6M) ***
    Moved 224, flipped 52 and cell swapped 0 of 2022 clock instance(s) during refinement.
    The largest move was 6.4 microns for RC_CG_HIER_INST30/RC_CGIC_INST.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.8,1.36)              2
    [1.36,1.92)             2
    [1.92,2.48)             1
    [2.48,3.04)             0
    [3.04,3.6)              5
    [3.6,4.16)              0
    [4.16,4.72)             0
    [4.72,5.28)             2
    [5.28,5.84)             0
    [5.84,6.4)              1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        6.4          (126.600,172.330)    (120.200,172.330)    cell RC_CG_HIER_INST30/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (120.200,172.330), in power domain auto-default
        5            (126.200,151.810)    (131.200,151.810)    cell RC_CG_HIER_INST13/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (131.200,151.810), in power domain auto-default
        5            (126.000,172.330)    (131.000,172.330)    cell RC_CG_HIER_INST34/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (131.000,172.330), in power domain auto-default
        3.42         (125.800,155.230)    (125.800,151.810)    cell RC_CG_HIER_INST6/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (125.800,151.810), in power domain auto-default
        3.42         (124.400,162.070)    (124.400,165.490)    cell RC_CG_HIER_INST27/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (124.400,165.490), in power domain auto-default
        3.42         (125.600,168.910)    (125.600,172.330)    cell RC_CG_HIER_INST36/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (125.600,172.330), in power domain auto-default
        3.42         (125.600,165.490)    (125.600,168.910)    cell RC_CG_HIER_INST37/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (125.600,168.910), in power domain auto-default
        3.2          (124.000,155.230)    (127.200,155.230)    cell RC_CG_HIER_INST29/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (127.200,155.230), in power domain auto-default
        2.4          (123.600,158.650)    (126.000,158.650)    cell RC_CG_HIER_INST26/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (126.000,158.650), in power domain auto-default
        1.8          (129.200,167.200)    (131.000,167.200)    cell RC_CG_HIER_INST25/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (131.000,167.200), in power domain auto-default
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.8)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
      cell areas       : b=15.048um^2, i=0.000um^2, icg=399.798um^2, nicg=0.000um^2, l=0.000um^2, total=414.846um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.054pF, leaf=0.824pF, total=0.878pF
      wire lengths     : top=0.000um, trunk=783.394um, leaf=10934.344um, total=11717.738um
      hp wire lengths  : top=0.000um, trunk=311.660um, leaf=5672.040um, total=5983.700um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.150ns count=2 avg=0.028ns sd=0.015ns min=0.018ns max=0.039ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.059ns sd=0.027ns min=0.012ns max=0.112ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX4: 2 CLKBUFX3: 1 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 24 TLATNTSCAX2: 28 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.098, max=0.146, avg=0.132, sd=0.009], skew [0.048 vs 0.100], 100% {0.098, 0.146} (wid=0.011 ws=0.007) (gid=0.136 gs=0.042)
    Skew group summary after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.098, max=0.146, avg=0.132, sd=0.009], skew [0.048 vs 0.100], 100% {0.098, 0.146} (wid=0.011 ws=0.007) (gid=0.136 gs=0.042)
    Legalizer API calls during this step: 845 succeeded with high effort: 845 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.3 real=0:00:02.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        63 (unrouted=63, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  9963 (unrouted=328, trialRouted=9635, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 63 nets for routing of which 63 have one or more fixed wires.
(ccopt eGR): Start to route 63 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1891.17 MB )
[NR-eGR] Read 23150 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1891.17 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 59084
[NR-eGR] #PG Blockages       : 23150
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9756  numIgnoredNets=9693
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 63 clock nets ( 63 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 63 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 63 net(s) in layer range [5, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.152369e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 32 nets and layer range [5, 9]
[NR-eGR] Layer group 2: route 32 net(s) in layer range [5, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.951623e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 30 nets and layer range [5, 11]
[NR-eGR] Layer group 3: route 30 net(s) in layer range [5, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.724543e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 8 nets and layer range [3, 11]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.140928e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [2, 11]
[NR-eGR] Layer group 5: route 5 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.403584e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         1( 0.01%)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.333844e+04um, number of vias: 34832
[NR-eGR] Metal2  (2V) length: 5.383697e+04um, number of vias: 23307
[NR-eGR] Metal3  (3H) length: 6.061603e+04um, number of vias: 5115
[NR-eGR] Metal4  (4V) length: 2.477600e+04um, number of vias: 2624
[NR-eGR] Metal5  (5H) length: 1.923651e+04um, number of vias: 905
[NR-eGR] Metal6  (6V) length: 3.543880e+03um, number of vias: 48
[NR-eGR] Metal7  (7H) length: 5.310450e+02um, number of vias: 24
[NR-eGR] Metal8  (8V) length: 7.030000e+01um, number of vias: 13
[NR-eGR] Metal9  (9H) length: 3.560000e+01um, number of vias: 4
[NR-eGR] Metal10 (10V) length: 3.800000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 3.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.759882e+05um, number of vias: 66874
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.204905e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 4.191300e+02um, number of vias: 2145
[NR-eGR] Metal2  (2V) length: 1.676845e+03um, number of vias: 1878
[NR-eGR] Metal3  (3H) length: 1.938600e+03um, number of vias: 1215
[NR-eGR] Metal4  (4V) length: 7.617100e+02um, number of vias: 1147
[NR-eGR] Metal5  (5H) length: 4.743405e+03um, number of vias: 792
[NR-eGR] Metal6  (6V) length: 2.456225e+03um, number of vias: 8
[NR-eGR] Metal7  (7H) length: 1.342500e+01um, number of vias: 6
[NR-eGR] Metal8  (8V) length: 3.971000e+01um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.204905e+04um, number of vias: 7191
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.204905e+04um, number of vias: 7191
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.48 sec, Real: 0.89 sec, Curr Mem: 1846.17 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/.rgfx1tK5n
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.5 real=0:00:01.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Early Global Route - eGR->NR step
    Routing using eGR only done.
Net route status summary:
  Clock:        63 (unrouted=0, trialRouted=0, noStatus=0, routed=63, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  9963 (unrouted=328, trialRouted=9635, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1869.04 MB )
[NR-eGR] Read 10474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1869.04 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 59084
[NR-eGR] #PG Blockages       : 10474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 63  Num Prerouted Wires = 10997
[NR-eGR] Read numTotalNets=9756  numIgnoredNets=63
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 9693 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9693 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.579339e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        27( 0.54%)         0( 0.00%)   ( 0.54%) 
[NR-eGR]  Metal2  (2)         6( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal3  (3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               36( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.34 seconds, mem = 1869.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.306112e+04um, number of vias: 35000
[NR-eGR] Metal2  (2V) length: 5.252968e+04um, number of vias: 23626
[NR-eGR] Metal3  (3H) length: 5.890840e+04um, number of vias: 5711
[NR-eGR] Metal4  (4V) length: 2.505787e+04um, number of vias: 2976
[NR-eGR] Metal5  (5H) length: 2.041014e+04um, number of vias: 1056
[NR-eGR] Metal6  (6V) length: 5.308600e+03um, number of vias: 126
[NR-eGR] Metal7  (7H) length: 2.128985e+03um, number of vias: 22
[NR-eGR] Metal8  (8V) length: 6.859000e+01um, number of vias: 13
[NR-eGR] Metal9  (9H) length: 3.871000e+01um, number of vias: 2
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 3.400000e+00um, number of vias: 0
[NR-eGR] Total length: 1.775155e+05um, number of vias: 68534
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.21 seconds, mem = 1850.0M
Clear WL bound data that no need be kept to net call of ip
End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
    Congestion Repair done. (took cpu=0:00:00.6 real=0:00:00.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.5 real=0:00:02.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - Early Global Route
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'picorv32' of instances=8865 and nets=10026 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1850.477M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - extractRC
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
    cell areas       : b=15.048um^2, i=0.000um^2, icg=399.798um^2, nicg=0.000um^2, l=0.000um^2, total=414.846um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.020pF
    sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.853pF, total=0.909pF
    wire lengths     : top=0.000um, trunk=783.394um, leaf=10934.344um, total=11717.738um
    hp wire lengths  : top=0.000um, trunk=311.660um, leaf=5672.040um, total=5983.700um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.150ns count=2 avg=0.029ns sd=0.015ns min=0.018ns max=0.040ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=61 avg=0.060ns sd=0.027ns min=0.012ns max=0.113ns {57 <= 0.090ns, 4 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 1 CLKBUFX4: 2 CLKBUFX3: 1 
     ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 24 TLATNTSCAX2: 28 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.134, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.011 ws=0.008) (gid=0.139 gs=0.044)
  Skew group summary after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.134, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.011 ws=0.008) (gid=0.139 gs=0.044)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.8 real=0:00:02.5)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:04.2 real=0:00:04.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
      cell areas       : b=15.048um^2, i=0.000um^2, icg=399.798um^2, nicg=0.000um^2, l=0.000um^2, total=414.846um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.853pF, total=0.909pF
      wire lengths     : top=0.000um, trunk=783.394um, leaf=10934.344um, total=11717.738um
      hp wire lengths  : top=0.000um, trunk=311.660um, leaf=5672.040um, total=5983.700um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.150ns count=2 avg=0.029ns sd=0.015ns min=0.018ns max=0.040ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.060ns sd=0.027ns min=0.012ns max=0.113ns {57 <= 0.090ns, 4 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX4: 2 CLKBUFX3: 1 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 24 TLATNTSCAX2: 28 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
      cell areas       : b=15.048um^2, i=0.000um^2, icg=399.798um^2, nicg=0.000um^2, l=0.000um^2, total=414.846um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.853pF, total=0.909pF
      wire lengths     : top=0.000um, trunk=783.394um, leaf=10934.344um, total=11717.738um
      hp wire lengths  : top=0.000um, trunk=311.660um, leaf=5672.040um, total=5983.700um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.150ns count=2 avg=0.029ns sd=0.015ns min=0.018ns max=0.040ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.060ns sd=0.027ns min=0.012ns max=0.113ns {57 <= 0.090ns, 4 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX4: 2 CLKBUFX3: 1 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 24 TLATNTSCAX2: 28 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.134, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.011 ws=0.008) (gid=0.139 gs=0.044)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.134, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.011 ws=0.008) (gid=0.139 gs=0.044)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
      cell areas       : b=15.048um^2, i=0.000um^2, icg=399.798um^2, nicg=0.000um^2, l=0.000um^2, total=414.846um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.853pF, total=0.909pF
      wire lengths     : top=0.000um, trunk=783.394um, leaf=10934.344um, total=11717.738um
      hp wire lengths  : top=0.000um, trunk=311.660um, leaf=5672.040um, total=5983.700um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.150ns count=2 avg=0.029ns sd=0.015ns min=0.018ns max=0.040ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.060ns sd=0.027ns min=0.012ns max=0.113ns {57 <= 0.090ns, 4 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX4: 2 CLKBUFX3: 1 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 24 TLATNTSCAX2: 28 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148]
    Legalizer API calls during this step: 491 succeeded with high effort: 490 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
  Removing unnecessary root buffering done. (took cpu=0:00:06.0 real=0:00:06.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
      cell areas       : b=15.048um^2, i=0.000um^2, icg=399.798um^2, nicg=0.000um^2, l=0.000um^2, total=414.846um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.853pF, total=0.909pF
      wire lengths     : top=0.000um, trunk=783.394um, leaf=10934.344um, total=11717.738um
      hp wire lengths  : top=0.000um, trunk=311.660um, leaf=5672.040um, total=5983.700um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.150ns count=2 avg=0.029ns sd=0.015ns min=0.018ns max=0.040ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.060ns sd=0.027ns min=0.012ns max=0.113ns {57 <= 0.090ns, 4 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX4: 2 CLKBUFX3: 1 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 24 TLATNTSCAX2: 28 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Removing unconstrained drivers
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=72.504um^2, i=0.000um^2, icg=399.798um^2, nicg=0.000um^2, l=0.000um^2, total=472.302um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.037pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.852pF, total=0.912pF
      wire lengths     : top=0.000um, trunk=827.779um, leaf=10916.488um, total=11744.268um
      hp wire lengths  : top=0.000um, trunk=354.490um, leaf=5674.860um, total=6029.350um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.150ns count=9 avg=0.019ns sd=0.008ns min=0.014ns max=0.040ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.052ns sd=0.028ns min=0.012ns max=0.113ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX4: 2 CLKBUFX3: 1 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 24 TLATNTSCAX2: 28 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.141]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.141]
    Legalizer API calls during this step: 81 succeeded with high effort: 81 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=72.504um^2, i=0.000um^2, icg=399.798um^2, nicg=0.000um^2, l=0.000um^2, total=472.302um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.037pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.852pF, total=0.912pF
      wire lengths     : top=0.000um, trunk=827.779um, leaf=10916.488um, total=11744.268um
      hp wire lengths  : top=0.000um, trunk=354.490um, leaf=5674.860um, total=6029.350um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.150ns count=9 avg=0.019ns sd=0.008ns min=0.014ns max=0.040ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.052ns sd=0.028ns min=0.012ns max=0.113ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX4: 2 CLKBUFX3: 1 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 24 TLATNTSCAX2: 28 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.141]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.141]
    Legalizer API calls during this step: 491 succeeded with high effort: 485 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 6
  Removing longest path buffering done. (took cpu=0:00:05.4 real=0:00:05.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=72.504um^2, i=0.000um^2, icg=399.798um^2, nicg=0.000um^2, l=0.000um^2, total=472.302um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.037pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.852pF, total=0.912pF
      wire lengths     : top=0.000um, trunk=833.299um, leaf=10917.838um, total=11751.138um
      hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.150ns count=9 avg=0.019ns sd=0.008ns min=0.014ns max=0.040ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.052ns sd=0.028ns min=0.012ns max=0.113ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX4: 2 CLKBUFX3: 1 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 24 TLATNTSCAX2: 28 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.140, avg=0.133, sd=0.008], skew [0.042 vs 0.100], 100% {0.099, 0.140} (wid=0.012 ws=0.008) (gid=0.133 gs=0.040)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.140, avg=0.133, sd=0.008], skew [0.042 vs 0.100], 100% {0.099, 0.140} (wid=0.012 ws=0.008) (gid=0.133 gs=0.040)
    Legalizer API calls during this step: 106 succeeded with high effort: 106 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.0 real=0:00:01.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:13.9 real=0:00:13.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:18.4 real=0:00:19.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=72.504um^2, i=0.000um^2, icg=399.798um^2, nicg=0.000um^2, l=0.000um^2, total=472.302um^2
      cell capacitance : b=0.021pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.037pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.852pF, total=0.912pF
      wire lengths     : top=0.000um, trunk=833.299um, leaf=10917.838um, total=11751.138um
      hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.150ns count=9 avg=0.019ns sd=0.008ns min=0.014ns max=0.040ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.052ns sd=0.028ns min=0.012ns max=0.113ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX4: 2 CLKBUFX3: 1 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 24 TLATNTSCAX2: 28 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.140]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.140]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
      wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
      hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147]
    Legalizer API calls during this step: 176 succeeded with high effort: 176 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.1 real=0:00:01.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
      wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
      hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147, avg=0.137, sd=0.008], skew [0.046 vs 0.100], 100% {0.101, 0.147} (wid=0.012 ws=0.008) (gid=0.138 gs=0.042)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147, avg=0.137, sd=0.008], skew [0.046 vs 0.100], 100% {0.101, 0.147} (wid=0.012 ws=0.008) (gid=0.138 gs=0.042)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:01.3 real=0:00:01.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 71 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
          cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
          cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
          wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
          hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
          cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
          cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
          wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
          hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
        Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.4 real=0:00:00.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
          cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
          cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
          wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
          hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
      wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
      hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
    Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.0 real=0:00:01.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
    cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
    cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
    sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
    wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
    hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
     ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
      wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
      hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
          cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
          cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
          wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
          hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
      wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
      hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
      wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
      hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
      wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
      hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147, avg=0.137, sd=0.008], skew [0.046 vs 0.100], 100% {0.101, 0.147} (wid=0.012 ws=0.008) (gid=0.138 gs=0.042)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147, avg=0.137, sd=0.008], skew [0.046 vs 0.100], 100% {0.101, 0.147} (wid=0.012 ws=0.008) (gid=0.138 gs=0.042)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:01.6 real=0:00:01.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Balancing
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    Tried: 71 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
      wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
      hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Merging balancing drivers for power
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.884um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.027pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.852pF, total=0.913pF
      wire lengths     : top=0.000um, trunk=842.094um, leaf=10922.282um, total=11764.377um
      hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.011ns min=0.011ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 7 CLKBUFX4: 1 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147, avg=0.137, sd=0.008], skew [0.046 vs 0.100], 100% {0.101, 0.147} (wid=0.012 ws=0.008) (gid=0.138 gs=0.042)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147, avg=0.137, sd=0.008], skew [0.046 vs 0.100], 100% {0.101, 0.147} (wid=0.012 ws=0.008) (gid=0.138 gs=0.042)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving clock skew
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.584pF fall=0.517pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Legalizing clock trees
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.583pF fall=0.516pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.200um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=425.448um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.853pF, total=0.913pF
      wire lengths     : top=0.000um, trunk=842.369um, leaf=10922.647um, total=11765.017um
      hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.012ns min=0.010ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147, avg=0.137, sd=0.008], skew [0.046 vs 0.100], 100% {0.101, 0.147} (wid=0.012 ws=0.008) (gid=0.138 gs=0.042)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147, avg=0.137, sd=0.008], skew [0.046 vs 0.100], 100% {0.101, 0.147} (wid=0.012 ws=0.008) (gid=0.138 gs=0.042)
    Legalizer API calls during this step: 166 succeeded with high effort: 166 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.9 real=0:00:00.9)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.200um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=425.448um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.853pF, total=0.913pF
      wire lengths     : top=0.000um, trunk=842.369um, leaf=10922.647um, total=11765.017um
      hp wire lengths  : top=0.000um, trunk=359.890um, leaf=5674.860um, total=6034.750um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.012ns min=0.010ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147, avg=0.137, sd=0.008], skew [0.046 vs 0.100], 100% {0.101, 0.147} (wid=0.012 ws=0.008) (gid=0.138 gs=0.042)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.147, avg=0.137, sd=0.008], skew [0.046 vs 0.100], 100% {0.101, 0.147} (wid=0.012 ws=0.008) (gid=0.138 gs=0.042)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=0, computed=69, moveTooSmall=10, resolved=59, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=42, accepted=9
        Max accepted move=22.640um, total accepted move=90.440um, average move=10.049um
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=0, computed=69, moveTooSmall=14, resolved=53, predictFail=9, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=27, accepted=5
        Max accepted move=8.220um, total accepted move=26.080um, average move=5.216um
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=0, computed=69, moveTooSmall=19, resolved=46, predictFail=8, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=23, accepted=3
        Max accepted move=15.440um, total accepted move=27.880um, average move=9.293um
        Legalizer API calls during this step: 141 succeeded with high effort: 141 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.2 real=0:00:01.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=0, computed=69, moveTooSmall=23, resolved=22, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=13, ignoredLeafDriver=0, worse=7, accepted=2
        Max accepted move=14.530um, total accepted move=16.330um, average move=8.165um
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=0, computed=69, moveTooSmall=27, resolved=11, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.6 real=0:00:00.6)
      Move For Wirelength - branch...
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=0, computed=69, moveTooSmall=0, resolved=38, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=28, accepted=10
        Max accepted move=41.000um, total accepted move=59.570um, average move=5.957um
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=0, computed=69, moveTooSmall=0, resolved=36, predictFail=28, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=8, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
        cell areas       : b=34.200um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=425.448um^2
        cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
        sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.055pF, leaf=0.849pF, total=0.904pF
        wire lengths     : top=0.000um, trunk=751.799um, leaf=10869.590um, total=11621.389um
        hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5692.070um, total=6028.500um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.150ns count=9 avg=0.015ns sd=0.011ns min=0.009ns max=0.044ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
         ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.146, avg=0.135, sd=0.008], skew [0.046 vs 0.100], 100% {0.099, 0.146} (wid=0.011 ws=0.008) (gid=0.136 gs=0.041)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.146, avg=0.135, sd=0.008], skew [0.046 vs 0.100], 100% {0.099, 0.146} (wid=0.011 ws=0.008) (gid=0.136 gs=0.041)
      Legalizer API calls during this step: 480 succeeded with high effort: 480 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.3 real=0:00:02.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 71 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 69 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.200um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=425.448um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.055pF, leaf=0.849pF, total=0.904pF
      wire lengths     : top=0.000um, trunk=751.799um, leaf=10869.590um, total=11621.389um
      hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5692.070um, total=6028.500um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.150ns count=9 avg=0.015ns sd=0.011ns min=0.009ns max=0.044ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.056ns sd=0.028ns min=0.012ns max=0.136ns {58 <= 0.090ns, 2 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.146, avg=0.135, sd=0.008], skew [0.046 vs 0.100], 100% {0.099, 0.146} (wid=0.011 ws=0.008) (gid=0.136 gs=0.041)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.146, avg=0.135, sd=0.008], skew [0.046 vs 0.100], 100% {0.099, 0.146} (wid=0.011 ws=0.008) (gid=0.136 gs=0.041)
    Legalizer API calls during this step: 480 succeeded with high effort: 480 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.5 real=0:00:02.5)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Wire Opt OverFix
  Total capacitance is (rise=1.487pF fall=1.420pF), of which (rise=0.904pF fall=0.904pF) is wire, and (rise=0.583pF fall=0.516pF) is gate.
  Stage::Polishing done. (took cpu=0:00:03.9 real=0:00:03.8)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting place_detail (0:03:26 mem=1897.7M) ***
Total net bbox length = 1.440e+05 (7.546e+04 6.854e+04) (ext = 9.083e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1897.7MB
Summary Report:
Instances move: 0 (out of 8872 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.440e+05 (7.546e+04 6.854e+04) (ext = 9.083e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1897.7MB
*** Finished place_detail (0:03:26 mem=1897.7M) ***
  Moved 0, flipped 0 and cell swapped 0 of 2029 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:07.2 real=0:00:07.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        70 (unrouted=70, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  9963 (unrouted=328, trialRouted=9635, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 70 nets for routing of which 70 have one or more fixed wires.
(ccopt eGR): Start to route 70 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1897.69 MB )
[NR-eGR] Read 23150 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.06 sec, Curr Mem: 1897.69 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 59119
[NR-eGR] #PG Blockages       : 23150
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9763  numIgnoredNets=9693
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 70 clock nets ( 70 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 70 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 70 net(s) in layer range [5, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.147581e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 33 nets and layer range [5, 9]
[NR-eGR] Layer group 2: route 33 net(s) in layer range [5, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.957608e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 32 nets and layer range [5, 11]
[NR-eGR] Layer group 3: route 32 net(s) in layer range [5, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.767293e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 11 nets and layer range [3, 11]
[NR-eGR] Layer group 4: route 11 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.315177e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [2, 11]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.508065e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.304612e+04um, number of vias: 34886
[NR-eGR] Metal2  (2V) length: 5.225732e+04um, number of vias: 23513
[NR-eGR] Metal3  (3H) length: 5.847867e+04um, number of vias: 5682
[NR-eGR] Metal4  (4V) length: 2.481552e+04um, number of vias: 2967
[NR-eGR] Metal5  (5H) length: 2.019885e+04um, number of vias: 1040
[NR-eGR] Metal6  (6V) length: 5.128860e+03um, number of vias: 117
[NR-eGR] Metal7  (7H) length: 2.070965e+03um, number of vias: 19
[NR-eGR] Metal8  (8V) length: 4.940000e+01um, number of vias: 13
[NR-eGR] Metal9  (9H) length: 3.871000e+01um, number of vias: 2
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 3.400000e+00um, number of vias: 0
[NR-eGR] Total length: 1.760878e+05um, number of vias: 68241
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.197610e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 4.210500e+02um, number of vias: 2158
[NR-eGR] Metal2  (2V) length: 1.750470e+03um, number of vias: 1884
[NR-eGR] Metal3  (3H) length: 1.947495e+03um, number of vias: 1228
[NR-eGR] Metal4  (4V) length: 7.656050e+02um, number of vias: 1158
[NR-eGR] Metal5  (5H) length: 4.714800e+03um, number of vias: 786
[NR-eGR] Metal6  (6V) length: 2.355335e+03um, number of vias: 5
[NR-eGR] Metal7  (7H) length: 8.250000e-01um, number of vias: 3
[NR-eGR] Metal8  (8V) length: 2.052000e+01um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.197610e+04um, number of vias: 7222
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.197610e+04um, number of vias: 7222
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 1.29 sec, Curr Mem: 1857.69 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/.rgfNK6ZDG
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.6 real=0:00:01.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Early Global Route - eGR->NR step
Set FIXED routing status on 70 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  9963 (unrouted=328, trialRouted=9635, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.7 real=0:00:01.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - Routing Tools
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'picorv32' of instances=8872 and nets=10033 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1857.688M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - extractRC
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
          cell areas       : b=34.200um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=425.448um^2
          cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.871pF, total=0.930pF
          wire lengths     : top=0.000um, trunk=776.565um, leaf=11199.535um, total=11976.100um
          hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5692.070um, total=6028.500um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.150ns count=9 avg=0.015ns sd=0.011ns min=0.009ns max=0.045ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.057ns sd=0.028ns min=0.012ns max=0.132ns {57 <= 0.090ns, 3 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.148, avg=0.137, sd=0.008], skew [0.048 vs 0.100], 100% {0.100, 0.148} (wid=0.010 ws=0.008) (gid=0.140 gs=0.043)
        Skew group summary eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.148, avg=0.137, sd=0.008], skew [0.048 vs 0.100], 100% {0.100, 0.148} (wid=0.010 ws=0.008) (gid=0.140 gs=0.043)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Violation analysis
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
          cell areas       : b=34.200um^2, i=0.000um^2, icg=391.248um^2, nicg=0.000um^2, l=0.000um^2, total=425.448um^2
          cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.871pF, total=0.930pF
          wire lengths     : top=0.000um, trunk=776.565um, leaf=11199.535um, total=11976.100um
          hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5692.070um, total=6028.500um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.150ns count=9 avg=0.015ns sd=0.011ns min=0.009ns max=0.045ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.057ns sd=0.028ns min=0.012ns max=0.132ns {57 <= 0.090ns, 3 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 4 TLATNTSCAX3: 22 TLATNTSCAX2: 30 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.148, avg=0.137, sd=0.008], skew [0.048 vs 0.100], 100% {0.100, 0.148} (wid=0.010 ws=0.008) (gid=0.140 gs=0.043)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.148, avg=0.137, sd=0.008], skew [0.048 vs 0.100], 100% {0.100, 0.148} (wid=0.010 ws=0.008) (gid=0.140 gs=0.043)
        Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Moving buffers
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {clk/default_emulate_constraint_mode,WC: 0.148 -> 0.148}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 1, numUnchanged = 62, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 6
        CCOpt-eGRPC Downsizing: considered: 63, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 63, unsuccessful: 0, sized: 1
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
          cell areas       : b=34.200um^2, i=0.000um^2, icg=390.906um^2, nicg=0.000um^2, l=0.000um^2, total=425.106um^2
          cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.871pF, total=0.930pF
          wire lengths     : top=0.000um, trunk=776.565um, leaf=11199.535um, total=11976.100um
          hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5692.070um, total=6028.500um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.150ns count=9 avg=0.015ns sd=0.011ns min=0.009ns max=0.045ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.057ns sd=0.028ns min=0.012ns max=0.132ns {56 <= 0.090ns, 4 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 23 TLATNTSCAX2: 30 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.148, avg=0.137, sd=0.008], skew [0.048 vs 0.100], 100% {0.100, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.045)
        Skew group summary eGRPC after downsizing:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.148, avg=0.137, sd=0.008], skew [0.048 vs 0.100], 100% {0.100, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.045)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.8 real=0:00:00.8)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Initial Pass of Downsizing Clock Tree Cells
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 70, tested: 70, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
          cell areas       : b=34.200um^2, i=0.000um^2, icg=390.906um^2, nicg=0.000um^2, l=0.000um^2, total=425.106um^2
          cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.871pF, total=0.930pF
          wire lengths     : top=0.000um, trunk=776.565um, leaf=11199.535um, total=11976.100um
          hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5692.070um, total=6028.500um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.150ns count=9 avg=0.015ns sd=0.011ns min=0.009ns max=0.045ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.057ns sd=0.028ns min=0.012ns max=0.132ns {56 <= 0.090ns, 4 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 23 TLATNTSCAX2: 30 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.148, avg=0.137, sd=0.008], skew [0.048 vs 0.100], 100% {0.100, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.045)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.148, avg=0.137, sd=0.008], skew [0.048 vs 0.100], 100% {0.100, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.045)
        Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 64 insts, 128 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
          cell areas       : b=34.200um^2, i=0.000um^2, icg=390.906um^2, nicg=0.000um^2, l=0.000um^2, total=425.106um^2
          cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.871pF, total=0.930pF
          wire lengths     : top=0.000um, trunk=776.565um, leaf=11199.535um, total=11976.100um
          hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5692.070um, total=6028.500um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.150ns count=9 avg=0.015ns sd=0.011ns min=0.009ns max=0.045ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.057ns sd=0.028ns min=0.012ns max=0.132ns {56 <= 0.090ns, 4 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 23 TLATNTSCAX2: 30 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.148, avg=0.137, sd=0.008], skew [0.048 vs 0.100], 100% {0.100, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.045)
        Skew group summary before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.148, avg=0.137, sd=0.008], skew [0.048 vs 0.100], 100% {0.100, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.045)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting place_detail (0:03:29 mem=1895.8M) ***
Total net bbox length = 1.440e+05 (7.546e+04 6.854e+04) (ext = 9.083e+03)
Move report: Detail placement moves 405 insts, mean move: 0.97 um, max move: 4.31 um
	Max move on inst (g124663): (133.00, 150.10) --> (130.40, 148.39)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1895.8MB
Summary Report:
Instances move: 405 (out of 8872 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 4.31 um (Instance: g124663) (133, 150.1) -> (130.4, 148.39)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OAI31X1
Total net bbox length = 1.442e+05 (7.557e+04 6.861e+04) (ext = 9.091e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1895.8MB
*** Finished place_detail (0:03:29 mem=1895.8M) ***
  Moved 88, flipped 8 and cell swapped 0 of 2029 clock instance(s) during refinement.
  The largest move was 4.31 microns for mem_addr_reg[26].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - ClockRefiner
  CCOpt::Phase::eGRPC done. (took cpu=0:00:03.0 real=0:00:03.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  9963 (unrouted=328, trialRouted=9635, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 70 nets for routing of which 70 have one or more fixed wires.
(ccopt eGR): Start to route 70 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1895.84 MB )
[NR-eGR] Read 23150 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1895.84 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 59119
[NR-eGR] #PG Blockages       : 23150
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9763  numIgnoredNets=9693
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 70 clock nets ( 70 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 70 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 70 net(s) in layer range [5, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.149975e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 33 nets and layer range [5, 9]
[NR-eGR] Layer group 2: route 33 net(s) in layer range [5, 9]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.969236e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 32 nets and layer range [5, 11]
[NR-eGR] Layer group 3: route 32 net(s) in layer range [5, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.787984e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 12 nets and layer range [3, 11]
[NR-eGR] Layer group 4: route 12 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.381867e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [2, 11]
[NR-eGR] Layer group 5: route 5 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.619899e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.304227e+04um, number of vias: 34882
[NR-eGR] Metal2  (2V) length: 5.229228e+04um, number of vias: 23511
[NR-eGR] Metal3  (3H) length: 5.855891e+04um, number of vias: 5676
[NR-eGR] Metal4  (4V) length: 2.480801e+04um, number of vias: 2955
[NR-eGR] Metal5  (5H) length: 2.010056e+04um, number of vias: 1023
[NR-eGR] Metal6  (6V) length: 5.109195e+03um, number of vias: 120
[NR-eGR] Metal7  (7H) length: 2.111390e+03um, number of vias: 19
[NR-eGR] Metal8  (8V) length: 4.940000e+01um, number of vias: 13
[NR-eGR] Metal9  (9H) length: 3.871000e+01um, number of vias: 2
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 3.400000e+00um, number of vias: 0
[NR-eGR] Total length: 1.761141e+05um, number of vias: 68203
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.200242e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 4.171950e+02um, number of vias: 2154
[NR-eGR] Metal2  (2V) length: 1.785430e+03um, number of vias: 1882
[NR-eGR] Metal3  (3H) length: 2.027740e+03um, number of vias: 1222
[NR-eGR] Metal4  (4V) length: 7.581000e+02um, number of vias: 1146
[NR-eGR] Metal5  (5H) length: 4.616510e+03um, number of vias: 769
[NR-eGR] Metal6  (6V) length: 2.335670e+03um, number of vias: 8
[NR-eGR] Metal7  (7H) length: 4.125000e+01um, number of vias: 3
[NR-eGR] Metal8  (8V) length: 2.052000e+01um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.200242e+04um, number of vias: 7184
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.200242e+04um, number of vias: 7184
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.98 sec, Curr Mem: 1857.84 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/.rgf1nuWN7
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.6 real=0:00:01.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Early Global Route - eGR->NR step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 70 clock nets with NanoRoute.
  0 nets are default rule and 70 are NDR_ClockTree.
  Removed pre-existing routes for 70 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#set_db route_design_detail_auto_stop false
#set_db route_design_detail_end_iteration 20
#set_db route_design_allow_pin_as_feedthru "false"
#set_db route_design_selected_net_only true
#set_db route_design_with_eco true
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven false
#Start route_global_detail on Wed Feb  8 17:20:56 2023
#
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=10033)
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Feb  8 17:20:57 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 9900 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1343.61 (MB), peak = 1526.34 (MB)
#Merging special wires: starts on Wed Feb  8 17:21:02 2023 with memory = 1343.89 (MB), peak = 1526.34 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
#
#Connectivity extraction summary:
#9765 (97.33%) nets are without wires.
#268 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 10033.
#
#reading routing guides ......
#
#Finished routing data preparation on Wed Feb  8 17:21:02 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 36.23 (MB)
#Total memory = 1344.14 (MB)
#Peak memory = 1526.34 (MB)
#
#
#Start global routing on Wed Feb  8 17:21:02 2023
#
#
#Start global routing initialization on Wed Feb  8 17:21:02 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Feb  8 17:21:02 2023
#
#Start routing resource analysis on Wed Feb  8 17:21:02 2023
#
#Routing resource analysis is done on Wed Feb  8 17:21:02 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1157           0        6006    63.97%
#  Metal2         V        1105           0        6006     0.93%
#  Metal3         H        1157           0        6006     0.00%
#  Metal4         V        1105           0        6006     0.93%
#  Metal5         H        1157           0        6006     0.00%
#  Metal6         V        1105           0        6006     0.93%
#  Metal7         H        1157           0        6006     0.00%
#  Metal8         V        1105           0        6006     0.93%
#  Metal9         H        1157           0        6006     0.00%
#  Metal10        V         355          86        6006     8.52%
#  Metal11        H         422          40        6006     5.33%
#  --------------------------------------------------------------
#  Total                  10982       2.56%       66066     7.41%
#
#
#
#
#Global routing data preparation is done on Wed Feb  8 17:21:02 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1346.04 (MB), peak = 1526.34 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Wed Feb  8 17:21:02 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1346.10 (MB), peak = 1526.34 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1350.97 (MB), peak = 1526.34 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1351.16 (MB), peak = 1526.34 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 268 (skipped).
#Total number of selected nets for routing = 70.
#Total number of unselected nets (but routable) for routing = 9695 (skipped).
#Total number of nets in the design = 10033.
#
#9695 skipped nets do not have any wires.
#70 routable nets have only global wires.
#70 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------------------------------------
#          Rules   Pref Layer   Avoid Detour   Unconstrained  
#-----------------------------------------------------------
#        Default            0              0               0  
#  NDR_ClockTree           70             70               0  
#-----------------------------------------------------------
#          Total           70             70               0  
#-----------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------------------------------------
#          Rules   Pref Layer   Avoid Detour   Unconstrained  
#-----------------------------------------------------------
#        Default            0              0            9695  
#  NDR_ClockTree           70             70               0  
#-----------------------------------------------------------
#          Total           70             70            9695  
#-----------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  Metal1       15(0.44%)      0(0.00%)      0(0.00%)   (0.44%)
#  Metal2       14(0.23%)      2(0.03%)      1(0.02%)   (0.28%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        3(0.05%)      0(0.00%)      0(0.00%)   (0.05%)
#  Metal5        1(0.02%)      0(0.00%)      0(0.00%)   (0.02%)
#  Metal6        4(0.07%)      0(0.00%)      0(0.00%)   (0.07%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     37(0.06%)      2(0.00%)      1(0.00%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.03% H + 0.04% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 11591 um.
#Total half perimeter of net bounding box = 6101 um.
#Total wire length on LAYER Metal1 = 128 um.
#Total wire length on LAYER Metal2 = 1733 um.
#Total wire length on LAYER Metal3 = 2015 um.
#Total wire length on LAYER Metal4 = 724 um.
#Total wire length on LAYER Metal5 = 4589 um.
#Total wire length on LAYER Metal6 = 2343 um.
#Total wire length on LAYER Metal7 = 40 um.
#Total wire length on LAYER Metal8 = 20 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6711
#Up-Via Summary (total 6711):
#           
#-----------------------
# Metal1           2098
# Metal2           1705
# Metal3           1179
# Metal4           1097
# Metal5            620
# Metal6              9
# Metal7              3
#-----------------------
#                  6711 
#
#Total number of involved priority nets 70
#Maximum src to sink distance for priority net 221.7
#Average of max src_to_sink distance for priority net 72.1
#Average of ave src_to_sink distance for priority net 40.5
#Max overcon = 5 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.07%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 10.18 (MB)
#Total memory = 1354.32 (MB)
#Peak memory = 1526.34 (MB)
#
#Finished global routing on Wed Feb  8 17:21:04 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.65 (MB), peak = 1526.34 (MB)
#Start Track Assignment.
#Done with 1443 horizontal wires in 1 hboxes and 1137 vertical wires in 1 hboxes.
#Done with 1375 horizontal wires in 1 hboxes and 1097 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 12474 um.
#Total half perimeter of net bounding box = 6101 um.
#Total wire length on LAYER Metal1 = 954 um.
#Total wire length on LAYER Metal2 = 1696 um.
#Total wire length on LAYER Metal3 = 2085 um.
#Total wire length on LAYER Metal4 = 676 um.
#Total wire length on LAYER Metal5 = 4617 um.
#Total wire length on LAYER Metal6 = 2384 um.
#Total wire length on LAYER Metal7 = 40 um.
#Total wire length on LAYER Metal8 = 21 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6711
#Up-Via Summary (total 6711):
#           
#-----------------------
# Metal1           2098
# Metal2           1705
# Metal3           1179
# Metal4           1097
# Metal5            620
# Metal6              9
# Metal7              3
#-----------------------
#                  6711 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1357.78 (MB), peak = 1526.34 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 50.06 (MB)
#Total memory = 1357.90 (MB)
#Peak memory = 1526.34 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.4% of the total area was rechecked for DRC, and 74.6% required routing.
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        0        0
#	Metal3        0        0
#	Metal4        0        0
#	Metal5        0        0
#	Metal6        3        3
#	Totals        3        3
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1422.32 (MB), peak = 1526.34 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.19 (MB), peak = 1526.34 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 12181 um.
#Total half perimeter of net bounding box = 6101 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 985 um.
#Total wire length on LAYER Metal3 = 1575 um.
#Total wire length on LAYER Metal4 = 551 um.
#Total wire length on LAYER Metal5 = 5616 um.
#Total wire length on LAYER Metal6 = 3349 um.
#Total wire length on LAYER Metal7 = 84 um.
#Total wire length on LAYER Metal8 = 20 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 8562
#Up-Via Summary (total 8562):
#           
#-----------------------
# Metal1           2103
# Metal2           2121
# Metal3           1625
# Metal4           1486
# Metal5           1198
# Metal6             26
# Metal7              3
#-----------------------
#                  8562 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 8.73 (MB)
#Total memory = 1366.63 (MB)
#Peak memory = 1526.34 (MB)
#route_detail Statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 8.73 (MB)
#Total memory = 1366.63 (MB)
#Peak memory = 1526.34 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#route_global_detail statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = 51.21 (MB)
#Total memory = 1358.64 (MB)
#Peak memory = 1526.34 (MB)
#Number of warnings = 17
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed Feb  8 17:21:22 2023
#
        NanoRoute done. (took cpu=0:00:25.7 real=0:00:25.7)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      NanoRoute
      Clock detailed routing done.
Checking guided vs. routed lengths for 70 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          25
        50.000     100.000          23
       100.000     150.000          18
       150.000     200.000           3
       200.000     250.000           0
       250.000     300.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          41
        0.000      5.000          21
        5.000     10.000           3
       10.000     15.000           1
       15.000     20.000           2
       20.000     25.000           1
       25.000     30.000           0
       30.000     35.000           0
       35.000     40.000           0
       40.000     45.000           0
       45.000     50.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net rc_gclk_39536 (45 terminals)
    Guided length:  max path =    42.366um, total =   118.391um
    Routed length:  max path =    42.480um, total =   150.690um
    Deviation:      max path =     0.269%,  total =    27.282%

    Net rc_gclk_39606 (31 terminals)
    Guided length:  max path =    70.945um, total =   121.140um
    Routed length:  max path =    68.220um, total =   151.775um
    Deviation:      max path =    -3.841%,  total =    25.289%

    Net rc_gclk_39544 (33 terminals)
    Guided length:  max path =    51.215um, total =   107.889um
    Routed length:  max path =    59.850um, total =   129.660um
    Deviation:      max path =    16.860%,  total =    20.179%

    Net genblk2.pcpi_div_rc_gclk (96 terminals)
    Guided length:  max path =   144.334um, total =   453.731um
    Routed length:  max path =   140.680um, total =   541.450um
    Deviation:      max path =    -2.532%,  total =    19.333%

    Net rc_gclk_39534 (63 terminals)
    Guided length:  max path =    61.845um, total =   234.989um
    Routed length:  max path =    62.790um, total =   274.885um
    Deviation:      max path =     1.528%,  total =    16.978%

    Net rc_gclk_39558 (33 terminals)
    Guided length:  max path =    73.935um, total =   214.475um
    Routed length:  max path =    72.600um, total =   247.675um
    Deviation:      max path =    -1.806%,  total =    15.480%

    Net rc_gclk_39531 (65 terminals)
    Guided length:  max path =    74.235um, total =   246.900um
    Routed length:  max path =    75.140um, total =   284.145um
    Deviation:      max path =     1.219%,  total =    15.085%

    Net CTS_17 (33 terminals)
    Guided length:  max path =    69.945um, total =   155.855um
    Routed length:  max path =    66.370um, total =   178.505um
    Deviation:      max path =    -5.111%,  total =    14.533%

    Net rc_gclk (84 terminals)
    Guided length:  max path =    81.425um, total =   343.370um
    Routed length:  max path =    78.640um, total =   392.530um
    Deviation:      max path =    -3.420%,  total =    14.317%

    Net CTS_19 (96 terminals)
    Guided length:  max path =    99.395um, total =   357.063um
    Routed length:  max path =    99.090um, total =   405.930um
    Deviation:      max path =    -0.307%,  total =    13.686%

Set FIXED routing status on 70 net(s)
Set FIXED placed status on 69 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1938.29 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1959.92 MB )
[NR-eGR] Read 10474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.05 sec, Curr Mem: 1959.92 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 59119
[NR-eGR] #PG Blockages       : 10474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 12387
[NR-eGR] Read numTotalNets=9763  numIgnoredNets=70
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 9693 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9693 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.583238e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        29( 0.57%)         0( 0.00%)   ( 0.57%) 
[NR-eGR]  Metal2  (2)         7( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               39( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.271655e+04um, number of vias: 34971
[NR-eGR] Metal2  (2V) length: 5.234514e+04um, number of vias: 23906
[NR-eGR] Metal3  (3H) length: 5.897901e+04um, number of vias: 6021
[NR-eGR] Metal4  (4V) length: 2.480889e+04um, number of vias: 3314
[NR-eGR] Metal5  (5H) length: 2.057202e+04um, number of vias: 1471
[NR-eGR] Metal6  (6V) length: 5.897595e+03um, number of vias: 169
[NR-eGR] Metal7  (7H) length: 2.637655e+03um, number of vias: 21
[NR-eGR] Metal8  (8V) length: 8.341000e+01um, number of vias: 13
[NR-eGR] Metal9  (9H) length: 3.511000e+01um, number of vias: 2
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 3.200000e+00um, number of vias: 0
[NR-eGR] Total length: 1.780786e+05um, number of vias: 69890
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 1.13 sec, Curr Mem: 1938.92 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:01.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  9963 (unrouted=270, trialRouted=9693, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:27.1 real=0:00:28.2)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - Routing Tools
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'picorv32' of instances=8872 and nets=10033 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1938.918M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Leaving CCOpt scope - extractRC
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
    cell areas       : b=34.200um^2, i=0.000um^2, icg=390.906um^2, nicg=0.000um^2, l=0.000um^2, total=425.106um^2
    cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
    sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.994pF, total=1.058pF
    wire lengths     : top=0.000um, trunk=788.325um, leaf=11392.695um, total=12181.020um
    hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5697.080um, total=6033.510um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.150ns count=9 avg=0.016ns sd=0.013ns min=0.009ns max=0.049ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=61 avg=0.062ns sd=0.031ns min=0.012ns max=0.146ns {54 <= 0.090ns, 6 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
     ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 23 TLATNTSCAX2: 30 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
  Skew group summary after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
  CCOpt::Phase::Routing done. (took cpu=0:00:27.5 real=0:00:28.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 70, tested: 70, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.200um^2, i=0.000um^2, icg=390.906um^2, nicg=0.000um^2, l=0.000um^2, total=425.106um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.994pF, total=1.058pF
      wire lengths     : top=0.000um, trunk=788.325um, leaf=11392.695um, total=12181.020um
      hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5697.080um, total=6033.510um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.013ns min=0.009ns max=0.049ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.062ns sd=0.031ns min=0.012ns max=0.146ns {54 <= 0.090ns, 6 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 23 TLATNTSCAX2: 30 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
    Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Upsizing to fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 70, tested: 70, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.200um^2, i=0.000um^2, icg=390.906um^2, nicg=0.000um^2, l=0.000um^2, total=425.106um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.994pF, total=1.058pF
      wire lengths     : top=0.000um, trunk=788.325um, leaf=11392.695um, total=12181.020um
      hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5697.080um, total=6033.510um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.013ns min=0.009ns max=0.049ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.062ns sd=0.031ns min=0.012ns max=0.146ns {54 <= 0.090ns, 6 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 23 TLATNTSCAX2: 30 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
    Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 70, nets tested: 70, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.200um^2, i=0.000um^2, icg=390.906um^2, nicg=0.000um^2, l=0.000um^2, total=425.106um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.994pF, total=1.058pF
      wire lengths     : top=0.000um, trunk=788.325um, leaf=11392.695um, total=12181.020um
      hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5697.080um, total=6033.510um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.013ns min=0.009ns max=0.049ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.062ns sd=0.031ns min=0.012ns max=0.146ns {54 <= 0.090ns, 6 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 23 TLATNTSCAX2: 30 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Buffering to fix DRVs
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
      cell areas       : b=34.200um^2, i=0.000um^2, icg=390.906um^2, nicg=0.000um^2, l=0.000um^2, total=425.106um^2
      cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.994pF, total=1.058pF
      wire lengths     : top=0.000um, trunk=788.325um, leaf=11392.695um, total=12181.020um
      hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5697.080um, total=6033.510um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.150ns count=9 avg=0.016ns sd=0.013ns min=0.009ns max=0.049ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.062ns sd=0.031ns min=0.012ns max=0.146ns {54 <= 0.090ns, 6 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 23 TLATNTSCAX2: 30 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  9963 (unrouted=270, trialRouted=9693, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
    cell areas       : b=34.200um^2, i=0.000um^2, icg=390.906um^2, nicg=0.000um^2, l=0.000um^2, total=425.106um^2
    cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
    sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.994pF, total=1.058pF
    wire lengths     : top=0.000um, trunk=788.325um, leaf=11392.695um, total=12181.020um
    hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5697.080um, total=6033.510um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.150ns count=9 avg=0.016ns sd=0.013ns min=0.009ns max=0.049ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=61 avg=0.062ns sd=0.031ns min=0.012ns max=0.146ns {54 <= 0.090ns, 6 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
     ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 23 TLATNTSCAX2: 30 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
  Skew group summary after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.8 real=0:00:00.8)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      CCOpt::Phase::PostConditioning
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        11       34.200       0.010
  Inverters                       0        0.000       0.000
  Integrated Clock Gates         58      390.906       0.017
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                            69      425.106       0.026
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk       788.325
  Leaf      11392.695
  Total     12181.020
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        336.430
  Leaf        5697.080
  Total       6033.510
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.026    0.064    0.090
  Leaf     0.557    0.994    1.551
  Total    0.583    1.058    1.642
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  1960     0.557     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.150       9       0.016       0.013      0.009    0.049    {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}          -
  Leaf        0.150      61       0.062       0.031      0.012    0.146    {54 <= 0.090ns, 6 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  --------------------------------------------
  Name           Type      Inst     Inst Area 
                           Count    (um^2)
  --------------------------------------------
  CLKBUFX16      buffer      1         6.840
  CLKBUFX6       buffer      6        18.468
  CLKBUFX4       buffer      2         4.788
  CLKBUFX3       buffer      2         4.104
  TLATNTSCAX6    icg         2        17.100
  TLATNTSCAX4    icg         3        21.546
  TLATNTSCAX3    icg        23       157.320
  TLATNTSCAX2    icg        30       194.940
  --------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                                Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:setup.late    clk/default_emulate_constraint_mode    0.103     0.155     0.052       0.100         0.008           0.004           0.143        0.009     100% {0.103, 0.155}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                                Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:setup.late    clk/default_emulate_constraint_mode    0.103     0.155     0.052       0.100         0.008           0.004           0.143        0.009     100% {0.103, 0.155}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1990.82)
Total number of fetched objects 9823
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2068.84 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2068.84 CPU=0:00:00.6 REAL=0:00:01.0)
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.15138
	 Executing: set_clock_latency -source -early -max -rise -0.15138 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.15138
	 Executing: set_clock_latency -source -late -max -rise -0.15138 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.143167
	 Executing: set_clock_latency -source -early -max -fall -0.143167 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.143167
	 Executing: set_clock_latency -source -late -max -fall -0.143167 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.2 real=0:00:01.2)
Clock DAG stats after update timingGraph:
  cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
  cell areas       : b=34.200um^2, i=0.000um^2, icg=390.906um^2, nicg=0.000um^2, l=0.000um^2, total=425.106um^2
  cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
  sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.994pF, total=1.058pF
  wire lengths     : top=0.000um, trunk=788.325um, leaf=11392.695um, total=12181.020um
  hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5697.080um, total=6033.510um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.150ns count=9 avg=0.016ns sd=0.013ns min=0.009ns max=0.049ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Leaf  : target=0.150ns count=61 avg=0.062ns sd=0.031ns min=0.012ns max=0.146ns {54 <= 0.090ns, 6 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
   ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 23 TLATNTSCAX2: 30 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
Skew group summary after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.155, avg=0.143, sd=0.009], skew [0.052 vs 0.100], 100% {0.103, 0.155} (wid=0.012 ws=0.008) (gid=0.147 gs=0.049)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.3 real=0:00:01.3)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Tidy Up And Update Timing
Runtime done. (took cpu=0:01:07 real=0:01:10)
Runtime Summary
===============
Clock Runtime:  (49%) Core CTS          34.14 (Init 7.42, Construction 16.30, Implementation 7.02, eGRPC 1.88, PostConditioning 0.83, Other 0.68)
Clock Runtime:  (44%) CTS services      30.68 (RefinePlace 1.04, EarlyGlobalClock 3.65, NanoRoute 25.70, ExtractRC 0.28, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          4.28 (Init 0.98, CongRepair/EGR-DP 2.09, TimingUpdate 1.22, Other 0.00)
Clock Runtime: (100%) Total             69.11

Synthesizing clock trees with CCOpt done.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1359.4M, totSessionCpu=0:03:59 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1365.7M, totSessionCpu=0:04:00 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1967.6M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2137.87)
Total number of fetched objects 9823
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2154.2 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2154.2 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:04:03 mem=2154.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.324  |  6.549  |  8.437  |  6.324  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2364   |  2053   |   58    |   767   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      1 (2)       |   -0.013   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.860%
------------------------------------------------------------
**opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 1466.5M, totSessionCpu=0:04:04 **
** INFO : this run is activating low effort ccoptDesign flow
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 2061.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2061.2M) ***
*** Starting optimizing excluded clock nets MEM= 2061.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2061.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:04.1/0:04:47.9 (0.8), mem = 2061.2M
*** DrvOpt [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:04:07.1/0:04:51.0 (0.8), mem = 2071.2M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:07.5/0:04:51.3 (0.8), mem = 2071.2M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   188|   200|    -0.07|   234|   234|    -0.26|     0|     0|     0|     0|     6.32|     0.00|       0|       0|       0|  74.86|          |         |
|   178|   184|    -0.02|   234|   234|    -0.26|     0|     0|     0|     0|     6.32|     0.00|      12|       0|       1|  74.86| 0:00:01.0|  2133.0M|
|   178|   184|    -0.02|   234|   234|    -0.26|     0|     0|     0|     0|     6.32|     0.00|       0|       0|       0|  74.86| 0:00:02.0|  2133.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 70 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:04.0 mem=2133.0M) ***

*** Starting place_detail (0:04:13 mem=2149.0M) ***
Total net bbox length = 1.442e+05 (7.558e+04 6.861e+04) (ext = 8.982e+03)
Move report: Detail placement moves 467 insts, mean move: 1.21 um, max move: 7.22 um
	Max move on inst (FE_OFC519_pcpi_rs1_31): (15.00, 85.12) --> (18.80, 81.70)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2152.1MB
Summary Report:
Instances move: 467 (out of 8815 movable)
Instances flipped: 0
Mean displacement: 1.21 um
Max displacement: 7.22 um (Instance: FE_OFC519_pcpi_rs1_31) (15, 85.12) -> (18.8, 81.7)
	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX20
Total net bbox length = 1.445e+05 (7.582e+04 6.867e+04) (ext = 9.158e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2152.1MB
*** Finished place_detail (0:04:14 mem=2152.1M) ***
*** maximum move = 7.22 um ***
*** Finished re-routing un-routed nets (2152.1M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2152.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:04:13.8/0:04:57.6 (0.9), mem = 2117.0M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.11min real=0.12min mem=2071.0M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.324  |  6.549  |  8.437  |  6.324  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2364   |  2053   |   58    |   767   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.132%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:15, real = 0:00:15, mem = 1473.5M, totSessionCpu=0:04:14 **
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:15.1/0:04:58.9 (0.9), mem = 2106.1M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 15
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 75.13
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.13%|        -|   0.023|   0.000|   0:00:00.0| 2106.1M|
|    75.13%|        0|   0.023|   0.000|   0:00:00.0| 2125.2M|
|    75.13%|        0|   0.023|   0.000|   0:00:00.0| 2125.2M|
|    75.07%|        5|   0.023|   0.000|   0:00:00.0| 2144.2M|
|    74.92%|       21|   0.023|   0.000|   0:00:01.0| 2144.2M|
|    74.92%|        7|   0.023|   0.000|   0:00:00.0| 2144.2M|
|    74.92%|        7|   0.023|   0.000|   0:00:00.0| 2144.2M|
|    74.92%|        7|   0.023|   0.000|   0:00:00.0| 2144.2M|
|    74.92%|        7|   0.023|   0.000|   0:00:00.0| 2144.2M|
|    74.92%|        0|   0.023|   0.000|   0:00:00.0| 2144.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 74.92
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 70 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
*** Starting place_detail (0:04:17 mem=2144.2M) ***
Total net bbox length = 1.445e+05 (7.580e+04 6.868e+04) (ext = 9.158e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2144.2MB
Summary Report:
Instances move: 0 (out of 8810 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.445e+05 (7.580e+04 6.868e+04) (ext = 9.158e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2144.2MB
*** Finished place_detail (0:04:17 mem=2144.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2144.2M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=2144.2M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:04:17.7/0:05:01.5 (0.9), mem = 2144.2M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=2071.16M, totSessionCpu=0:04:18).
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2094.86 MB )
[NR-eGR] Read 10474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2094.86 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 59158
[NR-eGR] #PG Blockages       : 10474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 12387
[NR-eGR] Read numTotalNets=9770  numIgnoredNets=70
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9700 
[NR-eGR] Rule id: 1  Rule name: NDR_ClockTree  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9700 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.586589e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        30( 0.59%)         0( 0.00%)   ( 0.59%) 
[NR-eGR]  Metal2  (2)         7( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               40( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.268881e+04um, number of vias: 34992
[NR-eGR] Metal2  (2V) length: 5.243340e+04um, number of vias: 23940
[NR-eGR] Metal3  (3H) length: 5.889767e+04um, number of vias: 6028
[NR-eGR] Metal4  (4V) length: 2.480557e+04um, number of vias: 3329
[NR-eGR] Metal5  (5H) length: 2.070456e+04um, number of vias: 1482
[NR-eGR] Metal6  (6V) length: 5.856175e+03um, number of vias: 182
[NR-eGR] Metal7  (7H) length: 2.831995e+03um, number of vias: 21
[NR-eGR] Metal8  (8V) length: 1.217900e+02um, number of vias: 13
[NR-eGR] Metal9  (9H) length: 1.320000e+01um, number of vias: 2
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 3.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.783562e+05um, number of vias: 69991
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.57 sec, Real: 0.86 sec, Curr Mem: 2053.52 MB )
Extraction called for design 'picorv32' of instances=8879 and nets=10040 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2053.520M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2055.54)
Total number of fetched objects 9830
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2119.57 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2119.57 CPU=0:00:01.9 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:21.4/0:05:05.5 (0.9), mem = 2119.6M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   177|   183|    -0.02|   234|   234|    -0.26|     0|     0|     0|     0|     6.32|     0.00|       0|       0|       0|  74.92|          |         |
|   171|   173|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     6.32|     0.00|       6|       0|       0|  74.92| 0:00:01.0|  2139.1M|
|   171|   173|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     6.32|     0.00|       0|       0|       0|  74.92| 0:00:02.0|  2139.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 70 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=2139.1M) ***

*** Starting place_detail (0:04:27 mem=2155.1M) ***
Total net bbox length = 1.445e+05 (7.580e+04 6.869e+04) (ext = 9.095e+03)
Move report: Detail placement moves 212 insts, mean move: 3.22 um, max move: 8.91 um
	Max move on inst (genblk1.pcpi_mul_mul_2366_47_g22793): (118.00, 32.11) --> (125.20, 33.82)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2155.1MB
Summary Report:
Instances move: 212 (out of 8816 movable)
Instances flipped: 0
Mean displacement: 3.22 um
Max displacement: 8.91 um (Instance: genblk1.pcpi_mul_mul_2366_47_g22793) (118, 32.11) -> (125.2, 33.82)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
Total net bbox length = 1.449e+05 (7.600e+04 6.892e+04) (ext = 9.211e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2155.1MB
*** Finished place_detail (0:04:27 mem=2155.1M) ***
*** maximum move = 8.91 um ***
*** Finished re-routing un-routed nets (2155.1M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=2155.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:04:27.5/0:05:11.7 (0.9), mem = 2120.0M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.123%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=8885 and nets=10046 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2054.664M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2076.29 MB )
[NR-eGR] Read 10474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2076.29 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 59188
[NR-eGR] #PG Blockages       : 10474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 12387
[NR-eGR] Read numTotalNets=9776  numIgnoredNets=70
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9706 
[NR-eGR] Rule id: 1  Rule name: NDR_ClockTree  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9706 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.591959e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        30( 0.59%)         0( 0.00%)   ( 0.59%) 
[NR-eGR]  Metal2  (2)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3  (3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               39( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 0.61 sec, Curr Mem: 2076.29 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2074.29)
Total number of fetched objects 9836
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2128.78 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2128.78 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:04:30 mem=2128.8M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:32, real = 0:00:32, mem = 1472.4M, totSessionCpu=0:04:30 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.322  |  6.549  |  8.435  |  6.322  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2364   |  2053   |   58    |   767   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.203   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.052%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:32, real = 0:00:34, mem = 1472.6M, totSessionCpu=0:04:31 **
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns          6.322 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 13 warning(s), 0 error(s)

#% End ccopt_design (date=02/08 17:22:01, total cpu=0:01:41, real=0:01:45, peak res=1472.6M, current mem=1380.4M)
#@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/create_clock_tree.tcl
@file 58:
@file 59: report_clock_trees > $LAYOUT_REPORTS/clocktree.txt
@file 60: report_skew_groups > $LAYOUT_REPORTS/clocktree_skew.txt
@file 61:
@file 62: # Optimize again after CTS
@file 63: opt_design -post_cts
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1380.5M, totSessionCpu=0:04:33 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1387.8M, totSessionCpu=0:04:35 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1998.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.322  |  6.549  |  8.435  |  6.322  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2364   |  2053   |   58    |   767   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.203   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.052%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1381.9M, totSessionCpu=0:04:35 **
** INFO : this run is activating low effort ccoptDesign flow
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 1989.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1989.1M) ***
*** Starting optimizing excluded clock nets MEM= 1989.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1989.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:35.6/0:05:21.3 (0.9), mem = 1989.1M
*** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:04:38.9/0:05:24.5 (0.9), mem = 2161.1M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:39.1/0:05:24.8 (0.9), mem = 2161.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   171|   173|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     6.32|     0.00|       0|       0|       0|  75.05|          |         |
|   171|   173|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     6.32|     0.00|       0|       0|       0|  75.05| 0:00:02.0|  2138.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 70 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2138.7M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.0/0:00:04.1 (1.0), totSession cpu/real = 0:04:43.2/0:05:28.9 (0.9), mem = 2119.6M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=2077.6M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.322  |  6.549  |  8.435  |  6.322  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2364   |  2053   |   58    |   767   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.203   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.052%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 1480.1M, totSessionCpu=0:04:44 **
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:44.5/0:05:30.2 (0.9), mem = 2111.8M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 15
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 75.05
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.05%|        -|   0.023|   0.000|   0:00:00.0| 2111.8M|
|    75.05%|        0|   0.023|   0.000|   0:00:00.0| 2130.8M|
|    75.05%|        0|   0.023|   0.000|   0:00:00.0| 2130.8M|
|    75.02%|        4|   0.023|   0.000|   0:00:01.0| 2149.9M|
|    74.94%|       12|   0.023|   0.000|   0:00:00.0| 2149.9M|
|    74.94%|        6|   0.023|   0.000|   0:00:00.0| 2149.9M|
|    74.94%|        6|   0.023|   0.000|   0:00:00.0| 2149.9M|
|    74.94%|        6|   0.023|   0.000|   0:00:00.0| 2149.9M|
|    74.94%|        6|   0.023|   0.000|   0:00:00.0| 2149.9M|
|    74.94%|        0|   0.023|   0.000|   0:00:00.0| 2149.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 74.94
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 70 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:02.0) **
*** Starting place_detail (0:04:47 mem=2149.9M) ***
Total net bbox length = 1.449e+05 (7.598e+04 6.892e+04) (ext = 9.211e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2149.9MB
Summary Report:
Instances move: 0 (out of 8812 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.449e+05 (7.598e+04 6.892e+04) (ext = 9.211e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2149.9MB
*** Finished place_detail (0:04:47 mem=2149.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2149.9M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2149.9M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:04:47.0/0:05:32.7 (0.9), mem = 2149.9M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2076.84M, totSessionCpu=0:04:47).
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2099.28 MB )
[NR-eGR] Read 10474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2099.28 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 59170
[NR-eGR] #PG Blockages       : 10474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 12387
[NR-eGR] Read numTotalNets=9772  numIgnoredNets=70
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9702 
[NR-eGR] Rule id: 1  Rule name: NDR_ClockTree  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9702 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.591822e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        30( 0.59%)         0( 0.00%)   ( 0.59%) 
[NR-eGR]  Metal2  (2)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               38( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.265813e+04um, number of vias: 35022
[NR-eGR] Metal2  (2V) length: 5.238969e+04um, number of vias: 24024
[NR-eGR] Metal3  (3H) length: 5.880865e+04um, number of vias: 6116
[NR-eGR] Metal4  (4V) length: 2.468796e+04um, number of vias: 3368
[NR-eGR] Metal5  (5H) length: 2.113742e+04um, number of vias: 1503
[NR-eGR] Metal6  (6V) length: 6.275315e+03um, number of vias: 176
[NR-eGR] Metal7  (7H) length: 2.755075e+03um, number of vias: 23
[NR-eGR] Metal8  (8V) length: 1.312900e+02um, number of vias: 13
[NR-eGR] Metal9  (9H) length: 3.940000e+01um, number of vias: 4
[NR-eGR] Metal10 (10V) length: 3.800000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 3.200000e+00um, number of vias: 0
[NR-eGR] Total length: 1.788865e+05um, number of vias: 70251
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.57 sec, Real: 1.02 sec, Curr Mem: 2060.94 MB )
Extraction called for design 'picorv32' of instances=8881 and nets=10042 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2058.941M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2060.96)
Total number of fetched objects 9832
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2115.99 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2115.99 CPU=0:00:01.8 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:50.6/0:05:36.7 (0.9), mem = 2116.0M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   175|   177|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     6.32|     0.00|       0|       0|       0|  74.94|          |         |
|   172|   174|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     6.32|     0.00|       4|       0|       0|  74.94| 0:00:02.0|  2138.6M|
|   172|   174|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     6.32|     0.00|       0|       0|       0|  74.94| 0:00:01.0|  2138.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 70 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   234 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:03.0 mem=2138.6M) ***

*** Starting place_detail (0:04:56 mem=2154.6M) ***
Total net bbox length = 1.449e+05 (7.598e+04 6.892e+04) (ext = 9.154e+03)
Move report: Detail placement moves 110 insts, mean move: 3.88 um, max move: 9.42 um
	Max move on inst (FE_OFC32_mem_addr_21): (19.80, 109.06) --> (25.80, 112.48)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2157.6MB
Summary Report:
Instances move: 110 (out of 8816 movable)
Instances flipped: 0
Mean displacement: 3.88 um
Max displacement: 9.42 um (Instance: FE_OFC32_mem_addr_21) (19.8, 109.06) -> (25.8, 112.48)
	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX20
Total net bbox length = 1.451e+05 (7.607e+04 6.905e+04) (ext = 9.265e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2157.6MB
*** Finished place_detail (0:04:57 mem=2157.6M) ***
*** maximum move = 9.42 um ***
*** Finished re-routing un-routed nets (2157.6M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2157.6M) ***
*** DrvOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:04:56.8/0:05:42.9 (0.9), mem = 2122.5M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.082%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=8885 and nets=10046 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2060.195M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2081.82 MB )
[NR-eGR] Read 10474 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 2081.82 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 59190
[NR-eGR] #PG Blockages       : 10474
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 12387
[NR-eGR] Read numTotalNets=9776  numIgnoredNets=70
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9706 
[NR-eGR] Rule id: 1  Rule name: NDR_ClockTree  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9706 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.594028e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)        30( 0.59%)         0( 0.00%)   ( 0.59%) 
[NR-eGR]  Metal2  (2)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               38( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.76 sec, Curr Mem: 2081.82 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2079.82)
Total number of fetched objects 9836
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2134.31 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2134.31 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:05:00 mem=2134.3M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:26, real = 0:00:27, mem = 1481.3M, totSessionCpu=0:05:00 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.321  |  6.547  |  8.436  |  6.321  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2364   |  2053   |   58    |   767   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.203   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.032%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:27, real = 0:00:29, mem = 1481.5M, totSessionCpu=0:05:01 **
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns          6.321 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_postcts
Info: Destroy the CCOpt slew target map.
@file 64:
@file 65: report_area > $LAYOUT_REPORTS/area_postcts.txt
@file 66: report_power > $LAYOUT_REPORTS/power_postcts.txt
default_emulate_view
@file 67: time_design -post_cts -slack_report > $LAYOUT_REPORTS/timing_setup_postcts.txt
@file 68: time_design -post_cts -hold -slack_report > $LAYOUT_REPORTS/timing_hold_postcts.txt
@file 69: report_gate_count -out_file $LAYOUT_REPORTS/gates_postcts.txt
Gate area 1.0260 um^2
[0] picorv32 Gates=26512 Cells=8885 Area=27202.0 um^2
@file 70: report_qor -format text -file $LAYOUT_REPORTS/qor_postcts.txt
@file 71: report_route -summary > $LAYOUT_REPORTS/route_postcts.txt
@file 72:
@file 73: # Commence final detailed routing
@file 74: # (layers 1-11, medium effort on vias, timing+SI driven)
@file 75: set_db route_design_top_routing_layer 11
@file 76: set_db route_design_bottom_routing_layer 1
@file 77:
@file 78: #set_db route_design_detail_use_multi_cut_via_effort medium
@file 79: # high effort instead of medium fixes DRC spacing violation
@file 80: set_db route_design_concurrent_minimize_via_count_effort high
@file 81: set_db route_design_detail_fix_antenna true
@file 82: set_db route_design_with_timing_driven true
@file 83: set_db route_design_with_si_driven true
@file 84:
@file 85: route_design -global_detail -via_opt
#% Begin route_design (date=02/08 17:22:40, mem=1359.3M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.30 (MB), peak = 1526.34 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1969.3M, init mem=1969.7M)
*info: Placed = 8885           (Fixed = 69)
*info: Unplaced = 0           
Placement Density:75.03%(27202/36254)
Placement Density (including fixed std cells):75.03%(27202/36254)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1969.3M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (70) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1969.3M) ***

route_global_detail

#set_db route_design_detail_fix_antenna true
#set_db route_design_bottom_routing_layer 1
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_top_routing_layer 11
#set_db route_design_with_si_driven true
#set_db route_design_with_timing_driven true
#Start route_global_detail on Wed Feb  8 17:22:40 2023
#
#Generating timing data, please wait...
#9778 total nets, 70 already routed, 70 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.55 (MB), peak = 1526.34 (MB)
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
#  Generated on:      Wed Feb  8 17:22:41 2023
#  Design:            picorv32
#  Command:           route_design -global_detail -via_opt
###############################################################
Total number of fetched objects 9836
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2044.18 CPU=0:00:01.3 REAL=0:00:02.0)
Path 1: MET (6.321 ns) Late Output Delay Assertion
               View: default_emulate_view
              Group: clk
         Startpoint: (R) resetn
              Clock: (R) clk
           Endpoint: (F) mem_la_addr[30]
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
         Drv Adjust:+    0.000        0.004
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (P)    0.000 (I)
            Arrival:=   10.000        0.004

       Output Delay:-    1.000
        Uncertainty:-    0.050
        Cppr Adjust:+    0.000
      Required Time:=    8.950
       Launch Clock:=    0.004
        Input Delay:+    1.000
          Data Path:+    1.625
              Slack:=    6.321

#----------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc              Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  resetn                      -      resetn           R     (arrival)       1  0.009   0.000    1.004  
  FE_OFC0_resetn/Y            -      A->Y             R     BUFX2          67  0.009   0.117    1.122  
  g82034/Y                    -      B->Y             F     NAND2BX1        3  0.179   0.075    1.197  
  g81716__7482/Y              -      B0->Y            F     AO21X1          2  0.048   0.040    1.237  
  g81326__6161/Y              -      C->Y             R     NOR3BX1         5  0.011   0.051    1.288  
  g81300__2346/Y              -      B->Y             F     NAND2X1         1  0.087   0.040    1.328  
  g81294__6161/Y              -      B->Y             F     AND2X1         33  0.026   0.111    1.439  
  g81280__5122/Y              -      B->Y             R     NOR2X1          2  0.169   0.081    1.520  
  inc_add_382_74_g562/CO      -      B->CO            R     ADDHX1          1  0.063   0.038    1.557  
  inc_add_382_74_g561/CO      -      B->CO            R     ADDHX1          1  0.012   0.028    1.585  
  inc_add_382_74_g560/CO      -      B->CO            R     ADDHX1          1  0.011   0.028    1.613  
  inc_add_382_74_g559/CO      -      B->CO            R     ADDHX1          1  0.011   0.028    1.641  
  inc_add_382_74_g558/CO      -      B->CO            R     ADDHX1          1  0.012   0.028    1.669  
  inc_add_382_74_g557/CO      -      B->CO            R     ADDHX1          1  0.010   0.028    1.697  
  inc_add_382_74_g556/CO      -      B->CO            R     ADDHX1          1  0.012   0.028    1.725  
  inc_add_382_74_g555/CO      -      B->CO            R     ADDHX1          1  0.012   0.029    1.755  
  inc_add_382_74_g554/CO      -      B->CO            R     ADDHX1          1  0.014   0.028    1.783  
  inc_add_382_74_g553/CO      -      B->CO            R     ADDHX1          1  0.011   0.027    1.810  
  inc_add_382_74_g552/CO      -      B->CO            R     ADDHX1          1  0.010   0.027    1.838  
  inc_add_382_74_g551/CO      -      B->CO            R     ADDHX1          1  0.010   0.028    1.865  
  inc_add_382_74_g550/CO      -      B->CO            R     ADDHX1          1  0.011   0.028    1.893  
  inc_add_382_74_g549/CO      -      B->CO            R     ADDHX1          1  0.011   0.027    1.920  
  inc_add_382_74_g548/CO      -      B->CO            R     ADDHX1          1  0.010   0.028    1.948  
  inc_add_382_74_g547/CO      -      B->CO            R     ADDHX1          1  0.012   0.028    1.976  
  inc_add_382_74_g546/CO      -      B->CO            R     ADDHX1          1  0.011   0.030    2.006  
  inc_add_382_74_g545/CO      -      B->CO            R     ADDHX1          1  0.015   0.030    2.037  
  inc_add_382_74_g544/CO      -      B->CO            R     ADDHX1          1  0.015   0.030    2.067  
  inc_add_382_74_g543/CO      -      B->CO            R     ADDHX1          1  0.015   0.029    2.096  
  inc_add_382_74_g542/CO      -      B->CO            R     ADDHX1          1  0.012   0.029    2.125  
  inc_add_382_74_g541/CO      -      B->CO            R     ADDHX1          1  0.012   0.030    2.154  
  inc_add_382_74_g540/CO      -      B->CO            R     ADDHX1          1  0.014   0.028    2.183  
  inc_add_382_74_g539/CO      -      B->CO            R     ADDHX1          1  0.011   0.028    2.211  
  inc_add_382_74_g538/CO      -      B->CO            R     ADDHX1          1  0.012   0.027    2.238  
  inc_add_382_74_g537/CO      -      B->CO            R     ADDHX1          1  0.010   0.027    2.266  
  inc_add_382_74_g536/CO      -      B->CO            R     ADDHX1          1  0.011   0.028    2.294  
  inc_add_382_74_g535/CO      -      B->CO            R     ADDHX1          1  0.012   0.029    2.322  
  inc_add_382_74_g534/S       -      B->S             F     ADDHX1          1  0.013   0.039    2.362  
  g129294/Y                   -      B->Y             F     MX2X1           1  0.011   0.036    2.398  
  FE_OFC394_mem_la_addr_30/Y  -      A->Y             R     INVX1           1  0.008   0.011    2.408  
  FE_OFC395_mem_la_addr_30/Y  -      A->Y             F     INVX1           2  0.010   0.017    2.425  
  FE_OFC538_mem_la_addr_30/Y  -      A->Y             R     INVX1           1  0.021   0.049    2.474  
  FE_OFC539_mem_la_addr_30/Y  -      A->Y             F     CLKINVX20       1  0.075   0.155    2.629  
  mem_la_addr[30]             -      mem_la_addr[30]  F     -               1  0.241   0.000    2.629  
#----------------------------------------------------------------------------------------------------

###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
#  Generated on:      Wed Feb  8 17:22:43 2023
#  Design:            picorv32
#  Command:           route_design -global_detail -via_opt
###############################################################
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1413.19 (MB), peak = 1526.34 (MB)
#Library Standard Delay: 11.60ps
#Slack threshold: 23.20ps
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
#  Generated on:      Wed Feb  8 17:22:43 2023
#  Design:            picorv32
#  Command:           route_design -global_detail -via_opt
###############################################################
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1413.45 (MB), peak = 1526.34 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1419.54 (MB), peak = 1526.34 (MB)
#Default setup view is reset to default_emulate_view.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1420.17 (MB), peak = 1526.34 (MB)
#Current view: default_emulate_view 
#Current enabled view: default_emulate_view 
picorv32
#Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1356.00 (MB), peak = 1526.34 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=10046)
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Start routing data preparation on Wed Feb  8 17:22:45 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 9913 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1385.64 (MB), peak = 1526.34 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.18 (MB), peak = 1526.34 (MB)
#Merging special wires: starts on Wed Feb  8 17:22:46 2023 with memory = 1388.37 (MB), peak = 1526.34 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
#
#Connectivity extraction summary:
#70 routed net(s) are imported.
#9708 (96.64%) nets are without wires.
#268 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 10046.
#
#
#Finished routing data preparation on Wed Feb  8 17:22:46 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.29 (MB)
#Total memory = 1388.46 (MB)
#Peak memory = 1526.34 (MB)
#
#
#Start global routing on Wed Feb  8 17:22:46 2023
#
#
#Start global routing initialization on Wed Feb  8 17:22:46 2023
#
#Number of eco nets is 12
#
#Start global routing data preparation on Wed Feb  8 17:22:46 2023
#
#Start routing resource analysis on Wed Feb  8 17:22:46 2023
#
#Routing resource analysis is done on Wed Feb  8 17:22:46 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1157           0        6006    63.97%
#  Metal2         V        1105           0        6006     0.93%
#  Metal3         H        1157           0        6006     0.00%
#  Metal4         V        1105           0        6006     0.93%
#  Metal5         H        1157           0        6006     0.00%
#  Metal6         V        1105           0        6006     0.93%
#  Metal7         H        1157           0        6006     0.00%
#  Metal8         V        1105           0        6006     0.93%
#  Metal9         H        1157           0        6006     0.00%
#  Metal10        V         355          86        6006     8.52%
#  Metal11        H         422          40        6006     5.33%
#  --------------------------------------------------------------
#  Total                  10982       2.56%       66066     7.41%
#
#
#
#
#Global routing data preparation is done on Wed Feb  8 17:22:46 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1390.47 (MB), peak = 1526.34 (MB)
#
#
#Global routing initialization is done on Wed Feb  8 17:22:46 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1390.47 (MB), peak = 1526.34 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.83 (MB), peak = 1526.34 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.83 (MB), peak = 1526.34 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 3...
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1429.93 (MB), peak = 1526.34 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1430.41 (MB), peak = 1526.34 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 268 (skipped).
#Total number of routable nets = 9778.
#Total number of nets in the design = 10046.
#
#9720 routable nets have only global wires.
#58 routable nets have only detail routed wires.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#58 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------------------------------------
#          Rules   Pref Layer   Avoid Detour   Unconstrained  
#-----------------------------------------------------------
#        Default            0              0            9708  
#  NDR_ClockTree           12             12               0  
#-----------------------------------------------------------
#          Total           12             12            9708  
#-----------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------------------------------------
#          Rules   Pref Layer   Avoid Detour   Unconstrained  
#-----------------------------------------------------------
#        Default            0              0            9708  
#  NDR_ClockTree           70             70               0  
#-----------------------------------------------------------
#          Total           70             70            9708  
#-----------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2      146(2.43%)     51(0.85%)     10(0.17%)      3(0.05%)   (3.50%)
#  Metal3       10(0.17%)      4(0.07%)      1(0.02%)      0(0.00%)   (0.25%)
#  Metal4        2(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    158(0.25%)     55(0.09%)     11(0.02%)      3(0.00%)   (0.36%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
#  Overflow after GR: 0.02% H + 0.34% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   Metal1(H)   |        572.00 |        574.00 |
[hotspot] |   Metal2(V)   |          9.00 |         35.00 |
[hotspot] |   Metal3(H)   |          1.00 |          1.00 |
[hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[hotspot] |   Metal7(H)   |          0.00 |          0.00 |
[hotspot] |   Metal8(V)   |          0.00 |          0.00 |
[hotspot] |   Metal9(H)   |          0.00 |          0.00 |
[hotspot] |   Metal10(V)   |          0.00 |          0.00 |
[hotspot] |   Metal11(H)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |(Metal1   572.00 |(Metal1   574.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          4.00 |          8.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 4.00/8.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   102.59   150.47   116.28   171.00 |        4.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   109.44    27.36   116.28    34.20 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   102.59    34.20   109.44    41.04 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   102.59    88.92   109.44    95.75 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   102.59   184.68   109.44   191.52 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 173824 um.
#Total half perimeter of net bounding box = 154960 um.
#Total wire length on LAYER Metal1 = 334 um.
#Total wire length on LAYER Metal2 = 35697 um.
#Total wire length on LAYER Metal3 = 55219 um.
#Total wire length on LAYER Metal4 = 36051 um.
#Total wire length on LAYER Metal5 = 32370 um.
#Total wire length on LAYER Metal6 = 9959 um.
#Total wire length on LAYER Metal7 = 3234 um.
#Total wire length on LAYER Metal8 = 681 um.
#Total wire length on LAYER Metal9 = 257 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 23 um.
#Total number of vias = 71798
#Up-Via Summary (total 71798):
#           
#-----------------------
# Metal1          33185
# Metal2          23438
# Metal3           8520
# Metal4           4574
# Metal5           1793
# Metal6            222
# Metal7             49
# Metal8             13
# Metal9              2
# Metal10             2
#-----------------------
#                 71798 
#
#Total number of involved regular nets 1349
#Maximum src to sink distance  261.0
#Average of max src_to_sink distance  50.8
#Average of ave src_to_sink distance  32.5
#Total number of involved priority nets 12
#Maximum src to sink distance for priority net 141.6
#Average of max src_to_sink distance for priority net 64.1
#Average of ave src_to_sink distance for priority net 34.9
#Max overcon = 11 tracks.
#Total overcon = 0.36%.
#Worst layer Gcell overcon rate = 0.25%.
#
#Global routing statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = 44.97 (MB)
#Total memory = 1433.46 (MB)
#Peak memory = 1526.34 (MB)
#
#Finished global routing on Wed Feb  8 17:23:02 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1416.36 (MB), peak = 1526.34 (MB)
#Start Track Assignment.
#Done with 15821 horizontal wires in 1 hboxes and 14860 vertical wires in 1 hboxes.
#Done with 3764 horizontal wires in 1 hboxes and 3567 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       349.64 	  0.00%  	  0.00% 	  0.00%
# Metal2     33989.31 	  0.09%  	  0.00% 	  0.01%
# Metal3     52445.15 	  0.18%  	  0.00% 	  0.00%
# Metal4     34982.84 	  0.03%  	  0.00% 	  0.00%
# Metal5     26692.33 	  0.01%  	  0.00% 	  0.00%
# Metal6      6590.52 	  0.04%  	  0.00% 	  0.04%
# Metal7      3154.97 	  0.00%  	  0.00% 	  0.00%
# Metal8       662.16 	  0.00%  	  0.00% 	  0.00%
# Metal9       256.57 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11       22.99 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      159146.46  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 182071 um.
#Total half perimeter of net bounding box = 154960 um.
#Total wire length on LAYER Metal1 = 6675 um.
#Total wire length on LAYER Metal2 = 34974 um.
#Total wire length on LAYER Metal3 = 57513 um.
#Total wire length on LAYER Metal4 = 35922 um.
#Total wire length on LAYER Metal5 = 32736 um.
#Total wire length on LAYER Metal6 = 10003 um.
#Total wire length on LAYER Metal7 = 3281 um.
#Total wire length on LAYER Metal8 = 685 um.
#Total wire length on LAYER Metal9 = 260 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 23 um.
#Total number of vias = 71798
#Up-Via Summary (total 71798):
#           
#-----------------------
# Metal1          33185
# Metal2          23438
# Metal3           8520
# Metal4           4574
# Metal5           1793
# Metal6            222
# Metal7             49
# Metal8             13
# Metal9              2
# Metal10             2
#-----------------------
#                 71798 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1425.50 (MB), peak = 1526.34 (MB)
#
#number of short segments in preferred routing layers
#	Metal5    Total 
#	4         4         
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Generating the tQuantus model file automatically.
#num_tile=24090 avg_aspect_ratio=2.082489 
#Vertical num_row 55 per_row= 432 halo= 12000 
#hor_num_col = 63 final aspect_ratio= 1.726033
#Build RC corners: cpu time = 00:00:27, elapsed time = 00:00:52, memory = 1603.18 (MB), peak = 1610.25 (MB)
#
#Start Post Track Assignment Wire Spread.
#Done with 5664 horizontal wires in 1 hboxes and 4705 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Init Design Signature = -1261980517
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 9776 nets were built. 298 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:04 .
#   Increased memory =    66.68 (MB), total memory =  1520.66 (MB), peak memory =  1610.25 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1462.87 (MB), peak = 1610.25 (MB)
#RC Statistics: 45530 Res, 28866 Ground Cap, 1001 XCap (Edge to Edge)
#RC V/H edge ratio: 0.43, Avg V/H Edge Length: 3399.63 (29462), Avg L-Edge Length: 14425.47 (9391)
#Start writing rcdb into /tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/nr127101_5mvh8Y.rcdb.d
#Finish writing rcdb with 63367 nodes, 53591 edges, and 2372 xcaps
#298 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/nr127101_5mvh8Y.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2186.582M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/nr127101_5mvh8Y.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/nr127101_5mvh8Y.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 2160.582M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#Final Design Signature = -711253866
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:35
#Elapsed time = 00:01:01
#Increased memory = 28.93 (MB)
#Total memory = 1454.85 (MB)
#Peak memory = 1610.25 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
#  Generated on:      Wed Feb  8 17:24:06 2023
#  Design:            picorv32
#  Command:           route_design -global_detail -via_opt
###############################################################
Reading RCDB with compressed RC data.
Total number of fetched objects 9836
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10046,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2235.48 CPU=0:00:01.8 REAL=0:00:02.0)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 6. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 9836. 
Total number of fetched objects 9836
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10046,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2209.75 CPU=0:00:00.1 REAL=0:00:00.0)
Path 1: MET (6.156 ns) Late Output Delay Assertion
               View: default_emulate_view
              Group: clk
         Startpoint: (R) resetn
              Clock: (R) clk
           Endpoint: (F) mem_la_addr[30]
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
         Drv Adjust:+    0.000        0.006
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (P)    0.000 (I)
            Arrival:=   10.000        0.006

       Output Delay:-    1.000
        Uncertainty:-    0.050
        Cppr Adjust:+    0.000
      Required Time:=    8.950
       Launch Clock:=    0.006
        Input Delay:+    1.000
          Data Path:+    1.788
              Slack:=    6.156
     +------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point        | Flags |       Arc       | Edge |   Cell    | Fanout | Trans | Delay | Arrival | 
     |                            |       |                 |      |           |        |  (ns) |  (ns) |  (ns)   | 
     |----------------------------+-------+-----------------+------+-----------+--------+-------+-------+---------| 
     | resetn                     |       | resetn          |  R   | (arrival) |      1 | 0.012 | 0.000 |   1.006 | 
     | FE_OFC0_resetn/Y           |       | A->Y            |  R   | BUFX2     |     67 | 0.012 | 0.151 |   1.158 | 
     | g82034/Y                   |       | B->Y            |  F   | NAND2BX1  |      3 | 0.240 | 0.096 |   1.253 | 
     | g81716__7482/Y             |       | B0->Y           |  F   | AO21X1    |      2 | 0.058 | 0.043 |   1.297 | 
     | g81326__6161/Y             |       | C->Y            |  R   | NOR3BX1   |      5 | 0.014 | 0.060 |   1.357 | 
     | g81300__2346/Y             |       | B->Y            |  F   | NAND2X1   |      1 | 0.101 | 0.050 |   1.407 | 
     | g81294__6161/Y             |       | B->Y            |  F   | AND2X1    |     33 | 0.037 | 0.134 |   1.541 | 
     | g81280__5122/Y             |       | B->Y            |  R   | NOR2X1    |      2 | 0.207 | 0.095 |   1.636 | 
     | inc_add_382_74_g562/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.072 | 0.042 |   1.678 | 
     | inc_add_382_74_g561/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.017 | 0.030 |   1.708 | 
     | inc_add_382_74_g560/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.027 |   1.736 | 
     | inc_add_382_74_g559/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.028 |   1.763 | 
     | inc_add_382_74_g558/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.012 | 0.027 |   1.790 | 
     | inc_add_382_74_g557/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.029 |   1.820 | 
     | inc_add_382_74_g556/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.028 |   1.847 | 
     | inc_add_382_74_g555/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.029 |   1.877 | 
     | inc_add_382_74_g554/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.030 |   1.907 | 
     | inc_add_382_74_g553/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.029 |   1.936 | 
     | inc_add_382_74_g552/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.012 | 0.027 |   1.963 | 
     | inc_add_382_74_g551/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.030 |   1.992 | 
     | inc_add_382_74_g550/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.029 |   2.021 | 
     | inc_add_382_74_g549/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.012 | 0.027 |   2.049 | 
     | inc_add_382_74_g548/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.029 |   2.078 | 
     | inc_add_382_74_g547/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.031 |   2.108 | 
     | inc_add_382_74_g546/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.032 |   2.141 | 
     | inc_add_382_74_g545/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.018 | 0.033 |   2.174 | 
     | inc_add_382_74_g544/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.019 | 0.032 |   2.206 | 
     | inc_add_382_74_g543/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.017 | 0.030 |   2.236 | 
     | inc_add_382_74_g542/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.013 | 0.030 |   2.266 | 
     | inc_add_382_74_g541/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.030 |   2.296 | 
     | inc_add_382_74_g540/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.029 |   2.325 | 
     | inc_add_382_74_g539/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.012 | 0.030 |   2.355 | 
     | inc_add_382_74_g538/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.029 |   2.384 | 
     | inc_add_382_74_g537/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.012 | 0.027 |   2.411 | 
     | inc_add_382_74_g536/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.029 |   2.440 | 
     | inc_add_382_74_g535/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.030 |   2.470 | 
     | inc_add_382_74_g534/S      |       | B->S            |  F   | ADDHX1    |      1 | 0.014 | 0.040 |   2.510 | 
     | g129294/Y                  |       | B->Y            |  F   | MX2X1     |      1 | 0.012 | 0.036 |   2.547 | 
     | FE_OFC394_mem_la_addr_30/Y |       | A->Y            |  R   | INVX1     |      1 | 0.008 | 0.012 |   2.559 | 
     | FE_OFC395_mem_la_addr_30/Y |       | A->Y            |  F   | INVX1     |      2 | 0.014 | 0.023 |   2.582 | 
     | FE_OFC538_mem_la_addr_30/Y |       | A->Y            |  R   | INVX1     |      1 | 0.031 | 0.054 |   2.636 | 
     | FE_OFC539_mem_la_addr_30/Y |       | A->Y            |  F   | CLKINVX20 |      1 | 0.080 | 0.158 |   2.794 | 
     | mem_la_addr[30]            |       | mem_la_addr[30] |  F   |           |      1 | 0.246 | 0.000 |   2.794 | 
     +------------------------------------------------------------------------------------------------------------+ 

###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
#  Generated on:      Wed Feb  8 17:24:10 2023
#  Design:            picorv32
#  Command:           route_design -global_detail -via_opt
###############################################################
#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
#Stage 1: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1512.17 (MB), peak = 1610.25 (MB)
#Library Standard Delay: 11.60ps
#Slack threshold: 0.00ps
###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
#  Generated on:      Wed Feb  8 17:24:10 2023
#  Design:            picorv32
#  Command:           route_design -global_detail -via_opt
###############################################################
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.39 (MB), peak = 1610.25 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.39 (MB), peak = 1610.25 (MB)
Worst slack reported in the design = 8.494779 (late)

*** writeDesignTiming (0:00:00.6) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1513.07 (MB), peak = 1610.25 (MB)
Un-suppress "**WARN ..." messages.
picorv32
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 9776
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.11 (MB), peak = 1610.25 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 9776
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 664 horizontal wires in 1 hboxes and 541 vertical wires in 1 hboxes.
#Done with 120 horizontal wires in 1 hboxes and 122 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       350.84 	  0.00%  	  0.00% 	  0.00%
# Metal2     33982.92 	  0.04%  	  0.00% 	  0.01%
# Metal3     52450.27 	  0.15%  	  0.00% 	  0.00%
# Metal4     34987.49 	  0.02%  	  0.00% 	  0.00%
# Metal5     26691.19 	  0.01%  	  0.00% 	  0.00%
# Metal6      6588.54 	  0.07%  	  0.00% 	  0.07%
# Metal7      3154.49 	  0.00%  	  0.00% 	  0.00%
# Metal8       662.16 	  0.00%  	  0.00% 	  0.00%
# Metal9       256.57 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11       22.99 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      159147.44  	  0.07% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 182048 um.
#Total half perimeter of net bounding box = 154960 um.
#Total wire length on LAYER Metal1 = 6974 um.
#Total wire length on LAYER Metal2 = 35100 um.
#Total wire length on LAYER Metal3 = 57282 um.
#Total wire length on LAYER Metal4 = 35790 um.
#Total wire length on LAYER Metal5 = 32670 um.
#Total wire length on LAYER Metal6 = 9986 um.
#Total wire length on LAYER Metal7 = 3279 um.
#Total wire length on LAYER Metal8 = 684 um.
#Total wire length on LAYER Metal9 = 260 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 23 um.
#Total number of vias = 71798
#Up-Via Summary (total 71798):
#           
#-----------------------
# Metal1          33185
# Metal2          23438
# Metal3           8520
# Metal4           4574
# Metal5           1793
# Metal6            222
# Metal7             49
# Metal8             13
# Metal9              2
# Metal10             2
#-----------------------
#                 71798 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1471.95 (MB), peak = 1610.25 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:28
#Increased memory = 100.46 (MB)
#Total memory = 1460.12 (MB)
#Peak memory = 1610.25 (MB)
#Start reading timing information from file .timing_file_127101.tif.gz ...
#Read in timing information for 409 ports, 8885 instances from timing file .timing_file_127101.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 23
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        6        5       11
#	Metal2        0       12       12
#	Totals        6       17       23
#679 out of 8885 instances (7.6%) need to be verified(marked ipoed), dirty area = 4.9%.
#20.9% of the total area is being checked for drcs
#20.9% of the total area was checked
#   number of violations = 23
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        6        5       11
#	Metal2        0       12       12
#	Totals        6       17       23
#cpu time = 00:01:14, elapsed time = 00:01:14, memory = 1596.55 (MB), peak = 1610.25 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1        7        8
#	Totals        1        7        8
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1606.99 (MB), peak = 1610.25 (MB)
#start 2nd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1        8        9
#	Totals        1        8        9
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1610.62 (MB), peak = 1610.71 (MB)
#start 3rd optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1613.03 (MB), peak = 1613.12 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 183012 um.
#Total half perimeter of net bounding box = 154960 um.
#Total wire length on LAYER Metal1 = 3144 um.
#Total wire length on LAYER Metal2 = 42484 um.
#Total wire length on LAYER Metal3 = 55031 um.
#Total wire length on LAYER Metal4 = 36896 um.
#Total wire length on LAYER Metal5 = 30884 um.
#Total wire length on LAYER Metal6 = 10283 um.
#Total wire length on LAYER Metal7 = 3356 um.
#Total wire length on LAYER Metal8 = 697 um.
#Total wire length on LAYER Metal9 = 223 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 10 um.
#Total number of vias = 77321
#Up-Via Summary (total 77321):
#           
#-----------------------
# Metal1          34444
# Metal2          26280
# Metal3           9743
# Metal4           4693
# Metal5           1868
# Metal6            227
# Metal7             49
# Metal8             13
# Metal9              2
# Metal10             2
#-----------------------
#                 77321 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:19
#Elapsed time = 00:01:19
#Increased memory = 4.96 (MB)
#Total memory = 1465.09 (MB)
#Peak memory = 1613.13 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1483.84 (MB), peak = 1613.13 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 183012 um.
#Total half perimeter of net bounding box = 154960 um.
#Total wire length on LAYER Metal1 = 3144 um.
#Total wire length on LAYER Metal2 = 42484 um.
#Total wire length on LAYER Metal3 = 55031 um.
#Total wire length on LAYER Metal4 = 36896 um.
#Total wire length on LAYER Metal5 = 30884 um.
#Total wire length on LAYER Metal6 = 10283 um.
#Total wire length on LAYER Metal7 = 3356 um.
#Total wire length on LAYER Metal8 = 697 um.
#Total wire length on LAYER Metal9 = 223 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 10 um.
#Total number of vias = 77321
#Up-Via Summary (total 77321):
#           
#-----------------------
# Metal1          34444
# Metal2          26280
# Metal3           9743
# Metal4           4693
# Metal5           1868
# Metal6            227
# Metal7             49
# Metal8             13
# Metal9              2
# Metal10             2
#-----------------------
#                 77321 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 183012 um.
#Total half perimeter of net bounding box = 154960 um.
#Total wire length on LAYER Metal1 = 3144 um.
#Total wire length on LAYER Metal2 = 42484 um.
#Total wire length on LAYER Metal3 = 55031 um.
#Total wire length on LAYER Metal4 = 36896 um.
#Total wire length on LAYER Metal5 = 30884 um.
#Total wire length on LAYER Metal6 = 10283 um.
#Total wire length on LAYER Metal7 = 3356 um.
#Total wire length on LAYER Metal8 = 697 um.
#Total wire length on LAYER Metal9 = 223 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 10 um.
#Total number of vias = 77321
#Up-Via Summary (total 77321):
#           
#-----------------------
# Metal1          34444
# Metal2          26280
# Metal3           9743
# Metal4           4693
# Metal5           1868
# Metal6            227
# Metal7             49
# Metal8             13
# Metal9              2
# Metal10             2
#-----------------------
#                 77321 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1569.61 (MB), peak = 1613.13 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Feb  8 17:25:41 2023
#
#
#Start Post Route Wire Spread.
#Done with 2868 horizontal wires in 2 hboxes and 2366 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 185061 um.
#Total half perimeter of net bounding box = 154960 um.
#Total wire length on LAYER Metal1 = 3164 um.
#Total wire length on LAYER Metal2 = 42753 um.
#Total wire length on LAYER Metal3 = 55728 um.
#Total wire length on LAYER Metal4 = 37537 um.
#Total wire length on LAYER Metal5 = 31243 um.
#Total wire length on LAYER Metal6 = 10337 um.
#Total wire length on LAYER Metal7 = 3362 um.
#Total wire length on LAYER Metal8 = 697 um.
#Total wire length on LAYER Metal9 = 225 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 10 um.
#Total number of vias = 77321
#Up-Via Summary (total 77321):
#           
#-----------------------
# Metal1          34444
# Metal2          26280
# Metal3           9743
# Metal4           4693
# Metal5           1868
# Metal6            227
# Metal7             49
# Metal8             13
# Metal9              2
# Metal10             2
#-----------------------
#                 77321 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1597.40 (MB), peak = 1613.13 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1487.97 (MB), peak = 1613.13 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 185061 um.
#Total half perimeter of net bounding box = 154960 um.
#Total wire length on LAYER Metal1 = 3164 um.
#Total wire length on LAYER Metal2 = 42753 um.
#Total wire length on LAYER Metal3 = 55728 um.
#Total wire length on LAYER Metal4 = 37537 um.
#Total wire length on LAYER Metal5 = 31243 um.
#Total wire length on LAYER Metal6 = 10337 um.
#Total wire length on LAYER Metal7 = 3362 um.
#Total wire length on LAYER Metal8 = 697 um.
#Total wire length on LAYER Metal9 = 225 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 10 um.
#Total number of vias = 77321
#Up-Via Summary (total 77321):
#           
#-----------------------
# Metal1          34444
# Metal2          26280
# Metal3           9743
# Metal4           4693
# Metal5           1868
# Metal6            227
# Metal7             49
# Metal8             13
# Metal9              2
# Metal10             2
#-----------------------
#                 77321 
#
#route_detail Statistics:
#Cpu time = 00:01:35
#Elapsed time = 00:01:35
#Increased memory = 7.01 (MB)
#Total memory = 1467.13 (MB)
#Peak memory = 1613.13 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:02:43
#Elapsed time = 00:03:09
#Increased memory = 73.49 (MB)
#Total memory = 1432.86 (MB)
#Peak memory = 1613.13 (MB)
#Number of warnings = 1
#Total number of warnings = 41
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed Feb  8 17:25:49 2023
#
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
#Default setup view is reset to default_emulate_view.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       route_design
#route_design: cpu time = 00:02:44, elapsed time = 00:03:10, memory = 1418.94 (MB), peak = 1613.13 (MB)
#% End route_design (date=02/08 17:25:50, total cpu=0:02:44, real=0:03:10, peak res=1613.1M, current mem=1418.9M)
@file 86:
@file 87: # default is 'single'. 
@file 88: # Set here to 'ocv' because postroute says so
@file 89: set_db timing_analysis_type ocv
@file 90:
@file 91: # Optimize yet again after routing
@file 92: opt_design -post_route
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1418.9M, totSessionCpu=0:07:53 **
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1440.9M, totSessionCpu=0:07:53 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2126.5M, init mem=2126.5M)
*info: Placed = 8885           (Fixed = 69)
*info: Unplaced = 0           
Placement Density:75.03%(27202/36254)
Placement Density (including fixed std cells):75.03%(27202/36254)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2126.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
#num needed restored net=0
#need_extraction net=0 (total=10046)
#Start routing data preparation on Wed Feb  8 17:25:51 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 9913 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.13 (MB), peak = 1613.13 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1457.45 (MB), peak = 1613.13 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1463.52 (MB), peak = 1613.13 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Wed Feb  8 17:26:00 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 9913 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1452.48 (MB), peak = 1613.13 (MB)
#Start routing data preparation on Wed Feb  8 17:26:00 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 9913 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1452.50 (MB), peak = 1613.13 (MB)
#Init Design Signature = -1547496551
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 9776 nets were built. 187 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:07, elapsed time = 00:00:07 .
#   Increased memory =    97.13 (MB), total memory =  1550.16 (MB), peak memory =  1613.13 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1492.46 (MB), peak = 1613.13 (MB)
#RC Statistics: 55272 Res, 30717 Ground Cap, 1599 XCap (Edge to Edge)
#RC V/H edge ratio: 0.41, Avg V/H Edge Length: 3359.65 (31588), Avg L-Edge Length: 8452.07 (18022)
#Start writing rcdb into /tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/nr127101_vn7KFJ.rcdb.d
#Finish writing rcdb with 65218 nodes, 55442 edges, and 3590 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1496.98 (MB), peak = 1613.13 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/nr127101_vn7KFJ.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2180.531M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/nr127101_vn7KFJ.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/nr127101_vn7KFJ.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 2156.531M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:14
#Elapsed time = 00:00:17
#Increased memory = 58.06 (MB)
#Total memory = 1494.19 (MB)
#Peak memory = 1613.13 (MB)
#
#187 inserted nodes are removed
#Final Design Signature = -1547496551
Reading RCDB with compressed RC data.
AAE DB initialization (MEM=2145.61 CPU=0:00:00.2 REAL=0:00:00.0) 
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.144531)
Total number of fetched objects 9836
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:00:47.0 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:47.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), mem = 0.0M
_______________________________________________________________________
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.144531)
Total number of fetched objects 9836
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:00:47.0 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:00:47.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), mem = 0.0M

Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2155.14)
Total number of fetched objects 9836
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10046,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2220.26 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2202.72 CPU=0:00:02.2 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2202.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2202.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2174.84)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 10. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 9836. 
Total number of fetched objects 9836
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10046,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2180.99 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2180.99 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:08:15 mem=2181.0M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.314  |  6.685  |  8.582  |  6.314  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2364   |  2053   |   58    |   767   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.032%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:23, real = 0:00:26, mem = 1488.6M, totSessionCpu=0:08:15 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=70, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  9976 (unrouted=268, trialRouted=0, noStatus=0, routed=9708, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 69 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    route_type is set for at least one key
    source_driver is set for at least one key
    target_insertion_delay is set for at least one key
    target_max_trans is set for at least one key
    target_max_trans_sdc is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): ClockTrack_ccopt_autotrimmed (default: default)
      route_type (trunk): ClockTrack_ccopt_autotrimmed (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: BUFX2/A BUFX2/Y (default: )
    For power domain auto-default:
      Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
      Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
      Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 36248.751um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: cts_route_type.
    Trunk/Leaf Routing info:
      Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
      Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
    For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
      Slew time target (leaf):    0.150ns
      Slew time target (trunk):   0.150ns
      Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.048ns
      Buffer max distance: 1391.875um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1358.916um, saturatedSlew=0.117ns, speed=12100.762um per ns, cellArea=6.040um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=841.640um, saturatedSlew=0.073ns, speed=14169.032um per ns, cellArea=7.721um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.522um, saturatedSlew=0.120ns, speed=8835.968um per ns, cellArea=10.631um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.152um, saturatedSlew=0.120ns, speed=8839.175um per ns, cellArea=9.667um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
      Sources:                     pin clk
      Total number of sinks:       1960
      Delay constrained sinks:     1960
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default_emulate_delay_corner:setup.late:
      Skew target:                 0.100ns
    Primary reporting skew groups are:
    skew_group clk/default_emulate_constraint_mode with 1960 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        68      [min=3, max=178, avg=84, sd=56, total=5738]
       0          1         2      [min=23, max=301, avg=162, sd=196, total=324]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    ------------------------------------------------------------------------
    Layer              Via Cell      Res.     Cap.     RC       Top of Stack
    Range                            (Ohm)    (fF)     (fs)     Only
    ------------------------------------------------------------------------
    Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
    Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
    Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
    Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
    Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
    Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
    Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
    Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
    Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
    Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
    ------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule NDR_ClockTree):
    
    ------------------------------------------------------------------------
    Layer              Via Cell      Res.     Cap.     RC       Top of Stack
    Range                            (Ohm)    (fF)     (fs)     Only
    ------------------------------------------------------------------------
    Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
    Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
    Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
    Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
    Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
    Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
    Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
    Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
    Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
    Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
    ------------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:03.1 real=0:00:03.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Validating CTS configuration
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
    cell areas       : b=34.200um^2, i=0.000um^2, icg=390.906um^2, nicg=0.000um^2, l=0.000um^2, total=425.106um^2
    cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
    sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.936pF, total=0.995pF
    wire lengths     : top=0.000um, trunk=788.325um, leaf=11507.605um, total=12295.930um
    hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5701.910um, total=6038.340um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.150ns count=9 avg=0.015ns sd=0.012ns min=0.009ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=61 avg=0.060ns sd=0.030ns min=0.012ns max=0.146ns {55 <= 0.090ns, 5 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
     ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 23 TLATNTSCAX2: 30 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.152, avg=0.138, sd=0.009], skew [0.051 vs 0.100], 100% {0.101, 0.152} (wid=0.010 ws=0.007) (gid=0.144 gs=0.048)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 70, tested: 70, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
    cell areas       : b=34.200um^2, i=0.000um^2, icg=390.906um^2, nicg=0.000um^2, l=0.000um^2, total=425.106um^2
    cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
    sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.936pF, total=0.995pF
    wire lengths     : top=0.000um, trunk=788.325um, leaf=11507.605um, total=12295.930um
    hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5701.910um, total=6038.340um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.150ns count=9 avg=0.015ns sd=0.012ns min=0.009ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=61 avg=0.060ns sd=0.030ns min=0.012ns max=0.146ns {55 <= 0.090ns, 5 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
     ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 23 TLATNTSCAX2: 30 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.152, avg=0.138, sd=0.009], skew [0.051 vs 0.100], 100% {0.101, 0.152} (wid=0.010 ws=0.007) (gid=0.144 gs=0.048)
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      Fixing DRVs
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=11, i=0, icg=58, nicg=0, l=0, total=69
    cell areas       : b=34.200um^2, i=0.000um^2, icg=390.906um^2, nicg=0.000um^2, l=0.000um^2, total=425.106um^2
    cell capacitance : b=0.010pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.026pF
    sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.936pF, total=0.995pF
    wire lengths     : top=0.000um, trunk=788.325um, leaf=11507.605um, total=12295.930um
    hp wire lengths  : top=0.000um, trunk=336.430um, leaf=5701.910um, total=6038.340um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.150ns count=9 avg=0.015ns sd=0.012ns min=0.009ns max=0.046ns {9 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=61 avg=0.060ns sd=0.030ns min=0.012ns max=0.146ns {55 <= 0.090ns, 5 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 1 <= 0.150ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX6: 6 CLKBUFX4: 2 CLKBUFX3: 2 
     ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 23 TLATNTSCAX2: 30 
  Primary reporting skew groups PRO final:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO final:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.101, max=0.152, avg=0.138, sd=0.009], skew [0.051 vs 0.100], 100% {0.101, 0.152} (wid=0.010 ws=0.007) (gid=0.144 gs=0.048)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=70, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  9976 (unrouted=268, trialRouted=0, noStatus=0, routed=9708, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:04.1 real=0:00:04.1)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      PRO
**INFO: Start fixing DRV (Mem = 2168.41M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
Info: 70 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:20.3/0:09:38.3 (0.9), mem = 2168.4M
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|   234|   234|    -0.22|     0|     0|     0|     0|     0|     0|     6.31|     0.00|       0|       0|       0|  75.03|          |         |
|     0|     0|     0.00|   234|   234|    -0.20|     0|     0|     0|     0|     0|     0|     6.31|     0.00|       0|       0|       0|  75.03| 0:00:01.0|  2338.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 5 has 70 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2338.6M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:08:24.2/0:09:42.2 (0.9), mem = 2319.5M
drv optimizer changes nothing and skips place_detail
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:31, real = 0:00:35, mem = 1583.0M, totSessionCpu=0:08:24 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 2278.48M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=2278.5M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.314  |  6.685  |  8.580  |  6.314  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2364   |  2053   |   58    |   767   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.032%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:32, real = 0:00:36, mem = 1583.0M, totSessionCpu=0:08:25 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:32, real = 0:00:36, mem = 1580.1M, totSessionCpu=0:08:25 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2268.95M, totSessionCpu=0:08:25).
**opt_design ... cpu = 0:00:32, real = 0:00:36, mem = 1580.1M, totSessionCpu=0:08:25 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_ClockTree"
Worst Slack : 6.685 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_ClockTree"
Worst Slack : 6.314 ns
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.314  |  6.685  |  8.580  |  6.314  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2364   |  2053   |   58    |   767   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.032%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:00:33, real = 0:00:37, mem = 1494.5M, totSessionCpu=0:08:26 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:08:26 mem=2183.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2183.7MB
Summary Report:
Instances move: 0 (out of 8816 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2183.7MB
*** Finished place_detail (0:08:26 mem=2183.7M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

route_global_detail

#set_db route_design_detail_fix_antenna true
#set_db route_design_bottom_routing_layer 1
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_top_routing_layer 11
#set_db route_design_with_eco true
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven false
#Start route_global_detail on Wed Feb  8 17:26:27 2023
#
#num needed restored net=0
#need_extraction net=0 (total=10046)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Wed Feb  8 17:26:28 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 9913 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1490.41 (MB), peak = 1613.13 (MB)
#Merging special wires: starts on Wed Feb  8 17:26:28 2023 with memory = 1490.41 (MB), peak = 1613.13 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Feb  8 17:26:28 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.83 (MB)
#Total memory = 1490.41 (MB)
#Peak memory = 1613.13 (MB)
#
#
#Start global routing on Wed Feb  8 17:26:28 2023
#
#
#Start global routing initialization on Wed Feb  8 17:26:28 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.83 (MB)
#Total memory = 1490.41 (MB)
#Peak memory = 1613.13 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.34 (MB), peak = 1613.13 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 185061 um.
#Total half perimeter of net bounding box = 154960 um.
#Total wire length on LAYER Metal1 = 3164 um.
#Total wire length on LAYER Metal2 = 42753 um.
#Total wire length on LAYER Metal3 = 55728 um.
#Total wire length on LAYER Metal4 = 37537 um.
#Total wire length on LAYER Metal5 = 31243 um.
#Total wire length on LAYER Metal6 = 10337 um.
#Total wire length on LAYER Metal7 = 3362 um.
#Total wire length on LAYER Metal8 = 697 um.
#Total wire length on LAYER Metal9 = 225 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 10 um.
#Total number of vias = 77321
#Up-Via Summary (total 77321):
#           
#-----------------------
# Metal1          34444
# Metal2          26280
# Metal3           9743
# Metal4           4693
# Metal5           1868
# Metal6            227
# Metal7             49
# Metal8             13
# Metal9              2
# Metal10             2
#-----------------------
#                 77321 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 3.55 (MB)
#Total memory = 1493.96 (MB)
#Peak memory = 1613.13 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1512.77 (MB), peak = 1613.13 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 185061 um.
#Total half perimeter of net bounding box = 154960 um.
#Total wire length on LAYER Metal1 = 3164 um.
#Total wire length on LAYER Metal2 = 42753 um.
#Total wire length on LAYER Metal3 = 55728 um.
#Total wire length on LAYER Metal4 = 37537 um.
#Total wire length on LAYER Metal5 = 31243 um.
#Total wire length on LAYER Metal6 = 10337 um.
#Total wire length on LAYER Metal7 = 3362 um.
#Total wire length on LAYER Metal8 = 697 um.
#Total wire length on LAYER Metal9 = 225 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 10 um.
#Total number of vias = 77321
#Up-Via Summary (total 77321):
#           
#-----------------------
# Metal1          34444
# Metal2          26280
# Metal3           9743
# Metal4           4693
# Metal5           1868
# Metal6            227
# Metal7             49
# Metal8             13
# Metal9              2
# Metal10             2
#-----------------------
#                 77321 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 185061 um.
#Total half perimeter of net bounding box = 154960 um.
#Total wire length on LAYER Metal1 = 3164 um.
#Total wire length on LAYER Metal2 = 42753 um.
#Total wire length on LAYER Metal3 = 55728 um.
#Total wire length on LAYER Metal4 = 37537 um.
#Total wire length on LAYER Metal5 = 31243 um.
#Total wire length on LAYER Metal6 = 10337 um.
#Total wire length on LAYER Metal7 = 3362 um.
#Total wire length on LAYER Metal8 = 697 um.
#Total wire length on LAYER Metal9 = 225 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 10 um.
#Total number of vias = 77321
#Up-Via Summary (total 77321):
#           
#-----------------------
# Metal1          34444
# Metal2          26280
# Metal3           9743
# Metal4           4693
# Metal5           1868
# Metal6            227
# Metal7             49
# Metal8             13
# Metal9              2
# Metal10             2
#-----------------------
#                 77321 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Feb  8 17:26:34 2023
#
#
#Start Post Route Wire Spread.
#Done with 132 horizontal wires in 2 hboxes and 219 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 185111 um.
#Total half perimeter of net bounding box = 154960 um.
#Total wire length on LAYER Metal1 = 3164 um.
#Total wire length on LAYER Metal2 = 42757 um.
#Total wire length on LAYER Metal3 = 55751 um.
#Total wire length on LAYER Metal4 = 37554 um.
#Total wire length on LAYER Metal5 = 31248 um.
#Total wire length on LAYER Metal6 = 10337 um.
#Total wire length on LAYER Metal7 = 3362 um.
#Total wire length on LAYER Metal8 = 697 um.
#Total wire length on LAYER Metal9 = 225 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 10 um.
#Total number of vias = 77321
#Up-Via Summary (total 77321):
#           
#-----------------------
# Metal1          34444
# Metal2          26280
# Metal3           9743
# Metal4           4693
# Metal5           1868
# Metal6            227
# Metal7             49
# Metal8             13
# Metal9              2
# Metal10             2
#-----------------------
#                 77321 
#
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1555.43 (MB), peak = 1613.13 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 185111 um.
#Total half perimeter of net bounding box = 154960 um.
#Total wire length on LAYER Metal1 = 3164 um.
#Total wire length on LAYER Metal2 = 42757 um.
#Total wire length on LAYER Metal3 = 55751 um.
#Total wire length on LAYER Metal4 = 37554 um.
#Total wire length on LAYER Metal5 = 31248 um.
#Total wire length on LAYER Metal6 = 10337 um.
#Total wire length on LAYER Metal7 = 3362 um.
#Total wire length on LAYER Metal8 = 697 um.
#Total wire length on LAYER Metal9 = 225 um.
#Total wire length on LAYER Metal10 = 6 um.
#Total wire length on LAYER Metal11 = 10 um.
#Total number of vias = 77321
#Up-Via Summary (total 77321):
#           
#-----------------------
# Metal1          34444
# Metal2          26280
# Metal3           9743
# Metal4           4693
# Metal5           1868
# Metal6            227
# Metal7             49
# Metal8             13
# Metal9              2
# Metal10             2
#-----------------------
#                 77321 
#
#route_detail Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 4.25 (MB)
#Total memory = 1494.66 (MB)
#Peak memory = 1613.13 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = -6.65 (MB)
#Total memory = 1490.18 (MB)
#Peak memory = 1613.13 (MB)
#Number of warnings = 1
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Wed Feb  8 17:26:37 2023
#
**opt_design ... cpu = 0:00:43, real = 0:00:47, mem = 1489.8M, totSessionCpu=0:08:36 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Initializing multi-corner resistance tables ...
#num needed restored net=0
#need_extraction net=0 (total=10046)
#Start routing data preparation on Wed Feb  8 17:26:37 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 9913 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1494.30 (MB), peak = 1613.13 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1521.91 (MB), peak = 1613.13 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1528.06 (MB), peak = 1613.13 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Wed Feb  8 17:26:46 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 9913 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1516.70 (MB), peak = 1613.13 (MB)
#Start routing data preparation on Wed Feb  8 17:26:46 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 9913 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1516.74 (MB), peak = 1613.13 (MB)
#Init Design Signature = -755169710
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 9776 nets were built. 188 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:07, elapsed time = 00:00:07 .
#   Increased memory =    96.71 (MB), total memory =  1613.50 (MB), peak memory =  1613.51 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1561.06 (MB), peak = 1613.54 (MB)
#RC Statistics: 55277 Res, 30722 Ground Cap, 1596 XCap (Edge to Edge)
#RC V/H edge ratio: 0.41, Avg V/H Edge Length: 3359.04 (31582), Avg L-Edge Length: 8460.65 (18044)
#Start writing rcdb into /tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/nr127101_f2aoZI.rcdb.d
#Finish writing rcdb with 65223 nodes, 55447 edges, and 3586 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1565.83 (MB), peak = 1613.54 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/nr127101_f2aoZI.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2233.863M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/nr127101_f2aoZI.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_127101_cn98.it.auth.gr_grigpavl_2Jh12j/nr127101_f2aoZI.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 2209.863M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:14
#Elapsed time = 00:00:17
#Increased memory = 60.67 (MB)
#Total memory = 1555.00 (MB)
#Peak memory = 1613.54 (MB)
#
#188 inserted nodes are removed
#Final Design Signature = -884491306
**opt_design ... cpu = 0:00:59, real = 0:01:05, mem = 1473.2M, totSessionCpu=0:08:51 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2175.33)
Reading RCDB with compressed RC data.
Total number of fetched objects 9836
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10046,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2232.18 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2232.18 CPU=0:00:02.2 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2232.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2232.2M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2196.3)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 10. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 9836. 
Total number of fetched objects 9836
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 10046,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2202.45 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2202.45 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:08:56 mem=2202.4M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.314  |  6.685  |  8.582  |  6.314  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2364   |  2053   |   58    |   767   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.032%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:01:03, real = 0:01:10, mem = 1520.3M, totSessionCpu=0:08:56 **
**opt_design ... cpu = 0:01:03, real = 0:01:10, mem = 1520.3M, totSessionCpu=0:08:56 **
Executing marking Critical Nets1
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:01:03, real = 0:01:10, mem = 1520.3M, totSessionCpu=0:08:56 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2179.71M, totSessionCpu=0:08:56).
**opt_design ... cpu = 0:01:04, real = 0:01:10, mem = 1520.5M, totSessionCpu=0:08:56 **

[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       postroute.recovery
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:04, real = 0:01:11, mem = 1520.2M, totSessionCpu=0:08:57 **

------------------------------------------------------------
     opt_design Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  6.314  |  6.685  |  8.582  |  6.314  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2364   |  2053   |   58    |   767   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.032%
Total number of glitch violations: 0
------------------------------------------------------------
**opt_design ... cpu = 0:01:05, real = 0:01:13, mem = 1520.6M, totSessionCpu=0:08:58 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
      timing.setup.tns  timing.setup.wns  snapshot
UM:*          0.000 ns          6.314 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       opt_design_postroute
Info: Destroy the CCOpt slew target map.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      timing.setup.tns  timing.setup.wns  snapshot
UM:                                       postroute
@file 93:
@file 94: report_area > $LAYOUT_REPORTS/area_postroute.txt
@file 95: report_power > $LAYOUT_REPORTS/power_postroute.txt
default_emulate_view
@file 96: report_gate_count -out_file $LAYOUT_REPORTS/gates_postroute.txt
Gate area 1.0260 um^2
[0] picorv32 Gates=26512 Cells=8885 Area=27202.0 um^2
@file 97: report_qor -format text -file $LAYOUT_REPORTS/qor_postroute.txt
@file 98: report_route -summary > $LAYOUT_REPORTS/route_postroute.txt
@file 99:
@file 100: time_design -post_route -slack_report > $LAYOUT_REPORTS/timing_setup_postroute.txt
@file 101: time_design -post_route -hold -slack_report > $LAYOUT_REPORTS/timing_hold_postroute.txt
@file 102: set_db timing_analysis_type single
@file 103:
@file 104: # Run DRC+connectivity checks
@file 105: set_db check_drc_disable_rules {}
@file 106: set_db check_drc_implant true
@file 107: set_db check_drc_implant_across_rows false
@file 108: set_db check_drc_ndr_spacing false
@file 109: set_db check_drc_check_only default
@file 110: set_db check_drc_inside_via_def false
@file 111: set_db check_drc_exclude_pg_net false
@file 112: set_db check_drc_ignore_trial_route false
@file 113: set_db check_drc_use_min_spacing_on_block_obs auto
@file 114: set_db check_drc_report $LAYOUT_REPORTS/picorv32.drc.rpt
@file 115: set_db check_drc_limit 1000
@file 116:
@file 117: check_drc
#-report /mnt/scratch_b/users/g/grigpavl/project-asic-2022/out/layout-reports/picorv32.drc.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 2130.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 73.920 73.920} 1 of 9
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {73.920 0.000 147.840 73.920} 2 of 9
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {147.840 0.000 221.000 73.920} 3 of 9
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 73.920 73.920 147.840} 4 of 9
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {73.920 73.920 147.840 147.840} 5 of 9
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {147.840 73.920 221.000 147.840} 6 of 9
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 147.840 73.920 219.830} 7 of 9
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {73.920 147.840 147.840 219.830} 8 of 9
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {147.840 147.840 221.000 219.830} 9 of 9
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:03.1  ELAPSED TIME: 3.00  MEM: 0.0M) ***

@file 118: check_connectivity -type all
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Feb  8 17:27:16 2023

Design Name: picorv32
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (221.0000, 219.8300)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 17:27:17 **** Processed 5000 nets.
**** 17:27:17 **** Processed 10000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Feb  8 17:27:17 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 0.000M)

@file 119:
@file 120: # Fill unused space with metal
@file 121: set_metal_fill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 } -opc_active_spacing 0.200 -min_density 10.00
@file 122: add_metal_fill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 } -nets { VSS VDD }
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_127101.conf) Unknown option '2'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_127101.conf) Unknown option '0'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_127101.conf) Unknown option '2'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_127101.conf) Unknown option '0'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_127101.conf) Unknown option '2'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_127101.conf) Unknown option '0'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_127101.conf) Unknown option '2'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_127101.conf) Unknown option '0'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_127101.conf) Unknown option '2'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_127101.conf) Unknown option '0'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_127101.conf) Unknown option '2'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_127101.conf) Unknown option '0'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.7'!
**WARN: (from .metalfill_127101.conf) Unknown option '2'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.7'!
**WARN: (from .metalfill_127101.conf) Unknown option '0'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.8'!
**WARN: (from .metalfill_127101.conf) Unknown option '2'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.8'!
**WARN: (from .metalfill_127101.conf) Unknown option '0'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.9'!
**WARN: (from .metalfill_127101.conf) Unknown option '2'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.9'!
**WARN: (from .metalfill_127101.conf) Unknown option '0'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.10'!
**WARN: (from .metalfill_127101.conf) Unknown option '2'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.10'!
**WARN: (from .metalfill_127101.conf) Unknown option '0'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.11'!
**WARN: (from .metalfill_127101.conf) Unknown option '2'!
**WARN: (from .metalfill_127101.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.11'!
**WARN: (from .metalfill_127101.conf) Unknown option '0'!
**WARN: (IMPMF-141):	Layer [1] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [2] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [3] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [4] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [5] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [6] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [7] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [8] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [9] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [10] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [11] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
************************
Timing Aware on 
P/G Nets: 133
Signal Nets: 9843
Clock Nets: 70
************************
Density calculation ...... Slot :   1 of   1
Density calculation ...... Slot :   1 of   1
End of Density Calculation : cpu time : 0:00:03.4, real time : 0:00:03.0, peak mem : 2200.74 megs
Process data during iteration   1 in region   0 of 1.
End metal filling: cpu:  0:00:05.5,  real:  0:00:05.0,  peak mem:  2228.10  megs.
@file 123:
@file 124:
@file 125: # Sign-off STA (not working: extraction fails with sth like
@file 126: # "Metal3 is referred to in LEF but doesnt exist in tech file"
@file 127: #
@file 128: # Extract parasitics
@file 129: # set_db extract_rc_engine post_route
@file 130: # set_db extract_rc_effort_level signoff
@file 131: # set_db extract_rc_coupled true
@file 132: #
@file 133: # extract_rc
@file 134: #
#@ End verbose source layout_flow.tcl
@innovus 2> exit


*** Memory Usage v#1 (Current mem = 2187.102M, initial mem = 264.809M) ***
*** Message Summary: 1373 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:09:43, real=0:18:47, mem=2187.1M) ---
