
{{DEVELOPMENT}} --------(((DEBUGINFO)))--------{{DEVELOPMENT}} 

 DRIVER SYMBOLS (alphabet order)
-------------------------------
Abstract=Common\TimerUnit_LDDAbstract.inc
Base=PIT_BASE_PTR
ChannelEvents=0
CounterMax=4294967295
Description_HWEnDi=Enables or disables the peripheral(s) associated with the component. The method is called automatically as a part of the Enable and Disable methods and several internal methods.
Description_Interrupt=The method services the interrupt of the selected peripheral(s) and eventually invokes event(s) of the component.
Description_SetClockConfiguration=This method changes the clock configuration. During a clock configuration change the component changes it's setting immediately upon a request.
DriverAuthor=Radim Hluchan
DriverDate=05.03.2010
DriverVersion=01.09
EndOfInterface=
EventCount=9
EventsMask=LDD_TIMERUNIT_ON_COUNTER_RESTART
IntProperty=ModuloInt
InterruptName=INT_PIT
InterruptPriority=2
MainModuleSpecCtrlReg=PIT_TCTRL0
MainModuleSpecFlagReg=PIT_TFLG0
MainModuleSpecLoadReg=PIT_LDVAL0
MethodCount=22
NS=1
NumberOfCaptureChannels=0
NumberOfCompareChannels=0
PITchan=0
PITidx=PIT_PDD_CHANNEL_0
ParDeviceDataPtr=
ParUserDataPtr=
RTOSAdap_alloc_interrupt_INT_PIT=
RTOSAdap_alloc_object_DeviceDataPrv=
RTOSAdap_defParam_allocatedDevice=PIT
RTOSAdap_defParam_allocatedDeviceBaseAddr=1073967104
RTOSAdap_defParam_componentInstanceName=PIT0
RTOSAdap_defParam_componentType=TimerUnit_LDD
RTOSAdap_defParam_genReentrantMethods=no
RTOSAdap_defParam_simpleComponentType=TimerUnit_LDD
RTOSAdap_intVectorName_PIT0_Interrupt=INT_PIT
RTOSAdap_intVectorPropertySymbol_INT_PIT=ModuloInt
RTOSAdap_isrFunctionName_INT_PIT=PIT0_Interrupt
ReentrantMethods=no
RegType=uint32_t
RetVal=
Settings=Common\TimerUnit_LDDSettings.inc
Tmg_PeriodCompareValue_Same=yes
ValueTypeMax=4294967295
loc_ObjDefSuffix=
loc_Param_Align=undef
loc_Param_Zero=undef
loc_componentInstanceName=PIT0
loc_memberPos=0
loc_onlySpacesString=no
tcomp=0
EventMaskNameList=[LDD_TIMERUNIT_ON_CHANNEL_0|LDD_TIMERUNIT_ON_CHANNEL_1|LDD_TIMERUNIT_ON_CHANNEL_2|LDD_TIMERUNIT_ON_CHANNEL_3|LDD_TIMERUNIT_ON_CHANNEL_4|LDD_TIMERUNIT_ON_CHANNEL_5|LDD_TIMERUNIT_ON_CHANNEL_6|LDD_TIMERUNIT_ON_CHANNEL_7|LDD_TIMERUNIT_ON_COUNTER_RESTART]
EventMaskValueList=[1|2|4|8|16|32|64|128|256]
EventNameList=[OnChannel0|OnChannel1|OnChannel2|OnChannel3|OnChannel4|OnChannel5|OnChannel6|OnChannel7|OnCounterRestart]
PE_RegBitGrpPrefixList=[ADC_SC1|ADC_SC1|ADC_CFG1|ADC_CFG2|ADC_R|ADC_R|ADC_CV1|ADC_CV2|ADC_SC2|ADC_SC3|ADC_OFS|ADC_PG|ADC_MG|ADC_CLPD|ADC_CLPS|ADC_CLP4|ADC_CLP3|ADC_CLP2|ADC_CLP1|ADC_CLP0|ADC_CLMD|ADC_CLMS|ADC_CLM4|ADC_CLM3|ADC_CLM2|ADC_CLM1|ADC_CLM0|BP_COMP|BP_COMP|CMP_CR0|CMP_CR1|CMP_FPR|CMP_SCR|CMP_DACCR|CMP_MUXCR|CoreDebug_base_DHCSR_Read|CoreDebug_base_DHCSR_Write|CoreDebug_base_DCRSR|CoreDebug_base_DCRDR|CoreDebug_base_DEMCR|DAC_DATL|DAC_DATH|DAC_DATL|DAC_DATH|DAC_SR|DAC_C0|DAC_C1|DAC_C2|DMA_SAR|DMA_DAR|DMA_DSR_BCR|DMA_DSR|DMA_DCR|DMA_SAR|DMA_DAR|DMA_DSR_BCR|DMA_DSR|DMA_DCR|DMA_SAR|DMA_DAR|DMA_DSR_BCR|DMA_DSR|DMA_DCR|DMA_SAR|DMA_DAR|DMA_DSR_BCR|DMA_DSR|DMA_DCR|DMAMUX_CHCFG|DMAMUX_CHCFG|DMAMUX_CHCFG|DMAMUX_CHCFG|DWT_COMP|DWT_MASK|DWT_FUNCTION|DWT_COMP|DWT_MASK|DWT_FUNCTION|FGPIO_PDOR|FGPIO_PSOR|FGPIO_PCOR|FGPIO_PTOR|FGPIO_PDIR|FGPIO_PDDR|FGPIO_PDOR|FGPIO_PSOR|FGPIO_PCOR|FGPIO_PTOR|FGPIO_PDIR|FGPIO_PDDR|FGPIO_PDOR|FGPIO_PSOR|FGPIO_PCOR|FGPIO_PTOR|FGPIO_PDIR|FGPIO_PDDR|FGPIO_PDOR|FGPIO_PSOR|FGPIO_PCOR|FGPIO_PTOR|FGPIO_PDIR|FGPIO_PDDR|FGPIO_PDOR|FGPIO_PSOR|FGPIO_PCOR|FGPIO_PTOR|FGPIO_PDIR|FGPIO_PDDR|GPIO_PDOR|GPIO_PSOR|GPIO_PCOR|GPIO_PTOR|GPIO_PDIR|GPIO_PDDR|GPIO_PDOR|GPIO_PSOR|GPIO_PCOR|GPIO_PTOR|GPIO_PDIR|GPIO_PDDR|GPIO_PDOR|GPIO_PSOR|GPIO_PCOR|GPIO_PTOR|GPIO_PDIR|GPIO_PDDR|GPIO_PDOR|GPIO_PSOR|GPIO_PCOR|GPIO_PTOR|GPIO_PDIR|GPIO_PDDR|GPIO_PDOR|GPIO_PSOR|GPIO_PCOR|GPIO_PTOR|GPIO_PDIR|GPIO_PDDR|I2C_A1|I2C_F|I2C_C1|I2C_S|I2C_D|I2C_C2|I2C_FLT|I2C_RA|I2C_SMB|I2C_A2|I2C_SLTH|I2C_SLTL|I2C_A1|I2C_F|I2C_C1|I2C_S|I2C_D|I2C_C2|I2C_FLT|I2C_RA|I2C_SMB|I2C_A2|I2C_SLTH|I2C_SLTL|LPTMR_CSR|LPTMR_PSR|LPTMR_CMR|LPTMR_CNR|MTB_PERIPHID|MTB_PERIPHID|MTB_PERIPHID|MTB_PERIPHID|MTB_PERIPHID|MTB_PERIPHID|MTB_PERIPHID|MTB_PERIPHID|MTB_COMPID|MTB_COMPID|MTB_COMPID|MTB_COMPID|MTBDWT_COMP|MTBDWT_MASK|MTBDWT_FCT|MTBDWT_COMP|MTBDWT_MASK|MTBDWT_FCT|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_PERIPHID|MTBDWT_COMPID|MTBDWT_COMPID|MTBDWT_COMPID|MTBDWT_COMPID|NVIC_IP|NVIC_IP|NVIC_IP|NVIC_IP|NVIC_IP|NVIC_IP|NVIC_IP|NVIC_IP|OSC_CR|PIT_LDVAL|PIT_CVAL|PIT_TCTRL|PIT_TFLG|PIT_LDVAL|PIT_CVAL|PIT_TCTRL|PIT_TFLG|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_GPCLR|PORT_GPCHR|PORT_ISFR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_GPCLR|PORT_GPCHR|PORT_ISFR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_GPCLR|PORT_GPCHR|PORT_ISFR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_GPCLR|PORT_GPCHR|PORT_ISFR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_PCR|PORT_GPCLR|PORT_GPCHR|PORT_ISFR|ROM_ENTRY|ROM_ENTRY|ROM_ENTRY|ROM_COMPID|ROM_COMPID|ROM_COMPID|ROM_COMPID|SPI_C1|SPI_C2|SPI_BR|SPI_S|SPI_D|SPI_M|SPI_C1|SPI_C2|SPI_BR|SPI_S|SPI_D|SPI_M|SysTick_CSR|SysTick_RVR|SysTick_CVR|SysTick_CALIB|TPM_SC|TPM_CNT|TPM_MOD|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_STATUS|TPM_CONF|TPM_SC|TPM_CNT|TPM_MOD|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_STATUS|TPM_CONF|TPM_SC|TPM_CNT|TPM_MOD|TPM_CnSC|TPM_CnV|TPM_CnSC|TPM_CnV|TPM_STATUS|TPM_CONF|TSI_GENCS|TSI_DATA|TSI_TSHD|UART_BDH|UART_BDL|UART_C1|UART_C2|UART_S1|UART_S2|UART_C3|UART_D|UART_C4|UART_BDH|UART_BDL|UART_C1|UART_C2|UART_S1|UART_S2|UART_C3|UART_D|UART_C4|USB_PERID|USB_IDCOMP|USB_REV|USB_ADDINFO|USB_OTGISTAT|USB_OTGICR|USB_OTGSTAT|USB_OTGCTL|USB_ISTAT|USB_INTEN|USB_ERRSTAT|USB_ERREN|USB_STAT|USB_CTL|USB_ADDR|USB_BDTPAGE1|USB_FRMNUML|USB_FRMNUMH|USB_TOKEN|USB_SOFTHLD|USB_BDTPAGE2|USB_BDTPAGE3|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_ENDPT|USB_USBCTRL|USB_OBSERVE|USB_CONTROL|USB_USBTRC0|USB_USBFRMADJUST]
PE_RegNameList=[ADC0_SC1A|ADC0_SC1B|ADC0_CFG1|ADC0_CFG2|ADC0_RA|ADC0_RB|ADC0_CV1|ADC0_CV2|ADC0_SC2|ADC0_SC3|ADC0_OFS|ADC0_PG|ADC0_MG|ADC0_CLPD|ADC0_CLPS|ADC0_CLP4|ADC0_CLP3|ADC0_CLP2|ADC0_CLP1|ADC0_CLP0|ADC0_CLMD|ADC0_CLMS|ADC0_CLM4|ADC0_CLM3|ADC0_CLM2|ADC0_CLM1|ADC0_CLM0|BP_COMP0|BP_COMP1|CMP0_CR0|CMP0_CR1|CMP0_FPR|CMP0_SCR|CMP0_DACCR|CMP0_MUXCR|DHCSR_Read|DHCSR_Write|DCRSR|DCRDR|DEMCR|DAC0_DAT0L|DAC0_DAT0H|DAC0_DAT1L|DAC0_DAT1H|DAC0_SR|DAC0_C0|DAC0_C1|DAC0_C2|DMA_SAR0|DMA_DAR0|DMA_DSR_BCR0|DMA_DSR0|DMA_DCR0|DMA_SAR1|DMA_DAR1|DMA_DSR_BCR1|DMA_DSR1|DMA_DCR1|DMA_SAR2|DMA_DAR2|DMA_DSR_BCR2|DMA_DSR2|DMA_DCR2|DMA_SAR3|DMA_DAR3|DMA_DSR_BCR3|DMA_DSR3|DMA_DCR3|DMAMUX0_CHCFG0|DMAMUX0_CHCFG1|DMAMUX0_CHCFG2|DMAMUX0_CHCFG3|DWT_COMP0|DWT_MASK0|DWT_FUNCTION0|DWT_COMP1|DWT_MASK1|DWT_FUNCTION1|FGPIOA_PDOR|FGPIOA_PSOR|FGPIOA_PCOR|FGPIOA_PTOR|FGPIOA_PDIR|FGPIOA_PDDR|FGPIOB_PDOR|FGPIOB_PSOR|FGPIOB_PCOR|FGPIOB_PTOR|FGPIOB_PDIR|FGPIOB_PDDR|FGPIOC_PDOR|FGPIOC_PSOR|FGPIOC_PCOR|FGPIOC_PTOR|FGPIOC_PDIR|FGPIOC_PDDR|FGPIOD_PDOR|FGPIOD_PSOR|FGPIOD_PCOR|FGPIOD_PTOR|FGPIOD_PDIR|FGPIOD_PDDR|FGPIOE_PDOR|FGPIOE_PSOR|FGPIOE_PCOR|FGPIOE_PTOR|FGPIOE_PDIR|FGPIOE_PDDR|GPIOA_PDOR|GPIOA_PSOR|GPIOA_PCOR|GPIOA_PTOR|GPIOA_PDIR|GPIOA_PDDR|GPIOB_PDOR|GPIOB_PSOR|GPIOB_PCOR|GPIOB_PTOR|GPIOB_PDIR|GPIOB_PDDR|GPIOC_PDOR|GPIOC_PSOR|GPIOC_PCOR|GPIOC_PTOR|GPIOC_PDIR|GPIOC_PDDR|GPIOD_PDOR|GPIOD_PSOR|GPIOD_PCOR|GPIOD_PTOR|GPIOD_PDIR|GPIOD_PDDR|GPIOE_PDOR|GPIOE_PSOR|GPIOE_PCOR|GPIOE_PTOR|GPIOE_PDIR|GPIOE_PDDR|I2C0_A1|I2C0_F|I2C0_C1|I2C0_S|I2C0_D|I2C0_C2|I2C0_FLT|I2C0_RA|I2C0_SMB|I2C0_A2|I2C0_SLTH|I2C0_SLTL|I2C1_A1|I2C1_F|I2C1_C1|I2C1_S|I2C1_D|I2C1_C2|I2C1_FLT|I2C1_RA|I2C1_SMB|I2C1_A2|I2C1_SLTH|I2C1_SLTL|LPTMR0_CSR|LPTMR0_PSR|LPTMR0_CMR|LPTMR0_CNR|MTB_PERIPHID4|MTB_PERIPHID5|MTB_PERIPHID6|MTB_PERIPHID7|MTB_PERIPHID0|MTB_PERIPHID1|MTB_PERIPHID2|MTB_PERIPHID3|MTB_COMPID0|MTB_COMPID1|MTB_COMPID2|MTB_COMPID3|MTBDWT_COMP0|MTBDWT_MASK0|MTBDWT_FCT0|MTBDWT_COMP1|MTBDWT_MASK1|MTBDWT_FCT1|MTBDWT_PERIPHID4|MTBDWT_PERIPHID5|MTBDWT_PERIPHID6|MTBDWT_PERIPHID7|MTBDWT_PERIPHID0|MTBDWT_PERIPHID1|MTBDWT_PERIPHID2|MTBDWT_PERIPHID3|MTBDWT_COMPID0|MTBDWT_COMPID1|MTBDWT_COMPID2|MTBDWT_COMPID3|NVIC_IPR0|NVIC_IPR1|NVIC_IPR2|NVIC_IPR3|NVIC_IPR4|NVIC_IPR5|NVIC_IPR6|NVIC_IPR7|OSC0_CR|PIT_LDVAL0|PIT_CVAL0|PIT_TCTRL0|PIT_TFLG0|PIT_LDVAL1|PIT_CVAL1|PIT_TCTRL1|PIT_TFLG1|PORTA_PCR0|PORTA_PCR1|PORTA_PCR2|PORTA_PCR3|PORTA_PCR4|PORTA_PCR5|PORTA_PCR6|PORTA_PCR7|PORTA_PCR8|PORTA_PCR9|PORTA_PCR10|PORTA_PCR11|PORTA_PCR12|PORTA_PCR13|PORTA_PCR14|PORTA_PCR15|PORTA_PCR16|PORTA_PCR17|PORTA_PCR18|PORTA_PCR19|PORTA_PCR20|PORTA_PCR21|PORTA_PCR22|PORTA_PCR23|PORTA_PCR24|PORTA_PCR25|PORTA_PCR26|PORTA_PCR27|PORTA_PCR28|PORTA_PCR29|PORTA_PCR30|PORTA_PCR31|PORTA_GPCLR|PORTA_GPCHR|PORTA_ISFR|PORTB_PCR0|PORTB_PCR1|PORTB_PCR2|PORTB_PCR3|PORTB_PCR4|PORTB_PCR5|PORTB_PCR6|PORTB_PCR7|PORTB_PCR8|PORTB_PCR9|PORTB_PCR10|PORTB_PCR11|PORTB_PCR12|PORTB_PCR13|PORTB_PCR14|PORTB_PCR15|PORTB_PCR16|PORTB_PCR17|PORTB_PCR18|PORTB_PCR19|PORTB_PCR20|PORTB_PCR21|PORTB_PCR22|PORTB_PCR23|PORTB_PCR24|PORTB_PCR25|PORTB_PCR26|PORTB_PCR27|PORTB_PCR28|PORTB_PCR29|PORTB_PCR30|PORTB_PCR31|PORTB_GPCLR|PORTB_GPCHR|PORTB_ISFR|PORTC_PCR0|PORTC_PCR1|PORTC_PCR2|PORTC_PCR3|PORTC_PCR4|PORTC_PCR5|PORTC_PCR6|PORTC_PCR7|PORTC_PCR8|PORTC_PCR9|PORTC_PCR10|PORTC_PCR11|PORTC_PCR12|PORTC_PCR13|PORTC_PCR14|PORTC_PCR15|PORTC_PCR16|PORTC_PCR17|PORTC_PCR18|PORTC_PCR19|PORTC_PCR20|PORTC_PCR21|PORTC_PCR22|PORTC_PCR23|PORTC_PCR24|PORTC_PCR25|PORTC_PCR26|PORTC_PCR27|PORTC_PCR28|PORTC_PCR29|PORTC_PCR30|PORTC_PCR31|PORTC_GPCLR|PORTC_GPCHR|PORTC_ISFR|PORTD_PCR0|PORTD_PCR1|PORTD_PCR2|PORTD_PCR3|PORTD_PCR4|PORTD_PCR5|PORTD_PCR6|PORTD_PCR7|PORTD_PCR8|PORTD_PCR9|PORTD_PCR10|PORTD_PCR11|PORTD_PCR12|PORTD_PCR13|PORTD_PCR14|PORTD_PCR15|PORTD_PCR16|PORTD_PCR17|PORTD_PCR18|PORTD_PCR19|PORTD_PCR20|PORTD_PCR21|PORTD_PCR22|PORTD_PCR23|PORTD_PCR24|PORTD_PCR25|PORTD_PCR26|PORTD_PCR27|PORTD_PCR28|PORTD_PCR29|PORTD_PCR30|PORTD_PCR31|PORTD_GPCLR|PORTD_GPCHR|PORTD_ISFR|PORTE_PCR0|PORTE_PCR1|PORTE_PCR2|PORTE_PCR3|PORTE_PCR4|PORTE_PCR5|PORTE_PCR6|PORTE_PCR7|PORTE_PCR8|PORTE_PCR9|PORTE_PCR10|PORTE_PCR11|PORTE_PCR12|PORTE_PCR13|PORTE_PCR14|PORTE_PCR15|PORTE_PCR16|PORTE_PCR17|PORTE_PCR18|PORTE_PCR19|PORTE_PCR20|PORTE_PCR21|PORTE_PCR22|PORTE_PCR23|PORTE_PCR24|PORTE_PCR25|PORTE_PCR26|PORTE_PCR27|PORTE_PCR28|PORTE_PCR29|PORTE_PCR30|PORTE_PCR31|PORTE_GPCLR|PORTE_GPCHR|PORTE_ISFR|ROM_ENTRY0|ROM_ENTRY1|ROM_ENTRY2|ROM_COMPID0|ROM_COMPID1|ROM_COMPID2|ROM_COMPID3|SPI0_C1|SPI0_C2|SPI0_BR|SPI0_S|SPI0_D|SPI0_M|SPI1_C1|SPI1_C2|SPI1_BR|SPI1_S|SPI1_D|SPI1_M|SYST_CSR|SYST_RVR|SYST_CVR|SYST_CALIB|TPM0_SC|TPM0_CNT|TPM0_MOD|TPM0_C0SC|TPM0_C0V|TPM0_C1SC|TPM0_C1V|TPM0_C2SC|TPM0_C2V|TPM0_C3SC|TPM0_C3V|TPM0_C4SC|TPM0_C4V|TPM0_C5SC|TPM0_C5V|TPM0_STATUS|TPM0_CONF|TPM1_SC|TPM1_CNT|TPM1_MOD|TPM1_C0SC|TPM1_C0V|TPM1_C1SC|TPM1_C1V|TPM1_STATUS|TPM1_CONF|TPM2_SC|TPM2_CNT|TPM2_MOD|TPM2_C0SC|TPM2_C0V|TPM2_C1SC|TPM2_C1V|TPM2_STATUS|TPM2_CONF|TSI0_GENCS|TSI0_DATA|TSI0_TSHD|UART1_BDH|UART1_BDL|UART1_C1|UART1_C2|UART1_S1|UART1_S2|UART1_C3|UART1_D|UART1_C4|UART2_BDH|UART2_BDL|UART2_C1|UART2_C2|UART2_S1|UART2_S2|UART2_C3|UART2_D|UART2_C4|USB0_PERID|USB0_IDCOMP|USB0_REV|USB0_ADDINFO|USB0_OTGISTAT|USB0_OTGICR|USB0_OTGSTAT|USB0_OTGCTL|USB0_ISTAT|USB0_INTEN|USB0_ERRSTAT|USB0_ERREN|USB0_STAT|USB0_CTL|USB0_ADDR|USB0_BDTPAGE1|USB0_FRMNUML|USB0_FRMNUMH|USB0_TOKEN|USB0_SOFTHLD|USB0_BDTPAGE2|USB0_BDTPAGE3|USB0_ENDPT0|USB0_ENDPT1|USB0_ENDPT2|USB0_ENDPT3|USB0_ENDPT4|USB0_ENDPT5|USB0_ENDPT6|USB0_ENDPT7|USB0_ENDPT8|USB0_ENDPT9|USB0_ENDPT10|USB0_ENDPT11|USB0_ENDPT12|USB0_ENDPT13|USB0_ENDPT14|USB0_ENDPT15|USB0_USBCTRL|USB0_OBSERVE|USB0_CONTROL|USB0_USBTRC0|USB0_USBFRMADJUST]
RTOSAdap_enum_componentTypes=[HAL_UART_Polling|HAL_UART_Int|HAL_I2C_Polling|HAL_I2C_Int|HAL_GPIO|HAL_ADC|HAL_RTC|HAL_Ethernet|HAL_TimerUnit|AsyncSerial_LDD|USB_LDD]
RTOSAdap_enum_defaultParameterNames=[componentType|simpleComponentType|componentInstanceName|genReentrantMethods|genCriticalSectionMethods|constantDeclarationsThread|allocatedDevice|allocatedDeviceBaseAddr|SPIN_LOCK]
RTOSAdap_enum_simpleComponentTypes=[HAL_UART|HAL_I2C|HAL_GPIO|HAL_ADC|HAL_RTC|HAL_Ethernet|HAL_TimerUnit|AsyncSerial_LDD|USB_LDD]
revAuth=[RH|RH|RH|RH|RH|RH|RH|RH|RH]
revCmnt_0=[Clock configuration support]
revCmnt_1=[Support generated version of PDD|Interrupts flags are now cleared before user events due FTM issue (synchronization CnV register in interrupt routine)]
revCmnt_2=[Support of new Kinetis derivatives - MK50 and other MK10, MK20, MK30, MK40 and MK60 variants|Support for GNUC (Code Sourcery G++) compiler has been added.|High level components can inherit TimerUnit now.]
revCmnt_3=[Component auto initialization feature added.]
revCmnt_4=[LPTMR timing corrected]
revCmnt_5=[Support of new Kinetis 120MHz and 150MHz derivatives - MK10, MK20, MK60, MK61 and MK70 variants.]
revCmnt_6=[PIT timing corrected]
revCmnt_7=[The item "Overrun period" has been improved.]
revCmnt_8=[Method SetClockConfiguration has been improved (support of "Automatic" mode in Timing)]
revDate=[20.09.2012|02.05.2012|13.03.2012|08.09.2011|11.05.2011|08.04.2011|26.01.2011|10.10.2010|31.08.2010]
revLvl=[2|2|2|5|3|5|5|3|1]
revVer=[01.09|01.08|01.07|01.06|01.05|01.04|01.03|01.02|01.01]
revVrf=[PE|PE|PE|PE|PE|PE|PE|PE|PE]

 LOCAL SYMBOLS (alphabet order)
-------------------------------
AutoInitialization=yes
AutoInitializationGrpMaxItem=0
AutoInitializationGrpNumItems=1
BeanVersion=01.139
ChannelListMaxItem=-1
ChannelListNumItems=0
ClockConfigGrpMaxItem=0
ClockConfigGrpNumItems=1
CntWidth=32 bits
Counter=PIT_CVAL0
CounterCntrAddr=1073967364
CounterCntrReg=PIT_CVAL0
CounterCounterShared=no
CounterDir=1
CounterModeAddr=1073967104
CounterModeReg=PIT_MCR
CounterName=PIT_CVAL0
CounterRestart=1
CounterRunAddr=1073967368
CounterRunReg=PIT_TCTRL0
CounterSharedByOther=no
CounterSpecPE_SPEC_FEATURE_TMRUNIT_DOWN_COUNTING=-1
CounterSpecPE_SPEC_FEATURE_TMRUNIT_REINIT_MATCH=-1
CounterWidth=32
Counter_Name=PIT_CVAL0
DeviceName=PIT0
DeviceType=TimerUnit_LDD
Disable=Disable
Disable_Hint=LDD_TError PIT0_Disable(LDD_TDeviceData *DeviceDataPtr);
Disable_HintHint=Disables the component - it stops signal generation and events calling. The...
Disable_HintHintLong=Disables the component - it stops signal generation and events calling. The method is not available if the counter can't be disabled/enabled by HW.
Enable=Enable
Enable_Hint=LDD_TError PIT0_Enable(LDD_TDeviceData *DeviceDataPtr);
Enable_HintHint=Enables the component - it starts the signal generation. Events may be...
Enable_HintHintLong=Enables the component - it starts the signal generation. Events may be generated (see SetEventMask). The method is not available if the counter can't be disabled/enabled by HW.
EventModule=Events
Init=Init
InitEnable=yes
Init_Hint=LDD_TDeviceData* PIT0_Init(LDD_TUserData *UserDataPtr);
Init_HintHint=Initializes the device. Allocates memory for the device data structure,...
Init_HintHintLong=Initializes the device. Allocates memory for the device data structure, allocates interrupt vectors and sets interrupt priority, sets pin routing, sets timing, etc. If the property <"Enable in init. code"> is set to "yes" value then the device is also enabled (see the description of the <Enable> method). In this case the <Enable> method is not necessary and needn't to be generated. This method can be called only once. Before the second call of Init the <Deinit> must be called first.
InputClock=0
IntServiceCounter=yes
MainModule=PIT
MainModuleName=PIT
MainModuleSharedByOther=no
MainModuleSpecCntr0Addr=1073967364
MainModuleSpecCntr0Reg=PIT_CVAL0
MainModuleSpecCntr1Addr=1073967380
MainModuleSpecCntr1Reg=PIT_CVAL1
MainModuleSpecCtrl0Addr=1073967368
MainModuleSpecCtrl0Reg=PIT_TCTRL0
MainModuleSpecCtrl1Addr=1073967384
MainModuleSpecCtrl1Reg=PIT_TCTRL1
MainModuleSpecFlag0Addr=1073967372
MainModuleSpecFlag0Reg=PIT_TFLG0
MainModuleSpecFlag1Addr=1073967388
MainModuleSpecFlag1Reg=PIT_TFLG1
MainModuleSpecLTMR64HAddr=1073967328
MainModuleSpecLTMR64HReg=PIT_LTMR64H
MainModuleSpecLTMR64LAddr=1073967332
MainModuleSpecLTMR64LReg=PIT_LTMR64L
MainModuleSpecLoad0Addr=1073967360
MainModuleSpecLoad0Reg=PIT_LDVAL0
MainModuleSpecLoad1Addr=1073967376
MainModuleSpecLoad1Reg=PIT_LDVAL1
MainModuleSpecModeAddr=1073967104
MainModuleSpecModeReg=PIT_MCR
MainModuleSpecPERIPHERAL_BASE_ADDRESSAddr=1073967104
MainModuleSpecPERIPHERAL_BASE_ADDRESSReg=PERIPHERAL_BASE_ADDRESS
MainModuleSpecPE_SPEC_FEATURE_IB_Channel0Reg=PE_SPEC_FEATURE_IB_Channel0
MainModuleSpecPE_SPEC_FEATURE_IB_Channel1Reg=PE_SPEC_FEATURE_IB_Channel1
MainModuleSpecPE_SPEC_FEATURE_IB_ClockGateCtrl_CommonReg=PE_SPEC_FEATURE_IB_ClockGateCtrl_Common
MainModuleSpecPE_SPEC_FEATURE_IB_InterruptCtrl_KinetisReg=PE_SPEC_FEATURE_IB_InterruptCtrl_Kinetis
MainModuleSpecPE_SPEC_FEATURE_IB_PinMuxing_CommonReg=PE_SPEC_FEATURE_IB_PinMuxing_Common
MainModuleSpecPE_SPEC_FEATURE_IB_TimerChainModeEnable1Reg=PE_SPEC_FEATURE_IB_TimerChainModeEnable1
MainModule_Name=PIT
ModuleName=PIT0
ModuloInitPriority=2
ModuloInt=INT_PIT
ModuloIntEnblAddr=1073967384
ModuloIntEnblReg=PIT_TCTRL1
ModuloIntName=INT_PIT
ModuloIntReqAddr=1073967388
ModuloIntReqReg=PIT_TFLG1
ModuloIntShared=no
ModuloIntSharedByOther=no
ModuloIntSpecDefaultPriority=0
ModuloIntSpecInterruptVectorAddressAddr=152
ModuloIntSpecInterruptVectorAddressReg=IntVINT_PIT
ModuloIntSpecInterruptVectorNumberAddr=38
ModuloIntSpecInterruptVectorNumberReg=IntNum
ModuloInt_NMI=no
ModuloInt_Name=INT_PIT
ModuloInt_RESET=no
ModuloInt_SWint=no
OnChannel0InitMask=Disabled
OnChannel1InitMask=Disabled
OnChannel2InitMask=Disabled
OnChannel3InitMask=Disabled
OnChannel4InitMask=Disabled
OnChannel5InitMask=Disabled
OnChannel6InitMask=Disabled
OnChannel7InitMask=Disabled
OnCounterRestart=PIT0_OnCounterRestart
OnCounterRestartInitMask=Enabled
OnCounterRestartModule=Events
OnCounterRestart_Hint=void PIT0_OnCounterRestart(LDD_TUserData *UserDataPtr);
PeriodDevice=PIT_LDVAL0
PeriodDeviceCompAddr=1073967360
PeriodDeviceCompReg=PIT_LDVAL0
PeriodDeviceCompReset=yes
PeriodDeviceMask=4294967295
PeriodDeviceName=PIT_LDVAL0
PeriodDeviceSharedByOther=no
PeriodDevice_IntEnblAddr=1073967384
PeriodDevice_IntEnblReg=PIT_TCTRL1
PeriodDevice_IntReqAddr=1073967388
PeriodDevice_IntReqReg=PIT_TFLG1
PeriodDevice_Name=PIT_LDVAL0
SpeedMode0=
TmgCounterInitPrescaler_Same=yes
TmgCounterRuntimeSetting=none
ValueType=0
runSpeedModeNum=1
EventList=[PIT0_OnCounterRestart]
EventModules=[Events]
MethodHintList=[LDD_TDeviceData* PIT0_Init(LDD_TUserData *UserDataPtr);|LDD_TError PIT0_Enable(LDD_TDeviceData *DeviceDataPtr);|LDD_TError PIT0_Disable(LDD_TDeviceData *DeviceDataPtr);]
MethodList=[Init|Enable|Disable]
TmgCounterInitPeriod_Hz=[24000000]
TmgCounterInitPeriod_MHz=[24]
TmgCounterInitPeriod_kHz=[24000]
TmgCounterInitPeriod_ms=[0]
TmgCounterInitPeriod_real=[0.000000041667]
TmgCounterInitPeriod_real_us=[0.041666666667]
TmgCounterInitPeriod_s=[0]
TmgCounterInitPeriod_ticks=[0]
TmgCounterInitPeriod_ticksR=[0.166666666667]
TmgCounterInitPeriod_us=[0]
TmgCounterInitPrescaler=[1]
TmgCounterTotalPrescaler=[0]
TmgCounterTotalPrescalerReal=[0.166667]
Tmg_PeriodCompareValue=[0]
Tmg_PeriodInitPeriod0_reqprc=[4294967304]
Tmg_PeriodInitPeriod_ms=[178957]
Tmg_PeriodInitPeriod_real=[178.956970666667]
Tmg_PeriodInitPeriod_real_us=[178956970.66666666]
Tmg_PeriodInitPeriod_s=[179]
Tmg_PeriodInitPeriod_ticks=[715827883]
Tmg_PeriodInitPeriod_ticksR=[715827882.6666666]
Tmg_PeriodInitPeriod_us=[178956971]
Tmg_PeriodXHInitPeriodE_ms=[undef]
Tmg_PeriodXHInitPeriodE_s=[undef]
Tmg_PeriodXHInitPeriodE_us=[undef]
Tmg_PeriodXHInitPeriodR_ms=[undef]
Tmg_PeriodXHInitPeriodR_s=[undef]
Tmg_PeriodXHInitPeriodR_us=[undef]
Tmg_PeriodXHInitPeriod_real=[undef]
XHInitPeriodE_ticks=[undef]
XHInitPeriodR_ticks=[undef]
runSpeedMode=[Yes]

 DEPRECATED LOCAL SYMBOLS (alphabet order)
------------------------------------------
MainModuleSpec10Addr=1073967360
MainModuleSpec10Reg=PIT_LDVAL0
MainModuleSpec11Addr=1073967364
MainModuleSpec11Reg=PIT_CVAL0
MainModuleSpec12Addr=1073967368
MainModuleSpec12Reg=PIT_TCTRL0
MainModuleSpec13Addr=1073967372
MainModuleSpec13Reg=PIT_TFLG0
MainModuleSpec14Addr=1073967376
MainModuleSpec14Reg=PIT_LDVAL1
MainModuleSpec15Addr=1073967380
MainModuleSpec15Reg=PIT_CVAL1
MainModuleSpec16Addr=1073967384
MainModuleSpec16Reg=PIT_TCTRL1
MainModuleSpec17Addr=1073967388
MainModuleSpec17Reg=PIT_TFLG1
MainModuleSpec18Reg=PE_SPEC_FEATURE_IB_Channel0
MainModuleSpec19Reg=PE_SPEC_FEATURE_IB_Channel1
MainModuleSpec1Addr=1073967104
MainModuleSpec1Reg=PERIPHERAL_BASE_ADDRESS
MainModuleSpec20Reg=PE_SPEC_FEATURE_IB_TimerChainModeEnable1
MainModuleSpec4Reg=PE_SPEC_FEATURE_IB_ClockGateCtrl_Common
MainModuleSpec5Reg=PE_SPEC_FEATURE_IB_PinMuxing_Common
MainModuleSpec6Reg=PE_SPEC_FEATURE_IB_InterruptCtrl_Kinetis
MainModuleSpec7Addr=1073967104
MainModuleSpec7Reg=PIT_MCR
MainModuleSpec8Addr=1073967328
MainModuleSpec8Reg=PIT_LTMR64H
MainModuleSpec9Addr=1073967332
MainModuleSpec9Reg=PIT_LTMR64L
ModuloIntSpec5Addr=152
ModuloIntSpec5Reg=IntVINT_PIT
ModuloIntSpec6Addr=38
ModuloIntSpec6Reg=IntNum


GLOBAL SYMBOLS (alphabet order)
-------------------------------
ADC0AsynchroClockAddr=1073983496
ADC0AsynchroClockReg=ADC0_CFG1
ADC0BusClockAddr=1073983496
ADC0BusClockReg=ADC0_CFG1
ADC0ClkSelAddr=1073983496
ADC0ClkSelReg=ADC0_CFG1
ActiveConfigIdentifier=PEcfg_FLASH
ActiveConfiguration=FLASH
CPUDB_BUS_FREQ_HZ_MAX=24000000
CPUDB_CPU_MASTER=MKL25Z4
CPUDB_CW_MCU_ID=28695
CPUDB_CW_MCU_NAME=MKL25Z128xxx4
CPUDB_LQFP80=-1
CPUDB_MKL25Z128xxx4=-1
CPUDB_MKL25Z4=-1
CPUDB_PACKAGE=LQFP80
CPUDB_PLL_INPUT_FREQ_HZ_MAX=4000000
CPUDB_PLL_INPUT_FREQ_HZ_MIN=2000000
CPUDB_PLL_OUTPUT_FREQ_HZ_MAX=100000000
CPUDB_PLL_OUTPUT_FREQ_HZ_MIN=48000000
CPUDB_ProgramFlashBlockCount=1
CPUDB_ProgramFlashEraseUnitSize=1024
CPUDB_ProgramFlashSize=131072
CPUDB_ProgramFlashWriteUnitSize=4
CPUDB_SYSTEM_FREQ_HZ_MAX=48000000
CPU_DB_version=3.00.000
CPUendian=little
CPUfamily=Kinetis
CPUproducer=Freescale
CPUrunSpeedModeNum=1
CPUsubFamily=MKL25
CPUtype=MKL25Z128LK4
CPUvariant=MKL25Z128VLK4
ClientDir_Binary=E:\USB_proccessor_expert_update\Test\20121119_Processor_expert\AUDIO_CLASS\HOST\USB_AUDIO_HOST_MKL25Z128_PEx\Sources\
ClientDir_Code=E:\USB_proccessor_expert_update\Test\20121119_Processor_expert\AUDIO_CLASS\HOST\USB_AUDIO_HOST_MKL25Z128_PEx\Generated_Code\
ClientDir_PE=D:\FreeScale\CW MCU v10.3_B121029\MCU\ProcessorExpert\
ClientDir_Project=E:\USB_proccessor_expert_update\Test\20121119_Processor_expert\AUDIO_CLASS\HOST\USB_AUDIO_HOST_MKL25Z128_PEx\
CommentBrackets=/**/
Compiler=GNUC
CompilerID=GNU C Compiler
DirRel_Binary=Sources\
DirRel_BinaryToEvents=
DirRel_Code=Generated_Code\
DirRel_Docs=Documentation\
DirRel_EventToBinary=
DirRel_Events=Sources\
DirRel_ProjectSettings=Project_Settings\
EclipseProjectName=USB_AUDIO_HOST_MKL25Z128_PEx
InterruptTableType=ROM
Language=ANSIC
Not_for_MPC512x=
OnChipEEPROM=0
OnChipFLASH=131072
OnChipRAM=16384
PE_DEBUG=
PE_DEVELOPMENT=
PE_ECLIPSE=
PE_GENERATING=
PE_G_CPUCFG_AutoIncludeIO_Map=yes
PE_G_CPUCFG_EntryPointFunctionName=__init_hardware
PE_G_CPUCFG_EntryPointFunctionReturn=
PE_G_CPUCFG_EntryPointFunctionReturnType=void __attribute__ ((constructor))
PE_G_CPUCFG_GenerateLinkerFile=yes
PE_G_CPUCFG_GenerateMainModule=yes
PE_G_CPUCFG_InitIntVectorTableSym=yes
PE_G_CPUCFG_ManageInterruptVectorTable=yes
PE_G_EBGN_TPM0BeanName=PWM
PE_G_GenBitMask=
PE_G_InternalMethodDescriptionNotFound=
PE_G_MisraCnfBackParams_0=
PE_G_MisraCnfParams_0=
PE_G_MisraRuleList_0=
PE_G_MisraStackIdx=-1
PE_G_NO_SETREGMACROS=
PE_G_RTOSAdap_regCompIndex=1
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnBlockReceived=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnBlockSent=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnBreak=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnError=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnIdle=(void (*)(LDD_TUserData RTOSDeviceData))0
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnRxActiveEdge=(void (*)(LDD_TUserData RTOSDeviceData))0
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnTxComplete=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodEnabled_Init=
PE_G_RTOSAdap_regCompInstance_IO1_methodEnabled_Main=
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_CancelBlockReception=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_CancelBlockTransmission=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ClearRTS=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ClearStats=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ConnectPin=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TPinMask PinMask))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Deinit=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Disable=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Enable=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetBreak=(bool (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetCTS=(bool (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetDataWidth=(LDD_SERIAL_TDataWidth (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetDriverState=(LDD_TDriverState (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetError=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_SERIAL_TError *ErrorPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetEventMask=(LDD_TEventMask (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetLoopMode=(LDD_SERIAL_TLoopMode (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetParity=(LDD_SERIAL_TParity (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetReceivedDataNum=(uint16_t (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetSelectedBaudRate=(LDD_SERIAL_TBaudMode (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetSentDataNum=(uint16_t (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetStats=(LDD_SERIAL_TStats (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetStopBitLength=(LDD_SERIAL_TStopBitLen (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetTxCompleteStatus=(bool (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Init=(LDD_TDeviceData* (*)(LDD_TUserData *UserDataPtr))&IO1_Init
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Main=(void (*)(LDD_TDeviceData *DeviceDataPtr))&IO1_Main
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ReceiveBlock=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TData *BufferPtr, uint16_t Size))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SelectBaudRate=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_SERIAL_TBaudMode Mode))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SendBlock=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TData *BufferPtr, uint16_t Size))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SendBreak=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetDataWidth=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_SERIAL_TDataWidth DataWidth))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetEventMask=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TEventMask EventMask))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetLoopMode=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_SERIAL_TLoopMode LoopMode))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetOperationMode=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TDriverOperationMode OperationMode, LDD_TCallback ModeChangeCallback, LDD_TCallbackParam *ModeChangeCallbackParamPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetParity=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_SERIAL_TParity Parity))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetRTS=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetStopBitLength=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_SERIAL_TStopBitLen StopBitLen))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnRxOff=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnRxOn=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnTxOff=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnTxOn=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_eventEnabled_OnCounterRestart=
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel0=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel1=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel2=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel3=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel4=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel5=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel6=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel7=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnCounterRestart=(void (*)(LDD_TUserData *UserDataPtr))&PIT0_PIT0_OnCounterRestart
PE_G_RTOSAdap_regCompInstance_PIT0_methodEnabled_Disable=
PE_G_RTOSAdap_regCompInstance_PIT0_methodEnabled_Enable=
PE_G_RTOSAdap_regCompInstance_PIT0_methodEnabled_Init=
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_ConnectPin=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TPinMask PinMask))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_Deinit=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_Disable=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))&PIT0_Disable
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_Enable=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))&PIT0_Enable
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetCaptureValue=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t ChannelIdx, PIT0_TValueType *ValuePtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetCounterValue=(PIT0_TValueType (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetDriverState=(LDD_TDriverState (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetEventMask=(LDD_TEventMask (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetEventStatus=(LDD_TEventMask (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetInputFrequency=(uint32_t (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetInputFrequencyReal=(LDD_TimerUnit_Tfloat (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetOffsetTicks=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t ChannelIdx, PIT0_TValueType *TicksPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetPeriodTicks=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, PIT0_TValueType *TicksPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_Init=(LDD_TDeviceData* (*)(LDD_TUserData *UserDataPtr))&PIT0_Init
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_ResetCounter=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SelectCaptureEdge=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t ChannelIdx, LDD_TimerUnit_TEdge Edge))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SelectInputFrequency=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, PIT0_TClockList InputFrequency))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SelectOutputAction=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t ChannelIdx, LDD_TimerUnit_TOutAction CompareAction, LDD_TimerUnit_TOutAction CounterAction))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SetEventMask=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TEventMask EventMask))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SetOffsetTicks=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t ChannelIdx, PIT0_TValueType Ticks))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SetOperationMode=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TDriverOperationMode OperationMode, LDD_TCallback ModeChangeCallback, LDD_TCallbackParam *ModeChangeCallbackParamPtr))0
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SetPeriodTicks=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, PIT0_TValueType Ticks))0
PE_G_USE_UINTXX_T=
PE_ProductVersion=10.0
PEversion=05.03
PEversionDecimal=1283
ProcessorModule=Cpu
ProcessorName=Cpu
ProjectModule=ProcessorExpert
ProjectName=ProcessorExpert
ServerDir_PE=D:\FreeScale\CW MCU v10.3_B121029\MCU\ProcessorExpert\
SetHighSpeedMode=
SupportedCPUfamily=
TimeStamp=2012-11-19, 15:42, # CodeGen: 24
Xtal_kHz=4000
Xtal_kHz_real=4000
ivINT_PIT=PIT0_Interrupt
virtual_ADC0_TotalConversionPrescalerAddr=1073983496
virtual_ADC0_TotalConversionPrescalerReg=ADC0_CFG1

 DEPRECATED GLOBAL SYMBOLS (alphabet order)
-------------------------------------------
ADC0AsynchroClockAddr=null
ADC0AsynchroClockReg=null
ADC0BusClockAddr=null
ADC0BusClockReg=null
ADC0ClkSelAddr=null
ADC0ClkSelReg=null
ActiveConfigIdentifier=null
ActiveConfiguration=null
CPUDB_BUS_FREQ_HZ_MAX=null
CPUDB_CPU_MASTER=null
CPUDB_CW_MCU_ID=null
CPUDB_CW_MCU_NAME=null
CPUDB_LQFP80=null
CPUDB_MKL25Z128xxx4=null
CPUDB_MKL25Z4=null
CPUDB_PACKAGE=null
CPUDB_PLL_INPUT_FREQ_HZ_MAX=null
CPUDB_PLL_INPUT_FREQ_HZ_MIN=null
CPUDB_PLL_OUTPUT_FREQ_HZ_MAX=null
CPUDB_PLL_OUTPUT_FREQ_HZ_MIN=null
CPUDB_ProgramFlashBlockCount=null
CPUDB_ProgramFlashEraseUnitSize=null
CPUDB_ProgramFlashSize=null
CPUDB_ProgramFlashWriteUnitSize=null
CPUDB_SYSTEM_FREQ_HZ_MAX=null
CPU_DB_version=null
CPUendian=null
CPUfamily=null
CPUproducer=null
CPUrunSpeedModeNum=null
CPUsubFamily=null
CPUtype=null
CPUvariant=null
ClientDir_Binary=null
ClientDir_Code=null
ClientDir_PE=null
ClientDir_Project=null
CommentBrackets=null
Compiler=null
CompilerID=null
DirRel_Binary=null
DirRel_BinaryToEvents=null
DirRel_Code=null
DirRel_Docs=null
DirRel_EventToBinary=null
DirRel_Events=null
DirRel_ProjectSettings=null
EclipseProjectName=null
InterruptTableType=null
Language=null
Not_for_MPC512x=null
OnChipEEPROM=null
OnChipFLASH=null
OnChipRAM=null
PE_DEBUG=null
PE_DEVELOPMENT=null
PE_ECLIPSE=null
PE_GENERATING=null
PE_G_CPUCFG_AutoIncludeIO_Map=null
PE_G_CPUCFG_EntryPointFunctionName=null
PE_G_CPUCFG_EntryPointFunctionReturn=null
PE_G_CPUCFG_EntryPointFunctionReturnType=null
PE_G_CPUCFG_GenerateLinkerFile=null
PE_G_CPUCFG_GenerateMainModule=null
PE_G_CPUCFG_InitIntVectorTableSym=null
PE_G_CPUCFG_ManageInterruptVectorTable=null
PE_G_EBGN_TPM0BeanName=null
PE_G_GenBitMask=null
PE_G_InternalMethodDescriptionNotFound=null
PE_G_MisraCnfBackParams_0=null
PE_G_MisraCnfParams_0=null
PE_G_MisraRuleList_0=null
PE_G_MisraStackIdx=null
PE_G_NO_SETREGMACROS=null
PE_G_RTOSAdap_regCompIndex=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnBlockReceived=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnBlockSent=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnBreak=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnError=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnIdle=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnRxActiveEdge=null
PE_G_RTOSAdap_regCompInstance_IO1_eventPtr_OnTxComplete=null
PE_G_RTOSAdap_regCompInstance_IO1_methodEnabled_Init=null
PE_G_RTOSAdap_regCompInstance_IO1_methodEnabled_Main=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_CancelBlockReception=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_CancelBlockTransmission=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ClearRTS=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ClearStats=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ConnectPin=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Deinit=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Disable=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Enable=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetBreak=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetCTS=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetDataWidth=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetDriverState=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetError=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetEventMask=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetLoopMode=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetParity=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetReceivedDataNum=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetSelectedBaudRate=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetSentDataNum=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetStats=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetStopBitLength=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_GetTxCompleteStatus=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Init=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_Main=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_ReceiveBlock=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SelectBaudRate=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SendBlock=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SendBreak=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetDataWidth=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetEventMask=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetLoopMode=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetOperationMode=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetParity=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetRTS=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_SetStopBitLength=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnRxOff=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnRxOn=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnTxOff=null
PE_G_RTOSAdap_regCompInstance_IO1_methodPtr_TurnTxOn=null
PE_G_RTOSAdap_regCompInstance_PIT0_eventEnabled_OnCounterRestart=null
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel0=null
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel1=null
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel2=null
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel3=null
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel4=null
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel5=null
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel6=null
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnChannel7=null
PE_G_RTOSAdap_regCompInstance_PIT0_eventPtr_OnCounterRestart=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodEnabled_Disable=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodEnabled_Enable=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodEnabled_Init=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_ConnectPin=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_Deinit=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_Disable=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_Enable=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetCaptureValue=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetCounterValue=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetDriverState=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetEventMask=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetEventStatus=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetInputFrequency=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetInputFrequencyReal=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetOffsetTicks=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_GetPeriodTicks=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_Init=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_ResetCounter=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SelectCaptureEdge=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SelectInputFrequency=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SelectOutputAction=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SetEventMask=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SetOffsetTicks=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SetOperationMode=null
PE_G_RTOSAdap_regCompInstance_PIT0_methodPtr_SetPeriodTicks=null
PE_G_USE_UINTXX_T=null
PE_ProductVersion=null
PEversion=null
PEversionDecimal=null
ProcessorModule=null
ProcessorName=null
ProjectModule=null
ProjectName=null
ServerDir_PE=null
SetHighSpeedMode=null
SupportedCPUfamily=null
TimeStamp=null
Xtal_kHz=null
Xtal_kHz_real=null
ivINT_PIT=null
virtual_ADC0_TotalConversionPrescalerAddr=null
virtual_ADC0_TotalConversionPrescalerReg=null

 GLOBAL LISTS (alphabet order)
-------------------------------------------
ADC0AsynchroClock=[1]
ADC0AsynchroClock_Setting=[ADC0Async_FullPower_HighSpeed]
ADC0BusClock=[1]
ADC0BusClock_Setting=[1]
ADC0ClkSel=[1]
ADC0ClkSel_Setting=[ADC0BusClock]
COPClkSelect=[1]
COPClkSelect_Setting=[COPBusClock]
ERCLK32KSel=[1]
ERCLK32KSel_Setting=[SYSTEM_OSC]
EventModuleList=[Events]
I2C0_LoTimeoutClkSel=[1]
I2C0_LoTimeoutClkSel_Setting=[I2C0_LoTimeout_BusClkDiv64]
I2C1_LoTimeoutClkSel=[1]
I2C1_LoTimeoutClkSel_Setting=[I2C1_LoTimeout_BusClkDiv64]
IRCLKSel=[1]
IRCLKSel_Setting=[IRC_32kHz]
IncludeSharedModules=[PE_Types|PE_Error|PE_Const|IO_Map]
InstructionClock=[undef]
LPTMR0_ClockSelect=[1]
LPTMR0_ClockSelect_Setting=[ERCLK]
MCGOUTSel=[1]
MCGOUTSel_Setting=[MCGPLLCLK]
MCG_FLL_MFactor=[640]
MCG_FLL_MFactor_Setting=[640]
MCG_FLL_RCLKSel=[1]
MCG_FLL_RCLKSel_Setting=[MCG_FRDIV]
MCG_FRDIV=[256]
MCG_FRDIV_Setting=[256]
MCG_PRDIV=[2]
MCG_PRDIV_Setting=[2]
MCG_VDIV=[24]
MCG_VDIV_Setting=[24]
ModuleList=[CsIO1|IO1|PIT0|PTA4|PWM|usb_host_audio|usb_host|USB_LDD]
OUTDIV1Presc=[2]
OUTDIV1Presc_Setting=[2]
OUTDIV4Presc=[2]
OUTDIV4Presc_Setting=[2]
PE_G_GPIO_PTA_GetPortEventStatusList=[no]
PE_G_GPIO_PTA_IntServiceList=[yes]
PE_G_GPIO_PTA_ModuleNameList=[PTA4]
PE_G_RTOSAdap_regCompInstanceAllocatedDevices=[UART0|PIT]
PE_G_RTOSAdap_regCompInstanceDeviceBaseAddrs=[1074176000|1073967104]
PE_G_RTOSAdap_regCompInstanceIds=[0|1]
PE_G_RTOSAdap_regCompInstanceNames=[IO1|PIT0]
PE_G_RTOSAdap_regCompInstanceSharedComponentName=[IO1|PIT0]
PE_G_RTOSAdap_regCompInstanceTypes=[Serial_LDD|TimerUnit_LDD]
PE_G_RTOSAdap_regCompInstance_IO1_events=[OnBlockReceived|OnBlockSent|OnBreak|OnError|OnTxComplete|OnIdle|OnRxActiveEdge]
PE_G_RTOSAdap_regCompInstance_IO1_methods=[Init|Deinit|Enable|Disable|SendBlock|ReceiveBlock|CancelBlockTransmission|CancelBlockReception|GetError|GetSentDataNum|GetReceivedDataNum|GetTxCompleteStatus|SetEventMask|GetEventMask|SelectBaudRate|GetSelectedBaudRate|SetParity|GetParity|SetDataWidth|GetDataWidth|SetStopBitLength|GetStopBitLength|SetLoopMode|GetLoopMode|GetStats|ClearStats|SetRTS|ClearRTS|GetCTS|SendBreak|GetBreak|TurnTxOn|TurnTxOff|TurnRxOn|TurnRxOff|ConnectPin|Main|SetOperationMode|GetDriverState]
PE_G_RTOSAdap_regCompInstance_PIT0_events=[OnCounterRestart|OnChannel0|OnChannel1|OnChannel2|OnChannel3|OnChannel4|OnChannel5|OnChannel6|OnChannel7]
PE_G_RTOSAdap_regCompInstance_PIT0_methods=[Init|Deinit|Enable|Disable|SetEventMask|GetEventMask|GetEventStatus|SelectInputFrequency|GetInputFrequencyReal|GetInputFrequency|SetPeriodTicks|GetPeriodTicks|ResetCounter|GetCounterValue|SetOffsetTicks|GetOffsetTicks|GetCaptureValue|SelectOutputAction|SelectCaptureEdge|ConnectPin|SetOperationMode|GetDriverState]
PLLFLLSel=[1]
PLLFLLSel_Setting=[MCGPLLCLKDIV2]
SPI0_BaudRatePrescDiv=[1]
SPI0_BaudRatePrescDiv_Setting=[1]
SPI1_BaudRatePrescDiv=[1]
SPI1_BaudRatePrescDiv_Setting=[1]
SharedModules=[Kinetis\PE_Types.drv|Kinetis\PE_Error.drv|Kinetis\PE_Const.drv|Kinetis\IO_Map.drv]
SpeedModeList=[SpeedMode0]
SpeedModeNames=[SpeedMode0|SpeedMode1|SpeedMode2|SpeedMode3|SpeedMode4|SpeedMode5|SpeedMode6|SpeedMode7]
SystemPrescaler=[1]
SystemPrescaler_Setting=[1]
TPMClk=[1]
TPMClk_Setting=[PLLFLLSelDistr]
UART0_ClkSel=[1]
UART0_ClkSel_Setting=[PLLFLLSelDistr]
UART0_Divider=[4]
UART0_Divider_Setting=[4]
USB0_ClkSel=[1]
USB0_ClkSel_Setting=[USB0_PLLFLL0]
virtual_ADC0_TotalConversionPrescaler=[1]
virtual_ADC0_TotalConversionPrescaler_Setting=[1]

{{DEVELOPMENT}} --------(((DEBUGINFO)))--------.{{DEVELOPMENT}} 

