<div id="pf88" class="pf w0 h0" data-page-no="88"><div class="pc pc88 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg88.png"/><div class="t m0 xf6 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">1.<span class="_ _11"> </span>A system reset is held on internal logic, the RESET pin is driven out low, and the</div><div class="t m0 x34 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">MCG is enabled in its default clocking mode.</div><div class="t m0 xf6 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">2.<span class="_ _11"> </span>Required clocks are enabled (System Clock, Flash Clock, and any Bus Clocks that do</div><div class="t m0 x34 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">not have clock gate control reset to disabled).</div><div class="t m0 xf6 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">3.<span class="_ _11"> </span>The system reset on internal logic continues to be held, but the Flash Controller is</div><div class="t m0 x34 hf yfb ff3 fs5 fc0 sc0 ls0 ws0">released from reset and begins initialization operation while the Reset Control logic</div><div class="t m0 x34 hf yfc ff3 fs5 fc0 sc0 ls0 ws0">continues to drive the RESET pin out low.</div><div class="t m0 xf6 hf y11f ff3 fs5 fc0 sc0 ls0 ws0">4.<span class="_ _11"> </span>Early in reset sequencing the NVM option byte is read and stored to FTFA_FOPT. If</div><div class="t m0 x34 hf y120 ff3 fs5 fc0 sc0 ls0 ws0">the bits associated with LPBOOT are programmed for an alternate clock divider reset</div><div class="t m0 x34 hf y121 ff3 fs5 fc0 sc0 ls0 ws0">value, the system/core clock is switched to a slower clock speed. If the FAST_INIT</div><div class="t m0 x34 hf y122 ff3 fs5 fc0 sc0 ls0 ws0">bit is programmed clear, the Flash initialization switches to slower clock resulting</div><div class="t m0 x34 hf y123 ff3 fs5 fc0 sc0 ls0 ws0">longer recovery times.</div><div class="t m0 xf6 hf y124 ff3 fs5 fc0 sc0 ls0 ws0">5.<span class="_ _11"> </span>When Flash Initialization completes, the RESET pin is released. If RESET continues</div><div class="t m0 x34 hf y125 ff3 fs5 fc0 sc0 ls0 ws0">to be asserted (an indication of a slow rise time on the RESET pin or external drive</div><div class="t m0 x34 hf y126 ff3 fs5 fc0 sc0 ls0 ws0">in low), the system continues to be held in reset. Once the RESET pin is detected</div><div class="t m0 x34 hf y127 ff3 fs5 fc0 sc0 ls0 ws0">high, the Core clock is enabled and the system is released from reset.</div><div class="t m0 xf6 hf y128 ff3 fs5 fc0 sc0 ls0 ws0">6.<span class="_ _11"> </span>When the system exits reset, the processor sets up the stack, program counter (PC),</div><div class="t m0 x34 hf y129 ff3 fs5 fc0 sc0 ls0 ws0">and link register (LR). The processor reads the start SP (SP_main) from vector-table</div><div class="t m0 x34 hf y12a ff3 fs5 fc0 sc0 ls0 ws0">offset 0. The core reads the start PC from vector-table offset 4. LR is set to</div><div class="t m0 x34 hf y12b ff3 fs5 fc0 sc0 ls0 ws0">0xFFFF_FFFF. The CPU begins execution at the PC location.</div><div class="t m0 x9 hf yad ff3 fs5 fc0 sc0 ls0 ws0">Subsequent system resets follow this same reset flow.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Boot</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">136<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
