0.6
2017.3
Oct  4 2017
20:11:37
H:/GitRepos/CS152B-Projects/Lab1-Vivado/RMJ-Lab1.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
H:/GitRepos/CS152B-Projects/Lab1/addbit.v,1507927646,verilog,,H:/GitRepos/CS152B-Projects/Lab1/two_one_mux.v,,addbit,,,,,,,,
H:/GitRepos/CS152B-Projects/Lab1/alu_control.v,1507955252,verilog,,H:/GitRepos/CS152B-Projects/Lab1/sixteen_one_mux.v,,alu_control,,,,,,,,
H:/GitRepos/CS152B-Projects/Lab1/eight_bit_alu.v,1507927646,verilog,,H:/GitRepos/CS152B-Projects/Lab1/sixteen_bit_alu.v,,eight_bit_alu,,,,,,,,
H:/GitRepos/CS152B-Projects/Lab1/four_bit_alu.v,1507927646,verilog,,H:/GitRepos/CS152B-Projects/Lab1/eight_bit_alu.v,,four_bit_alu,,,,,,,,
H:/GitRepos/CS152B-Projects/Lab1/one_bit_alu.v,1507927648,verilog,,H:/GitRepos/CS152B-Projects/Lab1/addbit.v,,one_bit_alu,,,,,,,,
H:/GitRepos/CS152B-Projects/Lab1/one_bit_alu_tb.v,1507927648,verilog,,,,one_bit_alu_tb,,,,,,,,
H:/GitRepos/CS152B-Projects/Lab1/sixteen_bit_alu.v,1507927660,verilog,,H:/GitRepos/CS152B-Projects/Lab1/one_bit_alu_tb.v,,sixteen_bit_alu,,,,,,,,
H:/GitRepos/CS152B-Projects/Lab1/sixteen_one_mux.v,1507927652,verilog,,H:/GitRepos/CS152B-Projects/Lab1/two_bit_alu.v,,sixteen_one_mux,,,,,,,,
H:/GitRepos/CS152B-Projects/Lab1/three_one_mux.v,1507927652,verilog,,H:/GitRepos/CS152B-Projects/Lab1/alu_control.v,,three_one_mux,,,,,,,,
H:/GitRepos/CS152B-Projects/Lab1/two_bit_alu.v,1507927652,verilog,,H:/GitRepos/CS152B-Projects/Lab1/four_bit_alu.v,,two_bit_alu,,,,,,,,
H:/GitRepos/CS152B-Projects/Lab1/two_one_mux.v,1507927654,verilog,,H:/GitRepos/CS152B-Projects/Lab1/three_one_mux.v,,two_one_mux,,,,,,,,
