|experiement_digital_recorder
MICROPHON_LED <= audio_codec_controller:audio_codec_controller_inst.MICROPHON_LED
CLOCK_50 => audio_codec_controller:audio_codec_controller_inst.CLOCK_50
CLOCK_50 => PRESCALER_COUNTER[0].CLK
CLOCK_50 => PRESCALER_COUNTER[31].CLK
CLOCK_50 => prescaler_1_t.CLK
CLOCK_50 => counter[0].CLK
CLOCK_50 => counter[31].CLK
CLOCK_50 => ram_block1a0.CLK0
CLOCK_50 => ram_block1a0.CLK1
CLOCK_50 => ram_block1a1.CLK0
CLOCK_50 => ram_block1a1.CLK1
CLOCK_50 => ram_block1a2.CLK0
CLOCK_50 => ram_block1a2.CLK1
CLOCK_50 => ram_block1a3.CLK0
CLOCK_50 => ram_block1a3.CLK1
CLOCK_50 => ram_block1a4.CLK0
CLOCK_50 => ram_block1a4.CLK1
CLOCK_50 => ram_block1a5.CLK0
CLOCK_50 => ram_block1a5.CLK1
CLOCK_50 => ram_block1a6.CLK0
CLOCK_50 => ram_block1a6.CLK1
CLOCK_50 => ram_block1a7.CLK0
CLOCK_50 => ram_block1a7.CLK1
CLOCK_50 => ram_block1a8.CLK0
CLOCK_50 => ram_block1a8.CLK1
CLOCK_50 => ram_block1a9.CLK0
CLOCK_50 => ram_block1a9.CLK1
CLOCK_50 => ram_block1a10.CLK0
CLOCK_50 => ram_block1a10.CLK1
CLOCK_50 => ram_block1a11.CLK0
CLOCK_50 => ram_block1a11.CLK1
CLOCK_50 => ram_block1a12.CLK0
CLOCK_50 => ram_block1a12.CLK1
CLOCK_50 => ram_block1a13.CLK0
CLOCK_50 => ram_block1a13.CLK1
CLOCK_50 => ram_block1a14.CLK0
CLOCK_50 => ram_block1a14.CLK1
CLOCK_50 => ram_block1a15.CLK0
CLOCK_50 => ram_block1a15.CLK1
CLOCK_50 => ram_block1a16.CLK0
CLOCK_50 => ram_block1a16.CLK1
CLOCK_50 => ram_block1a17.CLK0
CLOCK_50 => ram_block1a17.CLK1
CLOCK_50 => ram_block1a18.CLK0
CLOCK_50 => ram_block1a18.CLK1
CLOCK_50 => ram_block1a19.CLK0
CLOCK_50 => ram_block1a19.CLK1
CLOCK_50 => ram_block1a20.CLK0
CLOCK_50 => ram_block1a20.CLK1
CLOCK_50 => ram_block1a21.CLK0
CLOCK_50 => ram_block1a21.CLK1
CLOCK_50 => ram_block1a22.CLK0
CLOCK_50 => ram_block1a22.CLK1
CLOCK_50 => ram_block1a23.CLK0
CLOCK_50 => ram_block1a23.CLK1
CLOCK_50 => ram_block1a24.CLK0
CLOCK_50 => ram_block1a24.CLK1
CLOCK_50 => ram_block1a25.CLK0
CLOCK_50 => ram_block1a25.CLK1
CLOCK_50 => ram_block1a26.CLK0
CLOCK_50 => ram_block1a26.CLK1
CLOCK_50 => ram_block1a27.CLK0
CLOCK_50 => ram_block1a27.CLK1
CLOCK_50 => ram_block1a28.CLK0
CLOCK_50 => ram_block1a28.CLK1
CLOCK_50 => ram_block1a29.CLK0
CLOCK_50 => ram_block1a29.CLK1
CLOCK_50 => ram_block1a30.CLK0
CLOCK_50 => ram_block1a30.CLK1
CLOCK_50 => ram_block1a31.CLK0
CLOCK_50 => ram_block1a31.CLK1
CLOCK_50 => ram_block1a32.CLK0
CLOCK_50 => ram_block1a32.CLK1
CLOCK_50 => ram_block1a33.CLK0
CLOCK_50 => ram_block1a33.CLK1
CLOCK_50 => ram_block1a34.CLK0
CLOCK_50 => ram_block1a34.CLK1
CLOCK_50 => ram_block1a35.CLK0
CLOCK_50 => ram_block1a35.CLK1
CLOCK_50 => ram_block1a36.CLK0
CLOCK_50 => ram_block1a36.CLK1
CLOCK_50 => ram_block1a37.CLK0
CLOCK_50 => ram_block1a37.CLK1
CLOCK_50 => ram_block1a38.CLK0
CLOCK_50 => ram_block1a38.CLK1
CLOCK_50 => ram_block1a39.CLK0
CLOCK_50 => ram_block1a39.CLK1
CLOCK_50 => ram_block1a40.CLK0
CLOCK_50 => ram_block1a40.CLK1
CLOCK_50 => ram_block1a41.CLK0
CLOCK_50 => ram_block1a41.CLK1
CLOCK_50 => ram_block1a42.CLK0
CLOCK_50 => ram_block1a42.CLK1
CLOCK_50 => ram_block1a43.CLK0
CLOCK_50 => ram_block1a43.CLK1
CLOCK_50 => ram_block1a44.CLK0
CLOCK_50 => ram_block1a44.CLK1
CLOCK_50 => ram_block1a45.CLK0
CLOCK_50 => ram_block1a45.CLK1
CLOCK_50 => ram_block1a46.CLK0
CLOCK_50 => ram_block1a46.CLK1
CLOCK_50 => ram_block1a47.CLK0
CLOCK_50 => ram_block1a47.CLK1
CLOCK_50 => ram_block1a48.CLK0
CLOCK_50 => ram_block1a48.CLK1
CLOCK_50 => ram_block1a49.CLK0
CLOCK_50 => ram_block1a49.CLK1
CLOCK_50 => ram_block1a50.CLK0
CLOCK_50 => ram_block1a50.CLK1
CLOCK_50 => ram_block1a51.CLK0
CLOCK_50 => ram_block1a51.CLK1
CLOCK_50 => ram_block1a52.CLK0
CLOCK_50 => ram_block1a52.CLK1
CLOCK_50 => ram_block1a53.CLK0
CLOCK_50 => ram_block1a53.CLK1
CLOCK_50 => ram_block1a54.CLK0
CLOCK_50 => ram_block1a54.CLK1
CLOCK_50 => ram_block1a55.CLK0
CLOCK_50 => ram_block1a55.CLK1
CLOCK_50 => ram_block1a56.CLK0
CLOCK_50 => ram_block1a56.CLK1
CLOCK_50 => ram_block1a57.CLK0
CLOCK_50 => ram_block1a57.CLK1
CLOCK_50 => ram_block1a58.CLK0
CLOCK_50 => ram_block1a58.CLK1
CLOCK_50 => ram_block1a59.CLK0
CLOCK_50 => ram_block1a59.CLK1
CLOCK_50 => ram_block1a60.CLK0
CLOCK_50 => ram_block1a60.CLK1
CLOCK_50 => ram_block1a61.CLK0
CLOCK_50 => ram_block1a61.CLK1
CLOCK_50 => ram_block1a62.CLK0
CLOCK_50 => ram_block1a62.CLK1
CLOCK_50 => ram_block1a63.CLK0
CLOCK_50 => ram_block1a63.CLK1
CLOCK_50 => ram_block1a64.CLK0
CLOCK_50 => ram_block1a64.CLK1
CLOCK_50 => ram_block1a65.CLK0
CLOCK_50 => ram_block1a65.CLK1
CLOCK_50 => ram_block1a66.CLK0
CLOCK_50 => ram_block1a66.CLK1
CLOCK_50 => ram_block1a67.CLK0
CLOCK_50 => ram_block1a67.CLK1
CLOCK_50 => ram_block1a68.CLK0
CLOCK_50 => ram_block1a68.CLK1
CLOCK_50 => ram_block1a69.CLK0
CLOCK_50 => ram_block1a69.CLK1
CLOCK_50 => ram_block1a70.CLK0
CLOCK_50 => ram_block1a70.CLK1
CLOCK_50 => ram_block1a71.CLK0
CLOCK_50 => ram_block1a71.CLK1
CLOCK_50 => ram_block1a72.CLK0
CLOCK_50 => ram_block1a72.CLK1
CLOCK_50 => ram_block1a73.CLK0
CLOCK_50 => ram_block1a73.CLK1
CLOCK_50 => ram_block1a74.CLK0
CLOCK_50 => ram_block1a74.CLK1
CLOCK_50 => ram_block1a75.CLK0
CLOCK_50 => ram_block1a75.CLK1
CLOCK_50 => ram_block1a76.CLK0
CLOCK_50 => ram_block1a76.CLK1
CLOCK_50 => ram_block1a77.CLK0
CLOCK_50 => ram_block1a77.CLK1
CLOCK_50 => ram_block1a78.CLK0
CLOCK_50 => ram_block1a78.CLK1
CLOCK_50 => ram_block1a79.CLK0
CLOCK_50 => ram_block1a79.CLK1
CLOCK_50 => ram_block1a80.CLK0
CLOCK_50 => ram_block1a80.CLK1
CLOCK_50 => ram_block1a81.CLK0
CLOCK_50 => ram_block1a81.CLK1
CLOCK_50 => ram_block1a82.CLK0
CLOCK_50 => ram_block1a82.CLK1
CLOCK_50 => ram_block1a83.CLK0
CLOCK_50 => ram_block1a83.CLK1
CLOCK_50 => ram_block1a84.CLK0
CLOCK_50 => ram_block1a84.CLK1
CLOCK_50 => ram_block1a85.CLK0
CLOCK_50 => ram_block1a85.CLK1
CLOCK_50 => ram_block1a86.CLK0
CLOCK_50 => ram_block1a86.CLK1
CLOCK_50 => ram_block1a87.CLK0
CLOCK_50 => ram_block1a87.CLK1
CLOCK_50 => ram_block1a88.CLK0
CLOCK_50 => ram_block1a88.CLK1
CLOCK_50 => ram_block1a89.CLK0
CLOCK_50 => ram_block1a89.CLK1
CLOCK_50 => ram_block1a90.CLK0
CLOCK_50 => ram_block1a90.CLK1
CLOCK_50 => ram_block1a91.CLK0
CLOCK_50 => ram_block1a91.CLK1
CLOCK_50 => ram_block1a92.CLK0
CLOCK_50 => ram_block1a92.CLK1
CLOCK_50 => ram_block1a93.CLK0
CLOCK_50 => ram_block1a93.CLK1
CLOCK_50 => ram_block1a94.CLK0
CLOCK_50 => ram_block1a94.CLK1
CLOCK_50 => ram_block1a95.CLK0
CLOCK_50 => ram_block1a95.CLK1
CLOCK_50 => ram_block1a96.CLK0
CLOCK_50 => ram_block1a96.CLK1
CLOCK_50 => ram_block1a97.CLK0
CLOCK_50 => ram_block1a97.CLK1
CLOCK_50 => ram_block1a98.CLK0
CLOCK_50 => ram_block1a98.CLK1
CLOCK_50 => ram_block1a99.CLK0
CLOCK_50 => ram_block1a99.CLK1
CLOCK_50 => ram_block1a100.CLK0
CLOCK_50 => ram_block1a100.CLK1
CLOCK_50 => ram_block1a101.CLK0
CLOCK_50 => ram_block1a101.CLK1
CLOCK_50 => ram_block1a102.CLK0
CLOCK_50 => ram_block1a102.CLK1
CLOCK_50 => ram_block1a103.CLK0
CLOCK_50 => ram_block1a103.CLK1
CLOCK_50 => ram_block1a104.CLK0
CLOCK_50 => ram_block1a104.CLK1
CLOCK_50 => ram_block1a105.CLK0
CLOCK_50 => ram_block1a105.CLK1
CLOCK_50 => ram_block1a106.CLK0
CLOCK_50 => ram_block1a106.CLK1
CLOCK_50 => ram_block1a107.CLK0
CLOCK_50 => ram_block1a107.CLK1
CLOCK_50 => ram_block1a108.CLK0
CLOCK_50 => ram_block1a108.CLK1
CLOCK_50 => ram_block1a109.CLK0
CLOCK_50 => ram_block1a109.CLK1
CLOCK_50 => ram_block1a110.CLK0
CLOCK_50 => ram_block1a110.CLK1
CLOCK_50 => ram_block1a111.CLK0
CLOCK_50 => ram_block1a111.CLK1
CLOCK_50 => ram_block1a112.CLK0
CLOCK_50 => ram_block1a112.CLK1
CLOCK_50 => ram_block1a113.CLK0
CLOCK_50 => ram_block1a113.CLK1
CLOCK_50 => ram_block1a114.CLK0
CLOCK_50 => ram_block1a114.CLK1
CLOCK_50 => ram_block1a115.CLK0
CLOCK_50 => ram_block1a115.CLK1
CLOCK_50 => ram_block1a116.CLK0
CLOCK_50 => ram_block1a116.CLK1
CLOCK_50 => ram_block1a117.CLK0
CLOCK_50 => ram_block1a117.CLK1
CLOCK_50 => ram_block1a118.CLK0
CLOCK_50 => ram_block1a118.CLK1
CLOCK_50 => ram_block1a119.CLK0
CLOCK_50 => ram_block1a119.CLK1
CLOCK_50 => ram_block1a120.CLK0
CLOCK_50 => ram_block1a120.CLK1
CLOCK_50 => ram_block1a121.CLK0
CLOCK_50 => ram_block1a121.CLK1
CLOCK_50 => ram_block1a122.CLK0
CLOCK_50 => ram_block1a122.CLK1
CLOCK_50 => ram_block1a123.CLK0
CLOCK_50 => ram_block1a123.CLK1
CLOCK_50 => ram_block1a124.CLK0
CLOCK_50 => ram_block1a124.CLK1
CLOCK_50 => ram_block1a125.CLK0
CLOCK_50 => ram_block1a125.CLK1
CLOCK_50 => ram_block1a126.CLK0
CLOCK_50 => ram_block1a126.CLK1
CLOCK_50 => ram_block1a127.CLK0
CLOCK_50 => ram_block1a127.CLK1
CLOCK_50 => ram_block1a128.CLK0
CLOCK_50 => ram_block1a128.CLK1
CLOCK_50 => ram_block1a129.CLK0
CLOCK_50 => ram_block1a129.CLK1
CLOCK_50 => ram_block1a130.CLK0
CLOCK_50 => ram_block1a130.CLK1
CLOCK_50 => ram_block1a131.CLK0
CLOCK_50 => ram_block1a131.CLK1
CLOCK_50 => ram_block1a132.CLK0
CLOCK_50 => ram_block1a132.CLK1
CLOCK_50 => ram_block1a133.CLK0
CLOCK_50 => ram_block1a133.CLK1
CLOCK_50 => ram_block1a134.CLK0
CLOCK_50 => ram_block1a134.CLK1
CLOCK_50 => ram_block1a135.CLK0
CLOCK_50 => ram_block1a135.CLK1
CLOCK_50 => ram_block1a136.CLK0
CLOCK_50 => ram_block1a136.CLK1
CLOCK_50 => ram_block1a137.CLK0
CLOCK_50 => ram_block1a137.CLK1
CLOCK_50 => ram_block1a138.CLK0
CLOCK_50 => ram_block1a138.CLK1
CLOCK_50 => ram_block1a139.CLK0
CLOCK_50 => ram_block1a139.CLK1
CLOCK_50 => ram_block1a140.CLK0
CLOCK_50 => ram_block1a140.CLK1
CLOCK_50 => ram_block1a141.CLK0
CLOCK_50 => ram_block1a141.CLK1
CLOCK_50 => ram_block1a142.CLK0
CLOCK_50 => ram_block1a142.CLK1
CLOCK_50 => ram_block1a143.CLK0
CLOCK_50 => ram_block1a143.CLK1
CLOCK_50 => ram_block1a144.CLK0
CLOCK_50 => ram_block1a144.CLK1
CLOCK_50 => ram_block1a145.CLK0
CLOCK_50 => ram_block1a145.CLK1
CLOCK_50 => ram_block1a146.CLK0
CLOCK_50 => ram_block1a146.CLK1
CLOCK_50 => ram_block1a147.CLK0
CLOCK_50 => ram_block1a147.CLK1
CLOCK_50 => ram_block1a148.CLK0
CLOCK_50 => ram_block1a148.CLK1
CLOCK_50 => ram_block1a149.CLK0
CLOCK_50 => ram_block1a149.CLK1
CLOCK_50 => ram_block1a150.CLK0
CLOCK_50 => ram_block1a150.CLK1
CLOCK_50 => ram_block1a151.CLK0
CLOCK_50 => ram_block1a151.CLK1
CLOCK_50 => ram_block1a152.CLK0
CLOCK_50 => ram_block1a152.CLK1
CLOCK_50 => ram_block1a153.CLK0
CLOCK_50 => ram_block1a153.CLK1
CLOCK_50 => ram_block1a154.CLK0
CLOCK_50 => ram_block1a154.CLK1
CLOCK_50 => ram_block1a155.CLK0
CLOCK_50 => ram_block1a155.CLK1
CLOCK_50 => ram_block1a156.CLK0
CLOCK_50 => ram_block1a156.CLK1
CLOCK_50 => ram_block1a157.CLK0
CLOCK_50 => ram_block1a157.CLK1
CLOCK_50 => ram_block1a158.CLK0
CLOCK_50 => ram_block1a158.CLK1
CLOCK_50 => ram_block1a159.CLK0
CLOCK_50 => ram_block1a159.CLK1
CLOCK_50 => ram_block1a160.CLK0
CLOCK_50 => ram_block1a160.CLK1
CLOCK_50 => ram_block1a161.CLK0
CLOCK_50 => ram_block1a161.CLK1
CLOCK_50 => ram_block1a162.CLK0
CLOCK_50 => ram_block1a162.CLK1
CLOCK_50 => ram_block1a163.CLK0
CLOCK_50 => ram_block1a163.CLK1
CLOCK_50 => ram_block1a164.CLK0
CLOCK_50 => ram_block1a164.CLK1
CLOCK_50 => ram_block1a165.CLK0
CLOCK_50 => ram_block1a165.CLK1
CLOCK_50 => ram_block1a166.CLK0
CLOCK_50 => ram_block1a166.CLK1
CLOCK_50 => ram_block1a167.CLK0
CLOCK_50 => ram_block1a167.CLK1
CLOCK_50 => ram_block1a168.CLK0
CLOCK_50 => ram_block1a168.CLK1
CLOCK_50 => ram_block1a169.CLK0
CLOCK_50 => ram_block1a169.CLK1
CLOCK_50 => ram_block1a170.CLK0
CLOCK_50 => ram_block1a170.CLK1
CLOCK_50 => ram_block1a171.CLK0
CLOCK_50 => ram_block1a171.CLK1
CLOCK_50 => ram_block1a172.CLK0
CLOCK_50 => ram_block1a172.CLK1
CLOCK_50 => ram_block1a173.CLK0
CLOCK_50 => ram_block1a173.CLK1
CLOCK_50 => ram_block1a174.CLK0
CLOCK_50 => ram_block1a174.CLK1
CLOCK_50 => ram_block1a175.CLK0
CLOCK_50 => ram_block1a175.CLK1
CLOCK_50 => ram_block1a176.CLK0
CLOCK_50 => ram_block1a176.CLK1
CLOCK_50 => ram_block1a177.CLK0
CLOCK_50 => ram_block1a177.CLK1
CLOCK_50 => ram_block1a178.CLK0
CLOCK_50 => ram_block1a178.CLK1
CLOCK_50 => ram_block1a179.CLK0
CLOCK_50 => ram_block1a179.CLK1
CLOCK_50 => ram_block1a180.CLK0
CLOCK_50 => ram_block1a180.CLK1
CLOCK_50 => ram_block1a181.CLK0
CLOCK_50 => ram_block1a181.CLK1
CLOCK_50 => ram_block1a182.CLK0
CLOCK_50 => ram_block1a182.CLK1
CLOCK_50 => ram_block1a183.CLK0
CLOCK_50 => ram_block1a183.CLK1
CLOCK_50 => ram_block1a184.CLK0
CLOCK_50 => ram_block1a184.CLK1
CLOCK_50 => ram_block1a185.CLK0
CLOCK_50 => ram_block1a185.CLK1
CLOCK_50 => ram_block1a186.CLK0
CLOCK_50 => ram_block1a186.CLK1
CLOCK_50 => ram_block1a187.CLK0
CLOCK_50 => ram_block1a187.CLK1
CLOCK_50 => ram_block1a188.CLK0
CLOCK_50 => ram_block1a188.CLK1
CLOCK_50 => ram_block1a189.CLK0
CLOCK_50 => ram_block1a189.CLK1
CLOCK_50 => ram_block1a190.CLK0
CLOCK_50 => ram_block1a190.CLK1
CLOCK_50 => ram_block1a191.CLK0
CLOCK_50 => ram_block1a191.CLK1
CLOCK_50 => ram_block1a192.CLK0
CLOCK_50 => ram_block1a192.CLK1
CLOCK_50 => ram_block1a193.CLK0
CLOCK_50 => ram_block1a193.CLK1
CLOCK_50 => ram_block1a194.CLK0
CLOCK_50 => ram_block1a194.CLK1
CLOCK_50 => ram_block1a195.CLK0
CLOCK_50 => ram_block1a195.CLK1
CLOCK_50 => ram_block1a196.CLK0
CLOCK_50 => ram_block1a196.CLK1
CLOCK_50 => ram_block1a197.CLK0
CLOCK_50 => ram_block1a197.CLK1
CLOCK_50 => ram_block1a198.CLK0
CLOCK_50 => ram_block1a198.CLK1
CLOCK_50 => ram_block1a199.CLK0
CLOCK_50 => ram_block1a199.CLK1
CLOCK_50 => ram_block1a200.CLK0
CLOCK_50 => ram_block1a200.CLK1
CLOCK_50 => ram_block1a201.CLK0
CLOCK_50 => ram_block1a201.CLK1
CLOCK_50 => ram_block1a202.CLK0
CLOCK_50 => ram_block1a202.CLK1
CLOCK_50 => ram_block1a203.CLK0
CLOCK_50 => ram_block1a203.CLK1
CLOCK_50 => ram_block1a204.CLK0
CLOCK_50 => ram_block1a204.CLK1
CLOCK_50 => ram_block1a205.CLK0
CLOCK_50 => ram_block1a205.CLK1
CLOCK_50 => ram_block1a206.CLK0
CLOCK_50 => ram_block1a206.CLK1
CLOCK_50 => ram_block1a207.CLK0
CLOCK_50 => ram_block1a207.CLK1
CLOCK_50 => ram_block1a208.CLK0
CLOCK_50 => ram_block1a208.CLK1
CLOCK_50 => ram_block1a209.CLK0
CLOCK_50 => ram_block1a209.CLK1
CLOCK_50 => ram_block1a210.CLK0
CLOCK_50 => ram_block1a210.CLK1
CLOCK_50 => ram_block1a211.CLK0
CLOCK_50 => ram_block1a211.CLK1
CLOCK_50 => ram_block1a212.CLK0
CLOCK_50 => ram_block1a212.CLK1
CLOCK_50 => ram_block1a213.CLK0
CLOCK_50 => ram_block1a213.CLK1
CLOCK_50 => ram_block1a214.CLK0
CLOCK_50 => ram_block1a214.CLK1
CLOCK_50 => ram_block1a215.CLK0
CLOCK_50 => ram_block1a215.CLK1
CLOCK_50 => ram_block1a216.CLK0
CLOCK_50 => ram_block1a216.CLK1
CLOCK_50 => ram_block1a217.CLK0
CLOCK_50 => ram_block1a217.CLK1
CLOCK_50 => ram_block1a218.CLK0
CLOCK_50 => ram_block1a218.CLK1
CLOCK_50 => ram_block1a219.CLK0
CLOCK_50 => ram_block1a219.CLK1
CLOCK_50 => ram_block1a220.CLK0
CLOCK_50 => ram_block1a220.CLK1
CLOCK_50 => ram_block1a221.CLK0
CLOCK_50 => ram_block1a221.CLK1
CLOCK_50 => ram_block1a222.CLK0
CLOCK_50 => ram_block1a222.CLK1
CLOCK_50 => ram_block1a223.CLK0
CLOCK_50 => ram_block1a223.CLK1
CLOCK_50 => ram_block1a224.CLK0
CLOCK_50 => ram_block1a224.CLK1
CLOCK_50 => ram_block1a225.CLK0
CLOCK_50 => ram_block1a225.CLK1
CLOCK_50 => ram_block1a226.CLK0
CLOCK_50 => ram_block1a226.CLK1
CLOCK_50 => ram_block1a227.CLK0
CLOCK_50 => ram_block1a227.CLK1
CLOCK_50 => ram_block1a228.CLK0
CLOCK_50 => ram_block1a228.CLK1
CLOCK_50 => ram_block1a229.CLK0
CLOCK_50 => ram_block1a229.CLK1
CLOCK_50 => ram_block1a230.CLK0
CLOCK_50 => ram_block1a230.CLK1
CLOCK_50 => ram_block1a231.CLK0
CLOCK_50 => ram_block1a231.CLK1
CLOCK_50 => ram_block1a232.CLK0
CLOCK_50 => ram_block1a232.CLK1
CLOCK_50 => ram_block1a233.CLK0
CLOCK_50 => ram_block1a233.CLK1
CLOCK_50 => ram_block1a234.CLK0
CLOCK_50 => ram_block1a234.CLK1
CLOCK_50 => ram_block1a235.CLK0
CLOCK_50 => ram_block1a235.CLK1
CLOCK_50 => ram_block1a236.CLK0
CLOCK_50 => ram_block1a236.CLK1
CLOCK_50 => ram_block1a237.CLK0
CLOCK_50 => ram_block1a237.CLK1
CLOCK_50 => ram_block1a238.CLK0
CLOCK_50 => ram_block1a238.CLK1
CLOCK_50 => ram_block1a239.CLK0
CLOCK_50 => ram_block1a239.CLK1
CLOCK_50 => ram_block1a240.CLK0
CLOCK_50 => ram_block1a240.CLK1
CLOCK_50 => ram_block1a241.CLK0
CLOCK_50 => ram_block1a241.CLK1
CLOCK_50 => ram_block1a242.CLK0
CLOCK_50 => ram_block1a242.CLK1
CLOCK_50 => ram_block1a243.CLK0
CLOCK_50 => ram_block1a243.CLK1
CLOCK_50 => ram_block1a244.CLK0
CLOCK_50 => ram_block1a244.CLK1
CLOCK_50 => ram_block1a245.CLK0
CLOCK_50 => ram_block1a245.CLK1
CLOCK_50 => ram_block1a246.CLK0
CLOCK_50 => ram_block1a246.CLK1
CLOCK_50 => ram_block1a247.CLK0
CLOCK_50 => ram_block1a247.CLK1
CLOCK_50 => ram_block1a248.CLK0
CLOCK_50 => ram_block1a248.CLK1
CLOCK_50 => ram_block1a249.CLK0
CLOCK_50 => ram_block1a249.CLK1
CLOCK_50 => ram_block1a250.CLK0
CLOCK_50 => ram_block1a250.CLK1
CLOCK_50 => ram_block1a251.CLK0
CLOCK_50 => ram_block1a251.CLK1
CLOCK_50 => ram_block1a252.CLK0
CLOCK_50 => ram_block1a252.CLK1
CLOCK_50 => ram_block1a253.CLK0
CLOCK_50 => ram_block1a253.CLK1
CLOCK_50 => ram_block1a254.CLK0
CLOCK_50 => ram_block1a254.CLK1
CLOCK_50 => ram_block1a255.CLK0
CLOCK_50 => ram_block1a255.CLK1
CLOCK_50 => ram_block1a256.CLK0
CLOCK_50 => ram_block1a256.CLK1
CLOCK_50 => ram_block1a257.CLK0
CLOCK_50 => ram_block1a257.CLK1
CLOCK_50 => ram_block1a258.CLK0
CLOCK_50 => ram_block1a258.CLK1
CLOCK_50 => ram_block1a259.CLK0
CLOCK_50 => ram_block1a259.CLK1
CLOCK_50 => ram_block1a260.CLK0
CLOCK_50 => ram_block1a260.CLK1
CLOCK_50 => ram_block1a261.CLK0
CLOCK_50 => ram_block1a261.CLK1
CLOCK_50 => ram_block1a262.CLK0
CLOCK_50 => ram_block1a262.CLK1
CLOCK_50 => ram_block1a263.CLK0
CLOCK_50 => ram_block1a263.CLK1
CLOCK_50 => ram_block1a264.CLK0
CLOCK_50 => ram_block1a264.CLK1
CLOCK_50 => ram_block1a265.CLK0
CLOCK_50 => ram_block1a265.CLK1
CLOCK_50 => ram_block1a266.CLK0
CLOCK_50 => ram_block1a266.CLK1
CLOCK_50 => ram_block1a267.CLK0
CLOCK_50 => ram_block1a267.CLK1
CLOCK_50 => ram_block1a268.CLK0
CLOCK_50 => ram_block1a268.CLK1
CLOCK_50 => ram_block1a269.CLK0
CLOCK_50 => ram_block1a269.CLK1
CLOCK_50 => ram_block1a270.CLK0
CLOCK_50 => ram_block1a270.CLK1
CLOCK_50 => ram_block1a271.CLK0
CLOCK_50 => ram_block1a271.CLK1
CLOCK_50 => ram_block1a272.CLK0
CLOCK_50 => ram_block1a272.CLK1
CLOCK_50 => ram_block1a273.CLK0
CLOCK_50 => ram_block1a273.CLK1
CLOCK_50 => ram_block1a274.CLK0
CLOCK_50 => ram_block1a274.CLK1
CLOCK_50 => ram_block1a275.CLK0
CLOCK_50 => ram_block1a275.CLK1
CLOCK_50 => ram_block1a276.CLK0
CLOCK_50 => ram_block1a276.CLK1
CLOCK_50 => ram_block1a277.CLK0
CLOCK_50 => ram_block1a277.CLK1
CLOCK_50 => ram_block1a278.CLK0
CLOCK_50 => ram_block1a278.CLK1
CLOCK_50 => ram_block1a279.CLK0
CLOCK_50 => ram_block1a279.CLK1
CLOCK_50 => ram_block1a280.CLK0
CLOCK_50 => ram_block1a280.CLK1
CLOCK_50 => ram_block1a281.CLK0
CLOCK_50 => ram_block1a281.CLK1
CLOCK_50 => ram_block1a282.CLK0
CLOCK_50 => ram_block1a282.CLK1
CLOCK_50 => ram_block1a283.CLK0
CLOCK_50 => ram_block1a283.CLK1
CLOCK_50 => ram_block1a284.CLK0
CLOCK_50 => ram_block1a284.CLK1
CLOCK_50 => ram_block1a285.CLK0
CLOCK_50 => ram_block1a285.CLK1
CLOCK_50 => ram_block1a286.CLK0
CLOCK_50 => ram_block1a286.CLK1
CLOCK_50 => ram_block1a287.CLK0
CLOCK_50 => ram_block1a287.CLK1
CLOCK_50 => ram_block1a288.CLK0
CLOCK_50 => ram_block1a288.CLK1
CLOCK_50 => ram_block1a289.CLK0
CLOCK_50 => ram_block1a289.CLK1
CLOCK_50 => ram_block1a290.CLK0
CLOCK_50 => ram_block1a290.CLK1
CLOCK_50 => ram_block1a291.CLK0
CLOCK_50 => ram_block1a291.CLK1
CLOCK_50 => ram_block1a292.CLK0
CLOCK_50 => ram_block1a292.CLK1
CLOCK_50 => ram_block1a293.CLK0
CLOCK_50 => ram_block1a293.CLK1
CLOCK_50 => ram_block1a294.CLK0
CLOCK_50 => ram_block1a294.CLK1
CLOCK_50 => ram_block1a295.CLK0
CLOCK_50 => ram_block1a295.CLK1
CLOCK_50 => ram_block1a296.CLK0
CLOCK_50 => ram_block1a296.CLK1
CLOCK_50 => ram_block1a297.CLK0
CLOCK_50 => ram_block1a297.CLK1
CLOCK_50 => ram_block1a298.CLK0
CLOCK_50 => ram_block1a298.CLK1
CLOCK_50 => ram_block1a299.CLK0
CLOCK_50 => ram_block1a299.CLK1
CLOCK_50 => ram_block1a300.CLK0
CLOCK_50 => ram_block1a300.CLK1
CLOCK_50 => ram_block1a301.CLK0
CLOCK_50 => ram_block1a301.CLK1
CLOCK_50 => ram_block1a302.CLK0
CLOCK_50 => ram_block1a302.CLK1
CLOCK_50 => ram_block1a303.CLK0
CLOCK_50 => ram_block1a303.CLK1
CLOCK_50 => ram_block1a304.CLK0
CLOCK_50 => ram_block1a304.CLK1
CLOCK_50 => ram_block1a305.CLK0
CLOCK_50 => ram_block1a305.CLK1
CLOCK_50 => ram_block1a306.CLK0
CLOCK_50 => ram_block1a306.CLK1
CLOCK_50 => ram_block1a307.CLK0
CLOCK_50 => ram_block1a307.CLK1
CLOCK_50 => ram_block1a308.CLK0
CLOCK_50 => ram_block1a308.CLK1
CLOCK_50 => ram_block1a309.CLK0
CLOCK_50 => ram_block1a309.CLK1
CLOCK_50 => ram_block1a310.CLK0
CLOCK_50 => ram_block1a310.CLK1
CLOCK_50 => ram_block1a311.CLK0
CLOCK_50 => ram_block1a311.CLK1
CLOCK_50 => ram_block1a312.CLK0
CLOCK_50 => ram_block1a312.CLK1
CLOCK_50 => ram_block1a313.CLK0
CLOCK_50 => ram_block1a313.CLK1
CLOCK_50 => ram_block1a314.CLK0
CLOCK_50 => ram_block1a314.CLK1
CLOCK_50 => ram_block1a315.CLK0
CLOCK_50 => ram_block1a315.CLK1
CLOCK_50 => ram_block1a316.CLK0
CLOCK_50 => ram_block1a316.CLK1
CLOCK_50 => ram_block1a317.CLK0
CLOCK_50 => ram_block1a317.CLK1
CLOCK_50 => ram_block1a318.CLK0
CLOCK_50 => ram_block1a318.CLK1
CLOCK_50 => ram_block1a319.CLK0
CLOCK_50 => ram_block1a319.CLK1
CLOCK_50 => ram_block1a320.CLK0
CLOCK_50 => ram_block1a320.CLK1
CLOCK_50 => ram_block1a321.CLK0
CLOCK_50 => ram_block1a321.CLK1
CLOCK_50 => ram_block1a322.CLK0
CLOCK_50 => ram_block1a322.CLK1
CLOCK_50 => ram_block1a323.CLK0
CLOCK_50 => ram_block1a323.CLK1
CLOCK_50 => ram_block1a324.CLK0
CLOCK_50 => ram_block1a324.CLK1
CLOCK_50 => ram_block1a325.CLK0
CLOCK_50 => ram_block1a325.CLK1
CLOCK_50 => ram_block1a326.CLK0
CLOCK_50 => ram_block1a326.CLK1
CLOCK_50 => ram_block1a327.CLK0
CLOCK_50 => ram_block1a327.CLK1
CLOCK_50 => ram_block1a328.CLK0
CLOCK_50 => ram_block1a328.CLK1
CLOCK_50 => ram_block1a329.CLK0
CLOCK_50 => ram_block1a329.CLK1
CLOCK_50 => ram_block1a330.CLK0
CLOCK_50 => ram_block1a330.CLK1
CLOCK_50 => ram_block1a331.CLK0
CLOCK_50 => ram_block1a331.CLK1
CLOCK_50 => ram_block1a332.CLK0
CLOCK_50 => ram_block1a332.CLK1
CLOCK_50 => ram_block1a333.CLK0
CLOCK_50 => ram_block1a333.CLK1
CLOCK_50 => ram_block1a334.CLK0
CLOCK_50 => ram_block1a334.CLK1
CLOCK_50 => ram_block1a335.CLK0
CLOCK_50 => ram_block1a335.CLK1
CLOCK_50 => ram_block1a336.CLK0
CLOCK_50 => ram_block1a336.CLK1
CLOCK_50 => ram_block1a337.CLK0
CLOCK_50 => ram_block1a337.CLK1
CLOCK_50 => ram_block1a338.CLK0
CLOCK_50 => ram_block1a338.CLK1
CLOCK_50 => ram_block1a339.CLK0
CLOCK_50 => ram_block1a339.CLK1
CLOCK_50 => ram_block1a340.CLK0
CLOCK_50 => ram_block1a340.CLK1
CLOCK_50 => ram_block1a341.CLK0
CLOCK_50 => ram_block1a341.CLK1
CLOCK_50 => ram_block1a342.CLK0
CLOCK_50 => ram_block1a342.CLK1
CLOCK_50 => ram_block1a343.CLK0
CLOCK_50 => ram_block1a343.CLK1
CLOCK_50 => ram_block1a344.CLK0
CLOCK_50 => ram_block1a344.CLK1
CLOCK_50 => ram_block1a345.CLK0
CLOCK_50 => ram_block1a345.CLK1
CLOCK_50 => ram_block1a346.CLK0
CLOCK_50 => ram_block1a346.CLK1
CLOCK_50 => ram_block1a347.CLK0
CLOCK_50 => ram_block1a347.CLK1
CLOCK_50 => ram_block1a348.CLK0
CLOCK_50 => ram_block1a348.CLK1
CLOCK_50 => ram_block1a349.CLK0
CLOCK_50 => ram_block1a349.CLK1
CLOCK_50 => ram_block1a350.CLK0
CLOCK_50 => ram_block1a350.CLK1
CLOCK_50 => ram_block1a351.CLK0
CLOCK_50 => ram_block1a351.CLK1
CLOCK_50 => ram_block1a352.CLK0
CLOCK_50 => ram_block1a352.CLK1
CLOCK_50 => ram_block1a353.CLK0
CLOCK_50 => ram_block1a353.CLK1
CLOCK_50 => ram_block1a354.CLK0
CLOCK_50 => ram_block1a354.CLK1
CLOCK_50 => ram_block1a355.CLK0
CLOCK_50 => ram_block1a355.CLK1
CLOCK_50 => ram_block1a356.CLK0
CLOCK_50 => ram_block1a356.CLK1
CLOCK_50 => ram_block1a357.CLK0
CLOCK_50 => ram_block1a357.CLK1
CLOCK_50 => ram_block1a358.CLK0
CLOCK_50 => ram_block1a358.CLK1
CLOCK_50 => ram_block1a359.CLK0
CLOCK_50 => ram_block1a359.CLK1
CLOCK_50 => ram_block1a360.CLK0
CLOCK_50 => ram_block1a360.CLK1
CLOCK_50 => ram_block1a361.CLK0
CLOCK_50 => ram_block1a361.CLK1
CLOCK_50 => ram_block1a362.CLK0
CLOCK_50 => ram_block1a362.CLK1
CLOCK_50 => ram_block1a363.CLK0
CLOCK_50 => ram_block1a363.CLK1
CLOCK_50 => ram_block1a364.CLK0
CLOCK_50 => ram_block1a364.CLK1
CLOCK_50 => ram_block1a365.CLK0
CLOCK_50 => ram_block1a365.CLK1
CLOCK_50 => ram_block1a366.CLK0
CLOCK_50 => ram_block1a366.CLK1
CLOCK_50 => ram_block1a367.CLK0
CLOCK_50 => ram_block1a367.CLK1
CLOCK_50 => ram_block1a368.CLK0
CLOCK_50 => ram_block1a368.CLK1
CLOCK_50 => ram_block1a369.CLK0
CLOCK_50 => ram_block1a369.CLK1
CLOCK_50 => ram_block1a370.CLK0
CLOCK_50 => ram_block1a370.CLK1
CLOCK_50 => ram_block1a371.CLK0
CLOCK_50 => ram_block1a371.CLK1
CLOCK_50 => ram_block1a372.CLK0
CLOCK_50 => ram_block1a372.CLK1
CLOCK_50 => ram_block1a373.CLK0
CLOCK_50 => ram_block1a373.CLK1
CLOCK_50 => ram_block1a374.CLK0
CLOCK_50 => ram_block1a374.CLK1
CLOCK_50 => ram_block1a375.CLK0
CLOCK_50 => ram_block1a375.CLK1
CLOCK_50 => ram_block1a376.CLK0
CLOCK_50 => ram_block1a376.CLK1
CLOCK_50 => ram_block1a377.CLK0
CLOCK_50 => ram_block1a377.CLK1
CLOCK_50 => ram_block1a378.CLK0
CLOCK_50 => ram_block1a378.CLK1
CLOCK_50 => ram_block1a379.CLK0
CLOCK_50 => ram_block1a379.CLK1
CLOCK_50 => ram_block1a380.CLK0
CLOCK_50 => ram_block1a380.CLK1
CLOCK_50 => ram_block1a381.CLK0
CLOCK_50 => ram_block1a381.CLK1
CLOCK_50 => ram_block1a382.CLK0
CLOCK_50 => ram_block1a382.CLK1
CLOCK_50 => ram_block1a383.CLK0
CLOCK_50 => ram_block1a383.CLK1
CLOCK_50 => ram_block1a384.CLK0
CLOCK_50 => ram_block1a384.CLK1
CLOCK_50 => ram_block1a385.CLK0
CLOCK_50 => ram_block1a385.CLK1
CLOCK_50 => ram_block1a386.CLK0
CLOCK_50 => ram_block1a386.CLK1
CLOCK_50 => ram_block1a387.CLK0
CLOCK_50 => ram_block1a387.CLK1
CLOCK_50 => ram_block1a388.CLK0
CLOCK_50 => ram_block1a388.CLK1
CLOCK_50 => ram_block1a389.CLK0
CLOCK_50 => ram_block1a389.CLK1
CLOCK_50 => ram_block1a390.CLK0
CLOCK_50 => ram_block1a390.CLK1
CLOCK_50 => ram_block1a391.CLK0
CLOCK_50 => ram_block1a391.CLK1
CLOCK_50 => ram_block1a392.CLK0
CLOCK_50 => ram_block1a392.CLK1
CLOCK_50 => ram_block1a393.CLK0
CLOCK_50 => ram_block1a393.CLK1
CLOCK_50 => ram_block1a394.CLK0
CLOCK_50 => ram_block1a394.CLK1
CLOCK_50 => ram_block1a395.CLK0
CLOCK_50 => ram_block1a395.CLK1
CLOCK_50 => ram_block1a396.CLK0
CLOCK_50 => ram_block1a396.CLK1
CLOCK_50 => ram_block1a397.CLK0
CLOCK_50 => ram_block1a397.CLK1
CLOCK_50 => ram_block1a398.CLK0
CLOCK_50 => ram_block1a398.CLK1
CLOCK_50 => ram_block1a399.CLK0
CLOCK_50 => ram_block1a399.CLK1
CLOCK_50 => ram_block1a400.CLK0
CLOCK_50 => ram_block1a400.CLK1
CLOCK_50 => ram_block1a401.CLK0
CLOCK_50 => ram_block1a401.CLK1
CLOCK_50 => ram_block1a402.CLK0
CLOCK_50 => ram_block1a402.CLK1
CLOCK_50 => ram_block1a403.CLK0
CLOCK_50 => ram_block1a403.CLK1
CLOCK_50 => ram_block1a404.CLK0
CLOCK_50 => ram_block1a404.CLK1
CLOCK_50 => ram_block1a405.CLK0
CLOCK_50 => ram_block1a405.CLK1
CLOCK_50 => ram_block1a406.CLK0
CLOCK_50 => ram_block1a406.CLK1
CLOCK_50 => ram_block1a407.CLK0
CLOCK_50 => ram_block1a407.CLK1
CLOCK_50 => ram_block1a408.CLK0
CLOCK_50 => ram_block1a408.CLK1
CLOCK_50 => ram_block1a409.CLK0
CLOCK_50 => ram_block1a409.CLK1
CLOCK_50 => ram_block1a410.CLK0
CLOCK_50 => ram_block1a410.CLK1
CLOCK_50 => ram_block1a411.CLK0
CLOCK_50 => ram_block1a411.CLK1
CLOCK_50 => ram_block1a412.CLK0
CLOCK_50 => ram_block1a412.CLK1
CLOCK_50 => ram_block1a413.CLK0
CLOCK_50 => ram_block1a413.CLK1
CLOCK_50 => ram_block1a414.CLK0
CLOCK_50 => ram_block1a414.CLK1
CLOCK_50 => ram_block1a415.CLK0
CLOCK_50 => ram_block1a415.CLK1
CLOCK_50 => ram_block1a416.CLK0
CLOCK_50 => ram_block1a416.CLK1
CLOCK_50 => ram_block1a417.CLK0
CLOCK_50 => ram_block1a417.CLK1
CLOCK_50 => ram_block1a418.CLK0
CLOCK_50 => ram_block1a418.CLK1
CLOCK_50 => ram_block1a419.CLK0
CLOCK_50 => ram_block1a419.CLK1
CLOCK_50 => ram_block1a420.CLK0
CLOCK_50 => ram_block1a420.CLK1
CLOCK_50 => ram_block1a421.CLK0
CLOCK_50 => ram_block1a421.CLK1
CLOCK_50 => ram_block1a422.CLK0
CLOCK_50 => ram_block1a422.CLK1
CLOCK_50 => ram_block1a423.CLK0
CLOCK_50 => ram_block1a423.CLK1
CLOCK_50 => ram_block1a424.CLK0
CLOCK_50 => ram_block1a424.CLK1
CLOCK_50 => ram_block1a425.CLK0
CLOCK_50 => ram_block1a425.CLK1
CLOCK_50 => ram_block1a426.CLK0
CLOCK_50 => ram_block1a426.CLK1
CLOCK_50 => ram_block1a427.CLK0
CLOCK_50 => ram_block1a427.CLK1
CLOCK_50 => ram_block1a428.CLK0
CLOCK_50 => ram_block1a428.CLK1
CLOCK_50 => ram_block1a429.CLK0
CLOCK_50 => ram_block1a429.CLK1
CLOCK_50 => ram_block1a430.CLK0
CLOCK_50 => ram_block1a430.CLK1
CLOCK_50 => ram_block1a431.CLK0
CLOCK_50 => ram_block1a431.CLK1
CLOCK_50 => ram_block1a432.CLK0
CLOCK_50 => ram_block1a432.CLK1
CLOCK_50 => ram_block1a433.CLK0
CLOCK_50 => ram_block1a433.CLK1
CLOCK_50 => ram_block1a434.CLK0
CLOCK_50 => ram_block1a434.CLK1
CLOCK_50 => ram_block1a435.CLK0
CLOCK_50 => ram_block1a435.CLK1
CLOCK_50 => ram_block1a436.CLK0
CLOCK_50 => ram_block1a436.CLK1
CLOCK_50 => ram_block1a437.CLK0
CLOCK_50 => ram_block1a437.CLK1
CLOCK_50 => ram_block1a438.CLK0
CLOCK_50 => ram_block1a438.CLK1
CLOCK_50 => ram_block1a439.CLK0
CLOCK_50 => ram_block1a439.CLK1
CLOCK_50 => ram_block1a440.CLK0
CLOCK_50 => ram_block1a440.CLK1
CLOCK_50 => ram_block1a441.CLK0
CLOCK_50 => ram_block1a441.CLK1
CLOCK_50 => ram_block1a442.CLK0
CLOCK_50 => ram_block1a442.CLK1
CLOCK_50 => ram_block1a443.CLK0
CLOCK_50 => ram_block1a443.CLK1
CLOCK_50 => ram_block1a444.CLK0
CLOCK_50 => ram_block1a444.CLK1
CLOCK_50 => ram_block1a445.CLK0
CLOCK_50 => ram_block1a445.CLK1
CLOCK_50 => ram_block1a446.CLK0
CLOCK_50 => ram_block1a446.CLK1
CLOCK_50 => ram_block1a447.CLK0
CLOCK_50 => ram_block1a447.CLK1
CLOCK_50 => ram_block1a448.CLK0
CLOCK_50 => ram_block1a448.CLK1
CLOCK_50 => ram_block1a449.CLK0
CLOCK_50 => ram_block1a449.CLK1
CLOCK_50 => ram_block1a450.CLK0
CLOCK_50 => ram_block1a450.CLK1
CLOCK_50 => ram_block1a451.CLK0
CLOCK_50 => ram_block1a451.CLK1
CLOCK_50 => ram_block1a452.CLK0
CLOCK_50 => ram_block1a452.CLK1
CLOCK_50 => ram_block1a453.CLK0
CLOCK_50 => ram_block1a453.CLK1
CLOCK_50 => ram_block1a454.CLK0
CLOCK_50 => ram_block1a454.CLK1
CLOCK_50 => ram_block1a455.CLK0
CLOCK_50 => ram_block1a455.CLK1
CLOCK_50 => ram_block1a456.CLK0
CLOCK_50 => ram_block1a456.CLK1
CLOCK_50 => ram_block1a457.CLK0
CLOCK_50 => ram_block1a457.CLK1
CLOCK_50 => ram_block1a458.CLK0
CLOCK_50 => ram_block1a458.CLK1
CLOCK_50 => ram_block1a459.CLK0
CLOCK_50 => ram_block1a459.CLK1
CLOCK_50 => ram_block1a460.CLK0
CLOCK_50 => ram_block1a460.CLK1
CLOCK_50 => ram_block1a461.CLK0
CLOCK_50 => ram_block1a461.CLK1
CLOCK_50 => ram_block1a462.CLK0
CLOCK_50 => ram_block1a462.CLK1
CLOCK_50 => ram_block1a463.CLK0
CLOCK_50 => ram_block1a463.CLK1
CLOCK_50 => ram_block1a464.CLK0
CLOCK_50 => ram_block1a464.CLK1
CLOCK_50 => ram_block1a465.CLK0
CLOCK_50 => ram_block1a465.CLK1
CLOCK_50 => ram_block1a466.CLK0
CLOCK_50 => ram_block1a466.CLK1
CLOCK_50 => ram_block1a467.CLK0
CLOCK_50 => ram_block1a467.CLK1
CLOCK_50 => ram_block1a468.CLK0
CLOCK_50 => ram_block1a468.CLK1
CLOCK_50 => ram_block1a469.CLK0
CLOCK_50 => ram_block1a469.CLK1
CLOCK_50 => ram_block1a470.CLK0
CLOCK_50 => ram_block1a470.CLK1
CLOCK_50 => ram_block1a471.CLK0
CLOCK_50 => ram_block1a471.CLK1
CLOCK_50 => ram_block1a472.CLK0
CLOCK_50 => ram_block1a472.CLK1
CLOCK_50 => ram_block1a473.CLK0
CLOCK_50 => ram_block1a473.CLK1
CLOCK_50 => ram_block1a474.CLK0
CLOCK_50 => ram_block1a474.CLK1
CLOCK_50 => ram_block1a475.CLK0
CLOCK_50 => ram_block1a475.CLK1
CLOCK_50 => ram_block1a476.CLK0
CLOCK_50 => ram_block1a476.CLK1
CLOCK_50 => ram_block1a477.CLK0
CLOCK_50 => ram_block1a477.CLK1
CLOCK_50 => ram_block1a478.CLK0
CLOCK_50 => ram_block1a478.CLK1
CLOCK_50 => ram_block1a479.CLK0
CLOCK_50 => ram_block1a479.CLK1
CLOCK_50 => ram_block1a480.CLK0
CLOCK_50 => ram_block1a480.CLK1
CLOCK_50 => ram_block1a481.CLK0
CLOCK_50 => ram_block1a481.CLK1
CLOCK_50 => ram_block1a482.CLK0
CLOCK_50 => ram_block1a482.CLK1
CLOCK_50 => ram_block1a483.CLK0
CLOCK_50 => ram_block1a483.CLK1
CLOCK_50 => ram_block1a484.CLK0
CLOCK_50 => ram_block1a484.CLK1
CLOCK_50 => ram_block1a485.CLK0
CLOCK_50 => ram_block1a485.CLK1
CLOCK_50 => ram_block1a486.CLK0
CLOCK_50 => ram_block1a486.CLK1
CLOCK_50 => ram_block1a487.CLK0
CLOCK_50 => ram_block1a487.CLK1
CLOCK_50 => ram_block1a488.CLK0
CLOCK_50 => ram_block1a488.CLK1
CLOCK_50 => ram_block1a489.CLK0
CLOCK_50 => ram_block1a489.CLK1
CLOCK_50 => ram_block1a490.CLK0
CLOCK_50 => ram_block1a490.CLK1
CLOCK_50 => ram_block1a491.CLK0
CLOCK_50 => ram_block1a491.CLK1
CLOCK_50 => ram_block1a492.CLK0
CLOCK_50 => ram_block1a492.CLK1
CLOCK_50 => ram_block1a493.CLK0
CLOCK_50 => ram_block1a493.CLK1
CLOCK_50 => ram_block1a494.CLK0
CLOCK_50 => ram_block1a494.CLK1
CLOCK_50 => ram_block1a495.CLK0
CLOCK_50 => ram_block1a495.CLK1
CLOCK_50 => ram_block1a496.CLK0
CLOCK_50 => ram_block1a496.CLK1
CLOCK_50 => ram_block1a497.CLK0
CLOCK_50 => ram_block1a497.CLK1
CLOCK_50 => ram_block1a498.CLK0
CLOCK_50 => ram_block1a498.CLK1
CLOCK_50 => ram_block1a499.CLK0
CLOCK_50 => ram_block1a499.CLK1
CLOCK_50 => ram_block1a500.CLK0
CLOCK_50 => ram_block1a500.CLK1
CLOCK_50 => ram_block1a501.CLK0
CLOCK_50 => ram_block1a501.CLK1
CLOCK_50 => ram_block1a502.CLK0
CLOCK_50 => ram_block1a502.CLK1
CLOCK_50 => ram_block1a503.CLK0
CLOCK_50 => ram_block1a503.CLK1
CLOCK_50 => ram_block1a504.CLK0
CLOCK_50 => ram_block1a504.CLK1
CLOCK_50 => ram_block1a505.CLK0
CLOCK_50 => ram_block1a505.CLK1
CLOCK_50 => ram_block1a506.CLK0
CLOCK_50 => ram_block1a506.CLK1
CLOCK_50 => ram_block1a507.CLK0
CLOCK_50 => ram_block1a507.CLK1
CLOCK_50 => ram_block1a508.CLK0
CLOCK_50 => ram_block1a508.CLK1
CLOCK_50 => ram_block1a509.CLK0
CLOCK_50 => ram_block1a509.CLK1
CLOCK_50 => ram_block1a510.CLK0
CLOCK_50 => ram_block1a510.CLK1
CLOCK_50 => ram_block1a511.CLK0
CLOCK_50 => ram_block1a511.CLK1
CLOCK_50 => address_reg_b[4].CLK
CLOCK_50 => address_reg_b[3].CLK
CLOCK_50 => address_reg_b[2].CLK
CLOCK_50 => address_reg_b[1].CLK
CLOCK_50 => address_reg_b[0].CLK
CLOCK_50 => out_address_reg_b[4].CLK
CLOCK_50 => out_address_reg_b[3].CLK
CLOCK_50 => out_address_reg_b[2].CLK
CLOCK_50 => out_address_reg_b[1].CLK
CLOCK_50 => out_address_reg_b[0].CLK
CLOCK_50 => arch_Ch3DEC.CLK
CLOCK_50 => arch_Ch2DEC.CLK
CLOCK_50 => arch_Ch1DEC.CLK
CLOCK_50 => arch_Ch0DEC.CLK
CLOCK_50 => ch3HT.CLK
CLOCK_50 => ch2HT.CLK
CLOCK_50 => ch1HT.CLK
CLOCK_50 => ch0HT.CLK
CLOCK_50 => arch_Ch3ACT.CLK
CLOCK_50 => arch_Ch2ACT.CLK
CLOCK_50 => arch_Ch1ACT.CLK
CLOCK_50 => arch_Ch0ACT.CLK
CLOCK_50 => arch_Ch3END[0].CLK
CLOCK_50 => arch_Ch3END[18].CLK
CLOCK_50 => arch_Ch3END[31].CLK
CLOCK_50 => arch_Ch2END[0].CLK
CLOCK_50 => arch_Ch2END[18].CLK
CLOCK_50 => arch_Ch2END[31].CLK
CLOCK_50 => arch_Ch1END[0].CLK
CLOCK_50 => arch_Ch1END[18].CLK
CLOCK_50 => arch_Ch1END[31].CLK
CLOCK_50 => arch_Ch0END[0].CLK
CLOCK_50 => arch_Ch0END[18].CLK
CLOCK_50 => arch_Ch0END[31].CLK
CLOCK_50 => arch_recording.CLK
CLOCK_50 => arch_recSel[0].CLK
CLOCK_50 => arch_recSel[1].CLK
CLOCK_50 => arch_loop_start.CLK
CLOCK_50 => memEndAddr[0].CLK
CLOCK_50 => memEndAddr[1].CLK
CLOCK_50 => memEndAddr[2].CLK
CLOCK_50 => memEndAddr[3].CLK
CLOCK_50 => memEndAddr[4].CLK
CLOCK_50 => memEndAddr[5].CLK
CLOCK_50 => memEndAddr[6].CLK
CLOCK_50 => memEndAddr[7].CLK
CLOCK_50 => memEndAddr[8].CLK
CLOCK_50 => memEndAddr[9].CLK
CLOCK_50 => memEndAddr[10].CLK
CLOCK_50 => memEndAddr[11].CLK
CLOCK_50 => memEndAddr[12].CLK
CLOCK_50 => memEndAddr[13].CLK
CLOCK_50 => memEndAddr[14].CLK
CLOCK_50 => memEndAddr[15].CLK
CLOCK_50 => memEndAddr[16].CLK
CLOCK_50 => memEndAddr[17].CLK
CLOCK_50 => recCounter[0].CLK
CLOCK_50 => recCounter[1].CLK
CLOCK_50 => recCounter[2].CLK
CLOCK_50 => sig[15].CLK
CLOCK_50 => sig[12].CLK
CLOCK_50 => sig[13].CLK
CLOCK_50 => sig[14].CLK
CLOCK_50 => sig[17].CLK
CLOCK_50 => sig[16].CLK
CLOCK_50 => sig[0].CLK
CLOCK_50 => sig[1].CLK
CLOCK_50 => sig[2].CLK
CLOCK_50 => sig[3].CLK
CLOCK_50 => sig[4].CLK
CLOCK_50 => sig[5].CLK
CLOCK_50 => sig[6].CLK
CLOCK_50 => sig[7].CLK
CLOCK_50 => sig[8].CLK
CLOCK_50 => sig[9].CLK
CLOCK_50 => sig[10].CLK
CLOCK_50 => sig[11].CLK
CLOCK_50 => PRESCALER_COUNTER[25].CLK
CLOCK_50 => PRESCALER_COUNTER[26].CLK
CLOCK_50 => PRESCALER_COUNTER[27].CLK
CLOCK_50 => PRESCALER_COUNTER[30].CLK
CLOCK_50 => PRESCALER_COUNTER[29].CLK
CLOCK_50 => PRESCALER_COUNTER[28].CLK
CLOCK_50 => PRESCALER_COUNTER[1].CLK
CLOCK_50 => PRESCALER_COUNTER[2].CLK
CLOCK_50 => PRESCALER_COUNTER[3].CLK
CLOCK_50 => PRESCALER_COUNTER[4].CLK
CLOCK_50 => PRESCALER_COUNTER[5].CLK
CLOCK_50 => PRESCALER_COUNTER[6].CLK
CLOCK_50 => PRESCALER_COUNTER[7].CLK
CLOCK_50 => PRESCALER_COUNTER[8].CLK
CLOCK_50 => PRESCALER_COUNTER[9].CLK
CLOCK_50 => PRESCALER_COUNTER[10].CLK
CLOCK_50 => PRESCALER_COUNTER[21].CLK
CLOCK_50 => PRESCALER_COUNTER[11].CLK
CLOCK_50 => PRESCALER_COUNTER[12].CLK
CLOCK_50 => PRESCALER_COUNTER[13].CLK
CLOCK_50 => PRESCALER_COUNTER[14].CLK
CLOCK_50 => PRESCALER_COUNTER[15].CLK
CLOCK_50 => PRESCALER_COUNTER[16].CLK
CLOCK_50 => PRESCALER_COUNTER[17].CLK
CLOCK_50 => PRESCALER_COUNTER[18].CLK
CLOCK_50 => PRESCALER_COUNTER[19].CLK
CLOCK_50 => PRESCALER_COUNTER[20].CLK
CLOCK_50 => PRESCALER_COUNTER[22].CLK
CLOCK_50 => PRESCALER_COUNTER[23].CLK
CLOCK_50 => PRESCALER_COUNTER[24].CLK
CLOCK_50 => counter[20].CLK
CLOCK_50 => counter[15].CLK
CLOCK_50 => counter[22].CLK
CLOCK_50 => counter[1].CLK
CLOCK_50 => counter[16].CLK
CLOCK_50 => counter[18].CLK
CLOCK_50 => counter[19].CLK
CLOCK_50 => counter[14].CLK
CLOCK_50 => counter[29].CLK
CLOCK_50 => counter[21].CLK
CLOCK_50 => counter[23].CLK
CLOCK_50 => counter[24].CLK
CLOCK_50 => counter[25].CLK
CLOCK_50 => counter[26].CLK
CLOCK_50 => counter[27].CLK
CLOCK_50 => counter[28].CLK
CLOCK_50 => counter[17].CLK
CLOCK_50 => counter[30].CLK
CLOCK_50 => counter[13].CLK
CLOCK_50 => counter[12].CLK
CLOCK_50 => counter[11].CLK
CLOCK_50 => counter[10].CLK
CLOCK_50 => counter[9].CLK
CLOCK_50 => counter[8].CLK
CLOCK_50 => counter[7].CLK
CLOCK_50 => counter[6].CLK
CLOCK_50 => counter[5].CLK
CLOCK_50 => counter[4].CLK
CLOCK_50 => counter[3].CLK
CLOCK_50 => counter[2].CLK
CLOCK_50 => arch_Ch1END[1].CLK
CLOCK_50 => arch_Ch1END[2].CLK
CLOCK_50 => arch_Ch1END[3].CLK
CLOCK_50 => arch_Ch1END[4].CLK
CLOCK_50 => arch_Ch1END[5].CLK
CLOCK_50 => arch_Ch1END[6].CLK
CLOCK_50 => arch_Ch1END[7].CLK
CLOCK_50 => arch_Ch1END[8].CLK
CLOCK_50 => arch_Ch1END[9].CLK
CLOCK_50 => arch_Ch1END[10].CLK
CLOCK_50 => arch_Ch1END[11].CLK
CLOCK_50 => arch_Ch1END[12].CLK
CLOCK_50 => arch_Ch1END[13].CLK
CLOCK_50 => arch_Ch1END[14].CLK
CLOCK_50 => arch_Ch1END[15].CLK
CLOCK_50 => arch_Ch1END[17].CLK
CLOCK_50 => arch_Ch1END[16].CLK
CLOCK_50 => arch_Ch2END[1].CLK
CLOCK_50 => arch_Ch2END[2].CLK
CLOCK_50 => arch_Ch2END[3].CLK
CLOCK_50 => arch_Ch2END[4].CLK
CLOCK_50 => arch_Ch2END[5].CLK
CLOCK_50 => arch_Ch2END[6].CLK
CLOCK_50 => arch_Ch2END[7].CLK
CLOCK_50 => arch_Ch2END[8].CLK
CLOCK_50 => arch_Ch2END[9].CLK
CLOCK_50 => arch_Ch2END[10].CLK
CLOCK_50 => arch_Ch2END[11].CLK
CLOCK_50 => arch_Ch2END[12].CLK
CLOCK_50 => arch_Ch2END[13].CLK
CLOCK_50 => arch_Ch2END[14].CLK
CLOCK_50 => arch_Ch2END[15].CLK
CLOCK_50 => arch_Ch2END[16].CLK
CLOCK_50 => arch_Ch2END[17].CLK
CLOCK_50 => arch_Ch3END[15].CLK
CLOCK_50 => arch_Ch3END[1].CLK
CLOCK_50 => arch_Ch3END[2].CLK
CLOCK_50 => arch_Ch3END[3].CLK
CLOCK_50 => arch_Ch3END[4].CLK
CLOCK_50 => arch_Ch3END[5].CLK
CLOCK_50 => arch_Ch3END[6].CLK
CLOCK_50 => arch_Ch3END[7].CLK
CLOCK_50 => arch_Ch3END[8].CLK
CLOCK_50 => arch_Ch3END[9].CLK
CLOCK_50 => arch_Ch3END[10].CLK
CLOCK_50 => arch_Ch3END[11].CLK
CLOCK_50 => arch_Ch3END[12].CLK
CLOCK_50 => arch_Ch3END[13].CLK
CLOCK_50 => arch_Ch3END[14].CLK
CLOCK_50 => arch_Ch3END[16].CLK
CLOCK_50 => arch_Ch3END[17].CLK
CLOCK_50 => arch_Ch0END[1].CLK
CLOCK_50 => arch_Ch0END[2].CLK
CLOCK_50 => arch_Ch0END[3].CLK
CLOCK_50 => arch_Ch0END[4].CLK
CLOCK_50 => arch_Ch0END[5].CLK
CLOCK_50 => arch_Ch0END[6].CLK
CLOCK_50 => arch_Ch0END[7].CLK
CLOCK_50 => arch_Ch0END[8].CLK
CLOCK_50 => arch_Ch0END[9].CLK
CLOCK_50 => arch_Ch0END[10].CLK
CLOCK_50 => arch_Ch0END[11].CLK
CLOCK_50 => arch_Ch0END[12].CLK
CLOCK_50 => arch_Ch0END[13].CLK
CLOCK_50 => arch_Ch0END[14].CLK
CLOCK_50 => arch_Ch0END[15].CLK
CLOCK_50 => arch_Ch0END[16].CLK
CLOCK_50 => arch_Ch0END[17].CLK
CLOCK_50 => state.EMPTY.CLK
CLOCK_50 => state.PRE_REC_FIRST.CLK
CLOCK_50 => state.REC_FIRST.CLK
CLOCK_50 => state.CH_CONTROL.CLK
CLOCK_50 => state.PRE_REC.CLK
CLOCK_50 => state.REC_OTHER.CLK
resetN => audio_codec_controller:audio_codec_controller_inst.resetN
resetN => PRESCALER_COUNTER[0].ACLR
resetN => PRESCALER_COUNTER[31].ACLR
resetN => prescaler_1_t.ACLR
resetN => counter[0].ACLR
resetN => counter[31].ACLR
resetN => ch3HT.ACLR
resetN => ch2HT.ACLR
resetN => ch1HT.ACLR
resetN => ch0HT.ACLR
resetN => arch_Ch3ACT.ACLR
resetN => arch_Ch2ACT.ACLR
resetN => arch_Ch1ACT.ACLR
resetN => arch_Ch0ACT.ACLR
resetN => arch_Ch3END[0].ACLR
resetN => arch_Ch3END[18].ACLR
resetN => arch_Ch3END[31].ACLR
resetN => arch_Ch2END[0].ACLR
resetN => arch_Ch2END[18].ACLR
resetN => arch_Ch2END[31].ACLR
resetN => arch_Ch1END[0].ACLR
resetN => arch_Ch1END[18].ACLR
resetN => arch_Ch1END[31].ACLR
resetN => arch_Ch0END[0].ACLR
resetN => arch_Ch0END[18].ACLR
resetN => arch_Ch0END[31].ACLR
resetN => arch_recording.ACLR
resetN => arch_recSel[0].ACLR
resetN => arch_recSel[1].ACLR
resetN => recCounter[0].ACLR
resetN => recCounter[1].ACLR
resetN => recCounter[2].ACLR
resetN => sig[15].ACLR
resetN => sig[12].ACLR
resetN => sig[13].ACLR
resetN => sig[14].ACLR
resetN => sig[17].ACLR
resetN => sig[16].ACLR
resetN => sig[0].ACLR
resetN => sig[1].ACLR
resetN => sig[2].ACLR
resetN => sig[3].ACLR
resetN => sig[4].ACLR
resetN => sig[5].ACLR
resetN => sig[6].ACLR
resetN => sig[7].ACLR
resetN => sig[8].ACLR
resetN => sig[9].ACLR
resetN => sig[10].ACLR
resetN => sig[11].ACLR
resetN => proc_out[3].ACLR
resetN => proc_out[0].ACLR
resetN => proc_out[10].ACLR
resetN => proc_out[11].ACLR
resetN => proc_out[12].ACLR
resetN => proc_out[13].ACLR
resetN => proc_out[14].ACLR
resetN => proc_out[15].ACLR
resetN => proc_out[1].ACLR
resetN => proc_out[2].ACLR
resetN => proc_out[4].ACLR
resetN => proc_out[5].ACLR
resetN => proc_out[6].ACLR
resetN => proc_out[7].ACLR
resetN => proc_out[8].ACLR
resetN => proc_out[9].ACLR
resetN => sum[16].ACLR
resetN => sum[17].ACLR
resetN => sum[18].ACLR
resetN => sum[19].ACLR
resetN => sum[20].ACLR
resetN => sum[26].ACLR
resetN => counter[0].ACLR
resetN => counter[1].ACLR
resetN => sum[1].ACLR
resetN => sum[2].ACLR
resetN => sum[3].ACLR
resetN => sum[4].ACLR
resetN => sum[5].ACLR
resetN => sum[6].ACLR
resetN => sum[7].ACLR
resetN => sum[8].ACLR
resetN => sum[10].ACLR
resetN => sum[11].ACLR
resetN => sum[12].ACLR
resetN => sum[21].ACLR
resetN => sum[13].ACLR
resetN => sum[14].ACLR
resetN => sum[15].ACLR
resetN => sum[0].ACLR
resetN => sum[22].ACLR
resetN => sum[9].ACLR
resetN => sum[23].ACLR
resetN => sum[31].ACLR
resetN => sum[24].ACLR
resetN => sum[25].ACLR
resetN => sum[27].ACLR
resetN => sum[28].ACLR
resetN => sum[29].ACLR
resetN => sum[30].ACLR
resetN => PRESCALER_COUNTER[25].ACLR
resetN => PRESCALER_COUNTER[26].ACLR
resetN => PRESCALER_COUNTER[27].ACLR
resetN => PRESCALER_COUNTER[30].ACLR
resetN => PRESCALER_COUNTER[29].ACLR
resetN => PRESCALER_COUNTER[28].ACLR
resetN => PRESCALER_COUNTER[1].ACLR
resetN => PRESCALER_COUNTER[2].ACLR
resetN => PRESCALER_COUNTER[3].ACLR
resetN => PRESCALER_COUNTER[4].ACLR
resetN => PRESCALER_COUNTER[5].ACLR
resetN => PRESCALER_COUNTER[6].ACLR
resetN => PRESCALER_COUNTER[7].ACLR
resetN => PRESCALER_COUNTER[8].ACLR
resetN => PRESCALER_COUNTER[9].ACLR
resetN => PRESCALER_COUNTER[10].ACLR
resetN => PRESCALER_COUNTER[21].ACLR
resetN => PRESCALER_COUNTER[11].ACLR
resetN => PRESCALER_COUNTER[12].ACLR
resetN => PRESCALER_COUNTER[13].ACLR
resetN => PRESCALER_COUNTER[14].ACLR
resetN => PRESCALER_COUNTER[15].ACLR
resetN => PRESCALER_COUNTER[16].ACLR
resetN => PRESCALER_COUNTER[17].ACLR
resetN => PRESCALER_COUNTER[18].ACLR
resetN => PRESCALER_COUNTER[19].ACLR
resetN => PRESCALER_COUNTER[20].ACLR
resetN => PRESCALER_COUNTER[22].ACLR
resetN => PRESCALER_COUNTER[23].ACLR
resetN => PRESCALER_COUNTER[24].ACLR
resetN => counter[20].ACLR
resetN => counter[15].ACLR
resetN => counter[22].ACLR
resetN => counter[1].ACLR
resetN => counter[16].ACLR
resetN => counter[18].ACLR
resetN => counter[19].ACLR
resetN => counter[14].ACLR
resetN => counter[29].ACLR
resetN => counter[21].ACLR
resetN => counter[23].ACLR
resetN => counter[24].ACLR
resetN => counter[25].ACLR
resetN => counter[26].ACLR
resetN => counter[27].ACLR
resetN => counter[28].ACLR
resetN => counter[17].ACLR
resetN => counter[30].ACLR
resetN => counter[13].ACLR
resetN => counter[12].ACLR
resetN => counter[11].ACLR
resetN => counter[10].ACLR
resetN => counter[9].ACLR
resetN => counter[8].ACLR
resetN => counter[7].ACLR
resetN => counter[6].ACLR
resetN => counter[5].ACLR
resetN => counter[4].ACLR
resetN => counter[3].ACLR
resetN => counter[2].ACLR
resetN => arch_Ch1END[1].ACLR
resetN => arch_Ch1END[2].ACLR
resetN => arch_Ch1END[3].ACLR
resetN => arch_Ch1END[4].ACLR
resetN => arch_Ch1END[5].ACLR
resetN => arch_Ch1END[6].ACLR
resetN => arch_Ch1END[7].ACLR
resetN => arch_Ch1END[8].ACLR
resetN => arch_Ch1END[9].ACLR
resetN => arch_Ch1END[10].ACLR
resetN => arch_Ch1END[11].ACLR
resetN => arch_Ch1END[12].ACLR
resetN => arch_Ch1END[13].ACLR
resetN => arch_Ch1END[14].ACLR
resetN => arch_Ch1END[15].ACLR
resetN => arch_Ch1END[17].ACLR
resetN => arch_Ch1END[16].ACLR
resetN => arch_Ch2END[1].ACLR
resetN => arch_Ch2END[2].ACLR
resetN => arch_Ch2END[3].ACLR
resetN => arch_Ch2END[4].ACLR
resetN => arch_Ch2END[5].ACLR
resetN => arch_Ch2END[6].ACLR
resetN => arch_Ch2END[7].ACLR
resetN => arch_Ch2END[8].ACLR
resetN => arch_Ch2END[9].ACLR
resetN => arch_Ch2END[10].ACLR
resetN => arch_Ch2END[11].ACLR
resetN => arch_Ch2END[12].ACLR
resetN => arch_Ch2END[13].ACLR
resetN => arch_Ch2END[14].ACLR
resetN => arch_Ch2END[15].ACLR
resetN => arch_Ch2END[16].ACLR
resetN => arch_Ch2END[17].ACLR
resetN => arch_Ch3END[15].ACLR
resetN => arch_Ch3END[1].ACLR
resetN => arch_Ch3END[2].ACLR
resetN => arch_Ch3END[3].ACLR
resetN => arch_Ch3END[4].ACLR
resetN => arch_Ch3END[5].ACLR
resetN => arch_Ch3END[6].ACLR
resetN => arch_Ch3END[7].ACLR
resetN => arch_Ch3END[8].ACLR
resetN => arch_Ch3END[9].ACLR
resetN => arch_Ch3END[10].ACLR
resetN => arch_Ch3END[11].ACLR
resetN => arch_Ch3END[12].ACLR
resetN => arch_Ch3END[13].ACLR
resetN => arch_Ch3END[14].ACLR
resetN => arch_Ch3END[16].ACLR
resetN => arch_Ch3END[17].ACLR
resetN => arch_Ch0END[1].ACLR
resetN => arch_Ch0END[2].ACLR
resetN => arch_Ch0END[3].ACLR
resetN => arch_Ch0END[4].ACLR
resetN => arch_Ch0END[5].ACLR
resetN => arch_Ch0END[6].ACLR
resetN => arch_Ch0END[7].ACLR
resetN => arch_Ch0END[8].ACLR
resetN => arch_Ch0END[9].ACLR
resetN => arch_Ch0END[10].ACLR
resetN => arch_Ch0END[11].ACLR
resetN => arch_Ch0END[12].ACLR
resetN => arch_Ch0END[13].ACLR
resetN => arch_Ch0END[14].ACLR
resetN => arch_Ch0END[15].ACLR
resetN => arch_Ch0END[16].ACLR
resetN => arch_Ch0END[17].ACLR
resetN => data[4].ENA
resetN => data[5].ENA
resetN => data[6].ENA
resetN => data[7].ENA
resetN => data[8].ENA
resetN => data[9].ENA
resetN => data[10].ENA
resetN => data[0].ENA
resetN => data[1].ENA
resetN => data[15].ENA
resetN => data[2].ENA
resetN => data[14].ENA
resetN => data[3].ENA
resetN => data[11].ENA
resetN => data[13].ENA
resetN => data[12].ENA
resetN => arch_Ch3DEC.ENA
resetN => arch_Ch0DEC.ENA
resetN => arch_Ch1DEC.ENA
resetN => arch_Ch2DEC.ENA
resetN => state.EMPTY.ACLR
resetN => state.PRE_REC_FIRST.ACLR
resetN => state.REC_FIRST.ACLR
resetN => state.CH_CONTROL.ACLR
resetN => state.PRE_REC.ACLR
resetN => state.REC_OTHER.ACLR
resetN => arch_loop_start.ACLR
resetN => memEndAddr[17].ACLR
resetN => memEndAddr[16].ACLR
resetN => memEndAddr[15].ACLR
resetN => memEndAddr[14].ACLR
resetN => memEndAddr[13].ACLR
resetN => memEndAddr[12].ACLR
resetN => memEndAddr[11].ACLR
resetN => memEndAddr[10].ACLR
resetN => memEndAddr[9].ACLR
resetN => memEndAddr[8].ACLR
resetN => memEndAddr[7].ACLR
resetN => memEndAddr[6].ACLR
resetN => memEndAddr[5].ACLR
resetN => memEndAddr[4].ACLR
resetN => memEndAddr[3].ACLR
resetN => memEndAddr[2].ACLR
resetN => memEndAddr[1].ACLR
resetN => memEndAddr[0].ACLR
MICROPHON_ON => audio_codec_controller:audio_codec_controller_inst.MICROPHON_ON
AUD_ADCDAT => audio_codec_controller:audio_codec_controller_inst.AUD_ADCDAT
AUD_ADCLRCK => audio_codec_controller:audio_codec_controller_inst.AUD_ADCLRCK
AUD_BCLK => audio_codec_controller:audio_codec_controller_inst.AUD_BCLK
AUD_DACLRCK => audio_codec_controller:audio_codec_controller_inst.AUD_DACLRCK
AUD_I2C_SDAT <> audio_codec_controller:audio_codec_controller_inst.AUD_I2C_SDAT
playB => process_0.IN0
playB => process_0.IN0
playB => state.IN0
playB => recCounter.IN0
playB => ch3HT.IN0
playB => ch2HT.IN0
playB => ch1HT.IN0
playB => ch0HT.IN0
playB => arch_Ch0ACT.OUTPUTSELECT
playB => arch_Ch1ACT.OUTPUTSELECT
playB => arch_Ch2ACT.OUTPUTSELECT
playB => arch_Ch3ACT.OUTPUTSELECT
playB => Mux137.IN0
playB => Selector0.IN0
recB => arch_Ch0ACT.IN0
recB => arch_Ch1ACT.IN0
recB => arch_Ch2ACT.IN0
recB => arch_Ch3ACT.IN0
recB => ch0HT.IN1
recB => ch1HT.IN1
recB => ch2HT.IN1
recB => ch3HT.IN1
recB => recCounter.OUTPUTSELECT
recB => recCounter.OUTPUTSELECT
recB => Selector161.DATAB
recB => arch_recSel[0].IN0
recB => arch_recSel[0].IN0
recB => Selector163.IN0
recB => Selector163.IN0
recB => Selector162.IN0
recB => recCounter.OUTPUTSELECT
recB => recCounter.OUTPUTSELECT
recB => arch_recSel[0].DATAB
recB => Selector0.IN1
stopB => arch_Ch0ACT.IN0
stopB => ch3HT.IN2
stopB => ch2HT.IN2
stopB => ch1HT.IN2
stopB => ch0HT.IN2
stopB => recCounter.IN1
stopB => state.IN1
stopB => arch_recording.IN0
stopB => arch_Ch0ACT.IN0
stopB => Mux137.IN1
stopB => arch_Ch1ACT.IN0
stopB => arch_Ch2ACT.IN0
stopB => arch_Ch3ACT.IN0
stopB => Selector163.DATAB
stopB => Selector162.DATAB
stopB => Selector0.IN2
clearB => ch3HT.IN3
clearB => ch2HT.IN3
clearB => ch1HT.IN3
clearB => recCounter.IN2
clearB => state.IN2
clearB => Mux137.IN0
clearB => Mux136.IN0
clearB => Selector0.IN3
clearB => ch0HT.IN3
SelCh4Cmd[1] => Mux136.IN0
SelCh4Cmd[1] => Mux147.IN0
SelCh4Cmd[1] => Mux147.IN0
SelCh4Cmd[1] => Mux147.IN0
SelCh4Cmd[1] => Selector1.IN0
SelCh4Cmd[0] => Mux136.IN1
SelCh4Cmd[0] => Mux147.IN1
SelCh4Cmd[0] => Mux147.IN1
SelCh4Cmd[0] => Mux147.IN1
SelCh4Cmd[0] => Selector2.IN0
IntergratorDIV[2] => Equal5.IN0
IntergratorDIV[2] => lpm_divide:Div0.denom[2]
IntergratorDIV[1] => Equal5.IN1
IntergratorDIV[1] => lpm_divide:Div0.denom[1]
IntergratorDIV[0] => Equal5.IN2
IntergratorDIV[0] => lpm_divide:Div0.denom[0]
AUD_XCK <= audio_codec_controller:audio_codec_controller_inst.AUD_XCK
AUD_DACDAT <= audio_codec_controller:audio_codec_controller_inst.AUD_DACDAT
AUD_I2C_SCLK <= audio_codec_controller:audio_codec_controller_inst.AUD_I2C_SCLK


|experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0
numer[0] => lpm_divide_apo:auto_generated.numer[0]
numer[1] => lpm_divide_apo:auto_generated.numer[1]
numer[2] => lpm_divide_apo:auto_generated.numer[2]
numer[3] => lpm_divide_apo:auto_generated.numer[3]
numer[4] => lpm_divide_apo:auto_generated.numer[4]
numer[5] => lpm_divide_apo:auto_generated.numer[5]
numer[6] => lpm_divide_apo:auto_generated.numer[6]
numer[7] => lpm_divide_apo:auto_generated.numer[7]
numer[8] => lpm_divide_apo:auto_generated.numer[8]
numer[9] => lpm_divide_apo:auto_generated.numer[9]
numer[10] => lpm_divide_apo:auto_generated.numer[10]
numer[11] => lpm_divide_apo:auto_generated.numer[11]
numer[12] => lpm_divide_apo:auto_generated.numer[12]
numer[13] => lpm_divide_apo:auto_generated.numer[13]
numer[14] => lpm_divide_apo:auto_generated.numer[14]
numer[15] => lpm_divide_apo:auto_generated.numer[15]
numer[16] => lpm_divide_apo:auto_generated.numer[16]
numer[17] => lpm_divide_apo:auto_generated.numer[17]
numer[18] => lpm_divide_apo:auto_generated.numer[18]
numer[19] => lpm_divide_apo:auto_generated.numer[19]
numer[20] => lpm_divide_apo:auto_generated.numer[20]
numer[21] => lpm_divide_apo:auto_generated.numer[21]
numer[22] => lpm_divide_apo:auto_generated.numer[22]
numer[23] => lpm_divide_apo:auto_generated.numer[23]
numer[24] => lpm_divide_apo:auto_generated.numer[24]
numer[25] => lpm_divide_apo:auto_generated.numer[25]
numer[26] => lpm_divide_apo:auto_generated.numer[26]
numer[27] => lpm_divide_apo:auto_generated.numer[27]
numer[28] => lpm_divide_apo:auto_generated.numer[28]
numer[29] => lpm_divide_apo:auto_generated.numer[29]
numer[30] => lpm_divide_apo:auto_generated.numer[30]
numer[31] => lpm_divide_apo:auto_generated.numer[31]
denom[0] => lpm_divide_apo:auto_generated.denom[0]
denom[1] => lpm_divide_apo:auto_generated.denom[1]
denom[2] => lpm_divide_apo:auto_generated.denom[2]
denom[3] => lpm_divide_apo:auto_generated.denom[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_apo:auto_generated.quotient[0]
quotient[1] <= lpm_divide_apo:auto_generated.quotient[1]
quotient[2] <= lpm_divide_apo:auto_generated.quotient[2]
quotient[3] <= lpm_divide_apo:auto_generated.quotient[3]
quotient[4] <= lpm_divide_apo:auto_generated.quotient[4]
quotient[5] <= lpm_divide_apo:auto_generated.quotient[5]
quotient[6] <= lpm_divide_apo:auto_generated.quotient[6]
quotient[7] <= lpm_divide_apo:auto_generated.quotient[7]
quotient[8] <= lpm_divide_apo:auto_generated.quotient[8]
quotient[9] <= lpm_divide_apo:auto_generated.quotient[9]
quotient[10] <= lpm_divide_apo:auto_generated.quotient[10]
quotient[11] <= lpm_divide_apo:auto_generated.quotient[11]
quotient[12] <= lpm_divide_apo:auto_generated.quotient[12]
quotient[13] <= lpm_divide_apo:auto_generated.quotient[13]
quotient[14] <= lpm_divide_apo:auto_generated.quotient[14]
quotient[15] <= lpm_divide_apo:auto_generated.quotient[15]
quotient[16] <= lpm_divide_apo:auto_generated.quotient[16]
quotient[17] <= lpm_divide_apo:auto_generated.quotient[17]
quotient[18] <= lpm_divide_apo:auto_generated.quotient[18]
quotient[19] <= lpm_divide_apo:auto_generated.quotient[19]
quotient[20] <= lpm_divide_apo:auto_generated.quotient[20]
quotient[21] <= lpm_divide_apo:auto_generated.quotient[21]
quotient[22] <= lpm_divide_apo:auto_generated.quotient[22]
quotient[23] <= lpm_divide_apo:auto_generated.quotient[23]
quotient[24] <= lpm_divide_apo:auto_generated.quotient[24]
quotient[25] <= lpm_divide_apo:auto_generated.quotient[25]
quotient[26] <= lpm_divide_apo:auto_generated.quotient[26]
quotient[27] <= lpm_divide_apo:auto_generated.quotient[27]
quotient[28] <= lpm_divide_apo:auto_generated.quotient[28]
quotient[29] <= lpm_divide_apo:auto_generated.quotient[29]
quotient[30] <= lpm_divide_apo:auto_generated.quotient[30]
quotient[31] <= lpm_divide_apo:auto_generated.quotient[31]
remain[0] <= <GND>
remain[1] <= <GND>
remain[2] <= <GND>
remain[3] <= <GND>


|experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0|lpm_divide_apo:auto_generated
denom[0] => abs_divider_jbg:divider.denominator[0]
denom[1] => abs_divider_jbg:divider.denominator[1]
denom[2] => abs_divider_jbg:divider.denominator[2]
denom[3] => abs_divider_jbg:divider.denominator[3]
numer[0] => abs_divider_jbg:divider.numerator[0]
numer[1] => abs_divider_jbg:divider.numerator[1]
numer[2] => abs_divider_jbg:divider.numerator[2]
numer[3] => abs_divider_jbg:divider.numerator[3]
numer[4] => abs_divider_jbg:divider.numerator[4]
numer[5] => abs_divider_jbg:divider.numerator[5]
numer[6] => abs_divider_jbg:divider.numerator[6]
numer[7] => abs_divider_jbg:divider.numerator[7]
numer[8] => abs_divider_jbg:divider.numerator[8]
numer[9] => abs_divider_jbg:divider.numerator[9]
numer[10] => abs_divider_jbg:divider.numerator[10]
numer[11] => abs_divider_jbg:divider.numerator[11]
numer[12] => abs_divider_jbg:divider.numerator[12]
numer[13] => abs_divider_jbg:divider.numerator[13]
numer[14] => abs_divider_jbg:divider.numerator[14]
numer[15] => abs_divider_jbg:divider.numerator[15]
numer[16] => abs_divider_jbg:divider.numerator[16]
numer[17] => abs_divider_jbg:divider.numerator[17]
numer[18] => abs_divider_jbg:divider.numerator[18]
numer[19] => abs_divider_jbg:divider.numerator[19]
numer[20] => abs_divider_jbg:divider.numerator[20]
numer[21] => abs_divider_jbg:divider.numerator[21]
numer[22] => abs_divider_jbg:divider.numerator[22]
numer[23] => abs_divider_jbg:divider.numerator[23]
numer[24] => abs_divider_jbg:divider.numerator[24]
numer[25] => abs_divider_jbg:divider.numerator[25]
numer[26] => abs_divider_jbg:divider.numerator[26]
numer[27] => abs_divider_jbg:divider.numerator[27]
numer[28] => abs_divider_jbg:divider.numerator[28]
numer[29] => abs_divider_jbg:divider.numerator[29]
numer[30] => abs_divider_jbg:divider.numerator[30]
numer[31] => abs_divider_jbg:divider.numerator[31]
quotient[0] <= abs_divider_jbg:divider.quotient[0]
quotient[1] <= abs_divider_jbg:divider.quotient[1]
quotient[2] <= abs_divider_jbg:divider.quotient[2]
quotient[3] <= abs_divider_jbg:divider.quotient[3]
quotient[4] <= abs_divider_jbg:divider.quotient[4]
quotient[5] <= abs_divider_jbg:divider.quotient[5]
quotient[6] <= abs_divider_jbg:divider.quotient[6]
quotient[7] <= abs_divider_jbg:divider.quotient[7]
quotient[8] <= abs_divider_jbg:divider.quotient[8]
quotient[9] <= abs_divider_jbg:divider.quotient[9]
quotient[10] <= abs_divider_jbg:divider.quotient[10]
quotient[11] <= abs_divider_jbg:divider.quotient[11]
quotient[12] <= abs_divider_jbg:divider.quotient[12]
quotient[13] <= abs_divider_jbg:divider.quotient[13]
quotient[14] <= abs_divider_jbg:divider.quotient[14]
quotient[15] <= abs_divider_jbg:divider.quotient[15]
quotient[16] <= abs_divider_jbg:divider.quotient[16]
quotient[17] <= abs_divider_jbg:divider.quotient[17]
quotient[18] <= abs_divider_jbg:divider.quotient[18]
quotient[19] <= abs_divider_jbg:divider.quotient[19]
quotient[20] <= abs_divider_jbg:divider.quotient[20]
quotient[21] <= abs_divider_jbg:divider.quotient[21]
quotient[22] <= abs_divider_jbg:divider.quotient[22]
quotient[23] <= abs_divider_jbg:divider.quotient[23]
quotient[24] <= abs_divider_jbg:divider.quotient[24]
quotient[25] <= abs_divider_jbg:divider.quotient[25]
quotient[26] <= abs_divider_jbg:divider.quotient[26]
quotient[27] <= abs_divider_jbg:divider.quotient[27]
quotient[28] <= abs_divider_jbg:divider.quotient[28]
quotient[29] <= abs_divider_jbg:divider.quotient[29]
quotient[30] <= abs_divider_jbg:divider.quotient[30]
quotient[31] <= abs_divider_jbg:divider.quotient[31]
remain[0] <= abs_divider_jbg:divider.remainder[0]
remain[1] <= abs_divider_jbg:divider.remainder[1]
remain[2] <= abs_divider_jbg:divider.remainder[2]
remain[3] <= abs_divider_jbg:divider.remainder[3]


|experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0|lpm_divide_apo:auto_generated|abs_divider_jbg:divider
denominator[0] => lpm_abs_jn9:my_abs_den.data[0]
denominator[1] => lpm_abs_jn9:my_abs_den.data[1]
denominator[2] => lpm_abs_jn9:my_abs_den.data[2]
denominator[3] => lpm_abs_jn9:my_abs_den.data[3]
denominator[3] => diff_signs.IN1
numerator[0] => lpm_abs_4p9:my_abs_num.data[0]
numerator[1] => lpm_abs_4p9:my_abs_num.data[1]
numerator[2] => lpm_abs_4p9:my_abs_num.data[2]
numerator[3] => lpm_abs_4p9:my_abs_num.data[3]
numerator[4] => lpm_abs_4p9:my_abs_num.data[4]
numerator[5] => lpm_abs_4p9:my_abs_num.data[5]
numerator[6] => lpm_abs_4p9:my_abs_num.data[6]
numerator[7] => lpm_abs_4p9:my_abs_num.data[7]
numerator[8] => lpm_abs_4p9:my_abs_num.data[8]
numerator[9] => lpm_abs_4p9:my_abs_num.data[9]
numerator[10] => lpm_abs_4p9:my_abs_num.data[10]
numerator[11] => lpm_abs_4p9:my_abs_num.data[11]
numerator[12] => lpm_abs_4p9:my_abs_num.data[12]
numerator[13] => lpm_abs_4p9:my_abs_num.data[13]
numerator[14] => lpm_abs_4p9:my_abs_num.data[14]
numerator[15] => lpm_abs_4p9:my_abs_num.data[15]
numerator[16] => lpm_abs_4p9:my_abs_num.data[16]
numerator[17] => lpm_abs_4p9:my_abs_num.data[17]
numerator[18] => lpm_abs_4p9:my_abs_num.data[18]
numerator[19] => lpm_abs_4p9:my_abs_num.data[19]
numerator[20] => lpm_abs_4p9:my_abs_num.data[20]
numerator[21] => lpm_abs_4p9:my_abs_num.data[21]
numerator[22] => lpm_abs_4p9:my_abs_num.data[22]
numerator[23] => lpm_abs_4p9:my_abs_num.data[23]
numerator[24] => lpm_abs_4p9:my_abs_num.data[24]
numerator[25] => lpm_abs_4p9:my_abs_num.data[25]
numerator[26] => lpm_abs_4p9:my_abs_num.data[26]
numerator[27] => lpm_abs_4p9:my_abs_num.data[27]
numerator[28] => lpm_abs_4p9:my_abs_num.data[28]
numerator[29] => lpm_abs_4p9:my_abs_num.data[29]
numerator[30] => lpm_abs_4p9:my_abs_num.data[30]
numerator[31] => lpm_abs_4p9:my_abs_num.data[31]
numerator[31] => diff_signs.IN0
numerator[31] => _.IN0
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
numerator[31] => _.IN1
quotient[0] <= quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= remainder[3].DB_MAX_OUTPUT_PORT_TYPE


|experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|alt_u_div_mve:divider
denominator[0] => op_1.IN4
denominator[0] => op_2.IN6
denominator[0] => op_13.IN8
denominator[0] => op_24.IN10
denominator[0] => op_27.IN12
denominator[0] => op_28.IN12
denominator[0] => op_29.IN12
denominator[0] => op_30.IN12
denominator[0] => op_31.IN12
denominator[0] => op_32.IN12
denominator[0] => op_3.IN12
denominator[0] => op_4.IN12
denominator[0] => op_5.IN12
denominator[0] => op_6.IN12
denominator[0] => op_7.IN12
denominator[0] => op_8.IN12
denominator[0] => op_9.IN12
denominator[0] => op_10.IN12
denominator[0] => op_11.IN12
denominator[0] => op_12.IN12
denominator[0] => op_14.IN12
denominator[0] => op_15.IN12
denominator[0] => op_16.IN12
denominator[0] => op_17.IN12
denominator[0] => op_18.IN12
denominator[0] => op_19.IN12
denominator[0] => op_20.IN12
denominator[0] => op_21.IN12
denominator[0] => op_22.IN12
denominator[0] => op_23.IN12
denominator[0] => op_25.IN12
denominator[0] => op_26.IN12
denominator[1] => sel[0].IN1
denominator[1] => sel[4].IN1
denominator[1] => op_2.IN4
denominator[1] => sel[8].IN1
denominator[1] => op_13.IN6
denominator[1] => sel[12].IN1
denominator[1] => op_24.IN8
denominator[1] => sel[16].IN1
denominator[1] => op_27.IN10
denominator[1] => sel[20].IN1
denominator[1] => op_28.IN10
denominator[1] => sel[24].IN1
denominator[1] => op_29.IN10
denominator[1] => sel[28].IN1
denominator[1] => op_30.IN10
denominator[1] => sel[32].IN1
denominator[1] => op_31.IN10
denominator[1] => sel[36].IN1
denominator[1] => op_32.IN10
denominator[1] => sel[40].IN1
denominator[1] => op_3.IN10
denominator[1] => sel[44].IN1
denominator[1] => op_4.IN10
denominator[1] => sel[48].IN1
denominator[1] => op_5.IN10
denominator[1] => sel[52].IN1
denominator[1] => op_6.IN10
denominator[1] => sel[56].IN1
denominator[1] => op_7.IN10
denominator[1] => sel[60].IN1
denominator[1] => op_8.IN10
denominator[1] => sel[64].IN1
denominator[1] => op_9.IN10
denominator[1] => sel[68].IN1
denominator[1] => op_10.IN10
denominator[1] => sel[72].IN1
denominator[1] => op_11.IN10
denominator[1] => sel[76].IN1
denominator[1] => op_12.IN10
denominator[1] => sel[80].IN1
denominator[1] => op_14.IN10
denominator[1] => sel[84].IN1
denominator[1] => op_15.IN10
denominator[1] => sel[88].IN1
denominator[1] => op_16.IN10
denominator[1] => sel[92].IN1
denominator[1] => op_17.IN10
denominator[1] => sel[96].IN1
denominator[1] => op_18.IN10
denominator[1] => sel[100].IN1
denominator[1] => op_19.IN10
denominator[1] => sel[104].IN1
denominator[1] => op_20.IN10
denominator[1] => sel[108].IN1
denominator[1] => op_21.IN10
denominator[1] => sel[112].IN1
denominator[1] => op_22.IN10
denominator[1] => sel[116].IN1
denominator[1] => op_23.IN10
denominator[1] => sel[120].IN1
denominator[1] => op_25.IN10
denominator[1] => sel[124].IN1
denominator[1] => op_26.IN10
denominator[1] => sel[128].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[5].IN1
denominator[2] => sel[9].IN1
denominator[2] => op_13.IN4
denominator[2] => sel[13].IN1
denominator[2] => op_24.IN6
denominator[2] => sel[17].IN1
denominator[2] => op_27.IN8
denominator[2] => sel[21].IN1
denominator[2] => op_28.IN8
denominator[2] => sel[25].IN1
denominator[2] => op_29.IN8
denominator[2] => sel[29].IN1
denominator[2] => op_30.IN8
denominator[2] => sel[33].IN1
denominator[2] => op_31.IN8
denominator[2] => sel[37].IN1
denominator[2] => op_32.IN8
denominator[2] => sel[41].IN1
denominator[2] => op_3.IN8
denominator[2] => sel[45].IN1
denominator[2] => op_4.IN8
denominator[2] => sel[49].IN1
denominator[2] => op_5.IN8
denominator[2] => sel[53].IN1
denominator[2] => op_6.IN8
denominator[2] => sel[57].IN1
denominator[2] => op_7.IN8
denominator[2] => sel[61].IN1
denominator[2] => op_8.IN8
denominator[2] => sel[65].IN1
denominator[2] => op_9.IN8
denominator[2] => sel[69].IN1
denominator[2] => op_10.IN8
denominator[2] => sel[73].IN1
denominator[2] => op_11.IN8
denominator[2] => sel[77].IN1
denominator[2] => op_12.IN8
denominator[2] => sel[81].IN1
denominator[2] => op_14.IN8
denominator[2] => sel[85].IN1
denominator[2] => op_15.IN8
denominator[2] => sel[89].IN1
denominator[2] => op_16.IN8
denominator[2] => sel[93].IN1
denominator[2] => op_17.IN8
denominator[2] => sel[97].IN1
denominator[2] => op_18.IN8
denominator[2] => sel[101].IN1
denominator[2] => op_19.IN8
denominator[2] => sel[105].IN1
denominator[2] => op_20.IN8
denominator[2] => sel[109].IN1
denominator[2] => op_21.IN8
denominator[2] => sel[113].IN1
denominator[2] => op_22.IN8
denominator[2] => sel[117].IN1
denominator[2] => op_23.IN8
denominator[2] => sel[121].IN1
denominator[2] => op_25.IN8
denominator[2] => sel[125].IN1
denominator[2] => op_26.IN8
denominator[2] => sel[129].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[6].IN1
denominator[3] => sel[10].IN1
denominator[3] => sel[14].IN1
denominator[3] => op_24.IN4
denominator[3] => sel[18].IN1
denominator[3] => op_27.IN6
denominator[3] => sel[22].IN1
denominator[3] => op_28.IN6
denominator[3] => sel[26].IN1
denominator[3] => op_29.IN6
denominator[3] => sel[30].IN1
denominator[3] => op_30.IN6
denominator[3] => sel[34].IN1
denominator[3] => op_31.IN6
denominator[3] => sel[38].IN1
denominator[3] => op_32.IN6
denominator[3] => sel[42].IN1
denominator[3] => op_3.IN6
denominator[3] => sel[46].IN1
denominator[3] => op_4.IN6
denominator[3] => sel[50].IN1
denominator[3] => op_5.IN6
denominator[3] => sel[54].IN1
denominator[3] => op_6.IN6
denominator[3] => sel[58].IN1
denominator[3] => op_7.IN6
denominator[3] => sel[62].IN1
denominator[3] => op_8.IN6
denominator[3] => sel[66].IN1
denominator[3] => op_9.IN6
denominator[3] => sel[70].IN1
denominator[3] => op_10.IN6
denominator[3] => sel[74].IN1
denominator[3] => op_11.IN6
denominator[3] => sel[78].IN1
denominator[3] => op_12.IN6
denominator[3] => sel[82].IN1
denominator[3] => op_14.IN6
denominator[3] => sel[86].IN1
denominator[3] => op_15.IN6
denominator[3] => sel[90].IN1
denominator[3] => op_16.IN6
denominator[3] => sel[94].IN1
denominator[3] => op_17.IN6
denominator[3] => sel[98].IN1
denominator[3] => op_18.IN6
denominator[3] => sel[102].IN1
denominator[3] => op_19.IN6
denominator[3] => sel[106].IN1
denominator[3] => op_20.IN6
denominator[3] => sel[110].IN1
denominator[3] => op_21.IN6
denominator[3] => sel[114].IN1
denominator[3] => op_22.IN6
denominator[3] => sel[118].IN1
denominator[3] => op_23.IN6
denominator[3] => sel[122].IN1
denominator[3] => op_25.IN6
denominator[3] => sel[126].IN1
denominator[3] => op_26.IN6
denominator[3] => sel[130].IN1
numerator[0] => StageOut[155].IN0
numerator[0] => op_26.IN11
numerator[1] => StageOut[150].IN0
numerator[1] => op_25.IN11
numerator[2] => StageOut[145].IN0
numerator[2] => op_23.IN11
numerator[3] => StageOut[140].IN0
numerator[3] => op_22.IN11
numerator[4] => StageOut[135].IN0
numerator[4] => op_21.IN11
numerator[5] => StageOut[130].IN0
numerator[5] => op_20.IN11
numerator[6] => StageOut[125].IN0
numerator[6] => op_19.IN11
numerator[7] => StageOut[120].IN0
numerator[7] => op_18.IN11
numerator[8] => StageOut[115].IN0
numerator[8] => op_17.IN11
numerator[9] => StageOut[110].IN0
numerator[9] => op_16.IN11
numerator[10] => StageOut[105].IN0
numerator[10] => op_15.IN11
numerator[11] => StageOut[100].IN0
numerator[11] => op_14.IN11
numerator[12] => StageOut[95].IN0
numerator[12] => op_12.IN11
numerator[13] => StageOut[90].IN0
numerator[13] => op_11.IN11
numerator[14] => StageOut[85].IN0
numerator[14] => op_10.IN11
numerator[15] => StageOut[80].IN0
numerator[15] => op_9.IN11
numerator[16] => StageOut[75].IN0
numerator[16] => op_8.IN11
numerator[17] => StageOut[70].IN0
numerator[17] => op_7.IN11
numerator[18] => StageOut[65].IN0
numerator[18] => op_6.IN11
numerator[19] => StageOut[60].IN0
numerator[19] => op_5.IN11
numerator[20] => StageOut[55].IN0
numerator[20] => op_4.IN11
numerator[21] => StageOut[50].IN0
numerator[21] => op_3.IN11
numerator[22] => StageOut[45].IN0
numerator[22] => op_32.IN11
numerator[23] => StageOut[40].IN0
numerator[23] => op_31.IN11
numerator[24] => StageOut[35].IN0
numerator[24] => op_30.IN11
numerator[25] => StageOut[30].IN0
numerator[25] => op_29.IN11
numerator[26] => StageOut[25].IN0
numerator[26] => op_28.IN11
numerator[27] => StageOut[20].IN0
numerator[27] => op_27.IN11
numerator[28] => StageOut[15].IN0
numerator[28] => op_24.IN9
numerator[29] => StageOut[10].IN0
numerator[29] => op_13.IN7
numerator[30] => StageOut[5].IN0
numerator[30] => op_2.IN5
numerator[31] => StageOut[0].IN0
numerator[31] => op_1.IN3
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient_tmp[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient_tmp[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient_tmp[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient_tmp[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient_tmp[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient_tmp[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[155].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[156].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[157].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[158].DB_MAX_OUTPUT_PORT_TYPE


|experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|lpm_abs_jn9:my_abs_den
data[0] => _.IN1
data[0] => _.IN1
data[0] => _.IN1
data[0] => result[0].DATAIN
data[1] => _.IN1
data[1] => _.IN0
data[1] => _.IN0
data[1] => result_tmp[1].IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => result_tmp[2].IN0
data[3] => overflow.IN1
data[3] => result_tmp[3].IN0
data[3] => result_tmp[2].IN1
data[3] => _.IN0
data[3] => result_tmp[1].IN1
data[3] => _.IN0
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_tmp[3].DB_MAX_OUTPUT_PORT_TYPE


|experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|lpm_abs_4p9:my_abs_num
data[0] => adder_dataa[0].IN0
data[1] => adder_dataa[1].IN0
data[2] => adder_dataa[2].IN0
data[3] => adder_dataa[3].IN0
data[4] => adder_dataa[4].IN0
data[5] => adder_dataa[5].IN0
data[6] => adder_dataa[6].IN0
data[7] => adder_dataa[7].IN0
data[8] => adder_dataa[8].IN0
data[9] => adder_dataa[9].IN0
data[10] => adder_dataa[10].IN0
data[11] => adder_dataa[11].IN0
data[12] => adder_dataa[12].IN0
data[13] => adder_dataa[13].IN0
data[14] => adder_dataa[14].IN0
data[15] => adder_dataa[15].IN0
data[16] => adder_dataa[16].IN0
data[17] => adder_dataa[17].IN0
data[18] => adder_dataa[18].IN0
data[19] => adder_dataa[19].IN0
data[20] => adder_dataa[20].IN0
data[21] => adder_dataa[21].IN0
data[22] => adder_dataa[22].IN0
data[23] => adder_dataa[23].IN0
data[24] => adder_dataa[24].IN0
data[25] => adder_dataa[25].IN0
data[26] => adder_dataa[26].IN0
data[27] => adder_dataa[27].IN0
data[28] => adder_dataa[28].IN0
data[29] => adder_dataa[29].IN0
data[30] => adder_dataa[30].IN0
data[31] => adder_dataa[30].IN1
data[31] => adder_dataa[29].IN1
data[31] => adder_dataa[28].IN1
data[31] => adder_dataa[27].IN1
data[31] => adder_dataa[26].IN1
data[31] => adder_dataa[25].IN1
data[31] => adder_dataa[24].IN1
data[31] => adder_dataa[23].IN1
data[31] => adder_dataa[22].IN1
data[31] => adder_dataa[21].IN1
data[31] => adder_dataa[20].IN1
data[31] => adder_dataa[19].IN1
data[31] => adder_dataa[18].IN1
data[31] => adder_dataa[17].IN1
data[31] => adder_dataa[16].IN1
data[31] => adder_dataa[15].IN1
data[31] => adder_dataa[14].IN1
data[31] => adder_dataa[13].IN1
data[31] => adder_dataa[12].IN1
data[31] => adder_dataa[11].IN1
data[31] => adder_dataa[10].IN1
data[31] => adder_dataa[9].IN1
data[31] => adder_dataa[8].IN1
data[31] => adder_dataa[7].IN1
data[31] => adder_dataa[6].IN1
data[31] => adder_dataa[5].IN1
data[31] => adder_dataa[4].IN1
data[31] => adder_dataa[3].IN1
data[31] => adder_dataa[2].IN1
data[31] => adder_dataa[1].IN1
data[31] => adder_dataa[0].IN1
data[31] => overflow.IN1
data[31] => op_1.IN64
data[31] => op_1.IN65
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


