# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../VisualStudio/progetto_cabai.vhd" \
"../../../../../tb_example23_agg.vhd" \

# Do not sort compile order
nosort
