Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/Mips_Tb_isim_beh.exe -prj C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/Mips_Tb_beh.prj work.Mips_Tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/TaylorSine.vhd" into library work
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/Cosine.vhd" into library work
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/Sign_Extender.vhd" into library work
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/RegisterFile.vhd" into library work
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/ProgramCounter.vhd" into library work
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/PC_Adder.vhd" into library work
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/Mux.vhd" into library work
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/Instruction_Memory.vhd" into library work
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/DataMemory.vhd" into library work
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/ControlUnit.vhd" into library work
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/AluControl.vhd" into library work
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/Alu.vhd" into library work
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/AdderWithShift.vhd" into library work
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/Mips.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/Mips.vhd" Line 142: Actual for formal port mux_control is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/Mips_Tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling architecture behavioral of entity Sign_Extender [sign_extender_default]
Compiling architecture behavioral of entity AluControl [alucontrol_default]
Compiling architecture behavioral of entity PC_Adder [pc_adder_default]
Compiling architecture behavioral of entity AdderWithShift [adderwithshift_default]
Compiling architecture behavioral of entity ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity DataMemory [datamemory_default]
Compiling architecture behavioral of entity ControlUnit [controlunit_default]
Compiling architecture behavioral of entity Mux [mux_default]
Compiling architecture behavioral of entity TaylorSine [taylorsine_default]
Compiling architecture behavioral of entity TaylorCosine [taylorcosine_default]
Compiling architecture behavioral of entity Alu [alu_default]
Compiling architecture behavioral of entity Instruction_Memory [instruction_memory_default]
Compiling architecture behavioral of entity Mips [mips_default]
Compiling architecture behavior of entity mips_tb
Time Resolution for simulation is 1ps.
Compiled 32 VHDL Units
Built simulation executable C:/Users/hp/Downloads/Final/Final/Final/Mips_Processor/Mips_Tb_isim_beh.exe
Fuse Memory Usage: 37308 KB
Fuse CPU Usage: 671 ms
