// Seed: 1535791376
module module_0;
  reg id_1;
  always @(*) begin : LABEL_0
    id_1 <= 1;
  end
  supply1 id_2 = 1 && id_2;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1;
  wire id_2;
  generate
    genvar id_3;
  endgenerate
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  integer id_5, id_6;
  tri0 id_7 = 1;
  nor primCall (id_1, id_2, id_4, id_5, id_6, id_7);
  module_3 modCall_1 ();
endmodule
module module_3;
  logic [7:0] id_1;
  wire id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_1[1] = 1;
endmodule
