{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749140049109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749140049109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 05 11:14:09 2025 " "Processing started: Thu Jun 05 11:14:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749140049109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749140049109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialAudioTransmission -c SerialAudioTransmission " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialAudioTransmission -c SerialAudioTransmission" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749140049110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749140049406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749140049406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/side learning/personal fpga/serialaudiotransmission/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/side learning/personal fpga/serialaudiotransmission/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../UART_TX.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/UART_TX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749140054243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749140054243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/side learning/personal fpga/serialaudiotransmission/timer_2_17us.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/side learning/personal fpga/serialaudiotransmission/timer_2_17us.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer_2_17us " "Found entity 1: Timer_2_17us" {  } { { "../Timer_2_17us.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/Timer_2_17us.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749140054244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749140054244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/side learning/personal fpga/serialaudiotransmission/sipo_shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/side learning/personal fpga/serialaudiotransmission/sipo_shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO_ShiftRegister " "Found entity 1: SIPO_ShiftRegister" {  } { { "../SIPO_ShiftRegister.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/SIPO_ShiftRegister.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749140054245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749140054245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/side learning/personal fpga/serialaudiotransmission/piso_shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/side learning/personal fpga/serialaudiotransmission/piso_shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 PISO_ShiftRegister " "Found entity 1: PISO_ShiftRegister" {  } { { "../PISO_ShiftRegister.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/PISO_ShiftRegister.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749140054246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749140054246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialaudiotransmission.v 1 1 " "Found 1 design units, including 1 entities, in source file serialaudiotransmission.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialAudioTransmission " "Found entity 1: SerialAudioTransmission" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749140054247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749140054247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Signal SerialAudioTransmission.v(12) " "Verilog HDL Implicit Net warning at SerialAudioTransmission.v(12): created implicit net for \"Signal\"" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749140054247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Signal2 SerialAudioTransmission.v(13) " "Verilog HDL Implicit Net warning at SerialAudioTransmission.v(13): created implicit net for \"Signal2\"" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749140054247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerialAudioTransmission " "Elaborating entity \"SerialAudioTransmission\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749140054266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX\"" {  } { { "SerialAudioTransmission.v" "UART_TX" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749140054271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_TX.v(59) " "Verilog HDL assignment warning at UART_TX.v(59): truncated value with size 32 to match size of target (4)" {  } { { "../UART_TX.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/UART_TX.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749140054287 "|SerialAudioTransmission|UART_TX:UART_TX"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "UART_TX.v(58) " "Verilog HDL Case Statement information at UART_TX.v(58): all case item expressions in this case statement are onehot" {  } { { "../UART_TX.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/UART_TX.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1749140054287 "|SerialAudioTransmission|UART_TX:UART_TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_2_17us UART_TX:UART_TX\|Timer_2_17us:UART_Timer " "Elaborating entity \"Timer_2_17us\" for hierarchy \"UART_TX:UART_TX\|Timer_2_17us:UART_Timer\"" {  } { { "../UART_TX.v" "UART_Timer" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/UART_TX.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749140054287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO_ShiftRegister UART_TX:UART_TX\|PISO_ShiftRegister:TX_Shift_Register " "Elaborating entity \"PISO_ShiftRegister\" for hierarchy \"UART_TX:UART_TX\|PISO_ShiftRegister:TX_Shift_Register\"" {  } { { "../UART_TX.v" "TX_Shift_Register" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/UART_TX.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749140054288 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749140054598 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1749140054601 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1749140054601 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1749140054601 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1749140054601 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "SerialAudioTransmission.v" "" { Text "D:/School/Side Learning/Personal FPGA/SerialAudioTransmission/.gitignore/SerialAudioTransmission.v" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1749140054611 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1749140054611 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749140054658 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749140054879 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749140054966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749140054966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749140054997 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749140054997 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1749140054997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749140054997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749140054997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749140055006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 05 11:14:15 2025 " "Processing ended: Thu Jun 05 11:14:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749140055006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749140055006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749140055006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749140055006 ""}
