====================================================================================================
DETAILED DEBUG INFO FOR 'ResNet-L2' WORKLOAD
====================================================================================================

====================================================================================================
1. WORKLOAD CONFIGURATION
====================================================================================================
  Name: ResNet-L2
  Dimensions: R=3, S=3, P=28, Q=28, C=64, K=64, N=1
  Bounds: [3, 3, 28, 28, 64, 64, 1]
  MACs: 28901376
  Stride: (1, 1)
  Dilation: (1, 1)

  Tensor Sizes:
    Input:  N=1 × C=64 × H=30 × W=30 = 57600 elements
    Weight: K=64 × C=64 × R=3 × S=3 = 36864 elements
    Output: N=1 × K=64 × P=28 × Q=28 = 50176 elements

  Relevancy Matrix O[dim][tensor] (1=relevant, 0=irrelevant):
    Dim      Input    Weight   Output  
    R        1        1        0       
    S        1        1        0       
    P        1        0        1       
    Q        1        0        1       
    C        1        1        0       
    K        0        1        1       
    N        1        0        1       

  Divisors per dimension:
    R: [1, 3]
    S: [1, 3]
    P: [1, 2, 4, 7, 14, 28]
    Q: [1, 2, 4, 7, 14, 28]
    C: [1, 2, 4, 8, 16, 32, 64]
    K: [1, 2, 4, 8, 16, 32, 64]
    N: [1]

====================================================================================================
2. OPTIMIZER RESULT
====================================================================================================

  Solver Status: optimal
  Solve Time: 12.18s

====================================================================================================
3. MAPPING DETAILS
====================================================================================================

  Layout:
    Input:  row_aligned
    Weight: row_aligned
    Output: sequential

  Tile Info:
    block_h: 6
    block_w: 30

  Loop Bounds (per memory level):
  Memory Hierarchy: Level 0=PE, Level 1=GlobalBuffer, Level 2=RowBuffer, Level 3=LocalDRAM

    Level 0:
      H: {'C': 4, 'K': 4}
      W: {'P': 4, 'Q': 4}
      Internal: (all 1s)
      temporal: {'R': 3, 'S': 3}

    Level 1:
      spatial: (all 1s)
      temporal: (all 1s)

    Level 2:
      spatial: (all 1s)
      temporal: {'K': 4}

    Level 3:
      spatial: (all 1s)
      temporal: {'P': 7, 'Q': 7, 'C': 16, 'K': 4}

  Permutation (per memory level, inner to outer):
    Level 0: R -> S
    Level 1: 
    Level 2: K
    Level 3: Q -> P -> K -> C

  Tile Sizes (cumulative up to each level):
    Level 0: {'R': 3, 'S': 3}
    Level 1: {'R': 3, 'S': 3}
    Level 2: {'R': 3, 'S': 3, 'K': 4}
    Level 3: {'R': 3, 'S': 3, 'P': 7, 'Q': 7, 'C': 16, 'K': 16}

====================================================================================================
4. DRAM LEVEL ANALYSIS (Level 2 + Level 3)
====================================================================================================

  DRAM Level Factors (Level 2 × Level 3):
    R: 1
    S: 1
    P: 7
    Q: 7
    C: 16
    K: 16
    N: 1

  Reuse Penalty per Tensor (irrelevant DRAM factors):
    Input: irrelevant dims = ['K'], penalty = 16
    Weight: irrelevant dims = ['P', 'Q', 'N'], penalty = 49
    Output: irrelevant dims = ['R', 'S', 'C'], penalty = 16

  Expected Unique Row Activations (simplified):
    For row_aligned: total_tiles = Π(DRAM factors)
    Total DRAM tiles: 12544

====================================================================================================
5. ILP ROW ACTIVATION PREDICTIONS
====================================================================================================

  ILP Predicted Row Activations:
    Input:  3144.0000
    Weight: 64.0000
    Output: 783.9999
    Total:  3991.9999

====================================================================================================
5.1 ILP VARIABLE VALUES
====================================================================================================

  xp[m=3] - Permutation at DRAM level (which dim at which position):
    Position 1: Q
    Position 4: P
    Position 5: K
    Position 6: C

  xb[m=3, s=1] - DRAM temporal bounds:
    R: divisor[0] = 1
    S: divisor[0] = 1
    P: divisor[3] = 7
    Q: divisor[3] = 7
    C: divisor[4] = 16
    K: divisor[2] = 4
    N: divisor[0] = 1

  xr[m=2, m_=3] - Relevant inner loop exists at position p:

    Input:
      Position 0: xr = 0
      Position 1: xr = 1
      Position 2: xr = 1
      Position 3: xr = 1
      Position 4: xr = 1
      Position 5: xr = 1
      Position 6: xr = 1

    Weight:
      Position 0: xr = 0
      Position 1: xr = 0
      Position 2: xr = 0
      Position 3: xr = 0
      Position 4: xr = 0
      Position 5: xr = 1
      Position 6: xr = 1

    Output:
      Position 0: xr = 0
      Position 1: xr = 1
      Position 2: xr = 1
      Position 3: xr = 1
      Position 4: xr = 1
      Position 5: xr = 1
      Position 6: xr = 1

  xj[m=2, m_=3] - Dimension j has inner loop for tensor:

    Input (relevant dims: ['R', 'S', 'P', 'Q', 'C', 'N']):
      R: xj = 0 (relevant)
      S: xj = 0 (relevant)
      P: xj = 1 (relevant)
      Q: xj = 1 (relevant)
      C: xj = 1 (relevant)
      K: xj = 1 (irrelevant)
      N: xj = 0 (relevant)

    Weight (relevant dims: ['R', 'S', 'C', 'K']):
      R: xj = 0 (relevant)
      S: xj = 0 (relevant)
      P: xj = 0 (irrelevant)
      Q: xj = 0 (irrelevant)
      C: xj = 1 (relevant)
      K: xj = 1 (relevant)
      N: xj = 0 (irrelevant)

    Output (relevant dims: ['P', 'Q', 'K', 'N']):
      R: xj = 0 (irrelevant)
      S: xj = 0 (irrelevant)
      P: xj = 1 (relevant)
      Q: xj = 1 (relevant)
      C: xj = 1 (irrelevant)
      K: xj = 1 (relevant)
      N: xj = 0 (relevant)

  Manual row_acts_aligned calculation (for verification):
    Input: P=7 × Q=7 × C=16 × K=4 = 3136
    Weight: C=16 × K=4 = 64
    Output: P=7 × Q=7 × C=16 × K=4 = 3136

====================================================================================================
5.2 DETAILED ROW ACTIVATION ILP VARIABLES
====================================================================================================

  ============================================================
  Tensor: Input
  ============================================================

    2. Row Acts (Row-Aligned mode): 3136.0000
       (Π {all dims with xj=1} bound_j)

    4. Outer Irrelevant Product: 16.0000
       (Π {outer irrelevant dims with xj=1} bound_j)

    5. Row Acts (Sequential final): 50176.0000
       (base_row_acts × outer_irr_product)

    6. Sequential Part (conditional): 0.0000
       ((1 - row_aligned) × row_acts_seq)

    7. Row-Aligned Part (conditional): 3136.0000
       (row_aligned × row_acts_row_aligned)

    8. Input Block Crossing Acts: 8.0000
       (2 × selected_count × reuse_penalty)
       - Selected IBC Count: 4.0000
       - aux_ibc_rp (selected_count × reuse_penalty): 4.0000

    9. Total Row Acts: 3144.0000
       (seq_part + aligned_part + block_crossing)

    10. Scaled Row Acts: 1.0665
        (total_row_acts × macs_scale_factor)

    11. Row Acts Cycles: 26.6627
        (scaled_acts × activation_latency)

  ============================================================
  Tensor: Weight
  ============================================================

    2. Row Acts (Row-Aligned mode): 64.0000
       (Π {all dims with xj=1} bound_j)

    3. Base Row Acts (Sequential): 1764.0000
       (non_crossing_acts + 2 × crossing_count × reuse_penalty)

    4. Outer Irrelevant Product: 1.0000
       (Π {outer irrelevant dims with xj=1} bound_j)

    5. Row Acts (Sequential final): 1764.0000
       (base_row_acts × outer_irr_product)

    6. Sequential Part (conditional): 0.0000
       ((1 - row_aligned) × row_acts_seq)

    7. Row-Aligned Part (conditional): 64.0000
       (row_aligned × row_acts_row_aligned)

    9. Total Row Acts: 64.0000
       (seq_part + aligned_part + block_crossing)

    10. Scaled Row Acts: 0.0217
        (total_row_acts × macs_scale_factor)

    11. Row Acts Cycles: 0.5428
        (scaled_acts × activation_latency)

  ============================================================
  Tensor: Output
  ============================================================

    2. Row Acts (Row-Aligned mode): 3136.0000
       (Π {all dims with xj=1} bound_j)

    3. Base Row Acts (Sequential): 49.0000
       (non_crossing_acts + 2 × crossing_count × reuse_penalty)

    4. Outer Irrelevant Product: 16.0000
       (Π {outer irrelevant dims with xj=1} bound_j)

    5. Row Acts (Sequential final): 783.9999
       (base_row_acts × outer_irr_product)

    6. Sequential Part (conditional): 783.9999
       ((1 - row_aligned) × row_acts_seq)

    7. Row-Aligned Part (conditional): 0.0000
       (row_aligned × row_acts_row_aligned)

    9. Total Row Acts: 783.9999
       (seq_part + aligned_part + block_crossing)

    10. Scaled Row Acts: 0.2659
        (total_row_acts × macs_scale_factor)

    11. Row Acts Cycles: 6.6487
        (scaled_acts × activation_latency)

  ============================================================
  Layout Choices
  ============================================================
    Input: row_aligned
    Weight: row_aligned
    Output: sequential

====================================================================================================
5.5 ADDRESS CALCULATION DETAILS
====================================================================================================

  Buffer Tile (Level 0+1):
    R: 3
    S: 3
    P: 4
    Q: 4
    C: 4
    K: 4

  DRAM Loop Structure (Level 2+3, outer to inner):
    Loops iterate using TILE INDEX (0, 1, 2, ...), NOT element coordinates
    Element coord = tile_index × tile_stride (computed at access time)
    [0] Level 3, C: for tile_idx in range(16)
         tile_stride=4 → elem_coord = tile_idx × 4
    [1] Level 3, K: for tile_idx in range(4)
         tile_stride=16 → elem_coord = tile_idx × 16
    [2] Level 3, P: for tile_idx in range(7)
         tile_stride=4 → elem_coord = tile_idx × 4
    [3] Level 3, Q: for tile_idx in range(7)
         tile_stride=4 → elem_coord = tile_idx × 4
    [4] Level 2, K: for tile_idx in range(4)
         tile_stride=4 → elem_coord = tile_idx × 4

  ======================================================================
  DEBUG: INPUT STRIDE CALCULATION DETAILS
  ======================================================================
    input_loop_order = [(3, 4), (3, 2), (3, 3)]
    input_l3_dims_in_perm = [(3, 4), (3, 2), (3, 3)]
    Level 3 factors: P_l3=7, Q_l3=7, C_l3=16, N_l3=1
    input_aligned_tile_size = 1024
    input_l3_tile_counts = {2: 7, 3: 7, 4: 16, 6: 1}

    Stride calculation process:
      Initial stride = input_aligned_tile_size = 1024

      Step 1: Process dims in permutation (reversed):
        dim=Q: stride=1024, count=7
        dim=P: stride=7168, count=7
        dim=C: stride=50176, count=16

      Step 2: Process remaining dims:
        dim=N: stride=802816, count=1

    Final input_strides from layout_info:
      (L2, P): 30
      (L2, Q): 1
      (L2, C): 180
      (L2, N): 720
      (L3, P): 7168
      (L3, Q): 1024
      (L3, C): 50176
      (L3, N): 802816
  ======================================================================

  Block Configuration:
    block_h: 6 (data layout)
    block_w: 30 (data layout)
    block_size: 180
    num_blocks_h: 5
    num_blocks_w: 1
    row_size (elements): 1024

  Input Access Tile Configuration:
    H_per_tile: 6 (access tile)
    W_per_tile: 6 (access tile)
    C_per_tile: 4
    input_dram_tile_size: 144 bytes
    input_aligned_tile_size: 1024 bytes (row_aligned)
    DRAM factors: P_l3=7, Q_l3=7, C_l3=16, N_l3=1

  Input Address Calculation:
    Layout: row_aligned
    Strides (Level 3 = between DRAM tiles, Level 2 = within tile):
      (L2, P): 30
      (L2, Q): 1
      (L2, C): 180
      (L2, N): 720
      (L3, P): 7168
      (L3, Q): 1024
      (L3, C): 50176
      (L3, N): 802816

  Weight Address Calculation:
    Layout: row_aligned
    Buffer Tile Size: 144 (K=4 × C=4 × R=3 × S=3)
    Strides:
      (L2, R): 3
      (L2, S): 1
      (L2, C): 9
      (L2, K): 36
      (L3, R): 1024
      (L3, S): 1024
      (L3, C): 4096
      (L3, K): 1024

  Output Address Calculation:
    Layout: sequential
    Buffer Tile Size: 64 (N=1 × K=4 × P=4 × Q=4)
    Strides:
      (L2, P): 4
      (L2, Q): 1
      (L2, K): 16
      (L2, N): 16
      (L3, P): 1792
      (L3, Q): 256
      (L3, K): 12544
      (L3, N): 256

  Base Addresses:
    Input:  0x00000000 (Bank 0)
    Weight: 0x01000000 (Bank 1)
    Output: 0x02000000 (Bank 2)

====================================================================================================
6. TRACE GENERATION DETAILS
====================================================================================================

  DRAM Config:
    row_buffer_bytes: 1024
    num_banks: 4
    num_rows: 16384
    element_size: 1
    bank_size: 16777216 bytes (16 MB)

====================================================================================================
6.1 INPUT ADDRESS CALCULATION DEBUG
====================================================================================================

  First 100 Input accesses (detailed):
    idx |   h   w | h_blk w_blk | h_in w_in |   block_base  l2_base   offset |         addr |   row   col
  -----------------------------------------------------------------------------------------------
      0 |   0   0 |     0     0 |    0    0 |            0        0        0 | 0x00000000 |     0     0
      1 |   0   1 |     0     0 |    0    1 |            0        0        1 | 0x00000001 |     0     1
      2 |   0   2 |     0     0 |    0    2 |            0        0        2 | 0x00000002 |     0     2
      3 |   0   3 |     0     0 |    0    3 |            0        0        3 | 0x00000003 |     0     3
      4 |   0   4 |     0     0 |    0    4 |            0        0        4 | 0x00000004 |     0     4
      5 |   0   5 |     0     0 |    0    5 |            0        0        5 | 0x00000005 |     0     5
      6 |   1   0 |     0     0 |    1    0 |            0        0       30 | 0x0000001E |     0    30
      7 |   1   1 |     0     0 |    1    1 |            0        0       31 | 0x0000001F |     0    31
      8 |   1   2 |     0     0 |    1    2 |            0        0       32 | 0x00000020 |     0    32
      9 |   1   3 |     0     0 |    1    3 |            0        0       33 | 0x00000021 |     0    33
     10 |   1   4 |     0     0 |    1    4 |            0        0       34 | 0x00000022 |     0    34
     11 |   1   5 |     0     0 |    1    5 |            0        0       35 | 0x00000023 |     0    35
     12 |   2   0 |     0     0 |    2    0 |            0        0       60 | 0x0000003C |     0    60
     13 |   2   1 |     0     0 |    2    1 |            0        0       61 | 0x0000003D |     0    61
     14 |   2   2 |     0     0 |    2    2 |            0        0       62 | 0x0000003E |     0    62
     15 |   2   3 |     0     0 |    2    3 |            0        0       63 | 0x0000003F |     0    63
     16 |   2   4 |     0     0 |    2    4 |            0        0       64 | 0x00000040 |     0    64
     17 |   2   5 |     0     0 |    2    5 |            0        0       65 | 0x00000041 |     0    65
     18 |   3   0 |     0     0 |    3    0 |            0        0       90 | 0x0000005A |     0    90
     19 |   3   1 |     0     0 |    3    1 |            0        0       91 | 0x0000005B |     0    91
     20 |   3   2 |     0     0 |    3    2 |            0        0       92 | 0x0000005C |     0    92
     21 |   3   3 |     0     0 |    3    3 |            0        0       93 | 0x0000005D |     0    93
     22 |   3   4 |     0     0 |    3    4 |            0        0       94 | 0x0000005E |     0    94
     23 |   3   5 |     0     0 |    3    5 |            0        0       95 | 0x0000005F |     0    95
     24 |   4   0 |     0     0 |    4    0 |            0        0      120 | 0x00000078 |     0   120
     25 |   4   1 |     0     0 |    4    1 |            0        0      121 | 0x00000079 |     0   121
     26 |   4   2 |     0     0 |    4    2 |            0        0      122 | 0x0000007A |     0   122
     27 |   4   3 |     0     0 |    4    3 |            0        0      123 | 0x0000007B |     0   123
     28 |   4   4 |     0     0 |    4    4 |            0        0      124 | 0x0000007C |     0   124
     29 |   4   5 |     0     0 |    4    5 |            0        0      125 | 0x0000007D |     0   125
     30 |   5   0 |     0     0 |    5    0 |            0        0      150 | 0x00000096 |     0   150
     31 |   5   1 |     0     0 |    5    1 |            0        0      151 | 0x00000097 |     0   151
     32 |   5   2 |     0     0 |    5    2 |            0        0      152 | 0x00000098 |     0   152
     33 |   5   3 |     0     0 |    5    3 |            0        0      153 | 0x00000099 |     0   153
     34 |   5   4 |     0     0 |    5    4 |            0        0      154 | 0x0000009A |     0   154
     35 |   5   5 |     0     0 |    5    5 |            0        0      155 | 0x0000009B |     0   155
     36 |   0   0 |     0     0 |    0    0 |            0        0      180 | 0x000000B4 |     0   180
     37 |   0   1 |     0     0 |    0    1 |            0        0      181 | 0x000000B5 |     0   181
     38 |   0   2 |     0     0 |    0    2 |            0        0      182 | 0x000000B6 |     0   182
     39 |   0   3 |     0     0 |    0    3 |            0        0      183 | 0x000000B7 |     0   183
     40 |   0   4 |     0     0 |    0    4 |            0        0      184 | 0x000000B8 |     0   184
     41 |   0   5 |     0     0 |    0    5 |            0        0      185 | 0x000000B9 |     0   185
     42 |   1   0 |     0     0 |    1    0 |            0        0      210 | 0x000000D2 |     0   210
     43 |   1   1 |     0     0 |    1    1 |            0        0      211 | 0x000000D3 |     0   211
     44 |   1   2 |     0     0 |    1    2 |            0        0      212 | 0x000000D4 |     0   212
     45 |   1   3 |     0     0 |    1    3 |            0        0      213 | 0x000000D5 |     0   213
     46 |   1   4 |     0     0 |    1    4 |            0        0      214 | 0x000000D6 |     0   214
     47 |   1   5 |     0     0 |    1    5 |            0        0      215 | 0x000000D7 |     0   215
     48 |   2   0 |     0     0 |    2    0 |            0        0      240 | 0x000000F0 |     0   240
     49 |   2   1 |     0     0 |    2    1 |            0        0      241 | 0x000000F1 |     0   241
     50 |   2   2 |     0     0 |    2    2 |            0        0      242 | 0x000000F2 |     0   242
     51 |   2   3 |     0     0 |    2    3 |            0        0      243 | 0x000000F3 |     0   243
     52 |   2   4 |     0     0 |    2    4 |            0        0      244 | 0x000000F4 |     0   244
     53 |   2   5 |     0     0 |    2    5 |            0        0      245 | 0x000000F5 |     0   245
     54 |   3   0 |     0     0 |    3    0 |            0        0      270 | 0x0000010E |     0   270
     55 |   3   1 |     0     0 |    3    1 |            0        0      271 | 0x0000010F |     0   271
     56 |   3   2 |     0     0 |    3    2 |            0        0      272 | 0x00000110 |     0   272
     57 |   3   3 |     0     0 |    3    3 |            0        0      273 | 0x00000111 |     0   273
     58 |   3   4 |     0     0 |    3    4 |            0        0      274 | 0x00000112 |     0   274
     59 |   3   5 |     0     0 |    3    5 |            0        0      275 | 0x00000113 |     0   275
     60 |   4   0 |     0     0 |    4    0 |            0        0      300 | 0x0000012C |     0   300
     61 |   4   1 |     0     0 |    4    1 |            0        0      301 | 0x0000012D |     0   301
     62 |   4   2 |     0     0 |    4    2 |            0        0      302 | 0x0000012E |     0   302
     63 |   4   3 |     0     0 |    4    3 |            0        0      303 | 0x0000012F |     0   303
     64 |   4   4 |     0     0 |    4    4 |            0        0      304 | 0x00000130 |     0   304
     65 |   4   5 |     0     0 |    4    5 |            0        0      305 | 0x00000131 |     0   305
     66 |   5   0 |     0     0 |    5    0 |            0        0      330 | 0x0000014A |     0   330
     67 |   5   1 |     0     0 |    5    1 |            0        0      331 | 0x0000014B |     0   331
     68 |   5   2 |     0     0 |    5    2 |            0        0      332 | 0x0000014C |     0   332
     69 |   5   3 |     0     0 |    5    3 |            0        0      333 | 0x0000014D |     0   333
     70 |   5   4 |     0     0 |    5    4 |            0        0      334 | 0x0000014E |     0   334
     71 |   5   5 |     0     0 |    5    5 |            0        0      335 | 0x0000014F |     0   335
     72 |   0   0 |     0     0 |    0    0 |            0        0      360 | 0x00000168 |     0   360
     73 |   0   1 |     0     0 |    0    1 |            0        0      361 | 0x00000169 |     0   361
     74 |   0   2 |     0     0 |    0    2 |            0        0      362 | 0x0000016A |     0   362
     75 |   0   3 |     0     0 |    0    3 |            0        0      363 | 0x0000016B |     0   363
     76 |   0   4 |     0     0 |    0    4 |            0        0      364 | 0x0000016C |     0   364
     77 |   0   5 |     0     0 |    0    5 |            0        0      365 | 0x0000016D |     0   365
     78 |   1   0 |     0     0 |    1    0 |            0        0      390 | 0x00000186 |     0   390
     79 |   1   1 |     0     0 |    1    1 |            0        0      391 | 0x00000187 |     0   391
     80 |   1   2 |     0     0 |    1    2 |            0        0      392 | 0x00000188 |     0   392
     81 |   1   3 |     0     0 |    1    3 |            0        0      393 | 0x00000189 |     0   393
     82 |   1   4 |     0     0 |    1    4 |            0        0      394 | 0x0000018A |     0   394
     83 |   1   5 |     0     0 |    1    5 |            0        0      395 | 0x0000018B |     0   395
     84 |   2   0 |     0     0 |    2    0 |            0        0      420 | 0x000001A4 |     0   420
     85 |   2   1 |     0     0 |    2    1 |            0        0      421 | 0x000001A5 |     0   421
     86 |   2   2 |     0     0 |    2    2 |            0        0      422 | 0x000001A6 |     0   422
     87 |   2   3 |     0     0 |    2    3 |            0        0      423 | 0x000001A7 |     0   423
     88 |   2   4 |     0     0 |    2    4 |            0        0      424 | 0x000001A8 |     0   424
     89 |   2   5 |     0     0 |    2    5 |            0        0      425 | 0x000001A9 |     0   425
     90 |   3   0 |     0     0 |    3    0 |            0        0      450 | 0x000001C2 |     0   450
     91 |   3   1 |     0     0 |    3    1 |            0        0      451 | 0x000001C3 |     0   451
     92 |   3   2 |     0     0 |    3    2 |            0        0      452 | 0x000001C4 |     0   452
     93 |   3   3 |     0     0 |    3    3 |            0        0      453 | 0x000001C5 |     0   453
     94 |   3   4 |     0     0 |    3    4 |            0        0      454 | 0x000001C6 |     0   454
     95 |   3   5 |     0     0 |    3    5 |            0        0      455 | 0x000001C7 |     0   455
     96 |   4   0 |     0     0 |    4    0 |            0        0      480 | 0x000001E0 |     0   480
     97 |   4   1 |     0     0 |    4    1 |            0        0      481 | 0x000001E1 |     0   481
     98 |   4   2 |     0     0 |    4    2 |            0        0      482 | 0x000001E2 |     0   482
     99 |   4   3 |     0     0 |    4    3 |            0        0      483 | 0x000001E3 |     0   483

  ROW SWITCH ANALYSIS:
    Row switches in first 200 Input accesses: 0

  W BOUNDARY CROSSING DEBUG (w=30 or w=31):
     idx |   h   w | w_range    | h_blk w_blk | h_in w_in |   block_base   offset |         addr |   row
  ----------------------------------------------------------------------------------------------------
     869 |   0  29 | [24,30)    |     0     0 |    0   29 |            0       29 | 0x0000001D |     0
     875 |   1  29 | [24,30)    |     0     0 |    1   29 |            0       59 | 0x0000003B |     0
     881 |   2  29 | [24,30)    |     0     0 |    2   29 |            0       89 | 0x00000059 |     0
     887 |   3  29 | [24,30)    |     0     0 |    3   29 |            0      119 | 0x00000077 |     0
     893 |   4  29 | [24,30)    |     0     0 |    4   29 |            0      149 | 0x00000095 |     0
     899 |   5  29 | [24,30)    |     0     0 |    5   29 |            0      179 | 0x000000B3 |     0
     905 |   0  29 | [24,30)    |     0     0 |    0   29 |            0      209 | 0x000000D1 |     0
     911 |   1  29 | [24,30)    |     0     0 |    1   29 |            0      239 | 0x000000EF |     0
     917 |   2  29 | [24,30)    |     0     0 |    2   29 |            0      269 | 0x0000010D |     0
     923 |   3  29 | [24,30)    |     0     0 |    3   29 |            0      299 | 0x0000012B |     0
     929 |   4  29 | [24,30)    |     0     0 |    4   29 |            0      329 | 0x00000149 |     0
     935 |   5  29 | [24,30)    |     0     0 |    5   29 |            0      359 | 0x00000167 |     0
     941 |   0  29 | [24,30)    |     0     0 |    0   29 |            0      389 | 0x00000185 |     0
     947 |   1  29 | [24,30)    |     0     0 |    1   29 |            0      419 | 0x000001A3 |     0
     953 |   2  29 | [24,30)    |     0     0 |    2   29 |            0      449 | 0x000001C1 |     0
     959 |   3  29 | [24,30)    |     0     0 |    3   29 |            0      479 | 0x000001DF |     0
     965 |   4  29 | [24,30)    |     0     0 |    4   29 |            0      509 | 0x000001FD |     0
     971 |   5  29 | [24,30)    |     0     0 |    5   29 |            0      539 | 0x0000021B |     0
     977 |   0  29 | [24,30)    |     0     0 |    0   29 |            0      569 | 0x00000239 |     0
     983 |   1  29 | [24,30)    |     0     0 |    1   29 |            0      599 | 0x00000257 |     0
     989 |   2  29 | [24,30)    |     0     0 |    2   29 |            0      629 | 0x00000275 |     0
     995 |   3  29 | [24,30)    |     0     0 |    3   29 |            0      659 | 0x00000293 |     0
    1001 |   4  29 | [24,30)    |     0     0 |    4   29 |            0      689 | 0x000002B1 |     0
    1007 |   5  29 | [24,30)    |     0     0 |    5   29 |            0      719 | 0x000002CF |     0
    1877 |   4  29 | [24,30)    |     0     0 |    4   29 |            0      149 | 0x00000095 |     0
    1883 |   5  29 | [24,30)    |     0     0 |    5   29 |            0      179 | 0x000000B3 |     0
    1889 |   6  29 | [24,30)    |     1     0 |    0   29 |         7168       29 | 0x00001C1D |     7 <-- ROW SWITCH
    1895 |   7  29 | [24,30)    |     1     0 |    1   29 |         7168       59 | 0x00001C3B |     7
    1901 |   8  29 | [24,30)    |     1     0 |    2   29 |         7168       89 | 0x00001C59 |     7
    1907 |   9  29 | [24,30)    |     1     0 |    3   29 |         7168      119 | 0x00001C77 |     7
    1913 |   4  29 | [24,30)    |     0     0 |    4   29 |            0      329 | 0x00000149 |     0 <-- ROW SWITCH
    1919 |   5  29 | [24,30)    |     0     0 |    5   29 |            0      359 | 0x00000167 |     0
    1925 |   6  29 | [24,30)    |     1     0 |    0   29 |         7168      209 | 0x00001CD1 |     7 <-- ROW SWITCH
    1931 |   7  29 | [24,30)    |     1     0 |    1   29 |         7168      239 | 0x00001CEF |     7
    1937 |   8  29 | [24,30)    |     1     0 |    2   29 |         7168      269 | 0x00001D0D |     7
    1943 |   9  29 | [24,30)    |     1     0 |    3   29 |         7168      299 | 0x00001D2B |     7
    1949 |   4  29 | [24,30)    |     0     0 |    4   29 |            0      509 | 0x000001FD |     0 <-- ROW SWITCH
    1955 |   5  29 | [24,30)    |     0     0 |    5   29 |            0      539 | 0x0000021B |     0
    1961 |   6  29 | [24,30)    |     1     0 |    0   29 |         7168      389 | 0x00001D85 |     7 <-- ROW SWITCH
    1967 |   7  29 | [24,30)    |     1     0 |    1   29 |         7168      419 | 0x00001DA3 |     7
    1973 |   8  29 | [24,30)    |     1     0 |    2   29 |         7168      449 | 0x00001DC1 |     7
    1979 |   9  29 | [24,30)    |     1     0 |    3   29 |         7168      479 | 0x00001DDF |     7
    1985 |   4  29 | [24,30)    |     0     0 |    4   29 |            0      689 | 0x000002B1 |     0 <-- ROW SWITCH
    1991 |   5  29 | [24,30)    |     0     0 |    5   29 |            0      719 | 0x000002CF |     0
    1997 |   6  29 | [24,30)    |     1     0 |    0   29 |         7168      569 | 0x00001E39 |     7 <-- ROW SWITCH
    2003 |   7  29 | [24,30)    |     1     0 |    1   29 |         7168      599 | 0x00001E57 |     7
    2009 |   8  29 | [24,30)    |     1     0 |    2   29 |         7168      629 | 0x00001E75 |     7
    2015 |   9  29 | [24,30)    |     1     0 |    3   29 |         7168      659 | 0x00001E93 |     7
    2885 |   8  29 | [24,30)    |     1     0 |    2   29 |         7168       89 | 0x00001C59 |     7
    2891 |   9  29 | [24,30)    |     1     0 |    3   29 |         7168      119 | 0x00001C77 |     7

  Trace Statistics:
    Total trace lines: 3060736

  Input (Bank 0):
    Total accesses: 451584
    Unique addresses: 57600
    Unique rows: 80
    Rows accessed: [0, 7, 14, 21, 28, 49, 56, 63, 70, 77, 98, 105, 112, 119, 126, 147, 154, 161, 168, 175, 196, 203, 210, 217, 224, 245, 252, 259, 266, 273, 294, 301, 308, 315, 322, 343, 350, 357, 364, 371, 392, 399, 406, 413, 420, 441, 448, 455, 462, 469, 490, 497, 504, 511, 518, 539, 546, 553, 560, 567, 588, 595, 602, 609, 616, 637, 644, 651, 658, 665, 686, 693, 700, 707, 714, 735, 742, 749, 756, 763]
    Row activations (switches): 14144
    Row visit pattern:
      Row 0: activated 112 times
      Row 7: activated 220 times
      Row 14: activated 220 times
      Row 21: activated 220 times
      Row 28: activated 112 times
      Row 49: activated 112 times
      Row 56: activated 220 times
      Row 63: activated 220 times
      Row 70: activated 220 times
      Row 77: activated 112 times
      Row 98: activated 112 times
      Row 105: activated 220 times
      Row 112: activated 220 times
      Row 119: activated 220 times
      Row 126: activated 112 times
      Row 147: activated 112 times
      Row 154: activated 220 times
      Row 161: activated 220 times
      Row 168: activated 220 times
      Row 175: activated 112 times
      Row 196: activated 112 times
      Row 203: activated 220 times
      Row 210: activated 220 times
      Row 217: activated 220 times
      Row 224: activated 112 times
      Row 245: activated 112 times
      Row 252: activated 220 times
      Row 259: activated 220 times
      Row 266: activated 220 times
      Row 273: activated 112 times
      Row 294: activated 112 times
      Row 301: activated 220 times
      Row 308: activated 220 times
      Row 315: activated 220 times
      Row 322: activated 112 times
      Row 343: activated 112 times
      Row 350: activated 220 times
      Row 357: activated 220 times
      Row 364: activated 220 times
      Row 371: activated 112 times
      Row 392: activated 112 times
      Row 399: activated 220 times
      Row 406: activated 220 times
      Row 413: activated 220 times
      Row 420: activated 112 times
      Row 441: activated 112 times
      Row 448: activated 220 times
      Row 455: activated 220 times
      Row 462: activated 220 times
      Row 469: activated 112 times
      Row 490: activated 112 times
      Row 497: activated 220 times
      Row 504: activated 220 times
      Row 511: activated 220 times
      Row 518: activated 112 times
      Row 539: activated 112 times
      Row 546: activated 220 times
      Row 553: activated 220 times
      Row 560: activated 220 times
      Row 567: activated 112 times
      Row 588: activated 112 times
      Row 595: activated 220 times
      Row 602: activated 220 times
      Row 609: activated 220 times
      Row 616: activated 112 times
      Row 637: activated 112 times
      Row 644: activated 220 times
      Row 651: activated 220 times
      Row 658: activated 220 times
      Row 665: activated 112 times
      Row 686: activated 112 times
      Row 693: activated 220 times
      Row 700: activated 220 times
      Row 707: activated 220 times
      Row 714: activated 112 times
      Row 735: activated 112 times
      Row 742: activated 220 times
      Row 749: activated 220 times
      Row 756: activated 220 times
      Row 763: activated 112 times

  Weight (Bank 1):
    Total accesses: 1806336
    Unique addresses: 36864
    Unique rows: 64
    Rows accessed: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63]
    Row activations (switches): 64
    Row visit pattern:
      Row 0: activated 1 times
      Row 1: activated 1 times
      Row 2: activated 1 times
      Row 3: activated 1 times
      Row 4: activated 1 times
      Row 5: activated 1 times
      Row 6: activated 1 times
      Row 7: activated 1 times
      Row 8: activated 1 times
      Row 9: activated 1 times
      Row 10: activated 1 times
      Row 11: activated 1 times
      Row 12: activated 1 times
      Row 13: activated 1 times
      Row 14: activated 1 times
      Row 15: activated 1 times
      Row 16: activated 1 times
      Row 17: activated 1 times
      Row 18: activated 1 times
      Row 19: activated 1 times
      Row 20: activated 1 times
      Row 21: activated 1 times
      Row 22: activated 1 times
      Row 23: activated 1 times
      Row 24: activated 1 times
      Row 25: activated 1 times
      Row 26: activated 1 times
      Row 27: activated 1 times
      Row 28: activated 1 times
      Row 29: activated 1 times
      Row 30: activated 1 times
      Row 31: activated 1 times
      Row 32: activated 1 times
      Row 33: activated 1 times
      Row 34: activated 1 times
      Row 35: activated 1 times
      Row 36: activated 1 times
      Row 37: activated 1 times
      Row 38: activated 1 times
      Row 39: activated 1 times
      Row 40: activated 1 times
      Row 41: activated 1 times
      Row 42: activated 1 times
      Row 43: activated 1 times
      Row 44: activated 1 times
      Row 45: activated 1 times
      Row 46: activated 1 times
      Row 47: activated 1 times
      Row 48: activated 1 times
      Row 49: activated 1 times
      Row 50: activated 1 times
      Row 51: activated 1 times
      Row 52: activated 1 times
      Row 53: activated 1 times
      Row 54: activated 1 times
      Row 55: activated 1 times
      Row 56: activated 1 times
      Row 57: activated 1 times
      Row 58: activated 1 times
      Row 59: activated 1 times
      Row 60: activated 1 times
      Row 61: activated 1 times
      Row 62: activated 1 times
      Row 63: activated 1 times

  Output (Bank 2):
    Total accesses: 802816
    Unique addresses: 50176
    Unique rows: 49
    Rows accessed: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48]
    Row activations (switches): 784
    Row visit pattern:
      Row 0: activated 16 times
      Row 1: activated 16 times
      Row 2: activated 16 times
      Row 3: activated 16 times
      Row 4: activated 16 times
      Row 5: activated 16 times
      Row 6: activated 16 times
      Row 7: activated 16 times
      Row 8: activated 16 times
      Row 9: activated 16 times
      Row 10: activated 16 times
      Row 11: activated 16 times
      Row 12: activated 16 times
      Row 13: activated 16 times
      Row 14: activated 16 times
      Row 15: activated 16 times
      Row 16: activated 16 times
      Row 17: activated 16 times
      Row 18: activated 16 times
      Row 19: activated 16 times
      Row 20: activated 16 times
      Row 21: activated 16 times
      Row 22: activated 16 times
      Row 23: activated 16 times
      Row 24: activated 16 times
      Row 25: activated 16 times
      Row 26: activated 16 times
      Row 27: activated 16 times
      Row 28: activated 16 times
      Row 29: activated 16 times
      Row 30: activated 16 times
      Row 31: activated 16 times
      Row 32: activated 16 times
      Row 33: activated 16 times
      Row 34: activated 16 times
      Row 35: activated 16 times
      Row 36: activated 16 times
      Row 37: activated 16 times
      Row 38: activated 16 times
      Row 39: activated 16 times
      Row 40: activated 16 times
      Row 41: activated 16 times
      Row 42: activated 16 times
      Row 43: activated 16 times
      Row 44: activated 16 times
      Row 45: activated 16 times
      Row 46: activated 16 times
      Row 47: activated 16 times
      Row 48: activated 16 times

====================================================================================================
7. SAMPLE TRACE ENTRIES (First 100)
====================================================================================================
     0: LD 0x00000000 -> Input  Row=  0 Col=   0 <-- NEW ROW
     1: LD 0x00000001 -> Input  Row=  0 Col=   1
     2: LD 0x00000002 -> Input  Row=  0 Col=   2
     3: LD 0x00000003 -> Input  Row=  0 Col=   3
     4: LD 0x00000004 -> Input  Row=  0 Col=   4
     5: LD 0x00000005 -> Input  Row=  0 Col=   5
     6: LD 0x0000001E -> Input  Row=  0 Col=  30
     7: LD 0x0000001F -> Input  Row=  0 Col=  31
     8: LD 0x00000020 -> Input  Row=  0 Col=  32
     9: LD 0x00000021 -> Input  Row=  0 Col=  33
    10: LD 0x00000022 -> Input  Row=  0 Col=  34
    11: LD 0x00000023 -> Input  Row=  0 Col=  35
    12: LD 0x0000003C -> Input  Row=  0 Col=  60
    13: LD 0x0000003D -> Input  Row=  0 Col=  61
    14: LD 0x0000003E -> Input  Row=  0 Col=  62
    15: LD 0x0000003F -> Input  Row=  0 Col=  63
    16: LD 0x00000040 -> Input  Row=  0 Col=  64
    17: LD 0x00000041 -> Input  Row=  0 Col=  65
    18: LD 0x0000005A -> Input  Row=  0 Col=  90
    19: LD 0x0000005B -> Input  Row=  0 Col=  91
    20: LD 0x0000005C -> Input  Row=  0 Col=  92
    21: LD 0x0000005D -> Input  Row=  0 Col=  93
    22: LD 0x0000005E -> Input  Row=  0 Col=  94
    23: LD 0x0000005F -> Input  Row=  0 Col=  95
    24: LD 0x00000078 -> Input  Row=  0 Col= 120
    25: LD 0x00000079 -> Input  Row=  0 Col= 121
    26: LD 0x0000007A -> Input  Row=  0 Col= 122
    27: LD 0x0000007B -> Input  Row=  0 Col= 123
    28: LD 0x0000007C -> Input  Row=  0 Col= 124
    29: LD 0x0000007D -> Input  Row=  0 Col= 125
    30: LD 0x00000096 -> Input  Row=  0 Col= 150
    31: LD 0x00000097 -> Input  Row=  0 Col= 151
    32: LD 0x00000098 -> Input  Row=  0 Col= 152
    33: LD 0x00000099 -> Input  Row=  0 Col= 153
    34: LD 0x0000009A -> Input  Row=  0 Col= 154
    35: LD 0x0000009B -> Input  Row=  0 Col= 155
    36: LD 0x000000B4 -> Input  Row=  0 Col= 180
    37: LD 0x000000B5 -> Input  Row=  0 Col= 181
    38: LD 0x000000B6 -> Input  Row=  0 Col= 182
    39: LD 0x000000B7 -> Input  Row=  0 Col= 183
    40: LD 0x000000B8 -> Input  Row=  0 Col= 184
    41: LD 0x000000B9 -> Input  Row=  0 Col= 185
    42: LD 0x000000D2 -> Input  Row=  0 Col= 210
    43: LD 0x000000D3 -> Input  Row=  0 Col= 211
    44: LD 0x000000D4 -> Input  Row=  0 Col= 212
    45: LD 0x000000D5 -> Input  Row=  0 Col= 213
    46: LD 0x000000D6 -> Input  Row=  0 Col= 214
    47: LD 0x000000D7 -> Input  Row=  0 Col= 215
    48: LD 0x000000F0 -> Input  Row=  0 Col= 240
    49: LD 0x000000F1 -> Input  Row=  0 Col= 241
    50: LD 0x000000F2 -> Input  Row=  0 Col= 242
    51: LD 0x000000F3 -> Input  Row=  0 Col= 243
    52: LD 0x000000F4 -> Input  Row=  0 Col= 244
    53: LD 0x000000F5 -> Input  Row=  0 Col= 245
    54: LD 0x0000010E -> Input  Row=  0 Col= 270
    55: LD 0x0000010F -> Input  Row=  0 Col= 271
    56: LD 0x00000110 -> Input  Row=  0 Col= 272
    57: LD 0x00000111 -> Input  Row=  0 Col= 273
    58: LD 0x00000112 -> Input  Row=  0 Col= 274
    59: LD 0x00000113 -> Input  Row=  0 Col= 275
    60: LD 0x0000012C -> Input  Row=  0 Col= 300
    61: LD 0x0000012D -> Input  Row=  0 Col= 301
    62: LD 0x0000012E -> Input  Row=  0 Col= 302
    63: LD 0x0000012F -> Input  Row=  0 Col= 303
    64: LD 0x00000130 -> Input  Row=  0 Col= 304
    65: LD 0x00000131 -> Input  Row=  0 Col= 305
    66: LD 0x0000014A -> Input  Row=  0 Col= 330
    67: LD 0x0000014B -> Input  Row=  0 Col= 331
    68: LD 0x0000014C -> Input  Row=  0 Col= 332
    69: LD 0x0000014D -> Input  Row=  0 Col= 333
    70: LD 0x0000014E -> Input  Row=  0 Col= 334
    71: LD 0x0000014F -> Input  Row=  0 Col= 335
    72: LD 0x00000168 -> Input  Row=  0 Col= 360
    73: LD 0x00000169 -> Input  Row=  0 Col= 361
    74: LD 0x0000016A -> Input  Row=  0 Col= 362
    75: LD 0x0000016B -> Input  Row=  0 Col= 363
    76: LD 0x0000016C -> Input  Row=  0 Col= 364
    77: LD 0x0000016D -> Input  Row=  0 Col= 365
    78: LD 0x00000186 -> Input  Row=  0 Col= 390
    79: LD 0x00000187 -> Input  Row=  0 Col= 391
    80: LD 0x00000188 -> Input  Row=  0 Col= 392
    81: LD 0x00000189 -> Input  Row=  0 Col= 393
    82: LD 0x0000018A -> Input  Row=  0 Col= 394
    83: LD 0x0000018B -> Input  Row=  0 Col= 395
    84: LD 0x000001A4 -> Input  Row=  0 Col= 420
    85: LD 0x000001A5 -> Input  Row=  0 Col= 421
    86: LD 0x000001A6 -> Input  Row=  0 Col= 422
    87: LD 0x000001A7 -> Input  Row=  0 Col= 423
    88: LD 0x000001A8 -> Input  Row=  0 Col= 424
    89: LD 0x000001A9 -> Input  Row=  0 Col= 425
    90: LD 0x000001C2 -> Input  Row=  0 Col= 450
    91: LD 0x000001C3 -> Input  Row=  0 Col= 451
    92: LD 0x000001C4 -> Input  Row=  0 Col= 452
    93: LD 0x000001C5 -> Input  Row=  0 Col= 453
    94: LD 0x000001C6 -> Input  Row=  0 Col= 454
    95: LD 0x000001C7 -> Input  Row=  0 Col= 455
    96: LD 0x000001E0 -> Input  Row=  0 Col= 480
    97: LD 0x000001E1 -> Input  Row=  0 Col= 481
    98: LD 0x000001E2 -> Input  Row=  0 Col= 482
    99: LD 0x000001E3 -> Input  Row=  0 Col= 483

====================================================================================================
8. DISCREPANCY ANALYSIS
====================================================================================================

  Comparison:
  Tensor     ILP             Trace           Ratio (Trace/ILP)   
  ------------------------------------------------------------
  Input      3144.00         14144           4.50                
  Weight     64.00           64              1.00                
  Output     784.00          784             1.00                

  Key Observations:
    - ILP computes row_acts based on DRAM level tiling factors
    - Trace counts actual row switches during execution
    - The large discrepancy suggests:
      1. ILP model may only consider Level 3 factors, not Level 2+3
      2. Or trace generator iterates both Level 2 and Level 3 loops
      3. Or the formula for row_aligned mode is incorrect