// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="CNN,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k325tffg676-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.950000,HLS_SYN_LAT=8458,HLS_SYN_TPT=2048,HLS_SYN_MEM=219,HLS_SYN_DSP=19,HLS_SYN_FF=8616,HLS_SYN_LUT=11769,HLS_VERSION=2018_2}" *)

module CNN (
        ap_clk,
        ap_rst,
        in_image_0_V_address0,
        in_image_0_V_ce0,
        in_image_0_V_d0,
        in_image_0_V_q0,
        in_image_0_V_we0,
        in_image_0_V_address1,
        in_image_0_V_ce1,
        in_image_0_V_d1,
        in_image_0_V_q1,
        in_image_0_V_we1,
        in_image_1_V_address0,
        in_image_1_V_ce0,
        in_image_1_V_d0,
        in_image_1_V_q0,
        in_image_1_V_we0,
        in_image_1_V_address1,
        in_image_1_V_ce1,
        in_image_1_V_d1,
        in_image_1_V_q1,
        in_image_1_V_we1,
        in_image_2_V_address0,
        in_image_2_V_ce0,
        in_image_2_V_d0,
        in_image_2_V_q0,
        in_image_2_V_we0,
        in_image_2_V_address1,
        in_image_2_V_ce1,
        in_image_2_V_d1,
        in_image_2_V_q1,
        in_image_2_V_we1,
        in_image_3_V_address0,
        in_image_3_V_ce0,
        in_image_3_V_d0,
        in_image_3_V_q0,
        in_image_3_V_we0,
        in_image_3_V_address1,
        in_image_3_V_ce1,
        in_image_3_V_d1,
        in_image_3_V_q1,
        in_image_3_V_we1,
        in_image_4_V_address0,
        in_image_4_V_ce0,
        in_image_4_V_d0,
        in_image_4_V_q0,
        in_image_4_V_we0,
        in_image_4_V_address1,
        in_image_4_V_ce1,
        in_image_4_V_d1,
        in_image_4_V_q1,
        in_image_4_V_we1,
        in_image_5_V_address0,
        in_image_5_V_ce0,
        in_image_5_V_d0,
        in_image_5_V_q0,
        in_image_5_V_we0,
        in_image_5_V_address1,
        in_image_5_V_ce1,
        in_image_5_V_d1,
        in_image_5_V_q1,
        in_image_5_V_we1,
        in_image_6_V_address0,
        in_image_6_V_ce0,
        in_image_6_V_d0,
        in_image_6_V_q0,
        in_image_6_V_we0,
        in_image_6_V_address1,
        in_image_6_V_ce1,
        in_image_6_V_d1,
        in_image_6_V_q1,
        in_image_6_V_we1,
        in_image_7_V_address0,
        in_image_7_V_ce0,
        in_image_7_V_d0,
        in_image_7_V_q0,
        in_image_7_V_we0,
        in_image_7_V_address1,
        in_image_7_V_ce1,
        in_image_7_V_d1,
        in_image_7_V_q1,
        in_image_7_V_we1,
        in_image_8_V_address0,
        in_image_8_V_ce0,
        in_image_8_V_d0,
        in_image_8_V_q0,
        in_image_8_V_we0,
        in_image_8_V_address1,
        in_image_8_V_ce1,
        in_image_8_V_d1,
        in_image_8_V_q1,
        in_image_8_V_we1,
        in_image_9_V_address0,
        in_image_9_V_ce0,
        in_image_9_V_d0,
        in_image_9_V_q0,
        in_image_9_V_we0,
        in_image_9_V_address1,
        in_image_9_V_ce1,
        in_image_9_V_d1,
        in_image_9_V_q1,
        in_image_9_V_we1,
        in_image_10_V_address0,
        in_image_10_V_ce0,
        in_image_10_V_d0,
        in_image_10_V_q0,
        in_image_10_V_we0,
        in_image_10_V_address1,
        in_image_10_V_ce1,
        in_image_10_V_d1,
        in_image_10_V_q1,
        in_image_10_V_we1,
        in_image_11_V_address0,
        in_image_11_V_ce0,
        in_image_11_V_d0,
        in_image_11_V_q0,
        in_image_11_V_we0,
        in_image_11_V_address1,
        in_image_11_V_ce1,
        in_image_11_V_d1,
        in_image_11_V_q1,
        in_image_11_V_we1,
        in_image_12_V_address0,
        in_image_12_V_ce0,
        in_image_12_V_d0,
        in_image_12_V_q0,
        in_image_12_V_we0,
        in_image_12_V_address1,
        in_image_12_V_ce1,
        in_image_12_V_d1,
        in_image_12_V_q1,
        in_image_12_V_we1,
        in_image_13_V_address0,
        in_image_13_V_ce0,
        in_image_13_V_d0,
        in_image_13_V_q0,
        in_image_13_V_we0,
        in_image_13_V_address1,
        in_image_13_V_ce1,
        in_image_13_V_d1,
        in_image_13_V_q1,
        in_image_13_V_we1,
        in_image_14_V_address0,
        in_image_14_V_ce0,
        in_image_14_V_d0,
        in_image_14_V_q0,
        in_image_14_V_we0,
        in_image_14_V_address1,
        in_image_14_V_ce1,
        in_image_14_V_d1,
        in_image_14_V_q1,
        in_image_14_V_we1,
        in_image_15_V_address0,
        in_image_15_V_ce0,
        in_image_15_V_d0,
        in_image_15_V_q0,
        in_image_15_V_we0,
        in_image_15_V_address1,
        in_image_15_V_ce1,
        in_image_15_V_d1,
        in_image_15_V_q1,
        in_image_15_V_we1,
        in_image_16_V_address0,
        in_image_16_V_ce0,
        in_image_16_V_d0,
        in_image_16_V_q0,
        in_image_16_V_we0,
        in_image_16_V_address1,
        in_image_16_V_ce1,
        in_image_16_V_d1,
        in_image_16_V_q1,
        in_image_16_V_we1,
        in_image_17_V_address0,
        in_image_17_V_ce0,
        in_image_17_V_d0,
        in_image_17_V_q0,
        in_image_17_V_we0,
        in_image_17_V_address1,
        in_image_17_V_ce1,
        in_image_17_V_d1,
        in_image_17_V_q1,
        in_image_17_V_we1,
        in_image_18_V_address0,
        in_image_18_V_ce0,
        in_image_18_V_d0,
        in_image_18_V_q0,
        in_image_18_V_we0,
        in_image_18_V_address1,
        in_image_18_V_ce1,
        in_image_18_V_d1,
        in_image_18_V_q1,
        in_image_18_V_we1,
        in_image_19_V_address0,
        in_image_19_V_ce0,
        in_image_19_V_d0,
        in_image_19_V_q0,
        in_image_19_V_we0,
        in_image_19_V_address1,
        in_image_19_V_ce1,
        in_image_19_V_d1,
        in_image_19_V_q1,
        in_image_19_V_we1,
        in_image_20_V_address0,
        in_image_20_V_ce0,
        in_image_20_V_d0,
        in_image_20_V_q0,
        in_image_20_V_we0,
        in_image_20_V_address1,
        in_image_20_V_ce1,
        in_image_20_V_d1,
        in_image_20_V_q1,
        in_image_20_V_we1,
        in_image_21_V_address0,
        in_image_21_V_ce0,
        in_image_21_V_d0,
        in_image_21_V_q0,
        in_image_21_V_we0,
        in_image_21_V_address1,
        in_image_21_V_ce1,
        in_image_21_V_d1,
        in_image_21_V_q1,
        in_image_21_V_we1,
        in_image_22_V_address0,
        in_image_22_V_ce0,
        in_image_22_V_d0,
        in_image_22_V_q0,
        in_image_22_V_we0,
        in_image_22_V_address1,
        in_image_22_V_ce1,
        in_image_22_V_d1,
        in_image_22_V_q1,
        in_image_22_V_we1,
        in_image_23_V_address0,
        in_image_23_V_ce0,
        in_image_23_V_d0,
        in_image_23_V_q0,
        in_image_23_V_we0,
        in_image_23_V_address1,
        in_image_23_V_ce1,
        in_image_23_V_d1,
        in_image_23_V_q1,
        in_image_23_V_we1,
        in_image_24_V_address0,
        in_image_24_V_ce0,
        in_image_24_V_d0,
        in_image_24_V_q0,
        in_image_24_V_we0,
        in_image_24_V_address1,
        in_image_24_V_ce1,
        in_image_24_V_d1,
        in_image_24_V_q1,
        in_image_24_V_we1,
        in_image_25_V_address0,
        in_image_25_V_ce0,
        in_image_25_V_d0,
        in_image_25_V_q0,
        in_image_25_V_we0,
        in_image_25_V_address1,
        in_image_25_V_ce1,
        in_image_25_V_d1,
        in_image_25_V_q1,
        in_image_25_V_we1,
        in_image_26_V_address0,
        in_image_26_V_ce0,
        in_image_26_V_d0,
        in_image_26_V_q0,
        in_image_26_V_we0,
        in_image_26_V_address1,
        in_image_26_V_ce1,
        in_image_26_V_d1,
        in_image_26_V_q1,
        in_image_26_V_we1,
        in_image_27_V_address0,
        in_image_27_V_ce0,
        in_image_27_V_d0,
        in_image_27_V_q0,
        in_image_27_V_we0,
        in_image_27_V_address1,
        in_image_27_V_ce1,
        in_image_27_V_d1,
        in_image_27_V_q1,
        in_image_27_V_we1,
        means_0_V_address0,
        means_0_V_ce0,
        means_0_V_d0,
        means_0_V_q0,
        means_0_V_we0,
        means_0_V_address1,
        means_0_V_ce1,
        means_0_V_d1,
        means_0_V_q1,
        means_0_V_we1,
        means_1_V_address0,
        means_1_V_ce0,
        means_1_V_d0,
        means_1_V_q0,
        means_1_V_we0,
        means_1_V_address1,
        means_1_V_ce1,
        means_1_V_d1,
        means_1_V_q1,
        means_1_V_we1,
        means_2_V_address0,
        means_2_V_ce0,
        means_2_V_d0,
        means_2_V_q0,
        means_2_V_we0,
        means_2_V_address1,
        means_2_V_ce1,
        means_2_V_d1,
        means_2_V_q1,
        means_2_V_we1,
        means_3_V_address0,
        means_3_V_ce0,
        means_3_V_d0,
        means_3_V_q0,
        means_3_V_we0,
        means_3_V_address1,
        means_3_V_ce1,
        means_3_V_d1,
        means_3_V_q1,
        means_3_V_we1,
        means_4_V_address0,
        means_4_V_ce0,
        means_4_V_d0,
        means_4_V_q0,
        means_4_V_we0,
        means_4_V_address1,
        means_4_V_ce1,
        means_4_V_d1,
        means_4_V_q1,
        means_4_V_we1,
        means_5_V_address0,
        means_5_V_ce0,
        means_5_V_d0,
        means_5_V_q0,
        means_5_V_we0,
        means_5_V_address1,
        means_5_V_ce1,
        means_5_V_d1,
        means_5_V_q1,
        means_5_V_we1,
        means_6_V_address0,
        means_6_V_ce0,
        means_6_V_d0,
        means_6_V_q0,
        means_6_V_we0,
        means_6_V_address1,
        means_6_V_ce1,
        means_6_V_d1,
        means_6_V_q1,
        means_6_V_we1,
        means_7_V_address0,
        means_7_V_ce0,
        means_7_V_d0,
        means_7_V_q0,
        means_7_V_we0,
        means_7_V_address1,
        means_7_V_ce1,
        means_7_V_d1,
        means_7_V_q1,
        means_7_V_we1,
        means_8_V_address0,
        means_8_V_ce0,
        means_8_V_d0,
        means_8_V_q0,
        means_8_V_we0,
        means_8_V_address1,
        means_8_V_ce1,
        means_8_V_d1,
        means_8_V_q1,
        means_8_V_we1,
        means_9_V_address0,
        means_9_V_ce0,
        means_9_V_d0,
        means_9_V_q0,
        means_9_V_we0,
        means_9_V_address1,
        means_9_V_ce1,
        means_9_V_d1,
        means_9_V_q1,
        means_9_V_we1,
        means_10_V_address0,
        means_10_V_ce0,
        means_10_V_d0,
        means_10_V_q0,
        means_10_V_we0,
        means_10_V_address1,
        means_10_V_ce1,
        means_10_V_d1,
        means_10_V_q1,
        means_10_V_we1,
        means_11_V_address0,
        means_11_V_ce0,
        means_11_V_d0,
        means_11_V_q0,
        means_11_V_we0,
        means_11_V_address1,
        means_11_V_ce1,
        means_11_V_d1,
        means_11_V_q1,
        means_11_V_we1,
        means_12_V_address0,
        means_12_V_ce0,
        means_12_V_d0,
        means_12_V_q0,
        means_12_V_we0,
        means_12_V_address1,
        means_12_V_ce1,
        means_12_V_d1,
        means_12_V_q1,
        means_12_V_we1,
        means_13_V_address0,
        means_13_V_ce0,
        means_13_V_d0,
        means_13_V_q0,
        means_13_V_we0,
        means_13_V_address1,
        means_13_V_ce1,
        means_13_V_d1,
        means_13_V_q1,
        means_13_V_we1,
        means_14_V_address0,
        means_14_V_ce0,
        means_14_V_d0,
        means_14_V_q0,
        means_14_V_we0,
        means_14_V_address1,
        means_14_V_ce1,
        means_14_V_d1,
        means_14_V_q1,
        means_14_V_we1,
        means_15_V_address0,
        means_15_V_ce0,
        means_15_V_d0,
        means_15_V_q0,
        means_15_V_we0,
        means_15_V_address1,
        means_15_V_ce1,
        means_15_V_d1,
        means_15_V_q1,
        means_15_V_we1,
        means_16_V_address0,
        means_16_V_ce0,
        means_16_V_d0,
        means_16_V_q0,
        means_16_V_we0,
        means_16_V_address1,
        means_16_V_ce1,
        means_16_V_d1,
        means_16_V_q1,
        means_16_V_we1,
        means_17_V_address0,
        means_17_V_ce0,
        means_17_V_d0,
        means_17_V_q0,
        means_17_V_we0,
        means_17_V_address1,
        means_17_V_ce1,
        means_17_V_d1,
        means_17_V_q1,
        means_17_V_we1,
        means_18_V_address0,
        means_18_V_ce0,
        means_18_V_d0,
        means_18_V_q0,
        means_18_V_we0,
        means_18_V_address1,
        means_18_V_ce1,
        means_18_V_d1,
        means_18_V_q1,
        means_18_V_we1,
        means_19_V_address0,
        means_19_V_ce0,
        means_19_V_d0,
        means_19_V_q0,
        means_19_V_we0,
        means_19_V_address1,
        means_19_V_ce1,
        means_19_V_d1,
        means_19_V_q1,
        means_19_V_we1,
        means_20_V_address0,
        means_20_V_ce0,
        means_20_V_d0,
        means_20_V_q0,
        means_20_V_we0,
        means_20_V_address1,
        means_20_V_ce1,
        means_20_V_d1,
        means_20_V_q1,
        means_20_V_we1,
        means_21_V_address0,
        means_21_V_ce0,
        means_21_V_d0,
        means_21_V_q0,
        means_21_V_we0,
        means_21_V_address1,
        means_21_V_ce1,
        means_21_V_d1,
        means_21_V_q1,
        means_21_V_we1,
        means_22_V_address0,
        means_22_V_ce0,
        means_22_V_d0,
        means_22_V_q0,
        means_22_V_we0,
        means_22_V_address1,
        means_22_V_ce1,
        means_22_V_d1,
        means_22_V_q1,
        means_22_V_we1,
        means_23_V_address0,
        means_23_V_ce0,
        means_23_V_d0,
        means_23_V_q0,
        means_23_V_we0,
        means_23_V_address1,
        means_23_V_ce1,
        means_23_V_d1,
        means_23_V_q1,
        means_23_V_we1,
        means_24_V_address0,
        means_24_V_ce0,
        means_24_V_d0,
        means_24_V_q0,
        means_24_V_we0,
        means_24_V_address1,
        means_24_V_ce1,
        means_24_V_d1,
        means_24_V_q1,
        means_24_V_we1,
        means_25_V_address0,
        means_25_V_ce0,
        means_25_V_d0,
        means_25_V_q0,
        means_25_V_we0,
        means_25_V_address1,
        means_25_V_ce1,
        means_25_V_d1,
        means_25_V_q1,
        means_25_V_we1,
        means_26_V_address0,
        means_26_V_ce0,
        means_26_V_d0,
        means_26_V_q0,
        means_26_V_we0,
        means_26_V_address1,
        means_26_V_ce1,
        means_26_V_d1,
        means_26_V_q1,
        means_26_V_we1,
        means_27_V_address0,
        means_27_V_ce0,
        means_27_V_d0,
        means_27_V_q0,
        means_27_V_we0,
        means_27_V_address1,
        means_27_V_ce1,
        means_27_V_d1,
        means_27_V_q1,
        means_27_V_we1,
        conv_kernel_L1_0_V,
        conv_kernel_L1_1_V,
        conv_kernel_L1_2_V,
        conv_kernel_L1_3_V,
        conv_kernel_L1_4_V,
        conv_kernel_L1_5_V,
        conv_kernel_L1_6_V,
        conv_kernel_L1_7_V,
        conv_kernel_L1_8_V,
        conv_bias_L1_V,
        a_V,
        b_V,
        conv_kernel_L2_0_V_address0,
        conv_kernel_L2_0_V_ce0,
        conv_kernel_L2_0_V_d0,
        conv_kernel_L2_0_V_q0,
        conv_kernel_L2_0_V_we0,
        conv_kernel_L2_0_V_address1,
        conv_kernel_L2_0_V_ce1,
        conv_kernel_L2_0_V_d1,
        conv_kernel_L2_0_V_q1,
        conv_kernel_L2_0_V_we1,
        conv_kernel_L2_1_V_address0,
        conv_kernel_L2_1_V_ce0,
        conv_kernel_L2_1_V_d0,
        conv_kernel_L2_1_V_q0,
        conv_kernel_L2_1_V_we0,
        conv_kernel_L2_1_V_address1,
        conv_kernel_L2_1_V_ce1,
        conv_kernel_L2_1_V_d1,
        conv_kernel_L2_1_V_q1,
        conv_kernel_L2_1_V_we1,
        conv_kernel_L2_2_V_address0,
        conv_kernel_L2_2_V_ce0,
        conv_kernel_L2_2_V_d0,
        conv_kernel_L2_2_V_q0,
        conv_kernel_L2_2_V_we0,
        conv_kernel_L2_2_V_address1,
        conv_kernel_L2_2_V_ce1,
        conv_kernel_L2_2_V_d1,
        conv_kernel_L2_2_V_q1,
        conv_kernel_L2_2_V_we1,
        conv_kernel_L2_3_V_address0,
        conv_kernel_L2_3_V_ce0,
        conv_kernel_L2_3_V_d0,
        conv_kernel_L2_3_V_q0,
        conv_kernel_L2_3_V_we0,
        conv_kernel_L2_3_V_address1,
        conv_kernel_L2_3_V_ce1,
        conv_kernel_L2_3_V_d1,
        conv_kernel_L2_3_V_q1,
        conv_kernel_L2_3_V_we1,
        conv_kernel_L2_4_V_address0,
        conv_kernel_L2_4_V_ce0,
        conv_kernel_L2_4_V_d0,
        conv_kernel_L2_4_V_q0,
        conv_kernel_L2_4_V_we0,
        conv_kernel_L2_4_V_address1,
        conv_kernel_L2_4_V_ce1,
        conv_kernel_L2_4_V_d1,
        conv_kernel_L2_4_V_q1,
        conv_kernel_L2_4_V_we1,
        conv_kernel_L2_5_V_address0,
        conv_kernel_L2_5_V_ce0,
        conv_kernel_L2_5_V_d0,
        conv_kernel_L2_5_V_q0,
        conv_kernel_L2_5_V_we0,
        conv_kernel_L2_5_V_address1,
        conv_kernel_L2_5_V_ce1,
        conv_kernel_L2_5_V_d1,
        conv_kernel_L2_5_V_q1,
        conv_kernel_L2_5_V_we1,
        conv_kernel_L2_6_V_address0,
        conv_kernel_L2_6_V_ce0,
        conv_kernel_L2_6_V_d0,
        conv_kernel_L2_6_V_q0,
        conv_kernel_L2_6_V_we0,
        conv_kernel_L2_6_V_address1,
        conv_kernel_L2_6_V_ce1,
        conv_kernel_L2_6_V_d1,
        conv_kernel_L2_6_V_q1,
        conv_kernel_L2_6_V_we1,
        conv_kernel_L2_7_V_address0,
        conv_kernel_L2_7_V_ce0,
        conv_kernel_L2_7_V_d0,
        conv_kernel_L2_7_V_q0,
        conv_kernel_L2_7_V_we0,
        conv_kernel_L2_7_V_address1,
        conv_kernel_L2_7_V_ce1,
        conv_kernel_L2_7_V_d1,
        conv_kernel_L2_7_V_q1,
        conv_kernel_L2_7_V_we1,
        conv_kernel_L2_8_V_address0,
        conv_kernel_L2_8_V_ce0,
        conv_kernel_L2_8_V_d0,
        conv_kernel_L2_8_V_q0,
        conv_kernel_L2_8_V_we0,
        conv_kernel_L2_8_V_address1,
        conv_kernel_L2_8_V_ce1,
        conv_kernel_L2_8_V_d1,
        conv_kernel_L2_8_V_q1,
        conv_kernel_L2_8_V_we1,
        conv_bias_L2_0_V,
        conv_bias_L2_1_V,
        conv_bias_L2_2_V,
        conv_bias_L2_3_V,
        result_0_V_address0,
        result_0_V_ce0,
        result_0_V_d0,
        result_0_V_q0,
        result_0_V_we0,
        result_0_V_address1,
        result_0_V_ce1,
        result_0_V_d1,
        result_0_V_q1,
        result_0_V_we1,
        result_1_V_address0,
        result_1_V_ce0,
        result_1_V_d0,
        result_1_V_q0,
        result_1_V_we0,
        result_1_V_address1,
        result_1_V_ce1,
        result_1_V_d1,
        result_1_V_q1,
        result_1_V_we1,
        result_2_V_address0,
        result_2_V_ce0,
        result_2_V_d0,
        result_2_V_q0,
        result_2_V_we0,
        result_2_V_address1,
        result_2_V_ce1,
        result_2_V_d1,
        result_2_V_q1,
        result_2_V_we1,
        result_3_V_address0,
        result_3_V_ce0,
        result_3_V_d0,
        result_3_V_q0,
        result_3_V_we0,
        result_3_V_address1,
        result_3_V_ce1,
        result_3_V_d1,
        result_3_V_q1,
        result_3_V_we1,
        result_4_V_address0,
        result_4_V_ce0,
        result_4_V_d0,
        result_4_V_q0,
        result_4_V_we0,
        result_4_V_address1,
        result_4_V_ce1,
        result_4_V_d1,
        result_4_V_q1,
        result_4_V_we1,
        result_5_V_address0,
        result_5_V_ce0,
        result_5_V_d0,
        result_5_V_q0,
        result_5_V_we0,
        result_5_V_address1,
        result_5_V_ce1,
        result_5_V_d1,
        result_5_V_q1,
        result_5_V_we1,
        result_6_V_address0,
        result_6_V_ce0,
        result_6_V_d0,
        result_6_V_q0,
        result_6_V_we0,
        result_6_V_address1,
        result_6_V_ce1,
        result_6_V_d1,
        result_6_V_q1,
        result_6_V_we1,
        result_7_V_address0,
        result_7_V_ce0,
        result_7_V_d0,
        result_7_V_q0,
        result_7_V_we0,
        result_7_V_address1,
        result_7_V_ce1,
        result_7_V_d1,
        result_7_V_q1,
        result_7_V_we1,
        result_8_V_address0,
        result_8_V_ce0,
        result_8_V_d0,
        result_8_V_q0,
        result_8_V_we0,
        result_8_V_address1,
        result_8_V_ce1,
        result_8_V_d1,
        result_8_V_q1,
        result_8_V_we1,
        result_9_V_address0,
        result_9_V_ce0,
        result_9_V_d0,
        result_9_V_q0,
        result_9_V_we0,
        result_9_V_address1,
        result_9_V_ce1,
        result_9_V_d1,
        result_9_V_q1,
        result_9_V_we1,
        result_10_V_address0,
        result_10_V_ce0,
        result_10_V_d0,
        result_10_V_q0,
        result_10_V_we0,
        result_10_V_address1,
        result_10_V_ce1,
        result_10_V_d1,
        result_10_V_q1,
        result_10_V_we1,
        result_11_V_address0,
        result_11_V_ce0,
        result_11_V_d0,
        result_11_V_q0,
        result_11_V_we0,
        result_11_V_address1,
        result_11_V_ce1,
        result_11_V_d1,
        result_11_V_q1,
        result_11_V_we1,
        result_12_V_address0,
        result_12_V_ce0,
        result_12_V_d0,
        result_12_V_q0,
        result_12_V_we0,
        result_12_V_address1,
        result_12_V_ce1,
        result_12_V_d1,
        result_12_V_q1,
        result_12_V_we1,
        result_13_V_address0,
        result_13_V_ce0,
        result_13_V_d0,
        result_13_V_q0,
        result_13_V_we0,
        result_13_V_address1,
        result_13_V_ce1,
        result_13_V_d1,
        result_13_V_q1,
        result_13_V_we1,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle
);


input   ap_clk;
input   ap_rst;
output  [4:0] in_image_0_V_address0;
output   in_image_0_V_ce0;
output  [17:0] in_image_0_V_d0;
input  [17:0] in_image_0_V_q0;
output   in_image_0_V_we0;
output  [4:0] in_image_0_V_address1;
output   in_image_0_V_ce1;
output  [17:0] in_image_0_V_d1;
input  [17:0] in_image_0_V_q1;
output   in_image_0_V_we1;
output  [4:0] in_image_1_V_address0;
output   in_image_1_V_ce0;
output  [17:0] in_image_1_V_d0;
input  [17:0] in_image_1_V_q0;
output   in_image_1_V_we0;
output  [4:0] in_image_1_V_address1;
output   in_image_1_V_ce1;
output  [17:0] in_image_1_V_d1;
input  [17:0] in_image_1_V_q1;
output   in_image_1_V_we1;
output  [4:0] in_image_2_V_address0;
output   in_image_2_V_ce0;
output  [17:0] in_image_2_V_d0;
input  [17:0] in_image_2_V_q0;
output   in_image_2_V_we0;
output  [4:0] in_image_2_V_address1;
output   in_image_2_V_ce1;
output  [17:0] in_image_2_V_d1;
input  [17:0] in_image_2_V_q1;
output   in_image_2_V_we1;
output  [4:0] in_image_3_V_address0;
output   in_image_3_V_ce0;
output  [17:0] in_image_3_V_d0;
input  [17:0] in_image_3_V_q0;
output   in_image_3_V_we0;
output  [4:0] in_image_3_V_address1;
output   in_image_3_V_ce1;
output  [17:0] in_image_3_V_d1;
input  [17:0] in_image_3_V_q1;
output   in_image_3_V_we1;
output  [4:0] in_image_4_V_address0;
output   in_image_4_V_ce0;
output  [17:0] in_image_4_V_d0;
input  [17:0] in_image_4_V_q0;
output   in_image_4_V_we0;
output  [4:0] in_image_4_V_address1;
output   in_image_4_V_ce1;
output  [17:0] in_image_4_V_d1;
input  [17:0] in_image_4_V_q1;
output   in_image_4_V_we1;
output  [4:0] in_image_5_V_address0;
output   in_image_5_V_ce0;
output  [17:0] in_image_5_V_d0;
input  [17:0] in_image_5_V_q0;
output   in_image_5_V_we0;
output  [4:0] in_image_5_V_address1;
output   in_image_5_V_ce1;
output  [17:0] in_image_5_V_d1;
input  [17:0] in_image_5_V_q1;
output   in_image_5_V_we1;
output  [4:0] in_image_6_V_address0;
output   in_image_6_V_ce0;
output  [17:0] in_image_6_V_d0;
input  [17:0] in_image_6_V_q0;
output   in_image_6_V_we0;
output  [4:0] in_image_6_V_address1;
output   in_image_6_V_ce1;
output  [17:0] in_image_6_V_d1;
input  [17:0] in_image_6_V_q1;
output   in_image_6_V_we1;
output  [4:0] in_image_7_V_address0;
output   in_image_7_V_ce0;
output  [17:0] in_image_7_V_d0;
input  [17:0] in_image_7_V_q0;
output   in_image_7_V_we0;
output  [4:0] in_image_7_V_address1;
output   in_image_7_V_ce1;
output  [17:0] in_image_7_V_d1;
input  [17:0] in_image_7_V_q1;
output   in_image_7_V_we1;
output  [4:0] in_image_8_V_address0;
output   in_image_8_V_ce0;
output  [17:0] in_image_8_V_d0;
input  [17:0] in_image_8_V_q0;
output   in_image_8_V_we0;
output  [4:0] in_image_8_V_address1;
output   in_image_8_V_ce1;
output  [17:0] in_image_8_V_d1;
input  [17:0] in_image_8_V_q1;
output   in_image_8_V_we1;
output  [4:0] in_image_9_V_address0;
output   in_image_9_V_ce0;
output  [17:0] in_image_9_V_d0;
input  [17:0] in_image_9_V_q0;
output   in_image_9_V_we0;
output  [4:0] in_image_9_V_address1;
output   in_image_9_V_ce1;
output  [17:0] in_image_9_V_d1;
input  [17:0] in_image_9_V_q1;
output   in_image_9_V_we1;
output  [4:0] in_image_10_V_address0;
output   in_image_10_V_ce0;
output  [17:0] in_image_10_V_d0;
input  [17:0] in_image_10_V_q0;
output   in_image_10_V_we0;
output  [4:0] in_image_10_V_address1;
output   in_image_10_V_ce1;
output  [17:0] in_image_10_V_d1;
input  [17:0] in_image_10_V_q1;
output   in_image_10_V_we1;
output  [4:0] in_image_11_V_address0;
output   in_image_11_V_ce0;
output  [17:0] in_image_11_V_d0;
input  [17:0] in_image_11_V_q0;
output   in_image_11_V_we0;
output  [4:0] in_image_11_V_address1;
output   in_image_11_V_ce1;
output  [17:0] in_image_11_V_d1;
input  [17:0] in_image_11_V_q1;
output   in_image_11_V_we1;
output  [4:0] in_image_12_V_address0;
output   in_image_12_V_ce0;
output  [17:0] in_image_12_V_d0;
input  [17:0] in_image_12_V_q0;
output   in_image_12_V_we0;
output  [4:0] in_image_12_V_address1;
output   in_image_12_V_ce1;
output  [17:0] in_image_12_V_d1;
input  [17:0] in_image_12_V_q1;
output   in_image_12_V_we1;
output  [4:0] in_image_13_V_address0;
output   in_image_13_V_ce0;
output  [17:0] in_image_13_V_d0;
input  [17:0] in_image_13_V_q0;
output   in_image_13_V_we0;
output  [4:0] in_image_13_V_address1;
output   in_image_13_V_ce1;
output  [17:0] in_image_13_V_d1;
input  [17:0] in_image_13_V_q1;
output   in_image_13_V_we1;
output  [4:0] in_image_14_V_address0;
output   in_image_14_V_ce0;
output  [17:0] in_image_14_V_d0;
input  [17:0] in_image_14_V_q0;
output   in_image_14_V_we0;
output  [4:0] in_image_14_V_address1;
output   in_image_14_V_ce1;
output  [17:0] in_image_14_V_d1;
input  [17:0] in_image_14_V_q1;
output   in_image_14_V_we1;
output  [4:0] in_image_15_V_address0;
output   in_image_15_V_ce0;
output  [17:0] in_image_15_V_d0;
input  [17:0] in_image_15_V_q0;
output   in_image_15_V_we0;
output  [4:0] in_image_15_V_address1;
output   in_image_15_V_ce1;
output  [17:0] in_image_15_V_d1;
input  [17:0] in_image_15_V_q1;
output   in_image_15_V_we1;
output  [4:0] in_image_16_V_address0;
output   in_image_16_V_ce0;
output  [17:0] in_image_16_V_d0;
input  [17:0] in_image_16_V_q0;
output   in_image_16_V_we0;
output  [4:0] in_image_16_V_address1;
output   in_image_16_V_ce1;
output  [17:0] in_image_16_V_d1;
input  [17:0] in_image_16_V_q1;
output   in_image_16_V_we1;
output  [4:0] in_image_17_V_address0;
output   in_image_17_V_ce0;
output  [17:0] in_image_17_V_d0;
input  [17:0] in_image_17_V_q0;
output   in_image_17_V_we0;
output  [4:0] in_image_17_V_address1;
output   in_image_17_V_ce1;
output  [17:0] in_image_17_V_d1;
input  [17:0] in_image_17_V_q1;
output   in_image_17_V_we1;
output  [4:0] in_image_18_V_address0;
output   in_image_18_V_ce0;
output  [17:0] in_image_18_V_d0;
input  [17:0] in_image_18_V_q0;
output   in_image_18_V_we0;
output  [4:0] in_image_18_V_address1;
output   in_image_18_V_ce1;
output  [17:0] in_image_18_V_d1;
input  [17:0] in_image_18_V_q1;
output   in_image_18_V_we1;
output  [4:0] in_image_19_V_address0;
output   in_image_19_V_ce0;
output  [17:0] in_image_19_V_d0;
input  [17:0] in_image_19_V_q0;
output   in_image_19_V_we0;
output  [4:0] in_image_19_V_address1;
output   in_image_19_V_ce1;
output  [17:0] in_image_19_V_d1;
input  [17:0] in_image_19_V_q1;
output   in_image_19_V_we1;
output  [4:0] in_image_20_V_address0;
output   in_image_20_V_ce0;
output  [17:0] in_image_20_V_d0;
input  [17:0] in_image_20_V_q0;
output   in_image_20_V_we0;
output  [4:0] in_image_20_V_address1;
output   in_image_20_V_ce1;
output  [17:0] in_image_20_V_d1;
input  [17:0] in_image_20_V_q1;
output   in_image_20_V_we1;
output  [4:0] in_image_21_V_address0;
output   in_image_21_V_ce0;
output  [17:0] in_image_21_V_d0;
input  [17:0] in_image_21_V_q0;
output   in_image_21_V_we0;
output  [4:0] in_image_21_V_address1;
output   in_image_21_V_ce1;
output  [17:0] in_image_21_V_d1;
input  [17:0] in_image_21_V_q1;
output   in_image_21_V_we1;
output  [4:0] in_image_22_V_address0;
output   in_image_22_V_ce0;
output  [17:0] in_image_22_V_d0;
input  [17:0] in_image_22_V_q0;
output   in_image_22_V_we0;
output  [4:0] in_image_22_V_address1;
output   in_image_22_V_ce1;
output  [17:0] in_image_22_V_d1;
input  [17:0] in_image_22_V_q1;
output   in_image_22_V_we1;
output  [4:0] in_image_23_V_address0;
output   in_image_23_V_ce0;
output  [17:0] in_image_23_V_d0;
input  [17:0] in_image_23_V_q0;
output   in_image_23_V_we0;
output  [4:0] in_image_23_V_address1;
output   in_image_23_V_ce1;
output  [17:0] in_image_23_V_d1;
input  [17:0] in_image_23_V_q1;
output   in_image_23_V_we1;
output  [4:0] in_image_24_V_address0;
output   in_image_24_V_ce0;
output  [17:0] in_image_24_V_d0;
input  [17:0] in_image_24_V_q0;
output   in_image_24_V_we0;
output  [4:0] in_image_24_V_address1;
output   in_image_24_V_ce1;
output  [17:0] in_image_24_V_d1;
input  [17:0] in_image_24_V_q1;
output   in_image_24_V_we1;
output  [4:0] in_image_25_V_address0;
output   in_image_25_V_ce0;
output  [17:0] in_image_25_V_d0;
input  [17:0] in_image_25_V_q0;
output   in_image_25_V_we0;
output  [4:0] in_image_25_V_address1;
output   in_image_25_V_ce1;
output  [17:0] in_image_25_V_d1;
input  [17:0] in_image_25_V_q1;
output   in_image_25_V_we1;
output  [4:0] in_image_26_V_address0;
output   in_image_26_V_ce0;
output  [17:0] in_image_26_V_d0;
input  [17:0] in_image_26_V_q0;
output   in_image_26_V_we0;
output  [4:0] in_image_26_V_address1;
output   in_image_26_V_ce1;
output  [17:0] in_image_26_V_d1;
input  [17:0] in_image_26_V_q1;
output   in_image_26_V_we1;
output  [4:0] in_image_27_V_address0;
output   in_image_27_V_ce0;
output  [17:0] in_image_27_V_d0;
input  [17:0] in_image_27_V_q0;
output   in_image_27_V_we0;
output  [4:0] in_image_27_V_address1;
output   in_image_27_V_ce1;
output  [17:0] in_image_27_V_d1;
input  [17:0] in_image_27_V_q1;
output   in_image_27_V_we1;
output  [4:0] means_0_V_address0;
output   means_0_V_ce0;
output  [17:0] means_0_V_d0;
input  [17:0] means_0_V_q0;
output   means_0_V_we0;
output  [4:0] means_0_V_address1;
output   means_0_V_ce1;
output  [17:0] means_0_V_d1;
input  [17:0] means_0_V_q1;
output   means_0_V_we1;
output  [4:0] means_1_V_address0;
output   means_1_V_ce0;
output  [17:0] means_1_V_d0;
input  [17:0] means_1_V_q0;
output   means_1_V_we0;
output  [4:0] means_1_V_address1;
output   means_1_V_ce1;
output  [17:0] means_1_V_d1;
input  [17:0] means_1_V_q1;
output   means_1_V_we1;
output  [4:0] means_2_V_address0;
output   means_2_V_ce0;
output  [17:0] means_2_V_d0;
input  [17:0] means_2_V_q0;
output   means_2_V_we0;
output  [4:0] means_2_V_address1;
output   means_2_V_ce1;
output  [17:0] means_2_V_d1;
input  [17:0] means_2_V_q1;
output   means_2_V_we1;
output  [4:0] means_3_V_address0;
output   means_3_V_ce0;
output  [17:0] means_3_V_d0;
input  [17:0] means_3_V_q0;
output   means_3_V_we0;
output  [4:0] means_3_V_address1;
output   means_3_V_ce1;
output  [17:0] means_3_V_d1;
input  [17:0] means_3_V_q1;
output   means_3_V_we1;
output  [4:0] means_4_V_address0;
output   means_4_V_ce0;
output  [17:0] means_4_V_d0;
input  [17:0] means_4_V_q0;
output   means_4_V_we0;
output  [4:0] means_4_V_address1;
output   means_4_V_ce1;
output  [17:0] means_4_V_d1;
input  [17:0] means_4_V_q1;
output   means_4_V_we1;
output  [4:0] means_5_V_address0;
output   means_5_V_ce0;
output  [17:0] means_5_V_d0;
input  [17:0] means_5_V_q0;
output   means_5_V_we0;
output  [4:0] means_5_V_address1;
output   means_5_V_ce1;
output  [17:0] means_5_V_d1;
input  [17:0] means_5_V_q1;
output   means_5_V_we1;
output  [4:0] means_6_V_address0;
output   means_6_V_ce0;
output  [17:0] means_6_V_d0;
input  [17:0] means_6_V_q0;
output   means_6_V_we0;
output  [4:0] means_6_V_address1;
output   means_6_V_ce1;
output  [17:0] means_6_V_d1;
input  [17:0] means_6_V_q1;
output   means_6_V_we1;
output  [4:0] means_7_V_address0;
output   means_7_V_ce0;
output  [17:0] means_7_V_d0;
input  [17:0] means_7_V_q0;
output   means_7_V_we0;
output  [4:0] means_7_V_address1;
output   means_7_V_ce1;
output  [17:0] means_7_V_d1;
input  [17:0] means_7_V_q1;
output   means_7_V_we1;
output  [4:0] means_8_V_address0;
output   means_8_V_ce0;
output  [17:0] means_8_V_d0;
input  [17:0] means_8_V_q0;
output   means_8_V_we0;
output  [4:0] means_8_V_address1;
output   means_8_V_ce1;
output  [17:0] means_8_V_d1;
input  [17:0] means_8_V_q1;
output   means_8_V_we1;
output  [4:0] means_9_V_address0;
output   means_9_V_ce0;
output  [17:0] means_9_V_d0;
input  [17:0] means_9_V_q0;
output   means_9_V_we0;
output  [4:0] means_9_V_address1;
output   means_9_V_ce1;
output  [17:0] means_9_V_d1;
input  [17:0] means_9_V_q1;
output   means_9_V_we1;
output  [4:0] means_10_V_address0;
output   means_10_V_ce0;
output  [17:0] means_10_V_d0;
input  [17:0] means_10_V_q0;
output   means_10_V_we0;
output  [4:0] means_10_V_address1;
output   means_10_V_ce1;
output  [17:0] means_10_V_d1;
input  [17:0] means_10_V_q1;
output   means_10_V_we1;
output  [4:0] means_11_V_address0;
output   means_11_V_ce0;
output  [17:0] means_11_V_d0;
input  [17:0] means_11_V_q0;
output   means_11_V_we0;
output  [4:0] means_11_V_address1;
output   means_11_V_ce1;
output  [17:0] means_11_V_d1;
input  [17:0] means_11_V_q1;
output   means_11_V_we1;
output  [4:0] means_12_V_address0;
output   means_12_V_ce0;
output  [17:0] means_12_V_d0;
input  [17:0] means_12_V_q0;
output   means_12_V_we0;
output  [4:0] means_12_V_address1;
output   means_12_V_ce1;
output  [17:0] means_12_V_d1;
input  [17:0] means_12_V_q1;
output   means_12_V_we1;
output  [4:0] means_13_V_address0;
output   means_13_V_ce0;
output  [17:0] means_13_V_d0;
input  [17:0] means_13_V_q0;
output   means_13_V_we0;
output  [4:0] means_13_V_address1;
output   means_13_V_ce1;
output  [17:0] means_13_V_d1;
input  [17:0] means_13_V_q1;
output   means_13_V_we1;
output  [4:0] means_14_V_address0;
output   means_14_V_ce0;
output  [17:0] means_14_V_d0;
input  [17:0] means_14_V_q0;
output   means_14_V_we0;
output  [4:0] means_14_V_address1;
output   means_14_V_ce1;
output  [17:0] means_14_V_d1;
input  [17:0] means_14_V_q1;
output   means_14_V_we1;
output  [4:0] means_15_V_address0;
output   means_15_V_ce0;
output  [17:0] means_15_V_d0;
input  [17:0] means_15_V_q0;
output   means_15_V_we0;
output  [4:0] means_15_V_address1;
output   means_15_V_ce1;
output  [17:0] means_15_V_d1;
input  [17:0] means_15_V_q1;
output   means_15_V_we1;
output  [4:0] means_16_V_address0;
output   means_16_V_ce0;
output  [17:0] means_16_V_d0;
input  [17:0] means_16_V_q0;
output   means_16_V_we0;
output  [4:0] means_16_V_address1;
output   means_16_V_ce1;
output  [17:0] means_16_V_d1;
input  [17:0] means_16_V_q1;
output   means_16_V_we1;
output  [4:0] means_17_V_address0;
output   means_17_V_ce0;
output  [17:0] means_17_V_d0;
input  [17:0] means_17_V_q0;
output   means_17_V_we0;
output  [4:0] means_17_V_address1;
output   means_17_V_ce1;
output  [17:0] means_17_V_d1;
input  [17:0] means_17_V_q1;
output   means_17_V_we1;
output  [4:0] means_18_V_address0;
output   means_18_V_ce0;
output  [17:0] means_18_V_d0;
input  [17:0] means_18_V_q0;
output   means_18_V_we0;
output  [4:0] means_18_V_address1;
output   means_18_V_ce1;
output  [17:0] means_18_V_d1;
input  [17:0] means_18_V_q1;
output   means_18_V_we1;
output  [4:0] means_19_V_address0;
output   means_19_V_ce0;
output  [17:0] means_19_V_d0;
input  [17:0] means_19_V_q0;
output   means_19_V_we0;
output  [4:0] means_19_V_address1;
output   means_19_V_ce1;
output  [17:0] means_19_V_d1;
input  [17:0] means_19_V_q1;
output   means_19_V_we1;
output  [4:0] means_20_V_address0;
output   means_20_V_ce0;
output  [17:0] means_20_V_d0;
input  [17:0] means_20_V_q0;
output   means_20_V_we0;
output  [4:0] means_20_V_address1;
output   means_20_V_ce1;
output  [17:0] means_20_V_d1;
input  [17:0] means_20_V_q1;
output   means_20_V_we1;
output  [4:0] means_21_V_address0;
output   means_21_V_ce0;
output  [17:0] means_21_V_d0;
input  [17:0] means_21_V_q0;
output   means_21_V_we0;
output  [4:0] means_21_V_address1;
output   means_21_V_ce1;
output  [17:0] means_21_V_d1;
input  [17:0] means_21_V_q1;
output   means_21_V_we1;
output  [4:0] means_22_V_address0;
output   means_22_V_ce0;
output  [17:0] means_22_V_d0;
input  [17:0] means_22_V_q0;
output   means_22_V_we0;
output  [4:0] means_22_V_address1;
output   means_22_V_ce1;
output  [17:0] means_22_V_d1;
input  [17:0] means_22_V_q1;
output   means_22_V_we1;
output  [4:0] means_23_V_address0;
output   means_23_V_ce0;
output  [17:0] means_23_V_d0;
input  [17:0] means_23_V_q0;
output   means_23_V_we0;
output  [4:0] means_23_V_address1;
output   means_23_V_ce1;
output  [17:0] means_23_V_d1;
input  [17:0] means_23_V_q1;
output   means_23_V_we1;
output  [4:0] means_24_V_address0;
output   means_24_V_ce0;
output  [17:0] means_24_V_d0;
input  [17:0] means_24_V_q0;
output   means_24_V_we0;
output  [4:0] means_24_V_address1;
output   means_24_V_ce1;
output  [17:0] means_24_V_d1;
input  [17:0] means_24_V_q1;
output   means_24_V_we1;
output  [4:0] means_25_V_address0;
output   means_25_V_ce0;
output  [17:0] means_25_V_d0;
input  [17:0] means_25_V_q0;
output   means_25_V_we0;
output  [4:0] means_25_V_address1;
output   means_25_V_ce1;
output  [17:0] means_25_V_d1;
input  [17:0] means_25_V_q1;
output   means_25_V_we1;
output  [4:0] means_26_V_address0;
output   means_26_V_ce0;
output  [17:0] means_26_V_d0;
input  [17:0] means_26_V_q0;
output   means_26_V_we0;
output  [4:0] means_26_V_address1;
output   means_26_V_ce1;
output  [17:0] means_26_V_d1;
input  [17:0] means_26_V_q1;
output   means_26_V_we1;
output  [4:0] means_27_V_address0;
output   means_27_V_ce0;
output  [17:0] means_27_V_d0;
input  [17:0] means_27_V_q0;
output   means_27_V_we0;
output  [4:0] means_27_V_address1;
output   means_27_V_ce1;
output  [17:0] means_27_V_d1;
input  [17:0] means_27_V_q1;
output   means_27_V_we1;
input  [17:0] conv_kernel_L1_0_V;
input  [17:0] conv_kernel_L1_1_V;
input  [17:0] conv_kernel_L1_2_V;
input  [17:0] conv_kernel_L1_3_V;
input  [17:0] conv_kernel_L1_4_V;
input  [17:0] conv_kernel_L1_5_V;
input  [17:0] conv_kernel_L1_6_V;
input  [17:0] conv_kernel_L1_7_V;
input  [17:0] conv_kernel_L1_8_V;
input  [47:0] conv_bias_L1_V;
input  [17:0] a_V;
input  [17:0] b_V;
output  [1:0] conv_kernel_L2_0_V_address0;
output   conv_kernel_L2_0_V_ce0;
output  [17:0] conv_kernel_L2_0_V_d0;
input  [17:0] conv_kernel_L2_0_V_q0;
output   conv_kernel_L2_0_V_we0;
output  [1:0] conv_kernel_L2_0_V_address1;
output   conv_kernel_L2_0_V_ce1;
output  [17:0] conv_kernel_L2_0_V_d1;
input  [17:0] conv_kernel_L2_0_V_q1;
output   conv_kernel_L2_0_V_we1;
output  [1:0] conv_kernel_L2_1_V_address0;
output   conv_kernel_L2_1_V_ce0;
output  [17:0] conv_kernel_L2_1_V_d0;
input  [17:0] conv_kernel_L2_1_V_q0;
output   conv_kernel_L2_1_V_we0;
output  [1:0] conv_kernel_L2_1_V_address1;
output   conv_kernel_L2_1_V_ce1;
output  [17:0] conv_kernel_L2_1_V_d1;
input  [17:0] conv_kernel_L2_1_V_q1;
output   conv_kernel_L2_1_V_we1;
output  [1:0] conv_kernel_L2_2_V_address0;
output   conv_kernel_L2_2_V_ce0;
output  [17:0] conv_kernel_L2_2_V_d0;
input  [17:0] conv_kernel_L2_2_V_q0;
output   conv_kernel_L2_2_V_we0;
output  [1:0] conv_kernel_L2_2_V_address1;
output   conv_kernel_L2_2_V_ce1;
output  [17:0] conv_kernel_L2_2_V_d1;
input  [17:0] conv_kernel_L2_2_V_q1;
output   conv_kernel_L2_2_V_we1;
output  [1:0] conv_kernel_L2_3_V_address0;
output   conv_kernel_L2_3_V_ce0;
output  [17:0] conv_kernel_L2_3_V_d0;
input  [17:0] conv_kernel_L2_3_V_q0;
output   conv_kernel_L2_3_V_we0;
output  [1:0] conv_kernel_L2_3_V_address1;
output   conv_kernel_L2_3_V_ce1;
output  [17:0] conv_kernel_L2_3_V_d1;
input  [17:0] conv_kernel_L2_3_V_q1;
output   conv_kernel_L2_3_V_we1;
output  [1:0] conv_kernel_L2_4_V_address0;
output   conv_kernel_L2_4_V_ce0;
output  [17:0] conv_kernel_L2_4_V_d0;
input  [17:0] conv_kernel_L2_4_V_q0;
output   conv_kernel_L2_4_V_we0;
output  [1:0] conv_kernel_L2_4_V_address1;
output   conv_kernel_L2_4_V_ce1;
output  [17:0] conv_kernel_L2_4_V_d1;
input  [17:0] conv_kernel_L2_4_V_q1;
output   conv_kernel_L2_4_V_we1;
output  [1:0] conv_kernel_L2_5_V_address0;
output   conv_kernel_L2_5_V_ce0;
output  [17:0] conv_kernel_L2_5_V_d0;
input  [17:0] conv_kernel_L2_5_V_q0;
output   conv_kernel_L2_5_V_we0;
output  [1:0] conv_kernel_L2_5_V_address1;
output   conv_kernel_L2_5_V_ce1;
output  [17:0] conv_kernel_L2_5_V_d1;
input  [17:0] conv_kernel_L2_5_V_q1;
output   conv_kernel_L2_5_V_we1;
output  [1:0] conv_kernel_L2_6_V_address0;
output   conv_kernel_L2_6_V_ce0;
output  [17:0] conv_kernel_L2_6_V_d0;
input  [17:0] conv_kernel_L2_6_V_q0;
output   conv_kernel_L2_6_V_we0;
output  [1:0] conv_kernel_L2_6_V_address1;
output   conv_kernel_L2_6_V_ce1;
output  [17:0] conv_kernel_L2_6_V_d1;
input  [17:0] conv_kernel_L2_6_V_q1;
output   conv_kernel_L2_6_V_we1;
output  [1:0] conv_kernel_L2_7_V_address0;
output   conv_kernel_L2_7_V_ce0;
output  [17:0] conv_kernel_L2_7_V_d0;
input  [17:0] conv_kernel_L2_7_V_q0;
output   conv_kernel_L2_7_V_we0;
output  [1:0] conv_kernel_L2_7_V_address1;
output   conv_kernel_L2_7_V_ce1;
output  [17:0] conv_kernel_L2_7_V_d1;
input  [17:0] conv_kernel_L2_7_V_q1;
output   conv_kernel_L2_7_V_we1;
output  [1:0] conv_kernel_L2_8_V_address0;
output   conv_kernel_L2_8_V_ce0;
output  [17:0] conv_kernel_L2_8_V_d0;
input  [17:0] conv_kernel_L2_8_V_q0;
output   conv_kernel_L2_8_V_we0;
output  [1:0] conv_kernel_L2_8_V_address1;
output   conv_kernel_L2_8_V_ce1;
output  [17:0] conv_kernel_L2_8_V_d1;
input  [17:0] conv_kernel_L2_8_V_q1;
output   conv_kernel_L2_8_V_we1;
input  [47:0] conv_bias_L2_0_V;
input  [47:0] conv_bias_L2_1_V;
input  [47:0] conv_bias_L2_2_V;
input  [47:0] conv_bias_L2_3_V;
output  [5:0] result_0_V_address0;
output   result_0_V_ce0;
output  [47:0] result_0_V_d0;
input  [47:0] result_0_V_q0;
output   result_0_V_we0;
output  [5:0] result_0_V_address1;
output   result_0_V_ce1;
output  [47:0] result_0_V_d1;
input  [47:0] result_0_V_q1;
output   result_0_V_we1;
output  [5:0] result_1_V_address0;
output   result_1_V_ce0;
output  [47:0] result_1_V_d0;
input  [47:0] result_1_V_q0;
output   result_1_V_we0;
output  [5:0] result_1_V_address1;
output   result_1_V_ce1;
output  [47:0] result_1_V_d1;
input  [47:0] result_1_V_q1;
output   result_1_V_we1;
output  [5:0] result_2_V_address0;
output   result_2_V_ce0;
output  [47:0] result_2_V_d0;
input  [47:0] result_2_V_q0;
output   result_2_V_we0;
output  [5:0] result_2_V_address1;
output   result_2_V_ce1;
output  [47:0] result_2_V_d1;
input  [47:0] result_2_V_q1;
output   result_2_V_we1;
output  [5:0] result_3_V_address0;
output   result_3_V_ce0;
output  [47:0] result_3_V_d0;
input  [47:0] result_3_V_q0;
output   result_3_V_we0;
output  [5:0] result_3_V_address1;
output   result_3_V_ce1;
output  [47:0] result_3_V_d1;
input  [47:0] result_3_V_q1;
output   result_3_V_we1;
output  [5:0] result_4_V_address0;
output   result_4_V_ce0;
output  [47:0] result_4_V_d0;
input  [47:0] result_4_V_q0;
output   result_4_V_we0;
output  [5:0] result_4_V_address1;
output   result_4_V_ce1;
output  [47:0] result_4_V_d1;
input  [47:0] result_4_V_q1;
output   result_4_V_we1;
output  [5:0] result_5_V_address0;
output   result_5_V_ce0;
output  [47:0] result_5_V_d0;
input  [47:0] result_5_V_q0;
output   result_5_V_we0;
output  [5:0] result_5_V_address1;
output   result_5_V_ce1;
output  [47:0] result_5_V_d1;
input  [47:0] result_5_V_q1;
output   result_5_V_we1;
output  [5:0] result_6_V_address0;
output   result_6_V_ce0;
output  [47:0] result_6_V_d0;
input  [47:0] result_6_V_q0;
output   result_6_V_we0;
output  [5:0] result_6_V_address1;
output   result_6_V_ce1;
output  [47:0] result_6_V_d1;
input  [47:0] result_6_V_q1;
output   result_6_V_we1;
output  [5:0] result_7_V_address0;
output   result_7_V_ce0;
output  [47:0] result_7_V_d0;
input  [47:0] result_7_V_q0;
output   result_7_V_we0;
output  [5:0] result_7_V_address1;
output   result_7_V_ce1;
output  [47:0] result_7_V_d1;
input  [47:0] result_7_V_q1;
output   result_7_V_we1;
output  [5:0] result_8_V_address0;
output   result_8_V_ce0;
output  [47:0] result_8_V_d0;
input  [47:0] result_8_V_q0;
output   result_8_V_we0;
output  [5:0] result_8_V_address1;
output   result_8_V_ce1;
output  [47:0] result_8_V_d1;
input  [47:0] result_8_V_q1;
output   result_8_V_we1;
output  [5:0] result_9_V_address0;
output   result_9_V_ce0;
output  [47:0] result_9_V_d0;
input  [47:0] result_9_V_q0;
output   result_9_V_we0;
output  [5:0] result_9_V_address1;
output   result_9_V_ce1;
output  [47:0] result_9_V_d1;
input  [47:0] result_9_V_q1;
output   result_9_V_we1;
output  [5:0] result_10_V_address0;
output   result_10_V_ce0;
output  [47:0] result_10_V_d0;
input  [47:0] result_10_V_q0;
output   result_10_V_we0;
output  [5:0] result_10_V_address1;
output   result_10_V_ce1;
output  [47:0] result_10_V_d1;
input  [47:0] result_10_V_q1;
output   result_10_V_we1;
output  [5:0] result_11_V_address0;
output   result_11_V_ce0;
output  [47:0] result_11_V_d0;
input  [47:0] result_11_V_q0;
output   result_11_V_we0;
output  [5:0] result_11_V_address1;
output   result_11_V_ce1;
output  [47:0] result_11_V_d1;
input  [47:0] result_11_V_q1;
output   result_11_V_we1;
output  [5:0] result_12_V_address0;
output   result_12_V_ce0;
output  [47:0] result_12_V_d0;
input  [47:0] result_12_V_q0;
output   result_12_V_we0;
output  [5:0] result_12_V_address1;
output   result_12_V_ce1;
output  [47:0] result_12_V_d1;
input  [47:0] result_12_V_q1;
output   result_12_V_we1;
output  [5:0] result_13_V_address0;
output   result_13_V_ce0;
output  [47:0] result_13_V_d0;
input  [47:0] result_13_V_q0;
output   result_13_V_we0;
output  [5:0] result_13_V_address1;
output   result_13_V_ce1;
output  [47:0] result_13_V_d1;
input  [47:0] result_13_V_q1;
output   result_13_V_we1;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;

wire   [17:0] mean_removed_0_V_i_q0;
wire   [17:0] mean_removed_0_V_t_q0;
wire   [17:0] mean_removed_1_V_i_q0;
wire   [17:0] mean_removed_1_V_t_q0;
wire   [17:0] mean_removed_2_V_i_q0;
wire   [17:0] mean_removed_2_V_t_q0;
wire   [17:0] mean_removed_3_V_i_q0;
wire   [17:0] mean_removed_3_V_t_q0;
wire   [17:0] mean_removed_4_V_i_q0;
wire   [17:0] mean_removed_4_V_t_q0;
wire   [17:0] mean_removed_5_V_i_q0;
wire   [17:0] mean_removed_5_V_t_q0;
wire   [17:0] mean_removed_6_V_i_q0;
wire   [17:0] mean_removed_6_V_t_q0;
wire   [17:0] mean_removed_7_V_i_q0;
wire   [17:0] mean_removed_7_V_t_q0;
wire   [17:0] mean_removed_8_V_i_q0;
wire   [17:0] mean_removed_8_V_t_q0;
wire   [17:0] mean_removed_9_V_i_q0;
wire   [17:0] mean_removed_9_V_t_q0;
wire   [17:0] mean_removed_10_V_i_q0;
wire   [17:0] mean_removed_10_V_t_q0;
wire   [17:0] mean_removed_11_V_i_q0;
wire   [17:0] mean_removed_11_V_t_q0;
wire   [17:0] mean_removed_12_V_i_q0;
wire   [17:0] mean_removed_12_V_t_q0;
wire   [17:0] mean_removed_13_V_i_q0;
wire   [17:0] mean_removed_13_V_t_q0;
wire   [17:0] mean_removed_14_V_i_q0;
wire   [17:0] mean_removed_14_V_t_q0;
wire   [17:0] mean_removed_15_V_i_q0;
wire   [17:0] mean_removed_15_V_t_q0;
wire   [17:0] mean_removed_16_V_i_q0;
wire   [17:0] mean_removed_16_V_t_q0;
wire   [17:0] mean_removed_17_V_i_q0;
wire   [17:0] mean_removed_17_V_t_q0;
wire   [17:0] mean_removed_18_V_i_q0;
wire   [17:0] mean_removed_18_V_t_q0;
wire   [17:0] mean_removed_19_V_i_q0;
wire   [17:0] mean_removed_19_V_t_q0;
wire   [17:0] mean_removed_20_V_i_q0;
wire   [17:0] mean_removed_20_V_t_q0;
wire   [17:0] mean_removed_21_V_i_q0;
wire   [17:0] mean_removed_21_V_t_q0;
wire   [17:0] mean_removed_22_V_i_q0;
wire   [17:0] mean_removed_22_V_t_q0;
wire   [17:0] mean_removed_23_V_i_q0;
wire   [17:0] mean_removed_23_V_t_q0;
wire   [17:0] mean_removed_24_V_i_q0;
wire   [17:0] mean_removed_24_V_t_q0;
wire   [17:0] mean_removed_25_V_i_q0;
wire   [17:0] mean_removed_25_V_t_q0;
wire   [17:0] mean_removed_26_V_i_q0;
wire   [17:0] mean_removed_26_V_t_q0;
wire   [17:0] mean_removed_27_V_i_q0;
wire   [17:0] mean_removed_27_V_t_q0;
wire   [0:0] padded_0_V_i_q0;
wire   [0:0] padded_0_V_i_q1;
wire   [0:0] padded_0_V_t_q0;
wire   [0:0] padded_0_V_t_q1;
wire   [17:0] padded_1_V_i_q0;
wire   [17:0] padded_1_V_i_q1;
wire   [17:0] padded_1_V_t_q0;
wire   [17:0] padded_1_V_t_q1;
wire   [17:0] padded_2_V_i_q0;
wire   [17:0] padded_2_V_i_q1;
wire   [17:0] padded_2_V_t_q0;
wire   [17:0] padded_2_V_t_q1;
wire   [17:0] padded_3_V_i_q0;
wire   [17:0] padded_3_V_i_q1;
wire   [17:0] padded_3_V_t_q0;
wire   [17:0] padded_3_V_t_q1;
wire   [17:0] padded_4_V_i_q0;
wire   [17:0] padded_4_V_i_q1;
wire   [17:0] padded_4_V_t_q0;
wire   [17:0] padded_4_V_t_q1;
wire   [17:0] padded_5_V_i_q0;
wire   [17:0] padded_5_V_i_q1;
wire   [17:0] padded_5_V_t_q0;
wire   [17:0] padded_5_V_t_q1;
wire   [17:0] padded_6_V_i_q0;
wire   [17:0] padded_6_V_i_q1;
wire   [17:0] padded_6_V_t_q0;
wire   [17:0] padded_6_V_t_q1;
wire   [17:0] padded_7_V_i_q0;
wire   [17:0] padded_7_V_i_q1;
wire   [17:0] padded_7_V_t_q0;
wire   [17:0] padded_7_V_t_q1;
wire   [17:0] padded_8_V_i_q0;
wire   [17:0] padded_8_V_i_q1;
wire   [17:0] padded_8_V_t_q0;
wire   [17:0] padded_8_V_t_q1;
wire   [17:0] padded_9_V_i_q0;
wire   [17:0] padded_9_V_i_q1;
wire   [17:0] padded_9_V_t_q0;
wire   [17:0] padded_9_V_t_q1;
wire   [17:0] padded_10_V_i_q0;
wire   [17:0] padded_10_V_i_q1;
wire   [17:0] padded_10_V_t_q0;
wire   [17:0] padded_10_V_t_q1;
wire   [17:0] padded_11_V_i_q0;
wire   [17:0] padded_11_V_i_q1;
wire   [17:0] padded_11_V_t_q0;
wire   [17:0] padded_11_V_t_q1;
wire   [17:0] padded_12_V_i_q0;
wire   [17:0] padded_12_V_i_q1;
wire   [17:0] padded_12_V_t_q0;
wire   [17:0] padded_12_V_t_q1;
wire   [17:0] padded_13_V_i_q0;
wire   [17:0] padded_13_V_i_q1;
wire   [17:0] padded_13_V_t_q0;
wire   [17:0] padded_13_V_t_q1;
wire   [17:0] padded_14_V_i_q0;
wire   [17:0] padded_14_V_i_q1;
wire   [17:0] padded_14_V_t_q0;
wire   [17:0] padded_14_V_t_q1;
wire   [17:0] padded_15_V_i_q0;
wire   [17:0] padded_15_V_i_q1;
wire   [17:0] padded_15_V_t_q0;
wire   [17:0] padded_15_V_t_q1;
wire   [17:0] padded_16_V_i_q0;
wire   [17:0] padded_16_V_i_q1;
wire   [17:0] padded_16_V_t_q0;
wire   [17:0] padded_16_V_t_q1;
wire   [17:0] padded_17_V_i_q0;
wire   [17:0] padded_17_V_i_q1;
wire   [17:0] padded_17_V_t_q0;
wire   [17:0] padded_17_V_t_q1;
wire   [17:0] padded_18_V_i_q0;
wire   [17:0] padded_18_V_i_q1;
wire   [17:0] padded_18_V_t_q0;
wire   [17:0] padded_18_V_t_q1;
wire   [17:0] padded_19_V_i_q0;
wire   [17:0] padded_19_V_i_q1;
wire   [17:0] padded_19_V_t_q0;
wire   [17:0] padded_19_V_t_q1;
wire   [17:0] padded_20_V_i_q0;
wire   [17:0] padded_20_V_i_q1;
wire   [17:0] padded_20_V_t_q0;
wire   [17:0] padded_20_V_t_q1;
wire   [17:0] padded_21_V_i_q0;
wire   [17:0] padded_21_V_i_q1;
wire   [17:0] padded_21_V_t_q0;
wire   [17:0] padded_21_V_t_q1;
wire   [17:0] padded_22_V_i_q0;
wire   [17:0] padded_22_V_i_q1;
wire   [17:0] padded_22_V_t_q0;
wire   [17:0] padded_22_V_t_q1;
wire   [17:0] padded_23_V_i_q0;
wire   [17:0] padded_23_V_i_q1;
wire   [17:0] padded_23_V_t_q0;
wire   [17:0] padded_23_V_t_q1;
wire   [17:0] padded_24_V_i_q0;
wire   [17:0] padded_24_V_i_q1;
wire   [17:0] padded_24_V_t_q0;
wire   [17:0] padded_24_V_t_q1;
wire   [17:0] padded_25_V_i_q0;
wire   [17:0] padded_25_V_i_q1;
wire   [17:0] padded_25_V_t_q0;
wire   [17:0] padded_25_V_t_q1;
wire   [17:0] padded_26_V_i_q0;
wire   [17:0] padded_26_V_i_q1;
wire   [17:0] padded_26_V_t_q0;
wire   [17:0] padded_26_V_t_q1;
wire   [17:0] padded_27_V_i_q0;
wire   [17:0] padded_27_V_i_q1;
wire   [17:0] padded_27_V_t_q0;
wire   [17:0] padded_27_V_t_q1;
wire   [17:0] padded_28_V_i_q0;
wire   [17:0] padded_28_V_i_q1;
wire   [17:0] padded_28_V_t_q0;
wire   [17:0] padded_28_V_t_q1;
wire   [0:0] padded_29_V_i_q0;
wire   [0:0] padded_29_V_i_q1;
wire   [0:0] padded_29_V_t_q0;
wire   [0:0] padded_29_V_t_q1;
wire   [17:0] resampled_0_0_V_i_q0;
wire   [17:0] resampled_0_0_V_t_q0;
wire   [17:0] resampled_0_1_V_i_q0;
wire   [17:0] resampled_0_1_V_t_q0;
wire   [17:0] resampled_0_2_V_i_q0;
wire   [17:0] resampled_0_2_V_t_q0;
wire   [17:0] resampled_1_0_V_i_q0;
wire   [17:0] resampled_1_0_V_t_q0;
wire   [17:0] resampled_1_1_V_i_q0;
wire   [17:0] resampled_1_1_V_t_q0;
wire   [17:0] resampled_1_2_V_i_q0;
wire   [17:0] resampled_1_2_V_t_q0;
wire   [17:0] resampled_2_0_V_i_q0;
wire   [17:0] resampled_2_0_V_t_q0;
wire   [17:0] resampled_2_1_V_i_q0;
wire   [17:0] resampled_2_1_V_t_q0;
wire   [17:0] resampled_2_2_V_i_q0;
wire   [17:0] resampled_2_2_V_t_q0;
wire   [24:0] conv_0_V_i_q0;
wire   [24:0] conv_0_V_t_q0;
wire   [24:0] conv_1_V_i_q0;
wire   [24:0] conv_1_V_t_q0;
wire   [24:0] conv_2_V_i_q0;
wire   [24:0] conv_2_V_t_q0;
wire   [24:0] conv_3_V_i_q0;
wire   [24:0] conv_3_V_t_q0;
wire   [24:0] conv_4_V_i_q0;
wire   [24:0] conv_4_V_t_q0;
wire   [24:0] conv_5_V_i_q0;
wire   [24:0] conv_5_V_t_q0;
wire   [24:0] conv_6_V_i_q0;
wire   [24:0] conv_6_V_t_q0;
wire   [24:0] conv_7_V_i_q0;
wire   [24:0] conv_7_V_t_q0;
wire   [24:0] conv_8_V_i_q0;
wire   [24:0] conv_8_V_t_q0;
wire   [24:0] conv_9_V_i_q0;
wire   [24:0] conv_9_V_t_q0;
wire   [24:0] conv_10_V_i_q0;
wire   [24:0] conv_10_V_t_q0;
wire   [24:0] conv_11_V_i_q0;
wire   [24:0] conv_11_V_t_q0;
wire   [24:0] conv_12_V_i_q0;
wire   [24:0] conv_12_V_t_q0;
wire   [24:0] conv_13_V_i_q0;
wire   [24:0] conv_13_V_t_q0;
wire   [24:0] conv_14_V_i_q0;
wire   [24:0] conv_14_V_t_q0;
wire   [24:0] conv_15_V_i_q0;
wire   [24:0] conv_15_V_t_q0;
wire   [24:0] conv_16_V_i_q0;
wire   [24:0] conv_16_V_t_q0;
wire   [24:0] conv_17_V_i_q0;
wire   [24:0] conv_17_V_t_q0;
wire   [24:0] conv_18_V_i_q0;
wire   [24:0] conv_18_V_t_q0;
wire   [24:0] conv_19_V_i_q0;
wire   [24:0] conv_19_V_t_q0;
wire   [24:0] conv_20_V_i_q0;
wire   [24:0] conv_20_V_t_q0;
wire   [24:0] conv_21_V_i_q0;
wire   [24:0] conv_21_V_t_q0;
wire   [24:0] conv_22_V_i_q0;
wire   [24:0] conv_22_V_t_q0;
wire   [24:0] conv_23_V_i_q0;
wire   [24:0] conv_23_V_t_q0;
wire   [24:0] conv_24_V_i_q0;
wire   [24:0] conv_24_V_t_q0;
wire   [24:0] conv_25_V_i_q0;
wire   [24:0] conv_25_V_t_q0;
wire   [24:0] conv_26_V_i_q0;
wire   [24:0] conv_26_V_t_q0;
wire   [24:0] conv_27_V_i_q0;
wire   [24:0] conv_27_V_t_q0;
wire   [47:0] batchnorm_0_V_i_q0;
wire   [47:0] batchnorm_0_V_t_q0;
wire   [47:0] batchnorm_1_V_i_q0;
wire   [47:0] batchnorm_1_V_t_q0;
wire   [47:0] batchnorm_2_V_i_q0;
wire   [47:0] batchnorm_2_V_t_q0;
wire   [47:0] batchnorm_3_V_i_q0;
wire   [47:0] batchnorm_3_V_t_q0;
wire   [47:0] batchnorm_4_V_i_q0;
wire   [47:0] batchnorm_4_V_t_q0;
wire   [47:0] batchnorm_5_V_i_q0;
wire   [47:0] batchnorm_5_V_t_q0;
wire   [47:0] batchnorm_6_V_i_q0;
wire   [47:0] batchnorm_6_V_t_q0;
wire   [47:0] batchnorm_7_V_i_q0;
wire   [47:0] batchnorm_7_V_t_q0;
wire   [47:0] batchnorm_8_V_i_q0;
wire   [47:0] batchnorm_8_V_t_q0;
wire   [47:0] batchnorm_9_V_i_q0;
wire   [47:0] batchnorm_9_V_t_q0;
wire   [47:0] batchnorm_10_V_i_q0;
wire   [47:0] batchnorm_10_V_t_q0;
wire   [47:0] batchnorm_11_V_i_q0;
wire   [47:0] batchnorm_11_V_t_q0;
wire   [47:0] batchnorm_12_V_i_q0;
wire   [47:0] batchnorm_12_V_t_q0;
wire   [47:0] batchnorm_13_V_i_q0;
wire   [47:0] batchnorm_13_V_t_q0;
wire   [47:0] batchnorm_14_V_i_q0;
wire   [47:0] batchnorm_14_V_t_q0;
wire   [47:0] batchnorm_15_V_i_q0;
wire   [47:0] batchnorm_15_V_t_q0;
wire   [47:0] batchnorm_16_V_i_q0;
wire   [47:0] batchnorm_16_V_t_q0;
wire   [47:0] batchnorm_17_V_i_q0;
wire   [47:0] batchnorm_17_V_t_q0;
wire   [47:0] batchnorm_18_V_i_q0;
wire   [47:0] batchnorm_18_V_t_q0;
wire   [47:0] batchnorm_19_V_i_q0;
wire   [47:0] batchnorm_19_V_t_q0;
wire   [47:0] batchnorm_20_V_i_q0;
wire   [47:0] batchnorm_20_V_t_q0;
wire   [47:0] batchnorm_21_V_i_q0;
wire   [47:0] batchnorm_21_V_t_q0;
wire   [47:0] batchnorm_22_V_i_q0;
wire   [47:0] batchnorm_22_V_t_q0;
wire   [47:0] batchnorm_23_V_i_q0;
wire   [47:0] batchnorm_23_V_t_q0;
wire   [47:0] batchnorm_24_V_i_q0;
wire   [47:0] batchnorm_24_V_t_q0;
wire   [47:0] batchnorm_25_V_i_q0;
wire   [47:0] batchnorm_25_V_t_q0;
wire   [47:0] batchnorm_26_V_i_q0;
wire   [47:0] batchnorm_26_V_t_q0;
wire   [47:0] batchnorm_27_V_i_q0;
wire   [47:0] batchnorm_27_V_t_q0;
wire   [47:0] ReLU_0_V_i_q0;
wire   [47:0] ReLU_0_V_i_q1;
wire   [47:0] ReLU_0_V_t_q0;
wire   [47:0] ReLU_0_V_t_q1;
wire   [47:0] ReLU_1_V_i_q0;
wire   [47:0] ReLU_1_V_i_q1;
wire   [47:0] ReLU_1_V_t_q0;
wire   [47:0] ReLU_1_V_t_q1;
wire   [47:0] ReLU_2_V_i_q0;
wire   [47:0] ReLU_2_V_i_q1;
wire   [47:0] ReLU_2_V_t_q0;
wire   [47:0] ReLU_2_V_t_q1;
wire   [47:0] ReLU_3_V_i_q0;
wire   [47:0] ReLU_3_V_i_q1;
wire   [47:0] ReLU_3_V_t_q0;
wire   [47:0] ReLU_3_V_t_q1;
wire   [47:0] ReLU_4_V_i_q0;
wire   [47:0] ReLU_4_V_i_q1;
wire   [47:0] ReLU_4_V_t_q0;
wire   [47:0] ReLU_4_V_t_q1;
wire   [47:0] ReLU_5_V_i_q0;
wire   [47:0] ReLU_5_V_i_q1;
wire   [47:0] ReLU_5_V_t_q0;
wire   [47:0] ReLU_5_V_t_q1;
wire   [47:0] ReLU_6_V_i_q0;
wire   [47:0] ReLU_6_V_i_q1;
wire   [47:0] ReLU_6_V_t_q0;
wire   [47:0] ReLU_6_V_t_q1;
wire   [47:0] ReLU_7_V_i_q0;
wire   [47:0] ReLU_7_V_i_q1;
wire   [47:0] ReLU_7_V_t_q0;
wire   [47:0] ReLU_7_V_t_q1;
wire   [47:0] ReLU_8_V_i_q0;
wire   [47:0] ReLU_8_V_i_q1;
wire   [47:0] ReLU_8_V_t_q0;
wire   [47:0] ReLU_8_V_t_q1;
wire   [47:0] ReLU_9_V_i_q0;
wire   [47:0] ReLU_9_V_i_q1;
wire   [47:0] ReLU_9_V_t_q0;
wire   [47:0] ReLU_9_V_t_q1;
wire   [47:0] ReLU_10_V_i_q0;
wire   [47:0] ReLU_10_V_i_q1;
wire   [47:0] ReLU_10_V_t_q0;
wire   [47:0] ReLU_10_V_t_q1;
wire   [47:0] ReLU_11_V_i_q0;
wire   [47:0] ReLU_11_V_i_q1;
wire   [47:0] ReLU_11_V_t_q0;
wire   [47:0] ReLU_11_V_t_q1;
wire   [47:0] ReLU_12_V_i_q0;
wire   [47:0] ReLU_12_V_i_q1;
wire   [47:0] ReLU_12_V_t_q0;
wire   [47:0] ReLU_12_V_t_q1;
wire   [47:0] ReLU_13_V_i_q0;
wire   [47:0] ReLU_13_V_i_q1;
wire   [47:0] ReLU_13_V_t_q0;
wire   [47:0] ReLU_13_V_t_q1;
wire   [47:0] ReLU_14_V_i_q0;
wire   [47:0] ReLU_14_V_i_q1;
wire   [47:0] ReLU_14_V_t_q0;
wire   [47:0] ReLU_14_V_t_q1;
wire   [47:0] ReLU_15_V_i_q0;
wire   [47:0] ReLU_15_V_i_q1;
wire   [47:0] ReLU_15_V_t_q0;
wire   [47:0] ReLU_15_V_t_q1;
wire   [47:0] ReLU_16_V_i_q0;
wire   [47:0] ReLU_16_V_i_q1;
wire   [47:0] ReLU_16_V_t_q0;
wire   [47:0] ReLU_16_V_t_q1;
wire   [47:0] ReLU_17_V_i_q0;
wire   [47:0] ReLU_17_V_i_q1;
wire   [47:0] ReLU_17_V_t_q0;
wire   [47:0] ReLU_17_V_t_q1;
wire   [47:0] ReLU_18_V_i_q0;
wire   [47:0] ReLU_18_V_i_q1;
wire   [47:0] ReLU_18_V_t_q0;
wire   [47:0] ReLU_18_V_t_q1;
wire   [47:0] ReLU_19_V_i_q0;
wire   [47:0] ReLU_19_V_i_q1;
wire   [47:0] ReLU_19_V_t_q0;
wire   [47:0] ReLU_19_V_t_q1;
wire   [47:0] ReLU_20_V_i_q0;
wire   [47:0] ReLU_20_V_i_q1;
wire   [47:0] ReLU_20_V_t_q0;
wire   [47:0] ReLU_20_V_t_q1;
wire   [47:0] ReLU_21_V_i_q0;
wire   [47:0] ReLU_21_V_i_q1;
wire   [47:0] ReLU_21_V_t_q0;
wire   [47:0] ReLU_21_V_t_q1;
wire   [47:0] ReLU_22_V_i_q0;
wire   [47:0] ReLU_22_V_i_q1;
wire   [47:0] ReLU_22_V_t_q0;
wire   [47:0] ReLU_22_V_t_q1;
wire   [47:0] ReLU_23_V_i_q0;
wire   [47:0] ReLU_23_V_i_q1;
wire   [47:0] ReLU_23_V_t_q0;
wire   [47:0] ReLU_23_V_t_q1;
wire   [47:0] ReLU_24_V_i_q0;
wire   [47:0] ReLU_24_V_i_q1;
wire   [47:0] ReLU_24_V_t_q0;
wire   [47:0] ReLU_24_V_t_q1;
wire   [47:0] ReLU_25_V_i_q0;
wire   [47:0] ReLU_25_V_i_q1;
wire   [47:0] ReLU_25_V_t_q0;
wire   [47:0] ReLU_25_V_t_q1;
wire   [47:0] ReLU_26_V_i_q0;
wire   [47:0] ReLU_26_V_i_q1;
wire   [47:0] ReLU_26_V_t_q0;
wire   [47:0] ReLU_26_V_t_q1;
wire   [47:0] ReLU_27_V_i_q0;
wire   [47:0] ReLU_27_V_i_q1;
wire   [47:0] ReLU_27_V_t_q0;
wire   [47:0] ReLU_27_V_t_q1;
wire   [24:0] maxpool_0_V_i_q0;
wire   [24:0] maxpool_0_V_t_q0;
wire   [24:0] maxpool_1_V_i_q0;
wire   [24:0] maxpool_1_V_t_q0;
wire   [24:0] maxpool_2_V_i_q0;
wire   [24:0] maxpool_2_V_t_q0;
wire   [24:0] maxpool_3_V_i_q0;
wire   [24:0] maxpool_3_V_t_q0;
wire   [24:0] maxpool_4_V_i_q0;
wire   [24:0] maxpool_4_V_t_q0;
wire   [24:0] maxpool_5_V_i_q0;
wire   [24:0] maxpool_5_V_t_q0;
wire   [24:0] maxpool_6_V_i_q0;
wire   [24:0] maxpool_6_V_t_q0;
wire   [24:0] maxpool_7_V_i_q0;
wire   [24:0] maxpool_7_V_t_q0;
wire   [24:0] maxpool_8_V_i_q0;
wire   [24:0] maxpool_8_V_t_q0;
wire   [24:0] maxpool_9_V_i_q0;
wire   [24:0] maxpool_9_V_t_q0;
wire   [24:0] maxpool_10_V_i_q0;
wire   [24:0] maxpool_10_V_t_q0;
wire   [24:0] maxpool_11_V_i_q0;
wire   [24:0] maxpool_11_V_t_q0;
wire   [24:0] maxpool_12_V_i_q0;
wire   [24:0] maxpool_12_V_t_q0;
wire   [24:0] maxpool_13_V_i_q0;
wire   [24:0] maxpool_13_V_t_q0;
wire   [0:0] padded_L2_0_V_i_q0;
wire   [0:0] padded_L2_0_V_i_q1;
wire   [0:0] padded_L2_0_V_t_q0;
wire   [0:0] padded_L2_0_V_t_q1;
wire   [24:0] padded_L2_1_V_i_q0;
wire   [24:0] padded_L2_1_V_i_q1;
wire   [24:0] padded_L2_1_V_t_q0;
wire   [24:0] padded_L2_1_V_t_q1;
wire   [24:0] padded_L2_2_V_i_q0;
wire   [24:0] padded_L2_2_V_i_q1;
wire   [24:0] padded_L2_2_V_t_q0;
wire   [24:0] padded_L2_2_V_t_q1;
wire   [24:0] padded_L2_3_V_i_q0;
wire   [24:0] padded_L2_3_V_i_q1;
wire   [24:0] padded_L2_3_V_t_q0;
wire   [24:0] padded_L2_3_V_t_q1;
wire   [24:0] padded_L2_4_V_i_q0;
wire   [24:0] padded_L2_4_V_i_q1;
wire   [24:0] padded_L2_4_V_t_q0;
wire   [24:0] padded_L2_4_V_t_q1;
wire   [24:0] padded_L2_5_V_i_q0;
wire   [24:0] padded_L2_5_V_i_q1;
wire   [24:0] padded_L2_5_V_t_q0;
wire   [24:0] padded_L2_5_V_t_q1;
wire   [24:0] padded_L2_6_V_i_q0;
wire   [24:0] padded_L2_6_V_i_q1;
wire   [24:0] padded_L2_6_V_t_q0;
wire   [24:0] padded_L2_6_V_t_q1;
wire   [24:0] padded_L2_7_V_i_q0;
wire   [24:0] padded_L2_7_V_i_q1;
wire   [24:0] padded_L2_7_V_t_q0;
wire   [24:0] padded_L2_7_V_t_q1;
wire   [24:0] padded_L2_8_V_i_q0;
wire   [24:0] padded_L2_8_V_i_q1;
wire   [24:0] padded_L2_8_V_t_q0;
wire   [24:0] padded_L2_8_V_t_q1;
wire   [24:0] padded_L2_9_V_i_q0;
wire   [24:0] padded_L2_9_V_i_q1;
wire   [24:0] padded_L2_9_V_t_q0;
wire   [24:0] padded_L2_9_V_t_q1;
wire   [24:0] padded_L2_10_V_i_q0;
wire   [24:0] padded_L2_10_V_i_q1;
wire   [24:0] padded_L2_10_V_t_q0;
wire   [24:0] padded_L2_10_V_t_q1;
wire   [24:0] padded_L2_11_V_i_q0;
wire   [24:0] padded_L2_11_V_i_q1;
wire   [24:0] padded_L2_11_V_t_q0;
wire   [24:0] padded_L2_11_V_t_q1;
wire   [24:0] padded_L2_12_V_i_q0;
wire   [24:0] padded_L2_12_V_i_q1;
wire   [24:0] padded_L2_12_V_t_q0;
wire   [24:0] padded_L2_12_V_t_q1;
wire   [24:0] padded_L2_13_V_i_q0;
wire   [24:0] padded_L2_13_V_i_q1;
wire   [24:0] padded_L2_13_V_t_q0;
wire   [24:0] padded_L2_13_V_t_q1;
wire   [24:0] padded_L2_14_V_i_q0;
wire   [24:0] padded_L2_14_V_i_q1;
wire   [24:0] padded_L2_14_V_t_q0;
wire   [24:0] padded_L2_14_V_t_q1;
wire   [0:0] padded_L2_15_V_i_q0;
wire   [0:0] padded_L2_15_V_i_q1;
wire   [0:0] padded_L2_15_V_t_q0;
wire   [0:0] padded_L2_15_V_t_q1;
wire   [24:0] resampled_L2_0_V_i_q0;
wire   [24:0] resampled_L2_0_V_i_q1;
wire   [24:0] resampled_L2_0_V_t_q0;
wire   [24:0] resampled_L2_0_V_t_q1;
wire   [24:0] resampled_L2_1_V_i_q0;
wire   [24:0] resampled_L2_1_V_i_q1;
wire   [24:0] resampled_L2_1_V_t_q0;
wire   [24:0] resampled_L2_1_V_t_q1;
wire   [24:0] resampled_L2_2_V_i_q0;
wire   [24:0] resampled_L2_2_V_i_q1;
wire   [24:0] resampled_L2_2_V_t_q0;
wire   [24:0] resampled_L2_2_V_t_q1;
wire    zero_mean_1chan_U0_ap_start;
wire    zero_mean_1chan_U0_ap_done;
wire    zero_mean_1chan_U0_ap_continue;
wire    zero_mean_1chan_U0_ap_idle;
wire    zero_mean_1chan_U0_ap_ready;
wire   [4:0] zero_mean_1chan_U0_in_image_0_V_address0;
wire    zero_mean_1chan_U0_in_image_0_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_1_V_address0;
wire    zero_mean_1chan_U0_in_image_1_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_2_V_address0;
wire    zero_mean_1chan_U0_in_image_2_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_3_V_address0;
wire    zero_mean_1chan_U0_in_image_3_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_4_V_address0;
wire    zero_mean_1chan_U0_in_image_4_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_5_V_address0;
wire    zero_mean_1chan_U0_in_image_5_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_6_V_address0;
wire    zero_mean_1chan_U0_in_image_6_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_7_V_address0;
wire    zero_mean_1chan_U0_in_image_7_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_8_V_address0;
wire    zero_mean_1chan_U0_in_image_8_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_9_V_address0;
wire    zero_mean_1chan_U0_in_image_9_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_10_V_address0;
wire    zero_mean_1chan_U0_in_image_10_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_11_V_address0;
wire    zero_mean_1chan_U0_in_image_11_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_12_V_address0;
wire    zero_mean_1chan_U0_in_image_12_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_13_V_address0;
wire    zero_mean_1chan_U0_in_image_13_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_14_V_address0;
wire    zero_mean_1chan_U0_in_image_14_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_15_V_address0;
wire    zero_mean_1chan_U0_in_image_15_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_16_V_address0;
wire    zero_mean_1chan_U0_in_image_16_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_17_V_address0;
wire    zero_mean_1chan_U0_in_image_17_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_18_V_address0;
wire    zero_mean_1chan_U0_in_image_18_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_19_V_address0;
wire    zero_mean_1chan_U0_in_image_19_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_20_V_address0;
wire    zero_mean_1chan_U0_in_image_20_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_21_V_address0;
wire    zero_mean_1chan_U0_in_image_21_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_22_V_address0;
wire    zero_mean_1chan_U0_in_image_22_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_23_V_address0;
wire    zero_mean_1chan_U0_in_image_23_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_24_V_address0;
wire    zero_mean_1chan_U0_in_image_24_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_25_V_address0;
wire    zero_mean_1chan_U0_in_image_25_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_26_V_address0;
wire    zero_mean_1chan_U0_in_image_26_V_ce0;
wire   [4:0] zero_mean_1chan_U0_in_image_27_V_address0;
wire    zero_mean_1chan_U0_in_image_27_V_ce0;
wire   [4:0] zero_mean_1chan_U0_out_image_0_V_address0;
wire    zero_mean_1chan_U0_out_image_0_V_ce0;
wire    zero_mean_1chan_U0_out_image_0_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_0_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_1_V_address0;
wire    zero_mean_1chan_U0_out_image_1_V_ce0;
wire    zero_mean_1chan_U0_out_image_1_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_1_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_2_V_address0;
wire    zero_mean_1chan_U0_out_image_2_V_ce0;
wire    zero_mean_1chan_U0_out_image_2_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_2_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_3_V_address0;
wire    zero_mean_1chan_U0_out_image_3_V_ce0;
wire    zero_mean_1chan_U0_out_image_3_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_3_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_4_V_address0;
wire    zero_mean_1chan_U0_out_image_4_V_ce0;
wire    zero_mean_1chan_U0_out_image_4_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_4_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_5_V_address0;
wire    zero_mean_1chan_U0_out_image_5_V_ce0;
wire    zero_mean_1chan_U0_out_image_5_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_5_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_6_V_address0;
wire    zero_mean_1chan_U0_out_image_6_V_ce0;
wire    zero_mean_1chan_U0_out_image_6_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_6_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_7_V_address0;
wire    zero_mean_1chan_U0_out_image_7_V_ce0;
wire    zero_mean_1chan_U0_out_image_7_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_7_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_8_V_address0;
wire    zero_mean_1chan_U0_out_image_8_V_ce0;
wire    zero_mean_1chan_U0_out_image_8_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_8_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_9_V_address0;
wire    zero_mean_1chan_U0_out_image_9_V_ce0;
wire    zero_mean_1chan_U0_out_image_9_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_9_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_10_V_address0;
wire    zero_mean_1chan_U0_out_image_10_V_ce0;
wire    zero_mean_1chan_U0_out_image_10_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_10_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_11_V_address0;
wire    zero_mean_1chan_U0_out_image_11_V_ce0;
wire    zero_mean_1chan_U0_out_image_11_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_11_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_12_V_address0;
wire    zero_mean_1chan_U0_out_image_12_V_ce0;
wire    zero_mean_1chan_U0_out_image_12_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_12_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_13_V_address0;
wire    zero_mean_1chan_U0_out_image_13_V_ce0;
wire    zero_mean_1chan_U0_out_image_13_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_13_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_14_V_address0;
wire    zero_mean_1chan_U0_out_image_14_V_ce0;
wire    zero_mean_1chan_U0_out_image_14_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_14_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_15_V_address0;
wire    zero_mean_1chan_U0_out_image_15_V_ce0;
wire    zero_mean_1chan_U0_out_image_15_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_15_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_16_V_address0;
wire    zero_mean_1chan_U0_out_image_16_V_ce0;
wire    zero_mean_1chan_U0_out_image_16_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_16_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_17_V_address0;
wire    zero_mean_1chan_U0_out_image_17_V_ce0;
wire    zero_mean_1chan_U0_out_image_17_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_17_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_18_V_address0;
wire    zero_mean_1chan_U0_out_image_18_V_ce0;
wire    zero_mean_1chan_U0_out_image_18_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_18_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_19_V_address0;
wire    zero_mean_1chan_U0_out_image_19_V_ce0;
wire    zero_mean_1chan_U0_out_image_19_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_19_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_20_V_address0;
wire    zero_mean_1chan_U0_out_image_20_V_ce0;
wire    zero_mean_1chan_U0_out_image_20_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_20_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_21_V_address0;
wire    zero_mean_1chan_U0_out_image_21_V_ce0;
wire    zero_mean_1chan_U0_out_image_21_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_21_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_22_V_address0;
wire    zero_mean_1chan_U0_out_image_22_V_ce0;
wire    zero_mean_1chan_U0_out_image_22_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_22_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_23_V_address0;
wire    zero_mean_1chan_U0_out_image_23_V_ce0;
wire    zero_mean_1chan_U0_out_image_23_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_23_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_24_V_address0;
wire    zero_mean_1chan_U0_out_image_24_V_ce0;
wire    zero_mean_1chan_U0_out_image_24_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_24_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_25_V_address0;
wire    zero_mean_1chan_U0_out_image_25_V_ce0;
wire    zero_mean_1chan_U0_out_image_25_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_25_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_26_V_address0;
wire    zero_mean_1chan_U0_out_image_26_V_ce0;
wire    zero_mean_1chan_U0_out_image_26_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_26_V_d0;
wire   [4:0] zero_mean_1chan_U0_out_image_27_V_address0;
wire    zero_mean_1chan_U0_out_image_27_V_ce0;
wire    zero_mean_1chan_U0_out_image_27_V_we0;
wire   [17:0] zero_mean_1chan_U0_out_image_27_V_d0;
wire   [4:0] zero_mean_1chan_U0_means_0_V_address0;
wire    zero_mean_1chan_U0_means_0_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_1_V_address0;
wire    zero_mean_1chan_U0_means_1_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_2_V_address0;
wire    zero_mean_1chan_U0_means_2_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_3_V_address0;
wire    zero_mean_1chan_U0_means_3_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_4_V_address0;
wire    zero_mean_1chan_U0_means_4_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_5_V_address0;
wire    zero_mean_1chan_U0_means_5_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_6_V_address0;
wire    zero_mean_1chan_U0_means_6_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_7_V_address0;
wire    zero_mean_1chan_U0_means_7_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_8_V_address0;
wire    zero_mean_1chan_U0_means_8_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_9_V_address0;
wire    zero_mean_1chan_U0_means_9_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_10_V_address0;
wire    zero_mean_1chan_U0_means_10_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_11_V_address0;
wire    zero_mean_1chan_U0_means_11_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_12_V_address0;
wire    zero_mean_1chan_U0_means_12_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_13_V_address0;
wire    zero_mean_1chan_U0_means_13_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_14_V_address0;
wire    zero_mean_1chan_U0_means_14_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_15_V_address0;
wire    zero_mean_1chan_U0_means_15_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_16_V_address0;
wire    zero_mean_1chan_U0_means_16_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_17_V_address0;
wire    zero_mean_1chan_U0_means_17_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_18_V_address0;
wire    zero_mean_1chan_U0_means_18_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_19_V_address0;
wire    zero_mean_1chan_U0_means_19_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_20_V_address0;
wire    zero_mean_1chan_U0_means_20_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_21_V_address0;
wire    zero_mean_1chan_U0_means_21_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_22_V_address0;
wire    zero_mean_1chan_U0_means_22_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_23_V_address0;
wire    zero_mean_1chan_U0_means_23_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_24_V_address0;
wire    zero_mean_1chan_U0_means_24_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_25_V_address0;
wire    zero_mean_1chan_U0_means_25_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_26_V_address0;
wire    zero_mean_1chan_U0_means_26_V_ce0;
wire   [4:0] zero_mean_1chan_U0_means_27_V_address0;
wire    zero_mean_1chan_U0_means_27_V_ce0;
wire    ap_channel_done_mean_removed_27_V;
wire    zero_mean_1chan_U0_out_image_27_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_27_V;
wire    ap_sync_channel_write_mean_removed_27_V;
wire    ap_channel_done_mean_removed_26_V;
wire    zero_mean_1chan_U0_out_image_26_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_26_V;
wire    ap_sync_channel_write_mean_removed_26_V;
wire    ap_channel_done_mean_removed_25_V;
wire    zero_mean_1chan_U0_out_image_25_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_25_V;
wire    ap_sync_channel_write_mean_removed_25_V;
wire    ap_channel_done_mean_removed_24_V;
wire    zero_mean_1chan_U0_out_image_24_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_24_V;
wire    ap_sync_channel_write_mean_removed_24_V;
wire    ap_channel_done_mean_removed_23_V;
wire    zero_mean_1chan_U0_out_image_23_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_23_V;
wire    ap_sync_channel_write_mean_removed_23_V;
wire    ap_channel_done_mean_removed_22_V;
wire    zero_mean_1chan_U0_out_image_22_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_22_V;
wire    ap_sync_channel_write_mean_removed_22_V;
wire    ap_channel_done_mean_removed_21_V;
wire    zero_mean_1chan_U0_out_image_21_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_21_V;
wire    ap_sync_channel_write_mean_removed_21_V;
wire    ap_channel_done_mean_removed_20_V;
wire    zero_mean_1chan_U0_out_image_20_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_20_V;
wire    ap_sync_channel_write_mean_removed_20_V;
wire    ap_channel_done_mean_removed_19_V;
wire    zero_mean_1chan_U0_out_image_19_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_19_V;
wire    ap_sync_channel_write_mean_removed_19_V;
wire    ap_channel_done_mean_removed_18_V;
wire    zero_mean_1chan_U0_out_image_18_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_18_V;
wire    ap_sync_channel_write_mean_removed_18_V;
wire    ap_channel_done_mean_removed_17_V;
wire    zero_mean_1chan_U0_out_image_17_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_17_V;
wire    ap_sync_channel_write_mean_removed_17_V;
wire    ap_channel_done_mean_removed_16_V;
wire    zero_mean_1chan_U0_out_image_16_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_16_V;
wire    ap_sync_channel_write_mean_removed_16_V;
wire    ap_channel_done_mean_removed_15_V;
wire    zero_mean_1chan_U0_out_image_15_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_15_V;
wire    ap_sync_channel_write_mean_removed_15_V;
wire    ap_channel_done_mean_removed_14_V;
wire    zero_mean_1chan_U0_out_image_14_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_14_V;
wire    ap_sync_channel_write_mean_removed_14_V;
wire    ap_channel_done_mean_removed_13_V;
wire    zero_mean_1chan_U0_out_image_13_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_13_V;
wire    ap_sync_channel_write_mean_removed_13_V;
wire    ap_channel_done_mean_removed_12_V;
wire    zero_mean_1chan_U0_out_image_12_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_12_V;
wire    ap_sync_channel_write_mean_removed_12_V;
wire    ap_channel_done_mean_removed_11_V;
wire    zero_mean_1chan_U0_out_image_11_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_11_V;
wire    ap_sync_channel_write_mean_removed_11_V;
wire    ap_channel_done_mean_removed_10_V;
wire    zero_mean_1chan_U0_out_image_10_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_10_V;
wire    ap_sync_channel_write_mean_removed_10_V;
wire    ap_channel_done_mean_removed_9_V;
wire    zero_mean_1chan_U0_out_image_9_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_9_V;
wire    ap_sync_channel_write_mean_removed_9_V;
wire    ap_channel_done_mean_removed_8_V;
wire    zero_mean_1chan_U0_out_image_8_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_8_V;
wire    ap_sync_channel_write_mean_removed_8_V;
wire    ap_channel_done_mean_removed_7_V;
wire    zero_mean_1chan_U0_out_image_7_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_7_V;
wire    ap_sync_channel_write_mean_removed_7_V;
wire    ap_channel_done_mean_removed_6_V;
wire    zero_mean_1chan_U0_out_image_6_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_6_V;
wire    ap_sync_channel_write_mean_removed_6_V;
wire    ap_channel_done_mean_removed_5_V;
wire    zero_mean_1chan_U0_out_image_5_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_5_V;
wire    ap_sync_channel_write_mean_removed_5_V;
wire    ap_channel_done_mean_removed_4_V;
wire    zero_mean_1chan_U0_out_image_4_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_4_V;
wire    ap_sync_channel_write_mean_removed_4_V;
wire    ap_channel_done_mean_removed_3_V;
wire    zero_mean_1chan_U0_out_image_3_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_3_V;
wire    ap_sync_channel_write_mean_removed_3_V;
wire    ap_channel_done_mean_removed_2_V;
wire    zero_mean_1chan_U0_out_image_2_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_2_V;
wire    ap_sync_channel_write_mean_removed_2_V;
wire    ap_channel_done_mean_removed_1_V;
wire    zero_mean_1chan_U0_out_image_1_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_1_V;
wire    ap_sync_channel_write_mean_removed_1_V;
wire    ap_channel_done_mean_removed_0_V;
wire    zero_mean_1chan_U0_out_image_0_V_full_n;
reg    ap_sync_reg_channel_write_mean_removed_0_V;
wire    ap_sync_channel_write_mean_removed_0_V;
wire    efficient_pad_n_1cha_U0_ap_start;
wire    efficient_pad_n_1cha_U0_ap_done;
wire    efficient_pad_n_1cha_U0_ap_continue;
wire    efficient_pad_n_1cha_U0_ap_idle;
wire    efficient_pad_n_1cha_U0_ap_ready;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_0_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_0_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_1_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_1_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_2_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_2_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_3_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_3_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_4_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_4_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_5_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_5_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_6_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_6_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_7_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_7_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_8_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_8_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_9_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_9_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_10_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_10_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_11_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_11_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_12_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_12_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_13_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_13_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_14_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_14_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_15_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_15_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_16_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_16_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_17_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_17_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_18_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_18_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_19_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_19_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_20_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_20_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_21_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_21_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_22_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_22_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_23_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_23_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_24_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_24_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_25_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_25_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_26_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_26_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_in_image_27_V_address0;
wire    efficient_pad_n_1cha_U0_in_image_27_V_ce0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_0_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_0_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_0_V_we0;
wire   [0:0] efficient_pad_n_1cha_U0_out_image_0_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_0_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_0_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_0_V_we1;
wire   [0:0] efficient_pad_n_1cha_U0_out_image_0_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_1_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_1_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_1_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_1_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_1_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_1_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_1_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_1_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_2_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_2_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_2_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_2_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_2_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_2_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_2_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_2_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_3_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_3_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_3_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_3_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_3_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_3_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_3_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_3_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_4_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_4_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_4_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_4_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_4_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_4_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_4_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_4_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_5_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_5_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_5_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_5_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_5_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_5_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_5_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_5_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_6_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_6_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_6_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_6_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_6_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_6_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_6_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_6_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_7_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_7_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_7_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_7_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_7_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_7_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_7_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_7_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_8_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_8_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_8_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_8_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_8_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_8_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_8_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_8_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_9_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_9_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_9_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_9_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_9_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_9_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_9_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_9_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_10_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_10_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_10_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_10_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_10_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_10_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_10_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_10_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_11_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_11_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_11_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_11_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_11_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_11_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_11_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_11_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_12_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_12_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_12_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_12_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_12_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_12_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_12_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_12_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_13_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_13_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_13_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_13_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_13_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_13_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_13_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_13_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_14_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_14_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_14_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_14_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_14_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_14_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_14_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_14_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_15_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_15_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_15_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_15_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_15_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_15_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_15_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_15_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_16_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_16_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_16_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_16_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_16_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_16_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_16_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_16_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_17_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_17_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_17_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_17_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_17_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_17_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_17_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_17_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_18_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_18_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_18_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_18_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_18_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_18_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_18_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_18_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_19_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_19_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_19_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_19_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_19_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_19_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_19_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_19_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_20_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_20_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_20_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_20_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_20_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_20_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_20_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_20_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_21_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_21_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_21_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_21_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_21_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_21_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_21_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_21_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_22_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_22_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_22_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_22_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_22_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_22_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_22_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_22_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_23_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_23_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_23_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_23_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_23_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_23_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_23_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_23_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_24_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_24_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_24_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_24_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_24_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_24_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_24_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_24_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_25_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_25_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_25_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_25_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_25_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_25_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_25_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_25_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_26_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_26_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_26_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_26_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_26_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_26_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_26_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_26_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_27_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_27_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_27_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_27_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_27_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_27_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_27_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_27_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_28_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_28_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_28_V_we0;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_28_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_28_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_28_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_28_V_we1;
wire   [17:0] efficient_pad_n_1cha_U0_out_image_28_V_d1;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_29_V_address0;
wire    efficient_pad_n_1cha_U0_out_image_29_V_ce0;
wire    efficient_pad_n_1cha_U0_out_image_29_V_we0;
wire   [0:0] efficient_pad_n_1cha_U0_out_image_29_V_d0;
wire   [4:0] efficient_pad_n_1cha_U0_out_image_29_V_address1;
wire    efficient_pad_n_1cha_U0_out_image_29_V_ce1;
wire    efficient_pad_n_1cha_U0_out_image_29_V_we1;
wire   [0:0] efficient_pad_n_1cha_U0_out_image_29_V_d1;
wire    ap_channel_done_padded_29_V;
wire    efficient_pad_n_1cha_U0_out_image_29_V_full_n;
reg    ap_sync_reg_channel_write_padded_29_V;
wire    ap_sync_channel_write_padded_29_V;
wire    ap_channel_done_padded_28_V;
wire    efficient_pad_n_1cha_U0_out_image_28_V_full_n;
reg    ap_sync_reg_channel_write_padded_28_V;
wire    ap_sync_channel_write_padded_28_V;
wire    ap_channel_done_padded_27_V;
wire    efficient_pad_n_1cha_U0_out_image_27_V_full_n;
reg    ap_sync_reg_channel_write_padded_27_V;
wire    ap_sync_channel_write_padded_27_V;
wire    ap_channel_done_padded_26_V;
wire    efficient_pad_n_1cha_U0_out_image_26_V_full_n;
reg    ap_sync_reg_channel_write_padded_26_V;
wire    ap_sync_channel_write_padded_26_V;
wire    ap_channel_done_padded_25_V;
wire    efficient_pad_n_1cha_U0_out_image_25_V_full_n;
reg    ap_sync_reg_channel_write_padded_25_V;
wire    ap_sync_channel_write_padded_25_V;
wire    ap_channel_done_padded_24_V;
wire    efficient_pad_n_1cha_U0_out_image_24_V_full_n;
reg    ap_sync_reg_channel_write_padded_24_V;
wire    ap_sync_channel_write_padded_24_V;
wire    ap_channel_done_padded_23_V;
wire    efficient_pad_n_1cha_U0_out_image_23_V_full_n;
reg    ap_sync_reg_channel_write_padded_23_V;
wire    ap_sync_channel_write_padded_23_V;
wire    ap_channel_done_padded_22_V;
wire    efficient_pad_n_1cha_U0_out_image_22_V_full_n;
reg    ap_sync_reg_channel_write_padded_22_V;
wire    ap_sync_channel_write_padded_22_V;
wire    ap_channel_done_padded_21_V;
wire    efficient_pad_n_1cha_U0_out_image_21_V_full_n;
reg    ap_sync_reg_channel_write_padded_21_V;
wire    ap_sync_channel_write_padded_21_V;
wire    ap_channel_done_padded_20_V;
wire    efficient_pad_n_1cha_U0_out_image_20_V_full_n;
reg    ap_sync_reg_channel_write_padded_20_V;
wire    ap_sync_channel_write_padded_20_V;
wire    ap_channel_done_padded_19_V;
wire    efficient_pad_n_1cha_U0_out_image_19_V_full_n;
reg    ap_sync_reg_channel_write_padded_19_V;
wire    ap_sync_channel_write_padded_19_V;
wire    ap_channel_done_padded_18_V;
wire    efficient_pad_n_1cha_U0_out_image_18_V_full_n;
reg    ap_sync_reg_channel_write_padded_18_V;
wire    ap_sync_channel_write_padded_18_V;
wire    ap_channel_done_padded_17_V;
wire    efficient_pad_n_1cha_U0_out_image_17_V_full_n;
reg    ap_sync_reg_channel_write_padded_17_V;
wire    ap_sync_channel_write_padded_17_V;
wire    ap_channel_done_padded_16_V;
wire    efficient_pad_n_1cha_U0_out_image_16_V_full_n;
reg    ap_sync_reg_channel_write_padded_16_V;
wire    ap_sync_channel_write_padded_16_V;
wire    ap_channel_done_padded_15_V;
wire    efficient_pad_n_1cha_U0_out_image_15_V_full_n;
reg    ap_sync_reg_channel_write_padded_15_V;
wire    ap_sync_channel_write_padded_15_V;
wire    ap_channel_done_padded_14_V;
wire    efficient_pad_n_1cha_U0_out_image_14_V_full_n;
reg    ap_sync_reg_channel_write_padded_14_V;
wire    ap_sync_channel_write_padded_14_V;
wire    ap_channel_done_padded_13_V;
wire    efficient_pad_n_1cha_U0_out_image_13_V_full_n;
reg    ap_sync_reg_channel_write_padded_13_V;
wire    ap_sync_channel_write_padded_13_V;
wire    ap_channel_done_padded_12_V;
wire    efficient_pad_n_1cha_U0_out_image_12_V_full_n;
reg    ap_sync_reg_channel_write_padded_12_V;
wire    ap_sync_channel_write_padded_12_V;
wire    ap_channel_done_padded_11_V;
wire    efficient_pad_n_1cha_U0_out_image_11_V_full_n;
reg    ap_sync_reg_channel_write_padded_11_V;
wire    ap_sync_channel_write_padded_11_V;
wire    ap_channel_done_padded_10_V;
wire    efficient_pad_n_1cha_U0_out_image_10_V_full_n;
reg    ap_sync_reg_channel_write_padded_10_V;
wire    ap_sync_channel_write_padded_10_V;
wire    ap_channel_done_padded_9_V;
wire    efficient_pad_n_1cha_U0_out_image_9_V_full_n;
reg    ap_sync_reg_channel_write_padded_9_V;
wire    ap_sync_channel_write_padded_9_V;
wire    ap_channel_done_padded_8_V;
wire    efficient_pad_n_1cha_U0_out_image_8_V_full_n;
reg    ap_sync_reg_channel_write_padded_8_V;
wire    ap_sync_channel_write_padded_8_V;
wire    ap_channel_done_padded_7_V;
wire    efficient_pad_n_1cha_U0_out_image_7_V_full_n;
reg    ap_sync_reg_channel_write_padded_7_V;
wire    ap_sync_channel_write_padded_7_V;
wire    ap_channel_done_padded_6_V;
wire    efficient_pad_n_1cha_U0_out_image_6_V_full_n;
reg    ap_sync_reg_channel_write_padded_6_V;
wire    ap_sync_channel_write_padded_6_V;
wire    ap_channel_done_padded_5_V;
wire    efficient_pad_n_1cha_U0_out_image_5_V_full_n;
reg    ap_sync_reg_channel_write_padded_5_V;
wire    ap_sync_channel_write_padded_5_V;
wire    ap_channel_done_padded_4_V;
wire    efficient_pad_n_1cha_U0_out_image_4_V_full_n;
reg    ap_sync_reg_channel_write_padded_4_V;
wire    ap_sync_channel_write_padded_4_V;
wire    ap_channel_done_padded_3_V;
wire    efficient_pad_n_1cha_U0_out_image_3_V_full_n;
reg    ap_sync_reg_channel_write_padded_3_V;
wire    ap_sync_channel_write_padded_3_V;
wire    ap_channel_done_padded_2_V;
wire    efficient_pad_n_1cha_U0_out_image_2_V_full_n;
reg    ap_sync_reg_channel_write_padded_2_V;
wire    ap_sync_channel_write_padded_2_V;
wire    ap_channel_done_padded_1_V;
wire    efficient_pad_n_1cha_U0_out_image_1_V_full_n;
reg    ap_sync_reg_channel_write_padded_1_V;
wire    ap_sync_channel_write_padded_1_V;
wire    ap_channel_done_padded_0_V;
wire    efficient_pad_n_1cha_U0_out_image_0_V_full_n;
reg    ap_sync_reg_channel_write_padded_0_V;
wire    ap_sync_channel_write_padded_0_V;
wire    resample_U0_ap_start;
wire    resample_U0_ap_done;
wire    resample_U0_ap_continue;
wire    resample_U0_ap_idle;
wire    resample_U0_ap_ready;
wire   [4:0] resample_U0_square_image_0_V_address0;
wire    resample_U0_square_image_0_V_ce0;
wire   [4:0] resample_U0_square_image_0_V_address1;
wire    resample_U0_square_image_0_V_ce1;
wire   [4:0] resample_U0_square_image_1_V_address0;
wire    resample_U0_square_image_1_V_ce0;
wire   [4:0] resample_U0_square_image_1_V_address1;
wire    resample_U0_square_image_1_V_ce1;
wire   [4:0] resample_U0_square_image_2_V_address0;
wire    resample_U0_square_image_2_V_ce0;
wire   [4:0] resample_U0_square_image_2_V_address1;
wire    resample_U0_square_image_2_V_ce1;
wire   [4:0] resample_U0_square_image_3_V_address0;
wire    resample_U0_square_image_3_V_ce0;
wire   [4:0] resample_U0_square_image_3_V_address1;
wire    resample_U0_square_image_3_V_ce1;
wire   [4:0] resample_U0_square_image_4_V_address0;
wire    resample_U0_square_image_4_V_ce0;
wire   [4:0] resample_U0_square_image_4_V_address1;
wire    resample_U0_square_image_4_V_ce1;
wire   [4:0] resample_U0_square_image_5_V_address0;
wire    resample_U0_square_image_5_V_ce0;
wire   [4:0] resample_U0_square_image_5_V_address1;
wire    resample_U0_square_image_5_V_ce1;
wire   [4:0] resample_U0_square_image_6_V_address0;
wire    resample_U0_square_image_6_V_ce0;
wire   [4:0] resample_U0_square_image_6_V_address1;
wire    resample_U0_square_image_6_V_ce1;
wire   [4:0] resample_U0_square_image_7_V_address0;
wire    resample_U0_square_image_7_V_ce0;
wire   [4:0] resample_U0_square_image_7_V_address1;
wire    resample_U0_square_image_7_V_ce1;
wire   [4:0] resample_U0_square_image_8_V_address0;
wire    resample_U0_square_image_8_V_ce0;
wire   [4:0] resample_U0_square_image_8_V_address1;
wire    resample_U0_square_image_8_V_ce1;
wire   [4:0] resample_U0_square_image_9_V_address0;
wire    resample_U0_square_image_9_V_ce0;
wire   [4:0] resample_U0_square_image_9_V_address1;
wire    resample_U0_square_image_9_V_ce1;
wire   [4:0] resample_U0_square_image_10_V_address0;
wire    resample_U0_square_image_10_V_ce0;
wire   [4:0] resample_U0_square_image_10_V_address1;
wire    resample_U0_square_image_10_V_ce1;
wire   [4:0] resample_U0_square_image_11_V_address0;
wire    resample_U0_square_image_11_V_ce0;
wire   [4:0] resample_U0_square_image_11_V_address1;
wire    resample_U0_square_image_11_V_ce1;
wire   [4:0] resample_U0_square_image_12_V_address0;
wire    resample_U0_square_image_12_V_ce0;
wire   [4:0] resample_U0_square_image_12_V_address1;
wire    resample_U0_square_image_12_V_ce1;
wire   [4:0] resample_U0_square_image_13_V_address0;
wire    resample_U0_square_image_13_V_ce0;
wire   [4:0] resample_U0_square_image_13_V_address1;
wire    resample_U0_square_image_13_V_ce1;
wire   [4:0] resample_U0_square_image_14_V_address0;
wire    resample_U0_square_image_14_V_ce0;
wire   [4:0] resample_U0_square_image_14_V_address1;
wire    resample_U0_square_image_14_V_ce1;
wire   [4:0] resample_U0_square_image_15_V_address0;
wire    resample_U0_square_image_15_V_ce0;
wire   [4:0] resample_U0_square_image_15_V_address1;
wire    resample_U0_square_image_15_V_ce1;
wire   [4:0] resample_U0_square_image_16_V_address0;
wire    resample_U0_square_image_16_V_ce0;
wire   [4:0] resample_U0_square_image_16_V_address1;
wire    resample_U0_square_image_16_V_ce1;
wire   [4:0] resample_U0_square_image_17_V_address0;
wire    resample_U0_square_image_17_V_ce0;
wire   [4:0] resample_U0_square_image_17_V_address1;
wire    resample_U0_square_image_17_V_ce1;
wire   [4:0] resample_U0_square_image_18_V_address0;
wire    resample_U0_square_image_18_V_ce0;
wire   [4:0] resample_U0_square_image_18_V_address1;
wire    resample_U0_square_image_18_V_ce1;
wire   [4:0] resample_U0_square_image_19_V_address0;
wire    resample_U0_square_image_19_V_ce0;
wire   [4:0] resample_U0_square_image_19_V_address1;
wire    resample_U0_square_image_19_V_ce1;
wire   [4:0] resample_U0_square_image_20_V_address0;
wire    resample_U0_square_image_20_V_ce0;
wire   [4:0] resample_U0_square_image_20_V_address1;
wire    resample_U0_square_image_20_V_ce1;
wire   [4:0] resample_U0_square_image_21_V_address0;
wire    resample_U0_square_image_21_V_ce0;
wire   [4:0] resample_U0_square_image_21_V_address1;
wire    resample_U0_square_image_21_V_ce1;
wire   [4:0] resample_U0_square_image_22_V_address0;
wire    resample_U0_square_image_22_V_ce0;
wire   [4:0] resample_U0_square_image_22_V_address1;
wire    resample_U0_square_image_22_V_ce1;
wire   [4:0] resample_U0_square_image_23_V_address0;
wire    resample_U0_square_image_23_V_ce0;
wire   [4:0] resample_U0_square_image_23_V_address1;
wire    resample_U0_square_image_23_V_ce1;
wire   [4:0] resample_U0_square_image_24_V_address0;
wire    resample_U0_square_image_24_V_ce0;
wire   [4:0] resample_U0_square_image_24_V_address1;
wire    resample_U0_square_image_24_V_ce1;
wire   [4:0] resample_U0_square_image_25_V_address0;
wire    resample_U0_square_image_25_V_ce0;
wire   [4:0] resample_U0_square_image_25_V_address1;
wire    resample_U0_square_image_25_V_ce1;
wire   [4:0] resample_U0_square_image_26_V_address0;
wire    resample_U0_square_image_26_V_ce0;
wire   [4:0] resample_U0_square_image_26_V_address1;
wire    resample_U0_square_image_26_V_ce1;
wire   [4:0] resample_U0_square_image_27_V_address0;
wire    resample_U0_square_image_27_V_ce0;
wire   [4:0] resample_U0_square_image_27_V_address1;
wire    resample_U0_square_image_27_V_ce1;
wire   [4:0] resample_U0_square_image_28_V_address0;
wire    resample_U0_square_image_28_V_ce0;
wire   [4:0] resample_U0_square_image_28_V_address1;
wire    resample_U0_square_image_28_V_ce1;
wire   [4:0] resample_U0_square_image_29_V_address0;
wire    resample_U0_square_image_29_V_ce0;
wire   [4:0] resample_U0_square_image_29_V_address1;
wire    resample_U0_square_image_29_V_ce1;
wire   [9:0] resample_U0_resampled_0_0_V_address0;
wire    resample_U0_resampled_0_0_V_ce0;
wire    resample_U0_resampled_0_0_V_we0;
wire   [17:0] resample_U0_resampled_0_0_V_d0;
wire   [9:0] resample_U0_resampled_0_1_V_address0;
wire    resample_U0_resampled_0_1_V_ce0;
wire    resample_U0_resampled_0_1_V_we0;
wire   [17:0] resample_U0_resampled_0_1_V_d0;
wire   [9:0] resample_U0_resampled_0_2_V_address0;
wire    resample_U0_resampled_0_2_V_ce0;
wire    resample_U0_resampled_0_2_V_we0;
wire   [17:0] resample_U0_resampled_0_2_V_d0;
wire   [9:0] resample_U0_resampled_1_0_V_address0;
wire    resample_U0_resampled_1_0_V_ce0;
wire    resample_U0_resampled_1_0_V_we0;
wire   [17:0] resample_U0_resampled_1_0_V_d0;
wire   [9:0] resample_U0_resampled_1_1_V_address0;
wire    resample_U0_resampled_1_1_V_ce0;
wire    resample_U0_resampled_1_1_V_we0;
wire   [17:0] resample_U0_resampled_1_1_V_d0;
wire   [9:0] resample_U0_resampled_1_2_V_address0;
wire    resample_U0_resampled_1_2_V_ce0;
wire    resample_U0_resampled_1_2_V_we0;
wire   [17:0] resample_U0_resampled_1_2_V_d0;
wire   [9:0] resample_U0_resampled_2_0_V_address0;
wire    resample_U0_resampled_2_0_V_ce0;
wire    resample_U0_resampled_2_0_V_we0;
wire   [17:0] resample_U0_resampled_2_0_V_d0;
wire   [9:0] resample_U0_resampled_2_1_V_address0;
wire    resample_U0_resampled_2_1_V_ce0;
wire    resample_U0_resampled_2_1_V_we0;
wire   [17:0] resample_U0_resampled_2_1_V_d0;
wire   [9:0] resample_U0_resampled_2_2_V_address0;
wire    resample_U0_resampled_2_2_V_ce0;
wire    resample_U0_resampled_2_2_V_we0;
wire   [17:0] resample_U0_resampled_2_2_V_d0;
wire    ap_channel_done_resampled_2_2_V;
wire    resample_U0_resampled_2_2_V_full_n;
reg    ap_sync_reg_channel_write_resampled_2_2_V;
wire    ap_sync_channel_write_resampled_2_2_V;
wire    ap_channel_done_resampled_2_1_V;
wire    resample_U0_resampled_2_1_V_full_n;
reg    ap_sync_reg_channel_write_resampled_2_1_V;
wire    ap_sync_channel_write_resampled_2_1_V;
wire    ap_channel_done_resampled_2_0_V;
wire    resample_U0_resampled_2_0_V_full_n;
reg    ap_sync_reg_channel_write_resampled_2_0_V;
wire    ap_sync_channel_write_resampled_2_0_V;
wire    ap_channel_done_resampled_1_2_V;
wire    resample_U0_resampled_1_2_V_full_n;
reg    ap_sync_reg_channel_write_resampled_1_2_V;
wire    ap_sync_channel_write_resampled_1_2_V;
wire    ap_channel_done_resampled_1_1_V;
wire    resample_U0_resampled_1_1_V_full_n;
reg    ap_sync_reg_channel_write_resampled_1_1_V;
wire    ap_sync_channel_write_resampled_1_1_V;
wire    ap_channel_done_resampled_1_0_V;
wire    resample_U0_resampled_1_0_V_full_n;
reg    ap_sync_reg_channel_write_resampled_1_0_V;
wire    ap_sync_channel_write_resampled_1_0_V;
wire    ap_channel_done_resampled_0_2_V;
wire    resample_U0_resampled_0_2_V_full_n;
reg    ap_sync_reg_channel_write_resampled_0_2_V;
wire    ap_sync_channel_write_resampled_0_2_V;
wire    ap_channel_done_resampled_0_1_V;
wire    resample_U0_resampled_0_1_V_full_n;
reg    ap_sync_reg_channel_write_resampled_0_1_V;
wire    ap_sync_channel_write_resampled_0_1_V;
wire    ap_channel_done_resampled_0_0_V;
wire    resample_U0_resampled_0_0_V_full_n;
reg    ap_sync_reg_channel_write_resampled_0_0_V;
wire    ap_sync_channel_write_resampled_0_0_V;
wire    conv2d_3x3_1chan_rev_U0_ap_start;
wire    conv2d_3x3_1chan_rev_U0_ap_done;
wire    conv2d_3x3_1chan_rev_U0_ap_continue;
wire    conv2d_3x3_1chan_rev_U0_ap_idle;
wire    conv2d_3x3_1chan_rev_U0_ap_ready;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_0_0_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_0_0_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_0_1_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_0_1_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_0_2_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_0_2_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_1_0_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_1_0_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_1_1_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_1_1_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_1_2_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_1_2_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_2_0_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_2_0_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_2_1_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_2_1_V_ce0;
wire   [9:0] conv2d_3x3_1chan_rev_U0_in_image_2_2_V_address0;
wire    conv2d_3x3_1chan_rev_U0_in_image_2_2_V_ce0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_0_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_0_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_0_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_0_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_1_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_1_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_1_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_1_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_2_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_2_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_2_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_2_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_3_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_3_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_3_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_3_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_4_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_4_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_4_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_4_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_5_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_5_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_5_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_5_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_6_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_6_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_6_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_6_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_7_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_7_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_7_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_7_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_8_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_8_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_8_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_8_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_9_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_9_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_9_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_9_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_10_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_10_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_10_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_10_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_11_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_11_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_11_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_11_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_12_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_12_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_12_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_12_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_13_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_13_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_13_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_13_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_14_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_14_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_14_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_14_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_15_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_15_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_15_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_15_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_16_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_16_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_16_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_16_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_17_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_17_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_17_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_17_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_18_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_18_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_18_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_18_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_19_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_19_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_19_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_19_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_20_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_20_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_20_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_20_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_21_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_21_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_21_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_21_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_22_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_22_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_22_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_22_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_23_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_23_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_23_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_23_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_24_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_24_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_24_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_24_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_25_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_25_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_25_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_25_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_26_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_26_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_26_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_26_V_d0;
wire   [4:0] conv2d_3x3_1chan_rev_U0_out_image_27_V_address0;
wire    conv2d_3x3_1chan_rev_U0_out_image_27_V_ce0;
wire    conv2d_3x3_1chan_rev_U0_out_image_27_V_we0;
wire   [24:0] conv2d_3x3_1chan_rev_U0_out_image_27_V_d0;
wire    ap_channel_done_conv_27_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_27_V_full_n;
reg    ap_sync_reg_channel_write_conv_27_V;
wire    ap_sync_channel_write_conv_27_V;
wire    ap_channel_done_conv_26_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_26_V_full_n;
reg    ap_sync_reg_channel_write_conv_26_V;
wire    ap_sync_channel_write_conv_26_V;
wire    ap_channel_done_conv_25_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_25_V_full_n;
reg    ap_sync_reg_channel_write_conv_25_V;
wire    ap_sync_channel_write_conv_25_V;
wire    ap_channel_done_conv_24_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_24_V_full_n;
reg    ap_sync_reg_channel_write_conv_24_V;
wire    ap_sync_channel_write_conv_24_V;
wire    ap_channel_done_conv_23_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_23_V_full_n;
reg    ap_sync_reg_channel_write_conv_23_V;
wire    ap_sync_channel_write_conv_23_V;
wire    ap_channel_done_conv_22_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_22_V_full_n;
reg    ap_sync_reg_channel_write_conv_22_V;
wire    ap_sync_channel_write_conv_22_V;
wire    ap_channel_done_conv_21_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_21_V_full_n;
reg    ap_sync_reg_channel_write_conv_21_V;
wire    ap_sync_channel_write_conv_21_V;
wire    ap_channel_done_conv_20_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_20_V_full_n;
reg    ap_sync_reg_channel_write_conv_20_V;
wire    ap_sync_channel_write_conv_20_V;
wire    ap_channel_done_conv_19_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_19_V_full_n;
reg    ap_sync_reg_channel_write_conv_19_V;
wire    ap_sync_channel_write_conv_19_V;
wire    ap_channel_done_conv_18_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_18_V_full_n;
reg    ap_sync_reg_channel_write_conv_18_V;
wire    ap_sync_channel_write_conv_18_V;
wire    ap_channel_done_conv_17_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_17_V_full_n;
reg    ap_sync_reg_channel_write_conv_17_V;
wire    ap_sync_channel_write_conv_17_V;
wire    ap_channel_done_conv_16_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_16_V_full_n;
reg    ap_sync_reg_channel_write_conv_16_V;
wire    ap_sync_channel_write_conv_16_V;
wire    ap_channel_done_conv_15_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_15_V_full_n;
reg    ap_sync_reg_channel_write_conv_15_V;
wire    ap_sync_channel_write_conv_15_V;
wire    ap_channel_done_conv_14_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_14_V_full_n;
reg    ap_sync_reg_channel_write_conv_14_V;
wire    ap_sync_channel_write_conv_14_V;
wire    ap_channel_done_conv_13_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_13_V_full_n;
reg    ap_sync_reg_channel_write_conv_13_V;
wire    ap_sync_channel_write_conv_13_V;
wire    ap_channel_done_conv_12_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_12_V_full_n;
reg    ap_sync_reg_channel_write_conv_12_V;
wire    ap_sync_channel_write_conv_12_V;
wire    ap_channel_done_conv_11_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_11_V_full_n;
reg    ap_sync_reg_channel_write_conv_11_V;
wire    ap_sync_channel_write_conv_11_V;
wire    ap_channel_done_conv_10_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_10_V_full_n;
reg    ap_sync_reg_channel_write_conv_10_V;
wire    ap_sync_channel_write_conv_10_V;
wire    ap_channel_done_conv_9_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_9_V_full_n;
reg    ap_sync_reg_channel_write_conv_9_V;
wire    ap_sync_channel_write_conv_9_V;
wire    ap_channel_done_conv_8_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_8_V_full_n;
reg    ap_sync_reg_channel_write_conv_8_V;
wire    ap_sync_channel_write_conv_8_V;
wire    ap_channel_done_conv_7_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_7_V_full_n;
reg    ap_sync_reg_channel_write_conv_7_V;
wire    ap_sync_channel_write_conv_7_V;
wire    ap_channel_done_conv_6_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_6_V_full_n;
reg    ap_sync_reg_channel_write_conv_6_V;
wire    ap_sync_channel_write_conv_6_V;
wire    ap_channel_done_conv_5_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_5_V_full_n;
reg    ap_sync_reg_channel_write_conv_5_V;
wire    ap_sync_channel_write_conv_5_V;
wire    ap_channel_done_conv_4_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_4_V_full_n;
reg    ap_sync_reg_channel_write_conv_4_V;
wire    ap_sync_channel_write_conv_4_V;
wire    ap_channel_done_conv_3_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_3_V_full_n;
reg    ap_sync_reg_channel_write_conv_3_V;
wire    ap_sync_channel_write_conv_3_V;
wire    ap_channel_done_conv_2_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_2_V_full_n;
reg    ap_sync_reg_channel_write_conv_2_V;
wire    ap_sync_channel_write_conv_2_V;
wire    ap_channel_done_conv_1_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_1_V_full_n;
reg    ap_sync_reg_channel_write_conv_1_V;
wire    ap_sync_channel_write_conv_1_V;
wire    ap_channel_done_conv_0_V;
wire    conv2d_3x3_1chan_rev_U0_out_image_0_V_full_n;
reg    ap_sync_reg_channel_write_conv_0_V;
wire    ap_sync_channel_write_conv_0_V;
wire    batch_norm_U0_ap_start;
wire    batch_norm_U0_ap_done;
wire    batch_norm_U0_ap_continue;
wire    batch_norm_U0_ap_idle;
wire    batch_norm_U0_ap_ready;
wire   [4:0] batch_norm_U0_in_image_0_V_address0;
wire    batch_norm_U0_in_image_0_V_ce0;
wire   [4:0] batch_norm_U0_in_image_1_V_address0;
wire    batch_norm_U0_in_image_1_V_ce0;
wire   [4:0] batch_norm_U0_in_image_2_V_address0;
wire    batch_norm_U0_in_image_2_V_ce0;
wire   [4:0] batch_norm_U0_in_image_3_V_address0;
wire    batch_norm_U0_in_image_3_V_ce0;
wire   [4:0] batch_norm_U0_in_image_4_V_address0;
wire    batch_norm_U0_in_image_4_V_ce0;
wire   [4:0] batch_norm_U0_in_image_5_V_address0;
wire    batch_norm_U0_in_image_5_V_ce0;
wire   [4:0] batch_norm_U0_in_image_6_V_address0;
wire    batch_norm_U0_in_image_6_V_ce0;
wire   [4:0] batch_norm_U0_in_image_7_V_address0;
wire    batch_norm_U0_in_image_7_V_ce0;
wire   [4:0] batch_norm_U0_in_image_8_V_address0;
wire    batch_norm_U0_in_image_8_V_ce0;
wire   [4:0] batch_norm_U0_in_image_9_V_address0;
wire    batch_norm_U0_in_image_9_V_ce0;
wire   [4:0] batch_norm_U0_in_image_10_V_address0;
wire    batch_norm_U0_in_image_10_V_ce0;
wire   [4:0] batch_norm_U0_in_image_11_V_address0;
wire    batch_norm_U0_in_image_11_V_ce0;
wire   [4:0] batch_norm_U0_in_image_12_V_address0;
wire    batch_norm_U0_in_image_12_V_ce0;
wire   [4:0] batch_norm_U0_in_image_13_V_address0;
wire    batch_norm_U0_in_image_13_V_ce0;
wire   [4:0] batch_norm_U0_in_image_14_V_address0;
wire    batch_norm_U0_in_image_14_V_ce0;
wire   [4:0] batch_norm_U0_in_image_15_V_address0;
wire    batch_norm_U0_in_image_15_V_ce0;
wire   [4:0] batch_norm_U0_in_image_16_V_address0;
wire    batch_norm_U0_in_image_16_V_ce0;
wire   [4:0] batch_norm_U0_in_image_17_V_address0;
wire    batch_norm_U0_in_image_17_V_ce0;
wire   [4:0] batch_norm_U0_in_image_18_V_address0;
wire    batch_norm_U0_in_image_18_V_ce0;
wire   [4:0] batch_norm_U0_in_image_19_V_address0;
wire    batch_norm_U0_in_image_19_V_ce0;
wire   [4:0] batch_norm_U0_in_image_20_V_address0;
wire    batch_norm_U0_in_image_20_V_ce0;
wire   [4:0] batch_norm_U0_in_image_21_V_address0;
wire    batch_norm_U0_in_image_21_V_ce0;
wire   [4:0] batch_norm_U0_in_image_22_V_address0;
wire    batch_norm_U0_in_image_22_V_ce0;
wire   [4:0] batch_norm_U0_in_image_23_V_address0;
wire    batch_norm_U0_in_image_23_V_ce0;
wire   [4:0] batch_norm_U0_in_image_24_V_address0;
wire    batch_norm_U0_in_image_24_V_ce0;
wire   [4:0] batch_norm_U0_in_image_25_V_address0;
wire    batch_norm_U0_in_image_25_V_ce0;
wire   [4:0] batch_norm_U0_in_image_26_V_address0;
wire    batch_norm_U0_in_image_26_V_ce0;
wire   [4:0] batch_norm_U0_in_image_27_V_address0;
wire    batch_norm_U0_in_image_27_V_ce0;
wire   [4:0] batch_norm_U0_out_image_0_V_address0;
wire    batch_norm_U0_out_image_0_V_ce0;
wire    batch_norm_U0_out_image_0_V_we0;
wire   [47:0] batch_norm_U0_out_image_0_V_d0;
wire   [4:0] batch_norm_U0_out_image_1_V_address0;
wire    batch_norm_U0_out_image_1_V_ce0;
wire    batch_norm_U0_out_image_1_V_we0;
wire   [47:0] batch_norm_U0_out_image_1_V_d0;
wire   [4:0] batch_norm_U0_out_image_2_V_address0;
wire    batch_norm_U0_out_image_2_V_ce0;
wire    batch_norm_U0_out_image_2_V_we0;
wire   [47:0] batch_norm_U0_out_image_2_V_d0;
wire   [4:0] batch_norm_U0_out_image_3_V_address0;
wire    batch_norm_U0_out_image_3_V_ce0;
wire    batch_norm_U0_out_image_3_V_we0;
wire   [47:0] batch_norm_U0_out_image_3_V_d0;
wire   [4:0] batch_norm_U0_out_image_4_V_address0;
wire    batch_norm_U0_out_image_4_V_ce0;
wire    batch_norm_U0_out_image_4_V_we0;
wire   [47:0] batch_norm_U0_out_image_4_V_d0;
wire   [4:0] batch_norm_U0_out_image_5_V_address0;
wire    batch_norm_U0_out_image_5_V_ce0;
wire    batch_norm_U0_out_image_5_V_we0;
wire   [47:0] batch_norm_U0_out_image_5_V_d0;
wire   [4:0] batch_norm_U0_out_image_6_V_address0;
wire    batch_norm_U0_out_image_6_V_ce0;
wire    batch_norm_U0_out_image_6_V_we0;
wire   [47:0] batch_norm_U0_out_image_6_V_d0;
wire   [4:0] batch_norm_U0_out_image_7_V_address0;
wire    batch_norm_U0_out_image_7_V_ce0;
wire    batch_norm_U0_out_image_7_V_we0;
wire   [47:0] batch_norm_U0_out_image_7_V_d0;
wire   [4:0] batch_norm_U0_out_image_8_V_address0;
wire    batch_norm_U0_out_image_8_V_ce0;
wire    batch_norm_U0_out_image_8_V_we0;
wire   [47:0] batch_norm_U0_out_image_8_V_d0;
wire   [4:0] batch_norm_U0_out_image_9_V_address0;
wire    batch_norm_U0_out_image_9_V_ce0;
wire    batch_norm_U0_out_image_9_V_we0;
wire   [47:0] batch_norm_U0_out_image_9_V_d0;
wire   [4:0] batch_norm_U0_out_image_10_V_address0;
wire    batch_norm_U0_out_image_10_V_ce0;
wire    batch_norm_U0_out_image_10_V_we0;
wire   [47:0] batch_norm_U0_out_image_10_V_d0;
wire   [4:0] batch_norm_U0_out_image_11_V_address0;
wire    batch_norm_U0_out_image_11_V_ce0;
wire    batch_norm_U0_out_image_11_V_we0;
wire   [47:0] batch_norm_U0_out_image_11_V_d0;
wire   [4:0] batch_norm_U0_out_image_12_V_address0;
wire    batch_norm_U0_out_image_12_V_ce0;
wire    batch_norm_U0_out_image_12_V_we0;
wire   [47:0] batch_norm_U0_out_image_12_V_d0;
wire   [4:0] batch_norm_U0_out_image_13_V_address0;
wire    batch_norm_U0_out_image_13_V_ce0;
wire    batch_norm_U0_out_image_13_V_we0;
wire   [47:0] batch_norm_U0_out_image_13_V_d0;
wire   [4:0] batch_norm_U0_out_image_14_V_address0;
wire    batch_norm_U0_out_image_14_V_ce0;
wire    batch_norm_U0_out_image_14_V_we0;
wire   [47:0] batch_norm_U0_out_image_14_V_d0;
wire   [4:0] batch_norm_U0_out_image_15_V_address0;
wire    batch_norm_U0_out_image_15_V_ce0;
wire    batch_norm_U0_out_image_15_V_we0;
wire   [47:0] batch_norm_U0_out_image_15_V_d0;
wire   [4:0] batch_norm_U0_out_image_16_V_address0;
wire    batch_norm_U0_out_image_16_V_ce0;
wire    batch_norm_U0_out_image_16_V_we0;
wire   [47:0] batch_norm_U0_out_image_16_V_d0;
wire   [4:0] batch_norm_U0_out_image_17_V_address0;
wire    batch_norm_U0_out_image_17_V_ce0;
wire    batch_norm_U0_out_image_17_V_we0;
wire   [47:0] batch_norm_U0_out_image_17_V_d0;
wire   [4:0] batch_norm_U0_out_image_18_V_address0;
wire    batch_norm_U0_out_image_18_V_ce0;
wire    batch_norm_U0_out_image_18_V_we0;
wire   [47:0] batch_norm_U0_out_image_18_V_d0;
wire   [4:0] batch_norm_U0_out_image_19_V_address0;
wire    batch_norm_U0_out_image_19_V_ce0;
wire    batch_norm_U0_out_image_19_V_we0;
wire   [47:0] batch_norm_U0_out_image_19_V_d0;
wire   [4:0] batch_norm_U0_out_image_20_V_address0;
wire    batch_norm_U0_out_image_20_V_ce0;
wire    batch_norm_U0_out_image_20_V_we0;
wire   [47:0] batch_norm_U0_out_image_20_V_d0;
wire   [4:0] batch_norm_U0_out_image_21_V_address0;
wire    batch_norm_U0_out_image_21_V_ce0;
wire    batch_norm_U0_out_image_21_V_we0;
wire   [47:0] batch_norm_U0_out_image_21_V_d0;
wire   [4:0] batch_norm_U0_out_image_22_V_address0;
wire    batch_norm_U0_out_image_22_V_ce0;
wire    batch_norm_U0_out_image_22_V_we0;
wire   [47:0] batch_norm_U0_out_image_22_V_d0;
wire   [4:0] batch_norm_U0_out_image_23_V_address0;
wire    batch_norm_U0_out_image_23_V_ce0;
wire    batch_norm_U0_out_image_23_V_we0;
wire   [47:0] batch_norm_U0_out_image_23_V_d0;
wire   [4:0] batch_norm_U0_out_image_24_V_address0;
wire    batch_norm_U0_out_image_24_V_ce0;
wire    batch_norm_U0_out_image_24_V_we0;
wire   [47:0] batch_norm_U0_out_image_24_V_d0;
wire   [4:0] batch_norm_U0_out_image_25_V_address0;
wire    batch_norm_U0_out_image_25_V_ce0;
wire    batch_norm_U0_out_image_25_V_we0;
wire   [47:0] batch_norm_U0_out_image_25_V_d0;
wire   [4:0] batch_norm_U0_out_image_26_V_address0;
wire    batch_norm_U0_out_image_26_V_ce0;
wire    batch_norm_U0_out_image_26_V_we0;
wire   [47:0] batch_norm_U0_out_image_26_V_d0;
wire   [4:0] batch_norm_U0_out_image_27_V_address0;
wire    batch_norm_U0_out_image_27_V_ce0;
wire    batch_norm_U0_out_image_27_V_we0;
wire   [47:0] batch_norm_U0_out_image_27_V_d0;
wire    ap_channel_done_batchnorm_27_V;
wire    batch_norm_U0_out_image_27_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_27_V;
wire    ap_sync_channel_write_batchnorm_27_V;
wire    ap_channel_done_batchnorm_26_V;
wire    batch_norm_U0_out_image_26_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_26_V;
wire    ap_sync_channel_write_batchnorm_26_V;
wire    ap_channel_done_batchnorm_25_V;
wire    batch_norm_U0_out_image_25_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_25_V;
wire    ap_sync_channel_write_batchnorm_25_V;
wire    ap_channel_done_batchnorm_24_V;
wire    batch_norm_U0_out_image_24_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_24_V;
wire    ap_sync_channel_write_batchnorm_24_V;
wire    ap_channel_done_batchnorm_23_V;
wire    batch_norm_U0_out_image_23_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_23_V;
wire    ap_sync_channel_write_batchnorm_23_V;
wire    ap_channel_done_batchnorm_22_V;
wire    batch_norm_U0_out_image_22_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_22_V;
wire    ap_sync_channel_write_batchnorm_22_V;
wire    ap_channel_done_batchnorm_21_V;
wire    batch_norm_U0_out_image_21_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_21_V;
wire    ap_sync_channel_write_batchnorm_21_V;
wire    ap_channel_done_batchnorm_20_V;
wire    batch_norm_U0_out_image_20_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_20_V;
wire    ap_sync_channel_write_batchnorm_20_V;
wire    ap_channel_done_batchnorm_19_V;
wire    batch_norm_U0_out_image_19_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_19_V;
wire    ap_sync_channel_write_batchnorm_19_V;
wire    ap_channel_done_batchnorm_18_V;
wire    batch_norm_U0_out_image_18_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_18_V;
wire    ap_sync_channel_write_batchnorm_18_V;
wire    ap_channel_done_batchnorm_17_V;
wire    batch_norm_U0_out_image_17_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_17_V;
wire    ap_sync_channel_write_batchnorm_17_V;
wire    ap_channel_done_batchnorm_16_V;
wire    batch_norm_U0_out_image_16_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_16_V;
wire    ap_sync_channel_write_batchnorm_16_V;
wire    ap_channel_done_batchnorm_15_V;
wire    batch_norm_U0_out_image_15_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_15_V;
wire    ap_sync_channel_write_batchnorm_15_V;
wire    ap_channel_done_batchnorm_14_V;
wire    batch_norm_U0_out_image_14_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_14_V;
wire    ap_sync_channel_write_batchnorm_14_V;
wire    ap_channel_done_batchnorm_13_V;
wire    batch_norm_U0_out_image_13_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_13_V;
wire    ap_sync_channel_write_batchnorm_13_V;
wire    ap_channel_done_batchnorm_12_V;
wire    batch_norm_U0_out_image_12_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_12_V;
wire    ap_sync_channel_write_batchnorm_12_V;
wire    ap_channel_done_batchnorm_11_V;
wire    batch_norm_U0_out_image_11_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_11_V;
wire    ap_sync_channel_write_batchnorm_11_V;
wire    ap_channel_done_batchnorm_10_V;
wire    batch_norm_U0_out_image_10_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_10_V;
wire    ap_sync_channel_write_batchnorm_10_V;
wire    ap_channel_done_batchnorm_9_V;
wire    batch_norm_U0_out_image_9_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_9_V;
wire    ap_sync_channel_write_batchnorm_9_V;
wire    ap_channel_done_batchnorm_8_V;
wire    batch_norm_U0_out_image_8_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_8_V;
wire    ap_sync_channel_write_batchnorm_8_V;
wire    ap_channel_done_batchnorm_7_V;
wire    batch_norm_U0_out_image_7_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_7_V;
wire    ap_sync_channel_write_batchnorm_7_V;
wire    ap_channel_done_batchnorm_6_V;
wire    batch_norm_U0_out_image_6_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_6_V;
wire    ap_sync_channel_write_batchnorm_6_V;
wire    ap_channel_done_batchnorm_5_V;
wire    batch_norm_U0_out_image_5_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_5_V;
wire    ap_sync_channel_write_batchnorm_5_V;
wire    ap_channel_done_batchnorm_4_V;
wire    batch_norm_U0_out_image_4_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_4_V;
wire    ap_sync_channel_write_batchnorm_4_V;
wire    ap_channel_done_batchnorm_3_V;
wire    batch_norm_U0_out_image_3_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_3_V;
wire    ap_sync_channel_write_batchnorm_3_V;
wire    ap_channel_done_batchnorm_2_V;
wire    batch_norm_U0_out_image_2_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_2_V;
wire    ap_sync_channel_write_batchnorm_2_V;
wire    ap_channel_done_batchnorm_1_V;
wire    batch_norm_U0_out_image_1_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_1_V;
wire    ap_sync_channel_write_batchnorm_1_V;
wire    ap_channel_done_batchnorm_0_V;
wire    batch_norm_U0_out_image_0_V_full_n;
reg    ap_sync_reg_channel_write_batchnorm_0_V;
wire    ap_sync_channel_write_batchnorm_0_V;
wire    relu_U0_ap_start;
wire    relu_U0_ap_done;
wire    relu_U0_ap_continue;
wire    relu_U0_ap_idle;
wire    relu_U0_ap_ready;
wire   [4:0] relu_U0_in_features_0_V_address0;
wire    relu_U0_in_features_0_V_ce0;
wire   [4:0] relu_U0_in_features_1_V_address0;
wire    relu_U0_in_features_1_V_ce0;
wire   [4:0] relu_U0_in_features_2_V_address0;
wire    relu_U0_in_features_2_V_ce0;
wire   [4:0] relu_U0_in_features_3_V_address0;
wire    relu_U0_in_features_3_V_ce0;
wire   [4:0] relu_U0_in_features_4_V_address0;
wire    relu_U0_in_features_4_V_ce0;
wire   [4:0] relu_U0_in_features_5_V_address0;
wire    relu_U0_in_features_5_V_ce0;
wire   [4:0] relu_U0_in_features_6_V_address0;
wire    relu_U0_in_features_6_V_ce0;
wire   [4:0] relu_U0_in_features_7_V_address0;
wire    relu_U0_in_features_7_V_ce0;
wire   [4:0] relu_U0_in_features_8_V_address0;
wire    relu_U0_in_features_8_V_ce0;
wire   [4:0] relu_U0_in_features_9_V_address0;
wire    relu_U0_in_features_9_V_ce0;
wire   [4:0] relu_U0_in_features_10_V_address0;
wire    relu_U0_in_features_10_V_ce0;
wire   [4:0] relu_U0_in_features_11_V_address0;
wire    relu_U0_in_features_11_V_ce0;
wire   [4:0] relu_U0_in_features_12_V_address0;
wire    relu_U0_in_features_12_V_ce0;
wire   [4:0] relu_U0_in_features_13_V_address0;
wire    relu_U0_in_features_13_V_ce0;
wire   [4:0] relu_U0_in_features_14_V_address0;
wire    relu_U0_in_features_14_V_ce0;
wire   [4:0] relu_U0_in_features_15_V_address0;
wire    relu_U0_in_features_15_V_ce0;
wire   [4:0] relu_U0_in_features_16_V_address0;
wire    relu_U0_in_features_16_V_ce0;
wire   [4:0] relu_U0_in_features_17_V_address0;
wire    relu_U0_in_features_17_V_ce0;
wire   [4:0] relu_U0_in_features_18_V_address0;
wire    relu_U0_in_features_18_V_ce0;
wire   [4:0] relu_U0_in_features_19_V_address0;
wire    relu_U0_in_features_19_V_ce0;
wire   [4:0] relu_U0_in_features_20_V_address0;
wire    relu_U0_in_features_20_V_ce0;
wire   [4:0] relu_U0_in_features_21_V_address0;
wire    relu_U0_in_features_21_V_ce0;
wire   [4:0] relu_U0_in_features_22_V_address0;
wire    relu_U0_in_features_22_V_ce0;
wire   [4:0] relu_U0_in_features_23_V_address0;
wire    relu_U0_in_features_23_V_ce0;
wire   [4:0] relu_U0_in_features_24_V_address0;
wire    relu_U0_in_features_24_V_ce0;
wire   [4:0] relu_U0_in_features_25_V_address0;
wire    relu_U0_in_features_25_V_ce0;
wire   [4:0] relu_U0_in_features_26_V_address0;
wire    relu_U0_in_features_26_V_ce0;
wire   [4:0] relu_U0_in_features_27_V_address0;
wire    relu_U0_in_features_27_V_ce0;
wire   [4:0] relu_U0_activations_0_V_address0;
wire    relu_U0_activations_0_V_ce0;
wire    relu_U0_activations_0_V_we0;
wire   [47:0] relu_U0_activations_0_V_d0;
wire   [4:0] relu_U0_activations_1_V_address0;
wire    relu_U0_activations_1_V_ce0;
wire    relu_U0_activations_1_V_we0;
wire   [47:0] relu_U0_activations_1_V_d0;
wire   [4:0] relu_U0_activations_2_V_address0;
wire    relu_U0_activations_2_V_ce0;
wire    relu_U0_activations_2_V_we0;
wire   [47:0] relu_U0_activations_2_V_d0;
wire   [4:0] relu_U0_activations_3_V_address0;
wire    relu_U0_activations_3_V_ce0;
wire    relu_U0_activations_3_V_we0;
wire   [47:0] relu_U0_activations_3_V_d0;
wire   [4:0] relu_U0_activations_4_V_address0;
wire    relu_U0_activations_4_V_ce0;
wire    relu_U0_activations_4_V_we0;
wire   [47:0] relu_U0_activations_4_V_d0;
wire   [4:0] relu_U0_activations_5_V_address0;
wire    relu_U0_activations_5_V_ce0;
wire    relu_U0_activations_5_V_we0;
wire   [47:0] relu_U0_activations_5_V_d0;
wire   [4:0] relu_U0_activations_6_V_address0;
wire    relu_U0_activations_6_V_ce0;
wire    relu_U0_activations_6_V_we0;
wire   [47:0] relu_U0_activations_6_V_d0;
wire   [4:0] relu_U0_activations_7_V_address0;
wire    relu_U0_activations_7_V_ce0;
wire    relu_U0_activations_7_V_we0;
wire   [47:0] relu_U0_activations_7_V_d0;
wire   [4:0] relu_U0_activations_8_V_address0;
wire    relu_U0_activations_8_V_ce0;
wire    relu_U0_activations_8_V_we0;
wire   [47:0] relu_U0_activations_8_V_d0;
wire   [4:0] relu_U0_activations_9_V_address0;
wire    relu_U0_activations_9_V_ce0;
wire    relu_U0_activations_9_V_we0;
wire   [47:0] relu_U0_activations_9_V_d0;
wire   [4:0] relu_U0_activations_10_V_address0;
wire    relu_U0_activations_10_V_ce0;
wire    relu_U0_activations_10_V_we0;
wire   [47:0] relu_U0_activations_10_V_d0;
wire   [4:0] relu_U0_activations_11_V_address0;
wire    relu_U0_activations_11_V_ce0;
wire    relu_U0_activations_11_V_we0;
wire   [47:0] relu_U0_activations_11_V_d0;
wire   [4:0] relu_U0_activations_12_V_address0;
wire    relu_U0_activations_12_V_ce0;
wire    relu_U0_activations_12_V_we0;
wire   [47:0] relu_U0_activations_12_V_d0;
wire   [4:0] relu_U0_activations_13_V_address0;
wire    relu_U0_activations_13_V_ce0;
wire    relu_U0_activations_13_V_we0;
wire   [47:0] relu_U0_activations_13_V_d0;
wire   [4:0] relu_U0_activations_14_V_address0;
wire    relu_U0_activations_14_V_ce0;
wire    relu_U0_activations_14_V_we0;
wire   [47:0] relu_U0_activations_14_V_d0;
wire   [4:0] relu_U0_activations_15_V_address0;
wire    relu_U0_activations_15_V_ce0;
wire    relu_U0_activations_15_V_we0;
wire   [47:0] relu_U0_activations_15_V_d0;
wire   [4:0] relu_U0_activations_16_V_address0;
wire    relu_U0_activations_16_V_ce0;
wire    relu_U0_activations_16_V_we0;
wire   [47:0] relu_U0_activations_16_V_d0;
wire   [4:0] relu_U0_activations_17_V_address0;
wire    relu_U0_activations_17_V_ce0;
wire    relu_U0_activations_17_V_we0;
wire   [47:0] relu_U0_activations_17_V_d0;
wire   [4:0] relu_U0_activations_18_V_address0;
wire    relu_U0_activations_18_V_ce0;
wire    relu_U0_activations_18_V_we0;
wire   [47:0] relu_U0_activations_18_V_d0;
wire   [4:0] relu_U0_activations_19_V_address0;
wire    relu_U0_activations_19_V_ce0;
wire    relu_U0_activations_19_V_we0;
wire   [47:0] relu_U0_activations_19_V_d0;
wire   [4:0] relu_U0_activations_20_V_address0;
wire    relu_U0_activations_20_V_ce0;
wire    relu_U0_activations_20_V_we0;
wire   [47:0] relu_U0_activations_20_V_d0;
wire   [4:0] relu_U0_activations_21_V_address0;
wire    relu_U0_activations_21_V_ce0;
wire    relu_U0_activations_21_V_we0;
wire   [47:0] relu_U0_activations_21_V_d0;
wire   [4:0] relu_U0_activations_22_V_address0;
wire    relu_U0_activations_22_V_ce0;
wire    relu_U0_activations_22_V_we0;
wire   [47:0] relu_U0_activations_22_V_d0;
wire   [4:0] relu_U0_activations_23_V_address0;
wire    relu_U0_activations_23_V_ce0;
wire    relu_U0_activations_23_V_we0;
wire   [47:0] relu_U0_activations_23_V_d0;
wire   [4:0] relu_U0_activations_24_V_address0;
wire    relu_U0_activations_24_V_ce0;
wire    relu_U0_activations_24_V_we0;
wire   [47:0] relu_U0_activations_24_V_d0;
wire   [4:0] relu_U0_activations_25_V_address0;
wire    relu_U0_activations_25_V_ce0;
wire    relu_U0_activations_25_V_we0;
wire   [47:0] relu_U0_activations_25_V_d0;
wire   [4:0] relu_U0_activations_26_V_address0;
wire    relu_U0_activations_26_V_ce0;
wire    relu_U0_activations_26_V_we0;
wire   [47:0] relu_U0_activations_26_V_d0;
wire   [4:0] relu_U0_activations_27_V_address0;
wire    relu_U0_activations_27_V_ce0;
wire    relu_U0_activations_27_V_we0;
wire   [47:0] relu_U0_activations_27_V_d0;
wire    ap_channel_done_ReLU_27_V;
wire    relu_U0_activations_27_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_27_V;
wire    ap_sync_channel_write_ReLU_27_V;
wire    ap_channel_done_ReLU_26_V;
wire    relu_U0_activations_26_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_26_V;
wire    ap_sync_channel_write_ReLU_26_V;
wire    ap_channel_done_ReLU_25_V;
wire    relu_U0_activations_25_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_25_V;
wire    ap_sync_channel_write_ReLU_25_V;
wire    ap_channel_done_ReLU_24_V;
wire    relu_U0_activations_24_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_24_V;
wire    ap_sync_channel_write_ReLU_24_V;
wire    ap_channel_done_ReLU_23_V;
wire    relu_U0_activations_23_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_23_V;
wire    ap_sync_channel_write_ReLU_23_V;
wire    ap_channel_done_ReLU_22_V;
wire    relu_U0_activations_22_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_22_V;
wire    ap_sync_channel_write_ReLU_22_V;
wire    ap_channel_done_ReLU_21_V;
wire    relu_U0_activations_21_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_21_V;
wire    ap_sync_channel_write_ReLU_21_V;
wire    ap_channel_done_ReLU_20_V;
wire    relu_U0_activations_20_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_20_V;
wire    ap_sync_channel_write_ReLU_20_V;
wire    ap_channel_done_ReLU_19_V;
wire    relu_U0_activations_19_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_19_V;
wire    ap_sync_channel_write_ReLU_19_V;
wire    ap_channel_done_ReLU_18_V;
wire    relu_U0_activations_18_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_18_V;
wire    ap_sync_channel_write_ReLU_18_V;
wire    ap_channel_done_ReLU_17_V;
wire    relu_U0_activations_17_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_17_V;
wire    ap_sync_channel_write_ReLU_17_V;
wire    ap_channel_done_ReLU_16_V;
wire    relu_U0_activations_16_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_16_V;
wire    ap_sync_channel_write_ReLU_16_V;
wire    ap_channel_done_ReLU_15_V;
wire    relu_U0_activations_15_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_15_V;
wire    ap_sync_channel_write_ReLU_15_V;
wire    ap_channel_done_ReLU_14_V;
wire    relu_U0_activations_14_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_14_V;
wire    ap_sync_channel_write_ReLU_14_V;
wire    ap_channel_done_ReLU_13_V;
wire    relu_U0_activations_13_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_13_V;
wire    ap_sync_channel_write_ReLU_13_V;
wire    ap_channel_done_ReLU_12_V;
wire    relu_U0_activations_12_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_12_V;
wire    ap_sync_channel_write_ReLU_12_V;
wire    ap_channel_done_ReLU_11_V;
wire    relu_U0_activations_11_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_11_V;
wire    ap_sync_channel_write_ReLU_11_V;
wire    ap_channel_done_ReLU_10_V;
wire    relu_U0_activations_10_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_10_V;
wire    ap_sync_channel_write_ReLU_10_V;
wire    ap_channel_done_ReLU_9_V;
wire    relu_U0_activations_9_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_9_V;
wire    ap_sync_channel_write_ReLU_9_V;
wire    ap_channel_done_ReLU_8_V;
wire    relu_U0_activations_8_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_8_V;
wire    ap_sync_channel_write_ReLU_8_V;
wire    ap_channel_done_ReLU_7_V;
wire    relu_U0_activations_7_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_7_V;
wire    ap_sync_channel_write_ReLU_7_V;
wire    ap_channel_done_ReLU_6_V;
wire    relu_U0_activations_6_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_6_V;
wire    ap_sync_channel_write_ReLU_6_V;
wire    ap_channel_done_ReLU_5_V;
wire    relu_U0_activations_5_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_5_V;
wire    ap_sync_channel_write_ReLU_5_V;
wire    ap_channel_done_ReLU_4_V;
wire    relu_U0_activations_4_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_4_V;
wire    ap_sync_channel_write_ReLU_4_V;
wire    ap_channel_done_ReLU_3_V;
wire    relu_U0_activations_3_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_3_V;
wire    ap_sync_channel_write_ReLU_3_V;
wire    ap_channel_done_ReLU_2_V;
wire    relu_U0_activations_2_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_2_V;
wire    ap_sync_channel_write_ReLU_2_V;
wire    ap_channel_done_ReLU_1_V;
wire    relu_U0_activations_1_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_1_V;
wire    ap_sync_channel_write_ReLU_1_V;
wire    ap_channel_done_ReLU_0_V;
wire    relu_U0_activations_0_V_full_n;
reg    ap_sync_reg_channel_write_ReLU_0_V;
wire    ap_sync_channel_write_ReLU_0_V;
wire    max_pool_1chan_U0_ap_start;
wire    max_pool_1chan_U0_ap_done;
wire    max_pool_1chan_U0_ap_continue;
wire    max_pool_1chan_U0_ap_idle;
wire    max_pool_1chan_U0_ap_ready;
wire   [4:0] max_pool_1chan_U0_in_image_0_V_address0;
wire    max_pool_1chan_U0_in_image_0_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_0_V_address1;
wire    max_pool_1chan_U0_in_image_0_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_1_V_address0;
wire    max_pool_1chan_U0_in_image_1_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_1_V_address1;
wire    max_pool_1chan_U0_in_image_1_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_2_V_address0;
wire    max_pool_1chan_U0_in_image_2_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_2_V_address1;
wire    max_pool_1chan_U0_in_image_2_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_3_V_address0;
wire    max_pool_1chan_U0_in_image_3_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_3_V_address1;
wire    max_pool_1chan_U0_in_image_3_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_4_V_address0;
wire    max_pool_1chan_U0_in_image_4_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_4_V_address1;
wire    max_pool_1chan_U0_in_image_4_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_5_V_address0;
wire    max_pool_1chan_U0_in_image_5_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_5_V_address1;
wire    max_pool_1chan_U0_in_image_5_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_6_V_address0;
wire    max_pool_1chan_U0_in_image_6_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_6_V_address1;
wire    max_pool_1chan_U0_in_image_6_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_7_V_address0;
wire    max_pool_1chan_U0_in_image_7_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_7_V_address1;
wire    max_pool_1chan_U0_in_image_7_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_8_V_address0;
wire    max_pool_1chan_U0_in_image_8_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_8_V_address1;
wire    max_pool_1chan_U0_in_image_8_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_9_V_address0;
wire    max_pool_1chan_U0_in_image_9_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_9_V_address1;
wire    max_pool_1chan_U0_in_image_9_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_10_V_address0;
wire    max_pool_1chan_U0_in_image_10_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_10_V_address1;
wire    max_pool_1chan_U0_in_image_10_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_11_V_address0;
wire    max_pool_1chan_U0_in_image_11_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_11_V_address1;
wire    max_pool_1chan_U0_in_image_11_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_12_V_address0;
wire    max_pool_1chan_U0_in_image_12_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_12_V_address1;
wire    max_pool_1chan_U0_in_image_12_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_13_V_address0;
wire    max_pool_1chan_U0_in_image_13_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_13_V_address1;
wire    max_pool_1chan_U0_in_image_13_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_14_V_address0;
wire    max_pool_1chan_U0_in_image_14_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_14_V_address1;
wire    max_pool_1chan_U0_in_image_14_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_15_V_address0;
wire    max_pool_1chan_U0_in_image_15_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_15_V_address1;
wire    max_pool_1chan_U0_in_image_15_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_16_V_address0;
wire    max_pool_1chan_U0_in_image_16_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_16_V_address1;
wire    max_pool_1chan_U0_in_image_16_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_17_V_address0;
wire    max_pool_1chan_U0_in_image_17_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_17_V_address1;
wire    max_pool_1chan_U0_in_image_17_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_18_V_address0;
wire    max_pool_1chan_U0_in_image_18_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_18_V_address1;
wire    max_pool_1chan_U0_in_image_18_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_19_V_address0;
wire    max_pool_1chan_U0_in_image_19_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_19_V_address1;
wire    max_pool_1chan_U0_in_image_19_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_20_V_address0;
wire    max_pool_1chan_U0_in_image_20_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_20_V_address1;
wire    max_pool_1chan_U0_in_image_20_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_21_V_address0;
wire    max_pool_1chan_U0_in_image_21_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_21_V_address1;
wire    max_pool_1chan_U0_in_image_21_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_22_V_address0;
wire    max_pool_1chan_U0_in_image_22_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_22_V_address1;
wire    max_pool_1chan_U0_in_image_22_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_23_V_address0;
wire    max_pool_1chan_U0_in_image_23_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_23_V_address1;
wire    max_pool_1chan_U0_in_image_23_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_24_V_address0;
wire    max_pool_1chan_U0_in_image_24_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_24_V_address1;
wire    max_pool_1chan_U0_in_image_24_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_25_V_address0;
wire    max_pool_1chan_U0_in_image_25_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_25_V_address1;
wire    max_pool_1chan_U0_in_image_25_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_26_V_address0;
wire    max_pool_1chan_U0_in_image_26_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_26_V_address1;
wire    max_pool_1chan_U0_in_image_26_V_ce1;
wire   [4:0] max_pool_1chan_U0_in_image_27_V_address0;
wire    max_pool_1chan_U0_in_image_27_V_ce0;
wire   [4:0] max_pool_1chan_U0_in_image_27_V_address1;
wire    max_pool_1chan_U0_in_image_27_V_ce1;
wire   [3:0] max_pool_1chan_U0_out_image_0_V_address0;
wire    max_pool_1chan_U0_out_image_0_V_ce0;
wire    max_pool_1chan_U0_out_image_0_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_0_V_d0;
wire   [3:0] max_pool_1chan_U0_out_image_1_V_address0;
wire    max_pool_1chan_U0_out_image_1_V_ce0;
wire    max_pool_1chan_U0_out_image_1_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_1_V_d0;
wire   [3:0] max_pool_1chan_U0_out_image_2_V_address0;
wire    max_pool_1chan_U0_out_image_2_V_ce0;
wire    max_pool_1chan_U0_out_image_2_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_2_V_d0;
wire   [3:0] max_pool_1chan_U0_out_image_3_V_address0;
wire    max_pool_1chan_U0_out_image_3_V_ce0;
wire    max_pool_1chan_U0_out_image_3_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_3_V_d0;
wire   [3:0] max_pool_1chan_U0_out_image_4_V_address0;
wire    max_pool_1chan_U0_out_image_4_V_ce0;
wire    max_pool_1chan_U0_out_image_4_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_4_V_d0;
wire   [3:0] max_pool_1chan_U0_out_image_5_V_address0;
wire    max_pool_1chan_U0_out_image_5_V_ce0;
wire    max_pool_1chan_U0_out_image_5_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_5_V_d0;
wire   [3:0] max_pool_1chan_U0_out_image_6_V_address0;
wire    max_pool_1chan_U0_out_image_6_V_ce0;
wire    max_pool_1chan_U0_out_image_6_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_6_V_d0;
wire   [3:0] max_pool_1chan_U0_out_image_7_V_address0;
wire    max_pool_1chan_U0_out_image_7_V_ce0;
wire    max_pool_1chan_U0_out_image_7_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_7_V_d0;
wire   [3:0] max_pool_1chan_U0_out_image_8_V_address0;
wire    max_pool_1chan_U0_out_image_8_V_ce0;
wire    max_pool_1chan_U0_out_image_8_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_8_V_d0;
wire   [3:0] max_pool_1chan_U0_out_image_9_V_address0;
wire    max_pool_1chan_U0_out_image_9_V_ce0;
wire    max_pool_1chan_U0_out_image_9_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_9_V_d0;
wire   [3:0] max_pool_1chan_U0_out_image_10_V_address0;
wire    max_pool_1chan_U0_out_image_10_V_ce0;
wire    max_pool_1chan_U0_out_image_10_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_10_V_d0;
wire   [3:0] max_pool_1chan_U0_out_image_11_V_address0;
wire    max_pool_1chan_U0_out_image_11_V_ce0;
wire    max_pool_1chan_U0_out_image_11_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_11_V_d0;
wire   [3:0] max_pool_1chan_U0_out_image_12_V_address0;
wire    max_pool_1chan_U0_out_image_12_V_ce0;
wire    max_pool_1chan_U0_out_image_12_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_12_V_d0;
wire   [3:0] max_pool_1chan_U0_out_image_13_V_address0;
wire    max_pool_1chan_U0_out_image_13_V_ce0;
wire    max_pool_1chan_U0_out_image_13_V_we0;
wire   [24:0] max_pool_1chan_U0_out_image_13_V_d0;
wire    ap_channel_done_maxpool_13_V;
wire    max_pool_1chan_U0_out_image_13_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_13_V;
wire    ap_sync_channel_write_maxpool_13_V;
wire    ap_channel_done_maxpool_12_V;
wire    max_pool_1chan_U0_out_image_12_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_12_V;
wire    ap_sync_channel_write_maxpool_12_V;
wire    ap_channel_done_maxpool_11_V;
wire    max_pool_1chan_U0_out_image_11_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_11_V;
wire    ap_sync_channel_write_maxpool_11_V;
wire    ap_channel_done_maxpool_10_V;
wire    max_pool_1chan_U0_out_image_10_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_10_V;
wire    ap_sync_channel_write_maxpool_10_V;
wire    ap_channel_done_maxpool_9_V;
wire    max_pool_1chan_U0_out_image_9_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_9_V;
wire    ap_sync_channel_write_maxpool_9_V;
wire    ap_channel_done_maxpool_8_V;
wire    max_pool_1chan_U0_out_image_8_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_8_V;
wire    ap_sync_channel_write_maxpool_8_V;
wire    ap_channel_done_maxpool_7_V;
wire    max_pool_1chan_U0_out_image_7_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_7_V;
wire    ap_sync_channel_write_maxpool_7_V;
wire    ap_channel_done_maxpool_6_V;
wire    max_pool_1chan_U0_out_image_6_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_6_V;
wire    ap_sync_channel_write_maxpool_6_V;
wire    ap_channel_done_maxpool_5_V;
wire    max_pool_1chan_U0_out_image_5_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_5_V;
wire    ap_sync_channel_write_maxpool_5_V;
wire    ap_channel_done_maxpool_4_V;
wire    max_pool_1chan_U0_out_image_4_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_4_V;
wire    ap_sync_channel_write_maxpool_4_V;
wire    ap_channel_done_maxpool_3_V;
wire    max_pool_1chan_U0_out_image_3_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_3_V;
wire    ap_sync_channel_write_maxpool_3_V;
wire    ap_channel_done_maxpool_2_V;
wire    max_pool_1chan_U0_out_image_2_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_2_V;
wire    ap_sync_channel_write_maxpool_2_V;
wire    ap_channel_done_maxpool_1_V;
wire    max_pool_1chan_U0_out_image_1_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_1_V;
wire    ap_sync_channel_write_maxpool_1_V;
wire    ap_channel_done_maxpool_0_V;
wire    max_pool_1chan_U0_out_image_0_V_full_n;
reg    ap_sync_reg_channel_write_maxpool_0_V;
wire    ap_sync_channel_write_maxpool_0_V;
wire    pad_for_conv2_U0_ap_start;
wire    pad_for_conv2_U0_ap_done;
wire    pad_for_conv2_U0_ap_continue;
wire    pad_for_conv2_U0_ap_idle;
wire    pad_for_conv2_U0_ap_ready;
wire   [3:0] pad_for_conv2_U0_in_image_0_V_address0;
wire    pad_for_conv2_U0_in_image_0_V_ce0;
wire   [3:0] pad_for_conv2_U0_in_image_1_V_address0;
wire    pad_for_conv2_U0_in_image_1_V_ce0;
wire   [3:0] pad_for_conv2_U0_in_image_2_V_address0;
wire    pad_for_conv2_U0_in_image_2_V_ce0;
wire   [3:0] pad_for_conv2_U0_in_image_3_V_address0;
wire    pad_for_conv2_U0_in_image_3_V_ce0;
wire   [3:0] pad_for_conv2_U0_in_image_4_V_address0;
wire    pad_for_conv2_U0_in_image_4_V_ce0;
wire   [3:0] pad_for_conv2_U0_in_image_5_V_address0;
wire    pad_for_conv2_U0_in_image_5_V_ce0;
wire   [3:0] pad_for_conv2_U0_in_image_6_V_address0;
wire    pad_for_conv2_U0_in_image_6_V_ce0;
wire   [3:0] pad_for_conv2_U0_in_image_7_V_address0;
wire    pad_for_conv2_U0_in_image_7_V_ce0;
wire   [3:0] pad_for_conv2_U0_in_image_8_V_address0;
wire    pad_for_conv2_U0_in_image_8_V_ce0;
wire   [3:0] pad_for_conv2_U0_in_image_9_V_address0;
wire    pad_for_conv2_U0_in_image_9_V_ce0;
wire   [3:0] pad_for_conv2_U0_in_image_10_V_address0;
wire    pad_for_conv2_U0_in_image_10_V_ce0;
wire   [3:0] pad_for_conv2_U0_in_image_11_V_address0;
wire    pad_for_conv2_U0_in_image_11_V_ce0;
wire   [3:0] pad_for_conv2_U0_in_image_12_V_address0;
wire    pad_for_conv2_U0_in_image_12_V_ce0;
wire   [3:0] pad_for_conv2_U0_in_image_13_V_address0;
wire    pad_for_conv2_U0_in_image_13_V_ce0;
wire   [3:0] pad_for_conv2_U0_out_image_0_V_address0;
wire    pad_for_conv2_U0_out_image_0_V_ce0;
wire    pad_for_conv2_U0_out_image_0_V_we0;
wire   [0:0] pad_for_conv2_U0_out_image_0_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_0_V_address1;
wire    pad_for_conv2_U0_out_image_0_V_ce1;
wire    pad_for_conv2_U0_out_image_0_V_we1;
wire   [0:0] pad_for_conv2_U0_out_image_0_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_1_V_address0;
wire    pad_for_conv2_U0_out_image_1_V_ce0;
wire    pad_for_conv2_U0_out_image_1_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_1_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_1_V_address1;
wire    pad_for_conv2_U0_out_image_1_V_ce1;
wire    pad_for_conv2_U0_out_image_1_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_1_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_2_V_address0;
wire    pad_for_conv2_U0_out_image_2_V_ce0;
wire    pad_for_conv2_U0_out_image_2_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_2_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_2_V_address1;
wire    pad_for_conv2_U0_out_image_2_V_ce1;
wire    pad_for_conv2_U0_out_image_2_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_2_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_3_V_address0;
wire    pad_for_conv2_U0_out_image_3_V_ce0;
wire    pad_for_conv2_U0_out_image_3_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_3_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_3_V_address1;
wire    pad_for_conv2_U0_out_image_3_V_ce1;
wire    pad_for_conv2_U0_out_image_3_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_3_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_4_V_address0;
wire    pad_for_conv2_U0_out_image_4_V_ce0;
wire    pad_for_conv2_U0_out_image_4_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_4_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_4_V_address1;
wire    pad_for_conv2_U0_out_image_4_V_ce1;
wire    pad_for_conv2_U0_out_image_4_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_4_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_5_V_address0;
wire    pad_for_conv2_U0_out_image_5_V_ce0;
wire    pad_for_conv2_U0_out_image_5_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_5_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_5_V_address1;
wire    pad_for_conv2_U0_out_image_5_V_ce1;
wire    pad_for_conv2_U0_out_image_5_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_5_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_6_V_address0;
wire    pad_for_conv2_U0_out_image_6_V_ce0;
wire    pad_for_conv2_U0_out_image_6_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_6_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_6_V_address1;
wire    pad_for_conv2_U0_out_image_6_V_ce1;
wire    pad_for_conv2_U0_out_image_6_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_6_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_7_V_address0;
wire    pad_for_conv2_U0_out_image_7_V_ce0;
wire    pad_for_conv2_U0_out_image_7_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_7_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_7_V_address1;
wire    pad_for_conv2_U0_out_image_7_V_ce1;
wire    pad_for_conv2_U0_out_image_7_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_7_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_8_V_address0;
wire    pad_for_conv2_U0_out_image_8_V_ce0;
wire    pad_for_conv2_U0_out_image_8_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_8_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_8_V_address1;
wire    pad_for_conv2_U0_out_image_8_V_ce1;
wire    pad_for_conv2_U0_out_image_8_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_8_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_9_V_address0;
wire    pad_for_conv2_U0_out_image_9_V_ce0;
wire    pad_for_conv2_U0_out_image_9_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_9_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_9_V_address1;
wire    pad_for_conv2_U0_out_image_9_V_ce1;
wire    pad_for_conv2_U0_out_image_9_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_9_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_10_V_address0;
wire    pad_for_conv2_U0_out_image_10_V_ce0;
wire    pad_for_conv2_U0_out_image_10_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_10_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_10_V_address1;
wire    pad_for_conv2_U0_out_image_10_V_ce1;
wire    pad_for_conv2_U0_out_image_10_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_10_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_11_V_address0;
wire    pad_for_conv2_U0_out_image_11_V_ce0;
wire    pad_for_conv2_U0_out_image_11_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_11_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_11_V_address1;
wire    pad_for_conv2_U0_out_image_11_V_ce1;
wire    pad_for_conv2_U0_out_image_11_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_11_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_12_V_address0;
wire    pad_for_conv2_U0_out_image_12_V_ce0;
wire    pad_for_conv2_U0_out_image_12_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_12_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_12_V_address1;
wire    pad_for_conv2_U0_out_image_12_V_ce1;
wire    pad_for_conv2_U0_out_image_12_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_12_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_13_V_address0;
wire    pad_for_conv2_U0_out_image_13_V_ce0;
wire    pad_for_conv2_U0_out_image_13_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_13_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_13_V_address1;
wire    pad_for_conv2_U0_out_image_13_V_ce1;
wire    pad_for_conv2_U0_out_image_13_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_13_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_14_V_address0;
wire    pad_for_conv2_U0_out_image_14_V_ce0;
wire    pad_for_conv2_U0_out_image_14_V_we0;
wire   [24:0] pad_for_conv2_U0_out_image_14_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_14_V_address1;
wire    pad_for_conv2_U0_out_image_14_V_ce1;
wire    pad_for_conv2_U0_out_image_14_V_we1;
wire   [24:0] pad_for_conv2_U0_out_image_14_V_d1;
wire   [3:0] pad_for_conv2_U0_out_image_15_V_address0;
wire    pad_for_conv2_U0_out_image_15_V_ce0;
wire    pad_for_conv2_U0_out_image_15_V_we0;
wire   [0:0] pad_for_conv2_U0_out_image_15_V_d0;
wire   [3:0] pad_for_conv2_U0_out_image_15_V_address1;
wire    pad_for_conv2_U0_out_image_15_V_ce1;
wire    pad_for_conv2_U0_out_image_15_V_we1;
wire   [0:0] pad_for_conv2_U0_out_image_15_V_d1;
wire    ap_channel_done_padded_L2_15_V;
wire    pad_for_conv2_U0_out_image_15_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_15_V;
wire    ap_sync_channel_write_padded_L2_15_V;
wire    ap_channel_done_padded_L2_14_V;
wire    pad_for_conv2_U0_out_image_14_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_14_V;
wire    ap_sync_channel_write_padded_L2_14_V;
wire    ap_channel_done_padded_L2_13_V;
wire    pad_for_conv2_U0_out_image_13_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_13_V;
wire    ap_sync_channel_write_padded_L2_13_V;
wire    ap_channel_done_padded_L2_12_V;
wire    pad_for_conv2_U0_out_image_12_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_12_V;
wire    ap_sync_channel_write_padded_L2_12_V;
wire    ap_channel_done_padded_L2_11_V;
wire    pad_for_conv2_U0_out_image_11_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_11_V;
wire    ap_sync_channel_write_padded_L2_11_V;
wire    ap_channel_done_padded_L2_10_V;
wire    pad_for_conv2_U0_out_image_10_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_10_V;
wire    ap_sync_channel_write_padded_L2_10_V;
wire    ap_channel_done_padded_L2_9_V;
wire    pad_for_conv2_U0_out_image_9_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_9_V;
wire    ap_sync_channel_write_padded_L2_9_V;
wire    ap_channel_done_padded_L2_8_V;
wire    pad_for_conv2_U0_out_image_8_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_8_V;
wire    ap_sync_channel_write_padded_L2_8_V;
wire    ap_channel_done_padded_L2_7_V;
wire    pad_for_conv2_U0_out_image_7_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_7_V;
wire    ap_sync_channel_write_padded_L2_7_V;
wire    ap_channel_done_padded_L2_6_V;
wire    pad_for_conv2_U0_out_image_6_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_6_V;
wire    ap_sync_channel_write_padded_L2_6_V;
wire    ap_channel_done_padded_L2_5_V;
wire    pad_for_conv2_U0_out_image_5_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_5_V;
wire    ap_sync_channel_write_padded_L2_5_V;
wire    ap_channel_done_padded_L2_4_V;
wire    pad_for_conv2_U0_out_image_4_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_4_V;
wire    ap_sync_channel_write_padded_L2_4_V;
wire    ap_channel_done_padded_L2_3_V;
wire    pad_for_conv2_U0_out_image_3_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_3_V;
wire    ap_sync_channel_write_padded_L2_3_V;
wire    ap_channel_done_padded_L2_2_V;
wire    pad_for_conv2_U0_out_image_2_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_2_V;
wire    ap_sync_channel_write_padded_L2_2_V;
wire    ap_channel_done_padded_L2_1_V;
wire    pad_for_conv2_U0_out_image_1_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_1_V;
wire    ap_sync_channel_write_padded_L2_1_V;
wire    ap_channel_done_padded_L2_0_V;
wire    pad_for_conv2_U0_out_image_0_V_full_n;
reg    ap_sync_reg_channel_write_padded_L2_0_V;
wire    ap_sync_channel_write_padded_L2_0_V;
wire    resample_for_conv2_U0_ap_start;
wire    resample_for_conv2_U0_ap_done;
wire    resample_for_conv2_U0_ap_continue;
wire    resample_for_conv2_U0_ap_idle;
wire    resample_for_conv2_U0_ap_ready;
wire   [3:0] resample_for_conv2_U0_square_image_0_V_address0;
wire    resample_for_conv2_U0_square_image_0_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_0_V_address1;
wire    resample_for_conv2_U0_square_image_0_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_1_V_address0;
wire    resample_for_conv2_U0_square_image_1_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_1_V_address1;
wire    resample_for_conv2_U0_square_image_1_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_2_V_address0;
wire    resample_for_conv2_U0_square_image_2_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_2_V_address1;
wire    resample_for_conv2_U0_square_image_2_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_3_V_address0;
wire    resample_for_conv2_U0_square_image_3_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_3_V_address1;
wire    resample_for_conv2_U0_square_image_3_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_4_V_address0;
wire    resample_for_conv2_U0_square_image_4_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_4_V_address1;
wire    resample_for_conv2_U0_square_image_4_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_5_V_address0;
wire    resample_for_conv2_U0_square_image_5_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_5_V_address1;
wire    resample_for_conv2_U0_square_image_5_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_6_V_address0;
wire    resample_for_conv2_U0_square_image_6_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_6_V_address1;
wire    resample_for_conv2_U0_square_image_6_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_7_V_address0;
wire    resample_for_conv2_U0_square_image_7_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_7_V_address1;
wire    resample_for_conv2_U0_square_image_7_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_8_V_address0;
wire    resample_for_conv2_U0_square_image_8_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_8_V_address1;
wire    resample_for_conv2_U0_square_image_8_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_9_V_address0;
wire    resample_for_conv2_U0_square_image_9_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_9_V_address1;
wire    resample_for_conv2_U0_square_image_9_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_10_V_address0;
wire    resample_for_conv2_U0_square_image_10_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_10_V_address1;
wire    resample_for_conv2_U0_square_image_10_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_11_V_address0;
wire    resample_for_conv2_U0_square_image_11_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_11_V_address1;
wire    resample_for_conv2_U0_square_image_11_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_12_V_address0;
wire    resample_for_conv2_U0_square_image_12_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_12_V_address1;
wire    resample_for_conv2_U0_square_image_12_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_13_V_address0;
wire    resample_for_conv2_U0_square_image_13_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_13_V_address1;
wire    resample_for_conv2_U0_square_image_13_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_14_V_address0;
wire    resample_for_conv2_U0_square_image_14_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_14_V_address1;
wire    resample_for_conv2_U0_square_image_14_V_ce1;
wire   [3:0] resample_for_conv2_U0_square_image_15_V_address0;
wire    resample_for_conv2_U0_square_image_15_V_ce0;
wire   [3:0] resample_for_conv2_U0_square_image_15_V_address1;
wire    resample_for_conv2_U0_square_image_15_V_ce1;
wire   [9:0] resample_for_conv2_U0_resampled_0_V_address0;
wire    resample_for_conv2_U0_resampled_0_V_ce0;
wire    resample_for_conv2_U0_resampled_0_V_we0;
wire   [24:0] resample_for_conv2_U0_resampled_0_V_d0;
wire   [9:0] resample_for_conv2_U0_resampled_0_V_address1;
wire    resample_for_conv2_U0_resampled_0_V_ce1;
wire    resample_for_conv2_U0_resampled_0_V_we1;
wire   [24:0] resample_for_conv2_U0_resampled_0_V_d1;
wire   [9:0] resample_for_conv2_U0_resampled_1_V_address0;
wire    resample_for_conv2_U0_resampled_1_V_ce0;
wire    resample_for_conv2_U0_resampled_1_V_we0;
wire   [24:0] resample_for_conv2_U0_resampled_1_V_d0;
wire   [9:0] resample_for_conv2_U0_resampled_1_V_address1;
wire    resample_for_conv2_U0_resampled_1_V_ce1;
wire    resample_for_conv2_U0_resampled_1_V_we1;
wire   [24:0] resample_for_conv2_U0_resampled_1_V_d1;
wire   [9:0] resample_for_conv2_U0_resampled_2_V_address0;
wire    resample_for_conv2_U0_resampled_2_V_ce0;
wire    resample_for_conv2_U0_resampled_2_V_we0;
wire   [24:0] resample_for_conv2_U0_resampled_2_V_d0;
wire   [9:0] resample_for_conv2_U0_resampled_2_V_address1;
wire    resample_for_conv2_U0_resampled_2_V_ce1;
wire    resample_for_conv2_U0_resampled_2_V_we1;
wire   [24:0] resample_for_conv2_U0_resampled_2_V_d1;
wire    ap_channel_done_resampled_L2_2_V;
wire    resample_for_conv2_U0_resampled_2_V_full_n;
reg    ap_sync_reg_channel_write_resampled_L2_2_V;
wire    ap_sync_channel_write_resampled_L2_2_V;
wire    ap_channel_done_resampled_L2_1_V;
wire    resample_for_conv2_U0_resampled_1_V_full_n;
reg    ap_sync_reg_channel_write_resampled_L2_1_V;
wire    ap_sync_channel_write_resampled_L2_1_V;
wire    ap_channel_done_resampled_L2_0_V;
wire    resample_for_conv2_U0_resampled_0_V_full_n;
reg    ap_sync_reg_channel_write_resampled_L2_0_V;
wire    ap_sync_channel_write_resampled_L2_0_V;
wire    conv2d_3x3_4chan_rev_U0_ap_start;
wire    conv2d_3x3_4chan_rev_U0_ap_done;
wire    conv2d_3x3_4chan_rev_U0_ap_continue;
wire    conv2d_3x3_4chan_rev_U0_ap_idle;
wire    conv2d_3x3_4chan_rev_U0_ap_ready;
wire   [9:0] conv2d_3x3_4chan_rev_U0_in_image_0_V_address0;
wire    conv2d_3x3_4chan_rev_U0_in_image_0_V_ce0;
wire   [9:0] conv2d_3x3_4chan_rev_U0_in_image_0_V_address1;
wire    conv2d_3x3_4chan_rev_U0_in_image_0_V_ce1;
wire   [9:0] conv2d_3x3_4chan_rev_U0_in_image_1_V_address0;
wire    conv2d_3x3_4chan_rev_U0_in_image_1_V_ce0;
wire   [9:0] conv2d_3x3_4chan_rev_U0_in_image_1_V_address1;
wire    conv2d_3x3_4chan_rev_U0_in_image_1_V_ce1;
wire   [9:0] conv2d_3x3_4chan_rev_U0_in_image_2_V_address0;
wire    conv2d_3x3_4chan_rev_U0_in_image_2_V_ce0;
wire   [9:0] conv2d_3x3_4chan_rev_U0_in_image_2_V_address1;
wire    conv2d_3x3_4chan_rev_U0_in_image_2_V_ce1;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_0_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_0_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_1_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_1_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_2_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_2_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_3_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_3_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_4_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_4_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_5_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_5_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_6_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_6_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_7_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_7_V_ce0;
wire   [1:0] conv2d_3x3_4chan_rev_U0_kernel_8_V_address0;
wire    conv2d_3x3_4chan_rev_U0_kernel_8_V_ce0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_0_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_0_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_0_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_0_V_d0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_1_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_1_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_1_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_1_V_d0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_2_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_2_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_2_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_2_V_d0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_3_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_3_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_3_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_3_V_d0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_4_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_4_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_4_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_4_V_d0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_5_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_5_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_5_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_5_V_d0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_6_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_6_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_6_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_6_V_d0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_7_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_7_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_7_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_7_V_d0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_8_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_8_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_8_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_8_V_d0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_9_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_9_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_9_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_9_V_d0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_10_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_10_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_10_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_10_V_d0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_11_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_11_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_11_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_11_V_d0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_12_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_12_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_12_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_12_V_d0;
wire   [5:0] conv2d_3x3_4chan_rev_U0_out_image_13_V_address0;
wire    conv2d_3x3_4chan_rev_U0_out_image_13_V_ce0;
wire    conv2d_3x3_4chan_rev_U0_out_image_13_V_we0;
wire   [47:0] conv2d_3x3_4chan_rev_U0_out_image_13_V_d0;
wire    ap_sync_continue;
wire    mean_removed_0_V_i_full_n;
wire    mean_removed_0_V_t_empty_n;
wire    mean_removed_1_V_i_full_n;
wire    mean_removed_1_V_t_empty_n;
wire    mean_removed_2_V_i_full_n;
wire    mean_removed_2_V_t_empty_n;
wire    mean_removed_3_V_i_full_n;
wire    mean_removed_3_V_t_empty_n;
wire    mean_removed_4_V_i_full_n;
wire    mean_removed_4_V_t_empty_n;
wire    mean_removed_5_V_i_full_n;
wire    mean_removed_5_V_t_empty_n;
wire    mean_removed_6_V_i_full_n;
wire    mean_removed_6_V_t_empty_n;
wire    mean_removed_7_V_i_full_n;
wire    mean_removed_7_V_t_empty_n;
wire    mean_removed_8_V_i_full_n;
wire    mean_removed_8_V_t_empty_n;
wire    mean_removed_9_V_i_full_n;
wire    mean_removed_9_V_t_empty_n;
wire    mean_removed_10_V_i_full_n;
wire    mean_removed_10_V_t_empty_n;
wire    mean_removed_11_V_i_full_n;
wire    mean_removed_11_V_t_empty_n;
wire    mean_removed_12_V_i_full_n;
wire    mean_removed_12_V_t_empty_n;
wire    mean_removed_13_V_i_full_n;
wire    mean_removed_13_V_t_empty_n;
wire    mean_removed_14_V_i_full_n;
wire    mean_removed_14_V_t_empty_n;
wire    mean_removed_15_V_i_full_n;
wire    mean_removed_15_V_t_empty_n;
wire    mean_removed_16_V_i_full_n;
wire    mean_removed_16_V_t_empty_n;
wire    mean_removed_17_V_i_full_n;
wire    mean_removed_17_V_t_empty_n;
wire    mean_removed_18_V_i_full_n;
wire    mean_removed_18_V_t_empty_n;
wire    mean_removed_19_V_i_full_n;
wire    mean_removed_19_V_t_empty_n;
wire    mean_removed_20_V_i_full_n;
wire    mean_removed_20_V_t_empty_n;
wire    mean_removed_21_V_i_full_n;
wire    mean_removed_21_V_t_empty_n;
wire    mean_removed_22_V_i_full_n;
wire    mean_removed_22_V_t_empty_n;
wire    mean_removed_23_V_i_full_n;
wire    mean_removed_23_V_t_empty_n;
wire    mean_removed_24_V_i_full_n;
wire    mean_removed_24_V_t_empty_n;
wire    mean_removed_25_V_i_full_n;
wire    mean_removed_25_V_t_empty_n;
wire    mean_removed_26_V_i_full_n;
wire    mean_removed_26_V_t_empty_n;
wire    mean_removed_27_V_i_full_n;
wire    mean_removed_27_V_t_empty_n;
wire    padded_0_V_i_full_n;
wire    padded_0_V_t_empty_n;
wire    padded_1_V_i_full_n;
wire    padded_1_V_t_empty_n;
wire    padded_2_V_i_full_n;
wire    padded_2_V_t_empty_n;
wire    padded_3_V_i_full_n;
wire    padded_3_V_t_empty_n;
wire    padded_4_V_i_full_n;
wire    padded_4_V_t_empty_n;
wire    padded_5_V_i_full_n;
wire    padded_5_V_t_empty_n;
wire    padded_6_V_i_full_n;
wire    padded_6_V_t_empty_n;
wire    padded_7_V_i_full_n;
wire    padded_7_V_t_empty_n;
wire    padded_8_V_i_full_n;
wire    padded_8_V_t_empty_n;
wire    padded_9_V_i_full_n;
wire    padded_9_V_t_empty_n;
wire    padded_10_V_i_full_n;
wire    padded_10_V_t_empty_n;
wire    padded_11_V_i_full_n;
wire    padded_11_V_t_empty_n;
wire    padded_12_V_i_full_n;
wire    padded_12_V_t_empty_n;
wire    padded_13_V_i_full_n;
wire    padded_13_V_t_empty_n;
wire    padded_14_V_i_full_n;
wire    padded_14_V_t_empty_n;
wire    padded_15_V_i_full_n;
wire    padded_15_V_t_empty_n;
wire    padded_16_V_i_full_n;
wire    padded_16_V_t_empty_n;
wire    padded_17_V_i_full_n;
wire    padded_17_V_t_empty_n;
wire    padded_18_V_i_full_n;
wire    padded_18_V_t_empty_n;
wire    padded_19_V_i_full_n;
wire    padded_19_V_t_empty_n;
wire    padded_20_V_i_full_n;
wire    padded_20_V_t_empty_n;
wire    padded_21_V_i_full_n;
wire    padded_21_V_t_empty_n;
wire    padded_22_V_i_full_n;
wire    padded_22_V_t_empty_n;
wire    padded_23_V_i_full_n;
wire    padded_23_V_t_empty_n;
wire    padded_24_V_i_full_n;
wire    padded_24_V_t_empty_n;
wire    padded_25_V_i_full_n;
wire    padded_25_V_t_empty_n;
wire    padded_26_V_i_full_n;
wire    padded_26_V_t_empty_n;
wire    padded_27_V_i_full_n;
wire    padded_27_V_t_empty_n;
wire    padded_28_V_i_full_n;
wire    padded_28_V_t_empty_n;
wire    padded_29_V_i_full_n;
wire    padded_29_V_t_empty_n;
wire    resampled_0_0_V_i_full_n;
wire    resampled_0_0_V_t_empty_n;
wire    resampled_0_1_V_i_full_n;
wire    resampled_0_1_V_t_empty_n;
wire    resampled_0_2_V_i_full_n;
wire    resampled_0_2_V_t_empty_n;
wire    resampled_1_0_V_i_full_n;
wire    resampled_1_0_V_t_empty_n;
wire    resampled_1_1_V_i_full_n;
wire    resampled_1_1_V_t_empty_n;
wire    resampled_1_2_V_i_full_n;
wire    resampled_1_2_V_t_empty_n;
wire    resampled_2_0_V_i_full_n;
wire    resampled_2_0_V_t_empty_n;
wire    resampled_2_1_V_i_full_n;
wire    resampled_2_1_V_t_empty_n;
wire    resampled_2_2_V_i_full_n;
wire    resampled_2_2_V_t_empty_n;
wire    conv_0_V_i_full_n;
wire    conv_0_V_t_empty_n;
wire    conv_1_V_i_full_n;
wire    conv_1_V_t_empty_n;
wire    conv_2_V_i_full_n;
wire    conv_2_V_t_empty_n;
wire    conv_3_V_i_full_n;
wire    conv_3_V_t_empty_n;
wire    conv_4_V_i_full_n;
wire    conv_4_V_t_empty_n;
wire    conv_5_V_i_full_n;
wire    conv_5_V_t_empty_n;
wire    conv_6_V_i_full_n;
wire    conv_6_V_t_empty_n;
wire    conv_7_V_i_full_n;
wire    conv_7_V_t_empty_n;
wire    conv_8_V_i_full_n;
wire    conv_8_V_t_empty_n;
wire    conv_9_V_i_full_n;
wire    conv_9_V_t_empty_n;
wire    conv_10_V_i_full_n;
wire    conv_10_V_t_empty_n;
wire    conv_11_V_i_full_n;
wire    conv_11_V_t_empty_n;
wire    conv_12_V_i_full_n;
wire    conv_12_V_t_empty_n;
wire    conv_13_V_i_full_n;
wire    conv_13_V_t_empty_n;
wire    conv_14_V_i_full_n;
wire    conv_14_V_t_empty_n;
wire    conv_15_V_i_full_n;
wire    conv_15_V_t_empty_n;
wire    conv_16_V_i_full_n;
wire    conv_16_V_t_empty_n;
wire    conv_17_V_i_full_n;
wire    conv_17_V_t_empty_n;
wire    conv_18_V_i_full_n;
wire    conv_18_V_t_empty_n;
wire    conv_19_V_i_full_n;
wire    conv_19_V_t_empty_n;
wire    conv_20_V_i_full_n;
wire    conv_20_V_t_empty_n;
wire    conv_21_V_i_full_n;
wire    conv_21_V_t_empty_n;
wire    conv_22_V_i_full_n;
wire    conv_22_V_t_empty_n;
wire    conv_23_V_i_full_n;
wire    conv_23_V_t_empty_n;
wire    conv_24_V_i_full_n;
wire    conv_24_V_t_empty_n;
wire    conv_25_V_i_full_n;
wire    conv_25_V_t_empty_n;
wire    conv_26_V_i_full_n;
wire    conv_26_V_t_empty_n;
wire    conv_27_V_i_full_n;
wire    conv_27_V_t_empty_n;
wire    batchnorm_0_V_i_full_n;
wire    batchnorm_0_V_t_empty_n;
wire    batchnorm_1_V_i_full_n;
wire    batchnorm_1_V_t_empty_n;
wire    batchnorm_2_V_i_full_n;
wire    batchnorm_2_V_t_empty_n;
wire    batchnorm_3_V_i_full_n;
wire    batchnorm_3_V_t_empty_n;
wire    batchnorm_4_V_i_full_n;
wire    batchnorm_4_V_t_empty_n;
wire    batchnorm_5_V_i_full_n;
wire    batchnorm_5_V_t_empty_n;
wire    batchnorm_6_V_i_full_n;
wire    batchnorm_6_V_t_empty_n;
wire    batchnorm_7_V_i_full_n;
wire    batchnorm_7_V_t_empty_n;
wire    batchnorm_8_V_i_full_n;
wire    batchnorm_8_V_t_empty_n;
wire    batchnorm_9_V_i_full_n;
wire    batchnorm_9_V_t_empty_n;
wire    batchnorm_10_V_i_full_n;
wire    batchnorm_10_V_t_empty_n;
wire    batchnorm_11_V_i_full_n;
wire    batchnorm_11_V_t_empty_n;
wire    batchnorm_12_V_i_full_n;
wire    batchnorm_12_V_t_empty_n;
wire    batchnorm_13_V_i_full_n;
wire    batchnorm_13_V_t_empty_n;
wire    batchnorm_14_V_i_full_n;
wire    batchnorm_14_V_t_empty_n;
wire    batchnorm_15_V_i_full_n;
wire    batchnorm_15_V_t_empty_n;
wire    batchnorm_16_V_i_full_n;
wire    batchnorm_16_V_t_empty_n;
wire    batchnorm_17_V_i_full_n;
wire    batchnorm_17_V_t_empty_n;
wire    batchnorm_18_V_i_full_n;
wire    batchnorm_18_V_t_empty_n;
wire    batchnorm_19_V_i_full_n;
wire    batchnorm_19_V_t_empty_n;
wire    batchnorm_20_V_i_full_n;
wire    batchnorm_20_V_t_empty_n;
wire    batchnorm_21_V_i_full_n;
wire    batchnorm_21_V_t_empty_n;
wire    batchnorm_22_V_i_full_n;
wire    batchnorm_22_V_t_empty_n;
wire    batchnorm_23_V_i_full_n;
wire    batchnorm_23_V_t_empty_n;
wire    batchnorm_24_V_i_full_n;
wire    batchnorm_24_V_t_empty_n;
wire    batchnorm_25_V_i_full_n;
wire    batchnorm_25_V_t_empty_n;
wire    batchnorm_26_V_i_full_n;
wire    batchnorm_26_V_t_empty_n;
wire    batchnorm_27_V_i_full_n;
wire    batchnorm_27_V_t_empty_n;
wire    ReLU_0_V_i_full_n;
wire    ReLU_0_V_t_empty_n;
wire   [47:0] ReLU_0_V_t_d1;
wire    ReLU_0_V_t_we1;
wire    ReLU_1_V_i_full_n;
wire    ReLU_1_V_t_empty_n;
wire   [47:0] ReLU_1_V_t_d1;
wire    ReLU_1_V_t_we1;
wire    ReLU_2_V_i_full_n;
wire    ReLU_2_V_t_empty_n;
wire   [47:0] ReLU_2_V_t_d1;
wire    ReLU_2_V_t_we1;
wire    ReLU_3_V_i_full_n;
wire    ReLU_3_V_t_empty_n;
wire   [47:0] ReLU_3_V_t_d1;
wire    ReLU_3_V_t_we1;
wire    ReLU_4_V_i_full_n;
wire    ReLU_4_V_t_empty_n;
wire   [47:0] ReLU_4_V_t_d1;
wire    ReLU_4_V_t_we1;
wire    ReLU_5_V_i_full_n;
wire    ReLU_5_V_t_empty_n;
wire   [47:0] ReLU_5_V_t_d1;
wire    ReLU_5_V_t_we1;
wire    ReLU_6_V_i_full_n;
wire    ReLU_6_V_t_empty_n;
wire   [47:0] ReLU_6_V_t_d1;
wire    ReLU_6_V_t_we1;
wire    ReLU_7_V_i_full_n;
wire    ReLU_7_V_t_empty_n;
wire   [47:0] ReLU_7_V_t_d1;
wire    ReLU_7_V_t_we1;
wire    ReLU_8_V_i_full_n;
wire    ReLU_8_V_t_empty_n;
wire   [47:0] ReLU_8_V_t_d1;
wire    ReLU_8_V_t_we1;
wire    ReLU_9_V_i_full_n;
wire    ReLU_9_V_t_empty_n;
wire   [47:0] ReLU_9_V_t_d1;
wire    ReLU_9_V_t_we1;
wire    ReLU_10_V_i_full_n;
wire    ReLU_10_V_t_empty_n;
wire   [47:0] ReLU_10_V_t_d1;
wire    ReLU_10_V_t_we1;
wire    ReLU_11_V_i_full_n;
wire    ReLU_11_V_t_empty_n;
wire   [47:0] ReLU_11_V_t_d1;
wire    ReLU_11_V_t_we1;
wire    ReLU_12_V_i_full_n;
wire    ReLU_12_V_t_empty_n;
wire   [47:0] ReLU_12_V_t_d1;
wire    ReLU_12_V_t_we1;
wire    ReLU_13_V_i_full_n;
wire    ReLU_13_V_t_empty_n;
wire   [47:0] ReLU_13_V_t_d1;
wire    ReLU_13_V_t_we1;
wire    ReLU_14_V_i_full_n;
wire    ReLU_14_V_t_empty_n;
wire   [47:0] ReLU_14_V_t_d1;
wire    ReLU_14_V_t_we1;
wire    ReLU_15_V_i_full_n;
wire    ReLU_15_V_t_empty_n;
wire   [47:0] ReLU_15_V_t_d1;
wire    ReLU_15_V_t_we1;
wire    ReLU_16_V_i_full_n;
wire    ReLU_16_V_t_empty_n;
wire   [47:0] ReLU_16_V_t_d1;
wire    ReLU_16_V_t_we1;
wire    ReLU_17_V_i_full_n;
wire    ReLU_17_V_t_empty_n;
wire   [47:0] ReLU_17_V_t_d1;
wire    ReLU_17_V_t_we1;
wire    ReLU_18_V_i_full_n;
wire    ReLU_18_V_t_empty_n;
wire   [47:0] ReLU_18_V_t_d1;
wire    ReLU_18_V_t_we1;
wire    ReLU_19_V_i_full_n;
wire    ReLU_19_V_t_empty_n;
wire   [47:0] ReLU_19_V_t_d1;
wire    ReLU_19_V_t_we1;
wire    ReLU_20_V_i_full_n;
wire    ReLU_20_V_t_empty_n;
wire   [47:0] ReLU_20_V_t_d1;
wire    ReLU_20_V_t_we1;
wire    ReLU_21_V_i_full_n;
wire    ReLU_21_V_t_empty_n;
wire   [47:0] ReLU_21_V_t_d1;
wire    ReLU_21_V_t_we1;
wire    ReLU_22_V_i_full_n;
wire    ReLU_22_V_t_empty_n;
wire   [47:0] ReLU_22_V_t_d1;
wire    ReLU_22_V_t_we1;
wire    ReLU_23_V_i_full_n;
wire    ReLU_23_V_t_empty_n;
wire   [47:0] ReLU_23_V_t_d1;
wire    ReLU_23_V_t_we1;
wire    ReLU_24_V_i_full_n;
wire    ReLU_24_V_t_empty_n;
wire   [47:0] ReLU_24_V_t_d1;
wire    ReLU_24_V_t_we1;
wire    ReLU_25_V_i_full_n;
wire    ReLU_25_V_t_empty_n;
wire   [47:0] ReLU_25_V_t_d1;
wire    ReLU_25_V_t_we1;
wire    ReLU_26_V_i_full_n;
wire    ReLU_26_V_t_empty_n;
wire   [47:0] ReLU_26_V_t_d1;
wire    ReLU_26_V_t_we1;
wire    ReLU_27_V_i_full_n;
wire    ReLU_27_V_t_empty_n;
wire   [47:0] ReLU_27_V_t_d1;
wire    ReLU_27_V_t_we1;
wire    maxpool_0_V_i_full_n;
wire    maxpool_0_V_t_empty_n;
wire    maxpool_1_V_i_full_n;
wire    maxpool_1_V_t_empty_n;
wire    maxpool_2_V_i_full_n;
wire    maxpool_2_V_t_empty_n;
wire    maxpool_3_V_i_full_n;
wire    maxpool_3_V_t_empty_n;
wire    maxpool_4_V_i_full_n;
wire    maxpool_4_V_t_empty_n;
wire    maxpool_5_V_i_full_n;
wire    maxpool_5_V_t_empty_n;
wire    maxpool_6_V_i_full_n;
wire    maxpool_6_V_t_empty_n;
wire    maxpool_7_V_i_full_n;
wire    maxpool_7_V_t_empty_n;
wire    maxpool_8_V_i_full_n;
wire    maxpool_8_V_t_empty_n;
wire    maxpool_9_V_i_full_n;
wire    maxpool_9_V_t_empty_n;
wire    maxpool_10_V_i_full_n;
wire    maxpool_10_V_t_empty_n;
wire    maxpool_11_V_i_full_n;
wire    maxpool_11_V_t_empty_n;
wire    maxpool_12_V_i_full_n;
wire    maxpool_12_V_t_empty_n;
wire    maxpool_13_V_i_full_n;
wire    maxpool_13_V_t_empty_n;
wire    padded_L2_0_V_i_full_n;
wire    padded_L2_0_V_t_empty_n;
wire    padded_L2_1_V_i_full_n;
wire    padded_L2_1_V_t_empty_n;
wire    padded_L2_2_V_i_full_n;
wire    padded_L2_2_V_t_empty_n;
wire    padded_L2_3_V_i_full_n;
wire    padded_L2_3_V_t_empty_n;
wire    padded_L2_4_V_i_full_n;
wire    padded_L2_4_V_t_empty_n;
wire    padded_L2_5_V_i_full_n;
wire    padded_L2_5_V_t_empty_n;
wire    padded_L2_6_V_i_full_n;
wire    padded_L2_6_V_t_empty_n;
wire    padded_L2_7_V_i_full_n;
wire    padded_L2_7_V_t_empty_n;
wire    padded_L2_8_V_i_full_n;
wire    padded_L2_8_V_t_empty_n;
wire    padded_L2_9_V_i_full_n;
wire    padded_L2_9_V_t_empty_n;
wire    padded_L2_10_V_i_full_n;
wire    padded_L2_10_V_t_empty_n;
wire    padded_L2_11_V_i_full_n;
wire    padded_L2_11_V_t_empty_n;
wire    padded_L2_12_V_i_full_n;
wire    padded_L2_12_V_t_empty_n;
wire    padded_L2_13_V_i_full_n;
wire    padded_L2_13_V_t_empty_n;
wire    padded_L2_14_V_i_full_n;
wire    padded_L2_14_V_t_empty_n;
wire    padded_L2_15_V_i_full_n;
wire    padded_L2_15_V_t_empty_n;
wire    resampled_L2_0_V_i_full_n;
wire    resampled_L2_0_V_t_empty_n;
wire    resampled_L2_1_V_i_full_n;
wire    resampled_L2_1_V_t_empty_n;
wire    resampled_L2_2_V_i_full_n;
wire    resampled_L2_2_V_t_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_zero_mean_1chan_U0_ap_ready;
wire    ap_sync_zero_mean_1chan_U0_ap_ready;
reg   [1:0] zero_mean_1chan_U0_ap_ready_count;
reg    ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready;
wire    ap_sync_conv2d_3x3_1chan_rev_U0_ap_ready;
reg   [1:0] conv2d_3x3_1chan_rev_U0_ap_ready_count;
reg    ap_sync_reg_batch_norm_U0_ap_ready;
wire    ap_sync_batch_norm_U0_ap_ready;
reg   [1:0] batch_norm_U0_ap_ready_count;
reg    ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready;
wire    ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready;
reg   [1:0] conv2d_3x3_4chan_rev_U0_ap_ready_count;
wire    zero_mean_1chan_U0_start_full_n;
wire    zero_mean_1chan_U0_start_write;
wire    efficient_pad_n_1cha_U0_start_full_n;
wire    efficient_pad_n_1cha_U0_start_write;
wire    resample_U0_start_full_n;
wire    resample_U0_start_write;
wire    conv2d_3x3_1chan_rev_U0_start_full_n;
wire    conv2d_3x3_1chan_rev_U0_start_write;
wire    batch_norm_U0_start_full_n;
wire    batch_norm_U0_start_write;
wire    relu_U0_start_full_n;
wire    relu_U0_start_write;
wire    max_pool_1chan_U0_start_full_n;
wire    max_pool_1chan_U0_start_write;
wire    pad_for_conv2_U0_start_full_n;
wire    pad_for_conv2_U0_start_write;
wire    resample_for_conv2_U0_start_full_n;
wire    resample_for_conv2_U0_start_write;
wire    conv2d_3x3_4chan_rev_U0_start_full_n;
wire    conv2d_3x3_4chan_rev_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_mean_removed_27_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_26_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_25_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_24_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_23_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_22_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_21_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_20_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_19_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_18_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_17_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_16_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_15_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_14_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_13_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_12_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_11_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_10_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_9_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_8_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_7_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_6_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_5_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_4_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_3_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_2_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_1_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_removed_0_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_29_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_28_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_27_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_26_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_25_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_24_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_23_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_22_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_21_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_20_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_19_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_18_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_17_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_16_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_15_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_14_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_13_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_12_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_11_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_10_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_9_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_8_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_7_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_6_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_5_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_4_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_3_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_2_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_1_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_0_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_2_2_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_2_1_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_2_0_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_1_2_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_1_1_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_1_0_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_0_2_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_0_1_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_0_0_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_27_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_26_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_25_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_24_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_23_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_22_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_21_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_20_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_19_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_18_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_17_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_16_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_15_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_14_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_13_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_12_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_11_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_10_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_9_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_8_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_7_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_6_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_5_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_4_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_3_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_2_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_1_V = 1'b0;
#0 ap_sync_reg_channel_write_conv_0_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_27_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_26_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_25_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_24_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_23_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_22_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_21_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_20_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_19_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_18_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_17_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_16_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_15_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_14_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_13_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_12_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_11_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_10_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_9_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_8_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_7_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_6_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_5_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_4_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_3_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_2_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_1_V = 1'b0;
#0 ap_sync_reg_channel_write_batchnorm_0_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_27_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_26_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_25_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_24_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_23_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_22_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_21_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_20_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_19_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_18_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_17_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_16_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_15_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_14_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_13_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_12_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_11_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_10_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_9_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_8_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_7_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_6_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_5_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_4_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_3_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_2_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_1_V = 1'b0;
#0 ap_sync_reg_channel_write_ReLU_0_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_13_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_12_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_11_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_10_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_9_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_8_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_7_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_6_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_5_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_4_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_3_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_2_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_1_V = 1'b0;
#0 ap_sync_reg_channel_write_maxpool_0_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_15_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_14_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_13_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_12_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_11_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_10_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_9_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_8_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_7_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_6_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_5_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_4_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_3_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_2_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_1_V = 1'b0;
#0 ap_sync_reg_channel_write_padded_L2_0_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_L2_2_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_L2_1_V = 1'b0;
#0 ap_sync_reg_channel_write_resampled_L2_0_V = 1'b0;
#0 ap_sync_reg_zero_mean_1chan_U0_ap_ready = 1'b0;
#0 zero_mean_1chan_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready = 1'b0;
#0 conv2d_3x3_1chan_rev_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_batch_norm_U0_ap_ready = 1'b0;
#0 batch_norm_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready = 1'b0;
#0 conv2d_3x3_4chan_rev_U0_ap_ready_count = 2'd0;
end

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_0_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_0_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_0_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_0_V_d0),
    .i_q0(mean_removed_0_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_0_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_0_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_0_V),
    .t_empty_n(mean_removed_0_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_1_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_1_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_1_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_1_V_d0),
    .i_q0(mean_removed_1_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_1_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_1_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_1_V),
    .t_empty_n(mean_removed_1_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_2_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_2_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_2_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_2_V_d0),
    .i_q0(mean_removed_2_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_2_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_2_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_2_V),
    .t_empty_n(mean_removed_2_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_3_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_3_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_3_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_3_V_d0),
    .i_q0(mean_removed_3_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_3_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_3_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_3_V),
    .t_empty_n(mean_removed_3_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_4_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_4_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_4_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_4_V_d0),
    .i_q0(mean_removed_4_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_4_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_4_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_4_V),
    .t_empty_n(mean_removed_4_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_5_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_5_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_5_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_5_V_d0),
    .i_q0(mean_removed_5_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_5_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_5_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_5_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_5_V),
    .t_empty_n(mean_removed_5_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_6_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_6_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_6_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_6_V_d0),
    .i_q0(mean_removed_6_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_6_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_6_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_6_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_6_V),
    .t_empty_n(mean_removed_6_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_7_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_7_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_7_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_7_V_d0),
    .i_q0(mean_removed_7_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_7_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_7_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_7_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_7_V),
    .t_empty_n(mean_removed_7_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_8_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_8_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_8_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_8_V_d0),
    .i_q0(mean_removed_8_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_8_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_8_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_8_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_8_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_8_V),
    .t_empty_n(mean_removed_8_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_9_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_9_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_9_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_9_V_d0),
    .i_q0(mean_removed_9_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_9_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_9_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_9_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_9_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_9_V),
    .t_empty_n(mean_removed_9_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_10_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_10_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_10_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_10_V_d0),
    .i_q0(mean_removed_10_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_10_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_10_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_10_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_10_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_10_V),
    .t_empty_n(mean_removed_10_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_11_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_11_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_11_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_11_V_d0),
    .i_q0(mean_removed_11_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_11_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_11_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_11_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_11_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_11_V),
    .t_empty_n(mean_removed_11_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_12_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_12_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_12_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_12_V_d0),
    .i_q0(mean_removed_12_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_12_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_12_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_12_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_12_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_12_V),
    .t_empty_n(mean_removed_12_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_13_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_13_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_13_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_13_V_d0),
    .i_q0(mean_removed_13_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_13_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_13_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_13_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_13_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_13_V),
    .t_empty_n(mean_removed_13_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_14_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_14_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_14_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_14_V_d0),
    .i_q0(mean_removed_14_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_14_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_14_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_14_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_14_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_14_V),
    .t_empty_n(mean_removed_14_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_15_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_15_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_15_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_15_V_d0),
    .i_q0(mean_removed_15_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_15_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_15_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_15_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_15_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_15_V),
    .t_empty_n(mean_removed_15_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_16_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_16_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_16_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_16_V_d0),
    .i_q0(mean_removed_16_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_16_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_16_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_16_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_16_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_16_V),
    .t_empty_n(mean_removed_16_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_17_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_17_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_17_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_17_V_d0),
    .i_q0(mean_removed_17_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_17_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_17_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_17_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_17_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_17_V),
    .t_empty_n(mean_removed_17_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_18_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_18_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_18_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_18_V_d0),
    .i_q0(mean_removed_18_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_18_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_18_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_18_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_18_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_18_V),
    .t_empty_n(mean_removed_18_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_19_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_19_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_19_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_19_V_d0),
    .i_q0(mean_removed_19_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_19_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_19_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_19_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_19_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_19_V),
    .t_empty_n(mean_removed_19_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_20_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_20_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_20_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_20_V_d0),
    .i_q0(mean_removed_20_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_20_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_20_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_20_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_20_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_20_V),
    .t_empty_n(mean_removed_20_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_21_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_21_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_21_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_21_V_d0),
    .i_q0(mean_removed_21_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_21_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_21_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_21_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_21_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_21_V),
    .t_empty_n(mean_removed_21_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_22_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_22_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_22_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_22_V_d0),
    .i_q0(mean_removed_22_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_22_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_22_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_22_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_22_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_22_V),
    .t_empty_n(mean_removed_22_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_23_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_23_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_23_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_23_V_d0),
    .i_q0(mean_removed_23_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_23_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_23_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_23_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_23_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_23_V),
    .t_empty_n(mean_removed_23_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_24_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_24_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_24_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_24_V_d0),
    .i_q0(mean_removed_24_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_24_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_24_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_24_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_24_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_24_V),
    .t_empty_n(mean_removed_24_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_25_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_25_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_25_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_25_V_d0),
    .i_q0(mean_removed_25_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_25_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_25_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_25_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_25_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_25_V),
    .t_empty_n(mean_removed_25_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_26_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_26_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_26_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_26_V_d0),
    .i_q0(mean_removed_26_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_26_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_26_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_26_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_26_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_26_V),
    .t_empty_n(mean_removed_26_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_mean_removed_fYi #(
    .DataWidth( 18 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
mean_removed_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(zero_mean_1chan_U0_out_image_27_V_address0),
    .i_ce0(zero_mean_1chan_U0_out_image_27_V_ce0),
    .i_we0(zero_mean_1chan_U0_out_image_27_V_we0),
    .i_d0(zero_mean_1chan_U0_out_image_27_V_d0),
    .i_q0(mean_removed_27_V_i_q0),
    .t_address0(efficient_pad_n_1cha_U0_in_image_27_V_address0),
    .t_ce0(efficient_pad_n_1cha_U0_in_image_27_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(mean_removed_27_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(mean_removed_27_V_i_full_n),
    .i_write(ap_channel_done_mean_removed_27_V),
    .t_empty_n(mean_removed_27_V_t_empty_n),
    .t_read(efficient_pad_n_1cha_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 1 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_0_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_0_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_0_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_0_V_d0),
    .i_q0(padded_0_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_0_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_0_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_0_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_0_V_d1),
    .i_q1(padded_0_V_i_q1),
    .t_address0(resample_U0_square_image_0_V_address0),
    .t_ce0(resample_U0_square_image_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(1'd0),
    .t_q0(padded_0_V_t_q0),
    .t_address1(resample_U0_square_image_0_V_address1),
    .t_ce1(resample_U0_square_image_0_V_ce1),
    .t_we1(1'b0),
    .t_d1(1'd0),
    .t_q1(padded_0_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_0_V_i_full_n),
    .i_write(ap_channel_done_padded_0_V),
    .t_empty_n(padded_0_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_1_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_1_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_1_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_1_V_d0),
    .i_q0(padded_1_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_1_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_1_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_1_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_1_V_d1),
    .i_q1(padded_1_V_i_q1),
    .t_address0(resample_U0_square_image_1_V_address0),
    .t_ce0(resample_U0_square_image_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_1_V_t_q0),
    .t_address1(resample_U0_square_image_1_V_address1),
    .t_ce1(resample_U0_square_image_1_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_1_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_1_V_i_full_n),
    .i_write(ap_channel_done_padded_1_V),
    .t_empty_n(padded_1_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_2_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_2_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_2_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_2_V_d0),
    .i_q0(padded_2_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_2_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_2_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_2_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_2_V_d1),
    .i_q1(padded_2_V_i_q1),
    .t_address0(resample_U0_square_image_2_V_address0),
    .t_ce0(resample_U0_square_image_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_2_V_t_q0),
    .t_address1(resample_U0_square_image_2_V_address1),
    .t_ce1(resample_U0_square_image_2_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_2_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_2_V_i_full_n),
    .i_write(ap_channel_done_padded_2_V),
    .t_empty_n(padded_2_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_3_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_3_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_3_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_3_V_d0),
    .i_q0(padded_3_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_3_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_3_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_3_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_3_V_d1),
    .i_q1(padded_3_V_i_q1),
    .t_address0(resample_U0_square_image_3_V_address0),
    .t_ce0(resample_U0_square_image_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_3_V_t_q0),
    .t_address1(resample_U0_square_image_3_V_address1),
    .t_ce1(resample_U0_square_image_3_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_3_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_3_V_i_full_n),
    .i_write(ap_channel_done_padded_3_V),
    .t_empty_n(padded_3_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_4_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_4_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_4_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_4_V_d0),
    .i_q0(padded_4_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_4_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_4_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_4_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_4_V_d1),
    .i_q1(padded_4_V_i_q1),
    .t_address0(resample_U0_square_image_4_V_address0),
    .t_ce0(resample_U0_square_image_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_4_V_t_q0),
    .t_address1(resample_U0_square_image_4_V_address1),
    .t_ce1(resample_U0_square_image_4_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_4_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_4_V_i_full_n),
    .i_write(ap_channel_done_padded_4_V),
    .t_empty_n(padded_4_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_5_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_5_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_5_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_5_V_d0),
    .i_q0(padded_5_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_5_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_5_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_5_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_5_V_d1),
    .i_q1(padded_5_V_i_q1),
    .t_address0(resample_U0_square_image_5_V_address0),
    .t_ce0(resample_U0_square_image_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_5_V_t_q0),
    .t_address1(resample_U0_square_image_5_V_address1),
    .t_ce1(resample_U0_square_image_5_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_5_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_5_V_i_full_n),
    .i_write(ap_channel_done_padded_5_V),
    .t_empty_n(padded_5_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_6_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_6_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_6_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_6_V_d0),
    .i_q0(padded_6_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_6_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_6_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_6_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_6_V_d1),
    .i_q1(padded_6_V_i_q1),
    .t_address0(resample_U0_square_image_6_V_address0),
    .t_ce0(resample_U0_square_image_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_6_V_t_q0),
    .t_address1(resample_U0_square_image_6_V_address1),
    .t_ce1(resample_U0_square_image_6_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_6_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_6_V_i_full_n),
    .i_write(ap_channel_done_padded_6_V),
    .t_empty_n(padded_6_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_7_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_7_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_7_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_7_V_d0),
    .i_q0(padded_7_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_7_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_7_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_7_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_7_V_d1),
    .i_q1(padded_7_V_i_q1),
    .t_address0(resample_U0_square_image_7_V_address0),
    .t_ce0(resample_U0_square_image_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_7_V_t_q0),
    .t_address1(resample_U0_square_image_7_V_address1),
    .t_ce1(resample_U0_square_image_7_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_7_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_7_V_i_full_n),
    .i_write(ap_channel_done_padded_7_V),
    .t_empty_n(padded_7_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_8_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_8_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_8_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_8_V_d0),
    .i_q0(padded_8_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_8_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_8_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_8_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_8_V_d1),
    .i_q1(padded_8_V_i_q1),
    .t_address0(resample_U0_square_image_8_V_address0),
    .t_ce0(resample_U0_square_image_8_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_8_V_t_q0),
    .t_address1(resample_U0_square_image_8_V_address1),
    .t_ce1(resample_U0_square_image_8_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_8_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_8_V_i_full_n),
    .i_write(ap_channel_done_padded_8_V),
    .t_empty_n(padded_8_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_9_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_9_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_9_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_9_V_d0),
    .i_q0(padded_9_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_9_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_9_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_9_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_9_V_d1),
    .i_q1(padded_9_V_i_q1),
    .t_address0(resample_U0_square_image_9_V_address0),
    .t_ce0(resample_U0_square_image_9_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_9_V_t_q0),
    .t_address1(resample_U0_square_image_9_V_address1),
    .t_ce1(resample_U0_square_image_9_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_9_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_9_V_i_full_n),
    .i_write(ap_channel_done_padded_9_V),
    .t_empty_n(padded_9_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_10_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_10_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_10_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_10_V_d0),
    .i_q0(padded_10_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_10_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_10_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_10_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_10_V_d1),
    .i_q1(padded_10_V_i_q1),
    .t_address0(resample_U0_square_image_10_V_address0),
    .t_ce0(resample_U0_square_image_10_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_10_V_t_q0),
    .t_address1(resample_U0_square_image_10_V_address1),
    .t_ce1(resample_U0_square_image_10_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_10_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_10_V_i_full_n),
    .i_write(ap_channel_done_padded_10_V),
    .t_empty_n(padded_10_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_11_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_11_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_11_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_11_V_d0),
    .i_q0(padded_11_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_11_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_11_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_11_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_11_V_d1),
    .i_q1(padded_11_V_i_q1),
    .t_address0(resample_U0_square_image_11_V_address0),
    .t_ce0(resample_U0_square_image_11_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_11_V_t_q0),
    .t_address1(resample_U0_square_image_11_V_address1),
    .t_ce1(resample_U0_square_image_11_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_11_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_11_V_i_full_n),
    .i_write(ap_channel_done_padded_11_V),
    .t_empty_n(padded_11_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_12_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_12_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_12_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_12_V_d0),
    .i_q0(padded_12_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_12_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_12_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_12_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_12_V_d1),
    .i_q1(padded_12_V_i_q1),
    .t_address0(resample_U0_square_image_12_V_address0),
    .t_ce0(resample_U0_square_image_12_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_12_V_t_q0),
    .t_address1(resample_U0_square_image_12_V_address1),
    .t_ce1(resample_U0_square_image_12_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_12_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_12_V_i_full_n),
    .i_write(ap_channel_done_padded_12_V),
    .t_empty_n(padded_12_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_13_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_13_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_13_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_13_V_d0),
    .i_q0(padded_13_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_13_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_13_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_13_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_13_V_d1),
    .i_q1(padded_13_V_i_q1),
    .t_address0(resample_U0_square_image_13_V_address0),
    .t_ce0(resample_U0_square_image_13_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_13_V_t_q0),
    .t_address1(resample_U0_square_image_13_V_address1),
    .t_ce1(resample_U0_square_image_13_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_13_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_13_V_i_full_n),
    .i_write(ap_channel_done_padded_13_V),
    .t_empty_n(padded_13_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_14_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_14_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_14_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_14_V_d0),
    .i_q0(padded_14_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_14_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_14_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_14_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_14_V_d1),
    .i_q1(padded_14_V_i_q1),
    .t_address0(resample_U0_square_image_14_V_address0),
    .t_ce0(resample_U0_square_image_14_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_14_V_t_q0),
    .t_address1(resample_U0_square_image_14_V_address1),
    .t_ce1(resample_U0_square_image_14_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_14_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_14_V_i_full_n),
    .i_write(ap_channel_done_padded_14_V),
    .t_empty_n(padded_14_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_15_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_15_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_15_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_15_V_d0),
    .i_q0(padded_15_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_15_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_15_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_15_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_15_V_d1),
    .i_q1(padded_15_V_i_q1),
    .t_address0(resample_U0_square_image_15_V_address0),
    .t_ce0(resample_U0_square_image_15_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_15_V_t_q0),
    .t_address1(resample_U0_square_image_15_V_address1),
    .t_ce1(resample_U0_square_image_15_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_15_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_15_V_i_full_n),
    .i_write(ap_channel_done_padded_15_V),
    .t_empty_n(padded_15_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_16_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_16_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_16_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_16_V_d0),
    .i_q0(padded_16_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_16_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_16_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_16_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_16_V_d1),
    .i_q1(padded_16_V_i_q1),
    .t_address0(resample_U0_square_image_16_V_address0),
    .t_ce0(resample_U0_square_image_16_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_16_V_t_q0),
    .t_address1(resample_U0_square_image_16_V_address1),
    .t_ce1(resample_U0_square_image_16_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_16_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_16_V_i_full_n),
    .i_write(ap_channel_done_padded_16_V),
    .t_empty_n(padded_16_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_17_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_17_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_17_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_17_V_d0),
    .i_q0(padded_17_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_17_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_17_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_17_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_17_V_d1),
    .i_q1(padded_17_V_i_q1),
    .t_address0(resample_U0_square_image_17_V_address0),
    .t_ce0(resample_U0_square_image_17_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_17_V_t_q0),
    .t_address1(resample_U0_square_image_17_V_address1),
    .t_ce1(resample_U0_square_image_17_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_17_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_17_V_i_full_n),
    .i_write(ap_channel_done_padded_17_V),
    .t_empty_n(padded_17_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_18_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_18_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_18_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_18_V_d0),
    .i_q0(padded_18_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_18_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_18_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_18_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_18_V_d1),
    .i_q1(padded_18_V_i_q1),
    .t_address0(resample_U0_square_image_18_V_address0),
    .t_ce0(resample_U0_square_image_18_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_18_V_t_q0),
    .t_address1(resample_U0_square_image_18_V_address1),
    .t_ce1(resample_U0_square_image_18_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_18_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_18_V_i_full_n),
    .i_write(ap_channel_done_padded_18_V),
    .t_empty_n(padded_18_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_19_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_19_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_19_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_19_V_d0),
    .i_q0(padded_19_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_19_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_19_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_19_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_19_V_d1),
    .i_q1(padded_19_V_i_q1),
    .t_address0(resample_U0_square_image_19_V_address0),
    .t_ce0(resample_U0_square_image_19_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_19_V_t_q0),
    .t_address1(resample_U0_square_image_19_V_address1),
    .t_ce1(resample_U0_square_image_19_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_19_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_19_V_i_full_n),
    .i_write(ap_channel_done_padded_19_V),
    .t_empty_n(padded_19_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_20_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_20_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_20_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_20_V_d0),
    .i_q0(padded_20_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_20_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_20_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_20_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_20_V_d1),
    .i_q1(padded_20_V_i_q1),
    .t_address0(resample_U0_square_image_20_V_address0),
    .t_ce0(resample_U0_square_image_20_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_20_V_t_q0),
    .t_address1(resample_U0_square_image_20_V_address1),
    .t_ce1(resample_U0_square_image_20_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_20_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_20_V_i_full_n),
    .i_write(ap_channel_done_padded_20_V),
    .t_empty_n(padded_20_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_21_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_21_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_21_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_21_V_d0),
    .i_q0(padded_21_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_21_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_21_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_21_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_21_V_d1),
    .i_q1(padded_21_V_i_q1),
    .t_address0(resample_U0_square_image_21_V_address0),
    .t_ce0(resample_U0_square_image_21_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_21_V_t_q0),
    .t_address1(resample_U0_square_image_21_V_address1),
    .t_ce1(resample_U0_square_image_21_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_21_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_21_V_i_full_n),
    .i_write(ap_channel_done_padded_21_V),
    .t_empty_n(padded_21_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_22_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_22_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_22_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_22_V_d0),
    .i_q0(padded_22_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_22_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_22_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_22_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_22_V_d1),
    .i_q1(padded_22_V_i_q1),
    .t_address0(resample_U0_square_image_22_V_address0),
    .t_ce0(resample_U0_square_image_22_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_22_V_t_q0),
    .t_address1(resample_U0_square_image_22_V_address1),
    .t_ce1(resample_U0_square_image_22_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_22_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_22_V_i_full_n),
    .i_write(ap_channel_done_padded_22_V),
    .t_empty_n(padded_22_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_23_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_23_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_23_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_23_V_d0),
    .i_q0(padded_23_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_23_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_23_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_23_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_23_V_d1),
    .i_q1(padded_23_V_i_q1),
    .t_address0(resample_U0_square_image_23_V_address0),
    .t_ce0(resample_U0_square_image_23_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_23_V_t_q0),
    .t_address1(resample_U0_square_image_23_V_address1),
    .t_ce1(resample_U0_square_image_23_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_23_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_23_V_i_full_n),
    .i_write(ap_channel_done_padded_23_V),
    .t_empty_n(padded_23_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_24_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_24_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_24_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_24_V_d0),
    .i_q0(padded_24_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_24_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_24_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_24_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_24_V_d1),
    .i_q1(padded_24_V_i_q1),
    .t_address0(resample_U0_square_image_24_V_address0),
    .t_ce0(resample_U0_square_image_24_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_24_V_t_q0),
    .t_address1(resample_U0_square_image_24_V_address1),
    .t_ce1(resample_U0_square_image_24_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_24_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_24_V_i_full_n),
    .i_write(ap_channel_done_padded_24_V),
    .t_empty_n(padded_24_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_25_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_25_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_25_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_25_V_d0),
    .i_q0(padded_25_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_25_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_25_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_25_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_25_V_d1),
    .i_q1(padded_25_V_i_q1),
    .t_address0(resample_U0_square_image_25_V_address0),
    .t_ce0(resample_U0_square_image_25_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_25_V_t_q0),
    .t_address1(resample_U0_square_image_25_V_address1),
    .t_ce1(resample_U0_square_image_25_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_25_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_25_V_i_full_n),
    .i_write(ap_channel_done_padded_25_V),
    .t_empty_n(padded_25_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_26_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_26_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_26_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_26_V_d0),
    .i_q0(padded_26_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_26_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_26_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_26_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_26_V_d1),
    .i_q1(padded_26_V_i_q1),
    .t_address0(resample_U0_square_image_26_V_address0),
    .t_ce0(resample_U0_square_image_26_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_26_V_t_q0),
    .t_address1(resample_U0_square_image_26_V_address1),
    .t_ce1(resample_U0_square_image_26_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_26_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_26_V_i_full_n),
    .i_write(ap_channel_done_padded_26_V),
    .t_empty_n(padded_26_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_27_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_27_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_27_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_27_V_d0),
    .i_q0(padded_27_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_27_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_27_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_27_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_27_V_d1),
    .i_q1(padded_27_V_i_q1),
    .t_address0(resample_U0_square_image_27_V_address0),
    .t_ce0(resample_U0_square_image_27_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_27_V_t_q0),
    .t_address1(resample_U0_square_image_27_V_address1),
    .t_ce1(resample_U0_square_image_27_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_27_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_27_V_i_full_n),
    .i_write(ap_channel_done_padded_27_V),
    .t_empty_n(padded_27_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_1_V #(
    .DataWidth( 18 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_28_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_28_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_28_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_28_V_d0),
    .i_q0(padded_28_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_28_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_28_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_28_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_28_V_d1),
    .i_q1(padded_28_V_i_q1),
    .t_address0(resample_U0_square_image_28_V_address0),
    .t_ce0(resample_U0_square_image_28_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(padded_28_V_t_q0),
    .t_address1(resample_U0_square_image_28_V_address1),
    .t_ce1(resample_U0_square_image_28_V_ce1),
    .t_we1(1'b0),
    .t_d1(18'd0),
    .t_q1(padded_28_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_28_V_i_full_n),
    .i_write(ap_channel_done_padded_28_V),
    .t_empty_n(padded_28_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_padded_0_V #(
    .DataWidth( 1 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
padded_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(efficient_pad_n_1cha_U0_out_image_29_V_address0),
    .i_ce0(efficient_pad_n_1cha_U0_out_image_29_V_ce0),
    .i_we0(efficient_pad_n_1cha_U0_out_image_29_V_we0),
    .i_d0(efficient_pad_n_1cha_U0_out_image_29_V_d0),
    .i_q0(padded_29_V_i_q0),
    .i_address1(efficient_pad_n_1cha_U0_out_image_29_V_address1),
    .i_ce1(efficient_pad_n_1cha_U0_out_image_29_V_ce1),
    .i_we1(efficient_pad_n_1cha_U0_out_image_29_V_we1),
    .i_d1(efficient_pad_n_1cha_U0_out_image_29_V_d1),
    .i_q1(padded_29_V_i_q1),
    .t_address0(resample_U0_square_image_29_V_address0),
    .t_ce0(resample_U0_square_image_29_V_ce0),
    .t_we0(1'b0),
    .t_d0(1'd0),
    .t_q0(padded_29_V_t_q0),
    .t_address1(resample_U0_square_image_29_V_address1),
    .t_ce1(resample_U0_square_image_29_V_ce1),
    .t_we1(1'b0),
    .t_d1(1'd0),
    .t_q1(padded_29_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_29_V_i_full_n),
    .i_write(ap_channel_done_padded_29_V),
    .t_empty_n(padded_29_V_t_empty_n),
    .t_read(resample_U0_ap_ready)
);

CNN_resampled_0_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_0_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_0_0_V_address0),
    .i_ce0(resample_U0_resampled_0_0_V_ce0),
    .i_we0(resample_U0_resampled_0_0_V_we0),
    .i_d0(resample_U0_resampled_0_0_V_d0),
    .i_q0(resampled_0_0_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_0_0_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_0_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_0_0_V_i_full_n),
    .i_write(ap_channel_done_resampled_0_0_V),
    .t_empty_n(resampled_0_0_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_resampled_0_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_0_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_0_1_V_address0),
    .i_ce0(resample_U0_resampled_0_1_V_ce0),
    .i_we0(resample_U0_resampled_0_1_V_we0),
    .i_d0(resample_U0_resampled_0_1_V_d0),
    .i_q0(resampled_0_1_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_0_1_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_0_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_0_1_V_i_full_n),
    .i_write(ap_channel_done_resampled_0_1_V),
    .t_empty_n(resampled_0_1_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_resampled_0_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_0_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_0_2_V_address0),
    .i_ce0(resample_U0_resampled_0_2_V_ce0),
    .i_we0(resample_U0_resampled_0_2_V_we0),
    .i_d0(resample_U0_resampled_0_2_V_d0),
    .i_q0(resampled_0_2_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_0_2_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_0_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_0_2_V_i_full_n),
    .i_write(ap_channel_done_resampled_0_2_V),
    .t_empty_n(resampled_0_2_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_resampled_0_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_1_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_1_0_V_address0),
    .i_ce0(resample_U0_resampled_1_0_V_ce0),
    .i_we0(resample_U0_resampled_1_0_V_we0),
    .i_d0(resample_U0_resampled_1_0_V_d0),
    .i_q0(resampled_1_0_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_1_0_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_1_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_1_0_V_i_full_n),
    .i_write(ap_channel_done_resampled_1_0_V),
    .t_empty_n(resampled_1_0_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_resampled_0_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_1_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_1_1_V_address0),
    .i_ce0(resample_U0_resampled_1_1_V_ce0),
    .i_we0(resample_U0_resampled_1_1_V_we0),
    .i_d0(resample_U0_resampled_1_1_V_d0),
    .i_q0(resampled_1_1_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_1_1_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_1_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_1_1_V_i_full_n),
    .i_write(ap_channel_done_resampled_1_1_V),
    .t_empty_n(resampled_1_1_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_resampled_0_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_1_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_1_2_V_address0),
    .i_ce0(resample_U0_resampled_1_2_V_ce0),
    .i_we0(resample_U0_resampled_1_2_V_we0),
    .i_d0(resample_U0_resampled_1_2_V_d0),
    .i_q0(resampled_1_2_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_1_2_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_1_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_1_2_V_i_full_n),
    .i_write(ap_channel_done_resampled_1_2_V),
    .t_empty_n(resampled_1_2_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_resampled_0_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_2_0_V_address0),
    .i_ce0(resample_U0_resampled_2_0_V_ce0),
    .i_we0(resample_U0_resampled_2_0_V_we0),
    .i_d0(resample_U0_resampled_2_0_V_d0),
    .i_q0(resampled_2_0_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_2_0_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_2_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_2_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_2_0_V_i_full_n),
    .i_write(ap_channel_done_resampled_2_0_V),
    .t_empty_n(resampled_2_0_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_resampled_0_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_2_1_V_address0),
    .i_ce0(resample_U0_resampled_2_1_V_ce0),
    .i_we0(resample_U0_resampled_2_1_V_we0),
    .i_d0(resample_U0_resampled_2_1_V_d0),
    .i_q0(resampled_2_1_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_2_1_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_2_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_2_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_2_1_V_i_full_n),
    .i_write(ap_channel_done_resampled_2_1_V),
    .t_empty_n(resampled_2_1_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_resampled_0_0_V #(
    .DataWidth( 18 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
resampled_2_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_U0_resampled_2_2_V_address0),
    .i_ce0(resample_U0_resampled_2_2_V_ce0),
    .i_we0(resample_U0_resampled_2_2_V_we0),
    .i_d0(resample_U0_resampled_2_2_V_d0),
    .i_q0(resampled_2_2_V_i_q0),
    .t_address0(conv2d_3x3_1chan_rev_U0_in_image_2_2_V_address0),
    .t_ce0(conv2d_3x3_1chan_rev_U0_in_image_2_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(18'd0),
    .t_q0(resampled_2_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_2_2_V_i_full_n),
    .i_write(ap_channel_done_resampled_2_2_V),
    .t_empty_n(resampled_2_2_V_t_empty_n),
    .t_read(conv2d_3x3_1chan_rev_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_0_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_0_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_0_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_0_V_d0),
    .i_q0(conv_0_V_i_q0),
    .t_address0(batch_norm_U0_in_image_0_V_address0),
    .t_ce0(batch_norm_U0_in_image_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_0_V_i_full_n),
    .i_write(ap_channel_done_conv_0_V),
    .t_empty_n(conv_0_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_1_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_1_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_1_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_1_V_d0),
    .i_q0(conv_1_V_i_q0),
    .t_address0(batch_norm_U0_in_image_1_V_address0),
    .t_ce0(batch_norm_U0_in_image_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_1_V_i_full_n),
    .i_write(ap_channel_done_conv_1_V),
    .t_empty_n(conv_1_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_2_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_2_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_2_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_2_V_d0),
    .i_q0(conv_2_V_i_q0),
    .t_address0(batch_norm_U0_in_image_2_V_address0),
    .t_ce0(batch_norm_U0_in_image_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_2_V_i_full_n),
    .i_write(ap_channel_done_conv_2_V),
    .t_empty_n(conv_2_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_3_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_3_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_3_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_3_V_d0),
    .i_q0(conv_3_V_i_q0),
    .t_address0(batch_norm_U0_in_image_3_V_address0),
    .t_ce0(batch_norm_U0_in_image_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_3_V_i_full_n),
    .i_write(ap_channel_done_conv_3_V),
    .t_empty_n(conv_3_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_4_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_4_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_4_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_4_V_d0),
    .i_q0(conv_4_V_i_q0),
    .t_address0(batch_norm_U0_in_image_4_V_address0),
    .t_ce0(batch_norm_U0_in_image_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_4_V_i_full_n),
    .i_write(ap_channel_done_conv_4_V),
    .t_empty_n(conv_4_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_5_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_5_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_5_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_5_V_d0),
    .i_q0(conv_5_V_i_q0),
    .t_address0(batch_norm_U0_in_image_5_V_address0),
    .t_ce0(batch_norm_U0_in_image_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_5_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_5_V_i_full_n),
    .i_write(ap_channel_done_conv_5_V),
    .t_empty_n(conv_5_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_6_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_6_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_6_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_6_V_d0),
    .i_q0(conv_6_V_i_q0),
    .t_address0(batch_norm_U0_in_image_6_V_address0),
    .t_ce0(batch_norm_U0_in_image_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_6_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_6_V_i_full_n),
    .i_write(ap_channel_done_conv_6_V),
    .t_empty_n(conv_6_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_7_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_7_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_7_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_7_V_d0),
    .i_q0(conv_7_V_i_q0),
    .t_address0(batch_norm_U0_in_image_7_V_address0),
    .t_ce0(batch_norm_U0_in_image_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_7_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_7_V_i_full_n),
    .i_write(ap_channel_done_conv_7_V),
    .t_empty_n(conv_7_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_8_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_8_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_8_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_8_V_d0),
    .i_q0(conv_8_V_i_q0),
    .t_address0(batch_norm_U0_in_image_8_V_address0),
    .t_ce0(batch_norm_U0_in_image_8_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_8_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_8_V_i_full_n),
    .i_write(ap_channel_done_conv_8_V),
    .t_empty_n(conv_8_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_9_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_9_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_9_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_9_V_d0),
    .i_q0(conv_9_V_i_q0),
    .t_address0(batch_norm_U0_in_image_9_V_address0),
    .t_ce0(batch_norm_U0_in_image_9_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_9_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_9_V_i_full_n),
    .i_write(ap_channel_done_conv_9_V),
    .t_empty_n(conv_9_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_10_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_10_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_10_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_10_V_d0),
    .i_q0(conv_10_V_i_q0),
    .t_address0(batch_norm_U0_in_image_10_V_address0),
    .t_ce0(batch_norm_U0_in_image_10_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_10_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_10_V_i_full_n),
    .i_write(ap_channel_done_conv_10_V),
    .t_empty_n(conv_10_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_11_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_11_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_11_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_11_V_d0),
    .i_q0(conv_11_V_i_q0),
    .t_address0(batch_norm_U0_in_image_11_V_address0),
    .t_ce0(batch_norm_U0_in_image_11_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_11_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_11_V_i_full_n),
    .i_write(ap_channel_done_conv_11_V),
    .t_empty_n(conv_11_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_12_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_12_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_12_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_12_V_d0),
    .i_q0(conv_12_V_i_q0),
    .t_address0(batch_norm_U0_in_image_12_V_address0),
    .t_ce0(batch_norm_U0_in_image_12_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_12_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_12_V_i_full_n),
    .i_write(ap_channel_done_conv_12_V),
    .t_empty_n(conv_12_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_13_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_13_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_13_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_13_V_d0),
    .i_q0(conv_13_V_i_q0),
    .t_address0(batch_norm_U0_in_image_13_V_address0),
    .t_ce0(batch_norm_U0_in_image_13_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_13_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_13_V_i_full_n),
    .i_write(ap_channel_done_conv_13_V),
    .t_empty_n(conv_13_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_14_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_14_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_14_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_14_V_d0),
    .i_q0(conv_14_V_i_q0),
    .t_address0(batch_norm_U0_in_image_14_V_address0),
    .t_ce0(batch_norm_U0_in_image_14_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_14_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_14_V_i_full_n),
    .i_write(ap_channel_done_conv_14_V),
    .t_empty_n(conv_14_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_15_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_15_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_15_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_15_V_d0),
    .i_q0(conv_15_V_i_q0),
    .t_address0(batch_norm_U0_in_image_15_V_address0),
    .t_ce0(batch_norm_U0_in_image_15_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_15_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_15_V_i_full_n),
    .i_write(ap_channel_done_conv_15_V),
    .t_empty_n(conv_15_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_16_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_16_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_16_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_16_V_d0),
    .i_q0(conv_16_V_i_q0),
    .t_address0(batch_norm_U0_in_image_16_V_address0),
    .t_ce0(batch_norm_U0_in_image_16_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_16_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_16_V_i_full_n),
    .i_write(ap_channel_done_conv_16_V),
    .t_empty_n(conv_16_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_17_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_17_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_17_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_17_V_d0),
    .i_q0(conv_17_V_i_q0),
    .t_address0(batch_norm_U0_in_image_17_V_address0),
    .t_ce0(batch_norm_U0_in_image_17_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_17_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_17_V_i_full_n),
    .i_write(ap_channel_done_conv_17_V),
    .t_empty_n(conv_17_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_18_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_18_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_18_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_18_V_d0),
    .i_q0(conv_18_V_i_q0),
    .t_address0(batch_norm_U0_in_image_18_V_address0),
    .t_ce0(batch_norm_U0_in_image_18_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_18_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_18_V_i_full_n),
    .i_write(ap_channel_done_conv_18_V),
    .t_empty_n(conv_18_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_19_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_19_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_19_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_19_V_d0),
    .i_q0(conv_19_V_i_q0),
    .t_address0(batch_norm_U0_in_image_19_V_address0),
    .t_ce0(batch_norm_U0_in_image_19_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_19_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_19_V_i_full_n),
    .i_write(ap_channel_done_conv_19_V),
    .t_empty_n(conv_19_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_20_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_20_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_20_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_20_V_d0),
    .i_q0(conv_20_V_i_q0),
    .t_address0(batch_norm_U0_in_image_20_V_address0),
    .t_ce0(batch_norm_U0_in_image_20_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_20_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_20_V_i_full_n),
    .i_write(ap_channel_done_conv_20_V),
    .t_empty_n(conv_20_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_21_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_21_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_21_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_21_V_d0),
    .i_q0(conv_21_V_i_q0),
    .t_address0(batch_norm_U0_in_image_21_V_address0),
    .t_ce0(batch_norm_U0_in_image_21_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_21_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_21_V_i_full_n),
    .i_write(ap_channel_done_conv_21_V),
    .t_empty_n(conv_21_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_22_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_22_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_22_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_22_V_d0),
    .i_q0(conv_22_V_i_q0),
    .t_address0(batch_norm_U0_in_image_22_V_address0),
    .t_ce0(batch_norm_U0_in_image_22_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_22_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_22_V_i_full_n),
    .i_write(ap_channel_done_conv_22_V),
    .t_empty_n(conv_22_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_23_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_23_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_23_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_23_V_d0),
    .i_q0(conv_23_V_i_q0),
    .t_address0(batch_norm_U0_in_image_23_V_address0),
    .t_ce0(batch_norm_U0_in_image_23_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_23_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_23_V_i_full_n),
    .i_write(ap_channel_done_conv_23_V),
    .t_empty_n(conv_23_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_24_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_24_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_24_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_24_V_d0),
    .i_q0(conv_24_V_i_q0),
    .t_address0(batch_norm_U0_in_image_24_V_address0),
    .t_ce0(batch_norm_U0_in_image_24_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_24_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_24_V_i_full_n),
    .i_write(ap_channel_done_conv_24_V),
    .t_empty_n(conv_24_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_25_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_25_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_25_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_25_V_d0),
    .i_q0(conv_25_V_i_q0),
    .t_address0(batch_norm_U0_in_image_25_V_address0),
    .t_ce0(batch_norm_U0_in_image_25_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_25_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_25_V_i_full_n),
    .i_write(ap_channel_done_conv_25_V),
    .t_empty_n(conv_25_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_26_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_26_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_26_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_26_V_d0),
    .i_q0(conv_26_V_i_q0),
    .t_address0(batch_norm_U0_in_image_26_V_address0),
    .t_ce0(batch_norm_U0_in_image_26_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_26_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_26_V_i_full_n),
    .i_write(ap_channel_done_conv_26_V),
    .t_empty_n(conv_26_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_conv_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
conv_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(conv2d_3x3_1chan_rev_U0_out_image_27_V_address0),
    .i_ce0(conv2d_3x3_1chan_rev_U0_out_image_27_V_ce0),
    .i_we0(conv2d_3x3_1chan_rev_U0_out_image_27_V_we0),
    .i_d0(conv2d_3x3_1chan_rev_U0_out_image_27_V_d0),
    .i_q0(conv_27_V_i_q0),
    .t_address0(batch_norm_U0_in_image_27_V_address0),
    .t_ce0(batch_norm_U0_in_image_27_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(conv_27_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(conv_27_V_i_full_n),
    .i_write(ap_channel_done_conv_27_V),
    .t_empty_n(conv_27_V_t_empty_n),
    .t_read(batch_norm_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_0_V_address0),
    .i_ce0(batch_norm_U0_out_image_0_V_ce0),
    .i_we0(batch_norm_U0_out_image_0_V_we0),
    .i_d0(batch_norm_U0_out_image_0_V_d0),
    .i_q0(batchnorm_0_V_i_q0),
    .t_address0(relu_U0_in_features_0_V_address0),
    .t_ce0(relu_U0_in_features_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_0_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_0_V),
    .t_empty_n(batchnorm_0_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_1_V_address0),
    .i_ce0(batch_norm_U0_out_image_1_V_ce0),
    .i_we0(batch_norm_U0_out_image_1_V_we0),
    .i_d0(batch_norm_U0_out_image_1_V_d0),
    .i_q0(batchnorm_1_V_i_q0),
    .t_address0(relu_U0_in_features_1_V_address0),
    .t_ce0(relu_U0_in_features_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_1_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_1_V),
    .t_empty_n(batchnorm_1_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_2_V_address0),
    .i_ce0(batch_norm_U0_out_image_2_V_ce0),
    .i_we0(batch_norm_U0_out_image_2_V_we0),
    .i_d0(batch_norm_U0_out_image_2_V_d0),
    .i_q0(batchnorm_2_V_i_q0),
    .t_address0(relu_U0_in_features_2_V_address0),
    .t_ce0(relu_U0_in_features_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_2_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_2_V),
    .t_empty_n(batchnorm_2_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_3_V_address0),
    .i_ce0(batch_norm_U0_out_image_3_V_ce0),
    .i_we0(batch_norm_U0_out_image_3_V_we0),
    .i_d0(batch_norm_U0_out_image_3_V_d0),
    .i_q0(batchnorm_3_V_i_q0),
    .t_address0(relu_U0_in_features_3_V_address0),
    .t_ce0(relu_U0_in_features_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_3_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_3_V),
    .t_empty_n(batchnorm_3_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_4_V_address0),
    .i_ce0(batch_norm_U0_out_image_4_V_ce0),
    .i_we0(batch_norm_U0_out_image_4_V_we0),
    .i_d0(batch_norm_U0_out_image_4_V_d0),
    .i_q0(batchnorm_4_V_i_q0),
    .t_address0(relu_U0_in_features_4_V_address0),
    .t_ce0(relu_U0_in_features_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_4_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_4_V),
    .t_empty_n(batchnorm_4_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_5_V_address0),
    .i_ce0(batch_norm_U0_out_image_5_V_ce0),
    .i_we0(batch_norm_U0_out_image_5_V_we0),
    .i_d0(batch_norm_U0_out_image_5_V_d0),
    .i_q0(batchnorm_5_V_i_q0),
    .t_address0(relu_U0_in_features_5_V_address0),
    .t_ce0(relu_U0_in_features_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_5_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_5_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_5_V),
    .t_empty_n(batchnorm_5_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_6_V_address0),
    .i_ce0(batch_norm_U0_out_image_6_V_ce0),
    .i_we0(batch_norm_U0_out_image_6_V_we0),
    .i_d0(batch_norm_U0_out_image_6_V_d0),
    .i_q0(batchnorm_6_V_i_q0),
    .t_address0(relu_U0_in_features_6_V_address0),
    .t_ce0(relu_U0_in_features_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_6_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_6_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_6_V),
    .t_empty_n(batchnorm_6_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_7_V_address0),
    .i_ce0(batch_norm_U0_out_image_7_V_ce0),
    .i_we0(batch_norm_U0_out_image_7_V_we0),
    .i_d0(batch_norm_U0_out_image_7_V_d0),
    .i_q0(batchnorm_7_V_i_q0),
    .t_address0(relu_U0_in_features_7_V_address0),
    .t_ce0(relu_U0_in_features_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_7_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_7_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_7_V),
    .t_empty_n(batchnorm_7_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_8_V_address0),
    .i_ce0(batch_norm_U0_out_image_8_V_ce0),
    .i_we0(batch_norm_U0_out_image_8_V_we0),
    .i_d0(batch_norm_U0_out_image_8_V_d0),
    .i_q0(batchnorm_8_V_i_q0),
    .t_address0(relu_U0_in_features_8_V_address0),
    .t_ce0(relu_U0_in_features_8_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_8_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_8_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_8_V),
    .t_empty_n(batchnorm_8_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_9_V_address0),
    .i_ce0(batch_norm_U0_out_image_9_V_ce0),
    .i_we0(batch_norm_U0_out_image_9_V_we0),
    .i_d0(batch_norm_U0_out_image_9_V_d0),
    .i_q0(batchnorm_9_V_i_q0),
    .t_address0(relu_U0_in_features_9_V_address0),
    .t_ce0(relu_U0_in_features_9_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_9_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_9_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_9_V),
    .t_empty_n(batchnorm_9_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_10_V_address0),
    .i_ce0(batch_norm_U0_out_image_10_V_ce0),
    .i_we0(batch_norm_U0_out_image_10_V_we0),
    .i_d0(batch_norm_U0_out_image_10_V_d0),
    .i_q0(batchnorm_10_V_i_q0),
    .t_address0(relu_U0_in_features_10_V_address0),
    .t_ce0(relu_U0_in_features_10_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_10_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_10_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_10_V),
    .t_empty_n(batchnorm_10_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_11_V_address0),
    .i_ce0(batch_norm_U0_out_image_11_V_ce0),
    .i_we0(batch_norm_U0_out_image_11_V_we0),
    .i_d0(batch_norm_U0_out_image_11_V_d0),
    .i_q0(batchnorm_11_V_i_q0),
    .t_address0(relu_U0_in_features_11_V_address0),
    .t_ce0(relu_U0_in_features_11_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_11_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_11_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_11_V),
    .t_empty_n(batchnorm_11_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_12_V_address0),
    .i_ce0(batch_norm_U0_out_image_12_V_ce0),
    .i_we0(batch_norm_U0_out_image_12_V_we0),
    .i_d0(batch_norm_U0_out_image_12_V_d0),
    .i_q0(batchnorm_12_V_i_q0),
    .t_address0(relu_U0_in_features_12_V_address0),
    .t_ce0(relu_U0_in_features_12_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_12_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_12_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_12_V),
    .t_empty_n(batchnorm_12_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_13_V_address0),
    .i_ce0(batch_norm_U0_out_image_13_V_ce0),
    .i_we0(batch_norm_U0_out_image_13_V_we0),
    .i_d0(batch_norm_U0_out_image_13_V_d0),
    .i_q0(batchnorm_13_V_i_q0),
    .t_address0(relu_U0_in_features_13_V_address0),
    .t_ce0(relu_U0_in_features_13_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_13_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_13_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_13_V),
    .t_empty_n(batchnorm_13_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_14_V_address0),
    .i_ce0(batch_norm_U0_out_image_14_V_ce0),
    .i_we0(batch_norm_U0_out_image_14_V_we0),
    .i_d0(batch_norm_U0_out_image_14_V_d0),
    .i_q0(batchnorm_14_V_i_q0),
    .t_address0(relu_U0_in_features_14_V_address0),
    .t_ce0(relu_U0_in_features_14_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_14_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_14_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_14_V),
    .t_empty_n(batchnorm_14_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_15_V_address0),
    .i_ce0(batch_norm_U0_out_image_15_V_ce0),
    .i_we0(batch_norm_U0_out_image_15_V_we0),
    .i_d0(batch_norm_U0_out_image_15_V_d0),
    .i_q0(batchnorm_15_V_i_q0),
    .t_address0(relu_U0_in_features_15_V_address0),
    .t_ce0(relu_U0_in_features_15_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_15_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_15_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_15_V),
    .t_empty_n(batchnorm_15_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_16_V_address0),
    .i_ce0(batch_norm_U0_out_image_16_V_ce0),
    .i_we0(batch_norm_U0_out_image_16_V_we0),
    .i_d0(batch_norm_U0_out_image_16_V_d0),
    .i_q0(batchnorm_16_V_i_q0),
    .t_address0(relu_U0_in_features_16_V_address0),
    .t_ce0(relu_U0_in_features_16_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_16_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_16_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_16_V),
    .t_empty_n(batchnorm_16_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_17_V_address0),
    .i_ce0(batch_norm_U0_out_image_17_V_ce0),
    .i_we0(batch_norm_U0_out_image_17_V_we0),
    .i_d0(batch_norm_U0_out_image_17_V_d0),
    .i_q0(batchnorm_17_V_i_q0),
    .t_address0(relu_U0_in_features_17_V_address0),
    .t_ce0(relu_U0_in_features_17_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_17_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_17_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_17_V),
    .t_empty_n(batchnorm_17_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_18_V_address0),
    .i_ce0(batch_norm_U0_out_image_18_V_ce0),
    .i_we0(batch_norm_U0_out_image_18_V_we0),
    .i_d0(batch_norm_U0_out_image_18_V_d0),
    .i_q0(batchnorm_18_V_i_q0),
    .t_address0(relu_U0_in_features_18_V_address0),
    .t_ce0(relu_U0_in_features_18_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_18_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_18_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_18_V),
    .t_empty_n(batchnorm_18_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_19_V_address0),
    .i_ce0(batch_norm_U0_out_image_19_V_ce0),
    .i_we0(batch_norm_U0_out_image_19_V_we0),
    .i_d0(batch_norm_U0_out_image_19_V_d0),
    .i_q0(batchnorm_19_V_i_q0),
    .t_address0(relu_U0_in_features_19_V_address0),
    .t_ce0(relu_U0_in_features_19_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_19_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_19_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_19_V),
    .t_empty_n(batchnorm_19_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_20_V_address0),
    .i_ce0(batch_norm_U0_out_image_20_V_ce0),
    .i_we0(batch_norm_U0_out_image_20_V_we0),
    .i_d0(batch_norm_U0_out_image_20_V_d0),
    .i_q0(batchnorm_20_V_i_q0),
    .t_address0(relu_U0_in_features_20_V_address0),
    .t_ce0(relu_U0_in_features_20_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_20_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_20_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_20_V),
    .t_empty_n(batchnorm_20_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_21_V_address0),
    .i_ce0(batch_norm_U0_out_image_21_V_ce0),
    .i_we0(batch_norm_U0_out_image_21_V_we0),
    .i_d0(batch_norm_U0_out_image_21_V_d0),
    .i_q0(batchnorm_21_V_i_q0),
    .t_address0(relu_U0_in_features_21_V_address0),
    .t_ce0(relu_U0_in_features_21_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_21_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_21_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_21_V),
    .t_empty_n(batchnorm_21_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_22_V_address0),
    .i_ce0(batch_norm_U0_out_image_22_V_ce0),
    .i_we0(batch_norm_U0_out_image_22_V_we0),
    .i_d0(batch_norm_U0_out_image_22_V_d0),
    .i_q0(batchnorm_22_V_i_q0),
    .t_address0(relu_U0_in_features_22_V_address0),
    .t_ce0(relu_U0_in_features_22_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_22_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_22_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_22_V),
    .t_empty_n(batchnorm_22_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_23_V_address0),
    .i_ce0(batch_norm_U0_out_image_23_V_ce0),
    .i_we0(batch_norm_U0_out_image_23_V_we0),
    .i_d0(batch_norm_U0_out_image_23_V_d0),
    .i_q0(batchnorm_23_V_i_q0),
    .t_address0(relu_U0_in_features_23_V_address0),
    .t_ce0(relu_U0_in_features_23_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_23_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_23_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_23_V),
    .t_empty_n(batchnorm_23_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_24_V_address0),
    .i_ce0(batch_norm_U0_out_image_24_V_ce0),
    .i_we0(batch_norm_U0_out_image_24_V_we0),
    .i_d0(batch_norm_U0_out_image_24_V_d0),
    .i_q0(batchnorm_24_V_i_q0),
    .t_address0(relu_U0_in_features_24_V_address0),
    .t_ce0(relu_U0_in_features_24_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_24_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_24_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_24_V),
    .t_empty_n(batchnorm_24_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_25_V_address0),
    .i_ce0(batch_norm_U0_out_image_25_V_ce0),
    .i_we0(batch_norm_U0_out_image_25_V_we0),
    .i_d0(batch_norm_U0_out_image_25_V_d0),
    .i_q0(batchnorm_25_V_i_q0),
    .t_address0(relu_U0_in_features_25_V_address0),
    .t_ce0(relu_U0_in_features_25_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_25_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_25_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_25_V),
    .t_empty_n(batchnorm_25_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_26_V_address0),
    .i_ce0(batch_norm_U0_out_image_26_V_ce0),
    .i_we0(batch_norm_U0_out_image_26_V_we0),
    .i_d0(batch_norm_U0_out_image_26_V_d0),
    .i_q0(batchnorm_26_V_i_q0),
    .t_address0(relu_U0_in_features_26_V_address0),
    .t_ce0(relu_U0_in_features_26_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_26_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_26_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_26_V),
    .t_empty_n(batchnorm_26_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_batchnorm_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
batchnorm_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(batch_norm_U0_out_image_27_V_address0),
    .i_ce0(batch_norm_U0_out_image_27_V_ce0),
    .i_we0(batch_norm_U0_out_image_27_V_we0),
    .i_d0(batch_norm_U0_out_image_27_V_d0),
    .i_q0(batchnorm_27_V_i_q0),
    .t_address0(relu_U0_in_features_27_V_address0),
    .t_ce0(relu_U0_in_features_27_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(batchnorm_27_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(batchnorm_27_V_i_full_n),
    .i_write(ap_channel_done_batchnorm_27_V),
    .t_empty_n(batchnorm_27_V_t_empty_n),
    .t_read(relu_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_0_V_address0),
    .i_ce0(relu_U0_activations_0_V_ce0),
    .i_we0(relu_U0_activations_0_V_we0),
    .i_d0(relu_U0_activations_0_V_d0),
    .i_q0(ReLU_0_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_0_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_0_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_0_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_0_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_0_V_ce1),
    .t_q1(ReLU_0_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_0_V_i_full_n),
    .i_write(ap_channel_done_ReLU_0_V),
    .t_empty_n(ReLU_0_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_1_V_address0),
    .i_ce0(relu_U0_activations_1_V_ce0),
    .i_we0(relu_U0_activations_1_V_we0),
    .i_d0(relu_U0_activations_1_V_d0),
    .i_q0(ReLU_1_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_1_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_1_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_1_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_1_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_1_V_ce1),
    .t_q1(ReLU_1_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_1_V_i_full_n),
    .i_write(ap_channel_done_ReLU_1_V),
    .t_empty_n(ReLU_1_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_2_V_address0),
    .i_ce0(relu_U0_activations_2_V_ce0),
    .i_we0(relu_U0_activations_2_V_we0),
    .i_d0(relu_U0_activations_2_V_d0),
    .i_q0(ReLU_2_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_2_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_2_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_2_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_2_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_2_V_ce1),
    .t_q1(ReLU_2_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_2_V_i_full_n),
    .i_write(ap_channel_done_ReLU_2_V),
    .t_empty_n(ReLU_2_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_3_V_address0),
    .i_ce0(relu_U0_activations_3_V_ce0),
    .i_we0(relu_U0_activations_3_V_we0),
    .i_d0(relu_U0_activations_3_V_d0),
    .i_q0(ReLU_3_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_3_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_3_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_3_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_3_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_3_V_ce1),
    .t_q1(ReLU_3_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_3_V_i_full_n),
    .i_write(ap_channel_done_ReLU_3_V),
    .t_empty_n(ReLU_3_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_4_V_address0),
    .i_ce0(relu_U0_activations_4_V_ce0),
    .i_we0(relu_U0_activations_4_V_we0),
    .i_d0(relu_U0_activations_4_V_d0),
    .i_q0(ReLU_4_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_4_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_4_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_4_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_4_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_4_V_ce1),
    .t_q1(ReLU_4_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_4_V_i_full_n),
    .i_write(ap_channel_done_ReLU_4_V),
    .t_empty_n(ReLU_4_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_5_V_address0),
    .i_ce0(relu_U0_activations_5_V_ce0),
    .i_we0(relu_U0_activations_5_V_we0),
    .i_d0(relu_U0_activations_5_V_d0),
    .i_q0(ReLU_5_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_5_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_5_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_5_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_5_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_5_V_ce1),
    .t_q1(ReLU_5_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_5_V_i_full_n),
    .i_write(ap_channel_done_ReLU_5_V),
    .t_empty_n(ReLU_5_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_6_V_address0),
    .i_ce0(relu_U0_activations_6_V_ce0),
    .i_we0(relu_U0_activations_6_V_we0),
    .i_d0(relu_U0_activations_6_V_d0),
    .i_q0(ReLU_6_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_6_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_6_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_6_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_6_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_6_V_ce1),
    .t_q1(ReLU_6_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_6_V_i_full_n),
    .i_write(ap_channel_done_ReLU_6_V),
    .t_empty_n(ReLU_6_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_7_V_address0),
    .i_ce0(relu_U0_activations_7_V_ce0),
    .i_we0(relu_U0_activations_7_V_we0),
    .i_d0(relu_U0_activations_7_V_d0),
    .i_q0(ReLU_7_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_7_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_7_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_7_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_7_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_7_V_ce1),
    .t_q1(ReLU_7_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_7_V_i_full_n),
    .i_write(ap_channel_done_ReLU_7_V),
    .t_empty_n(ReLU_7_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_8_V_address0),
    .i_ce0(relu_U0_activations_8_V_ce0),
    .i_we0(relu_U0_activations_8_V_we0),
    .i_d0(relu_U0_activations_8_V_d0),
    .i_q0(ReLU_8_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_8_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_8_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_8_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_8_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_8_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_8_V_ce1),
    .t_q1(ReLU_8_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_8_V_i_full_n),
    .i_write(ap_channel_done_ReLU_8_V),
    .t_empty_n(ReLU_8_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_9_V_address0),
    .i_ce0(relu_U0_activations_9_V_ce0),
    .i_we0(relu_U0_activations_9_V_we0),
    .i_d0(relu_U0_activations_9_V_d0),
    .i_q0(ReLU_9_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_9_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_9_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_9_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_9_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_9_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_9_V_ce1),
    .t_q1(ReLU_9_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_9_V_i_full_n),
    .i_write(ap_channel_done_ReLU_9_V),
    .t_empty_n(ReLU_9_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_10_V_address0),
    .i_ce0(relu_U0_activations_10_V_ce0),
    .i_we0(relu_U0_activations_10_V_we0),
    .i_d0(relu_U0_activations_10_V_d0),
    .i_q0(ReLU_10_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_10_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_10_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_10_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_10_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_10_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_10_V_ce1),
    .t_q1(ReLU_10_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_10_V_i_full_n),
    .i_write(ap_channel_done_ReLU_10_V),
    .t_empty_n(ReLU_10_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_11_V_address0),
    .i_ce0(relu_U0_activations_11_V_ce0),
    .i_we0(relu_U0_activations_11_V_we0),
    .i_d0(relu_U0_activations_11_V_d0),
    .i_q0(ReLU_11_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_11_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_11_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_11_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_11_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_11_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_11_V_ce1),
    .t_q1(ReLU_11_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_11_V_i_full_n),
    .i_write(ap_channel_done_ReLU_11_V),
    .t_empty_n(ReLU_11_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_12_V_address0),
    .i_ce0(relu_U0_activations_12_V_ce0),
    .i_we0(relu_U0_activations_12_V_we0),
    .i_d0(relu_U0_activations_12_V_d0),
    .i_q0(ReLU_12_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_12_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_12_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_12_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_12_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_12_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_12_V_ce1),
    .t_q1(ReLU_12_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_12_V_i_full_n),
    .i_write(ap_channel_done_ReLU_12_V),
    .t_empty_n(ReLU_12_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_13_V_address0),
    .i_ce0(relu_U0_activations_13_V_ce0),
    .i_we0(relu_U0_activations_13_V_we0),
    .i_d0(relu_U0_activations_13_V_d0),
    .i_q0(ReLU_13_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_13_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_13_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_13_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_13_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_13_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_13_V_ce1),
    .t_q1(ReLU_13_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_13_V_i_full_n),
    .i_write(ap_channel_done_ReLU_13_V),
    .t_empty_n(ReLU_13_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_14_V_address0),
    .i_ce0(relu_U0_activations_14_V_ce0),
    .i_we0(relu_U0_activations_14_V_we0),
    .i_d0(relu_U0_activations_14_V_d0),
    .i_q0(ReLU_14_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_14_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_14_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_14_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_14_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_14_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_14_V_ce1),
    .t_q1(ReLU_14_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_14_V_i_full_n),
    .i_write(ap_channel_done_ReLU_14_V),
    .t_empty_n(ReLU_14_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_15_V_address0),
    .i_ce0(relu_U0_activations_15_V_ce0),
    .i_we0(relu_U0_activations_15_V_we0),
    .i_d0(relu_U0_activations_15_V_d0),
    .i_q0(ReLU_15_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_15_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_15_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_15_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_15_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_15_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_15_V_ce1),
    .t_q1(ReLU_15_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_15_V_i_full_n),
    .i_write(ap_channel_done_ReLU_15_V),
    .t_empty_n(ReLU_15_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_16_V_address0),
    .i_ce0(relu_U0_activations_16_V_ce0),
    .i_we0(relu_U0_activations_16_V_we0),
    .i_d0(relu_U0_activations_16_V_d0),
    .i_q0(ReLU_16_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_16_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_16_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_16_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_16_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_16_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_16_V_ce1),
    .t_q1(ReLU_16_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_16_V_i_full_n),
    .i_write(ap_channel_done_ReLU_16_V),
    .t_empty_n(ReLU_16_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_17_V_address0),
    .i_ce0(relu_U0_activations_17_V_ce0),
    .i_we0(relu_U0_activations_17_V_we0),
    .i_d0(relu_U0_activations_17_V_d0),
    .i_q0(ReLU_17_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_17_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_17_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_17_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_17_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_17_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_17_V_ce1),
    .t_q1(ReLU_17_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_17_V_i_full_n),
    .i_write(ap_channel_done_ReLU_17_V),
    .t_empty_n(ReLU_17_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_18_V_address0),
    .i_ce0(relu_U0_activations_18_V_ce0),
    .i_we0(relu_U0_activations_18_V_we0),
    .i_d0(relu_U0_activations_18_V_d0),
    .i_q0(ReLU_18_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_18_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_18_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_18_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_18_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_18_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_18_V_ce1),
    .t_q1(ReLU_18_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_18_V_i_full_n),
    .i_write(ap_channel_done_ReLU_18_V),
    .t_empty_n(ReLU_18_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_19_V_address0),
    .i_ce0(relu_U0_activations_19_V_ce0),
    .i_we0(relu_U0_activations_19_V_we0),
    .i_d0(relu_U0_activations_19_V_d0),
    .i_q0(ReLU_19_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_19_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_19_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_19_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_19_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_19_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_19_V_ce1),
    .t_q1(ReLU_19_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_19_V_i_full_n),
    .i_write(ap_channel_done_ReLU_19_V),
    .t_empty_n(ReLU_19_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_20_V_address0),
    .i_ce0(relu_U0_activations_20_V_ce0),
    .i_we0(relu_U0_activations_20_V_we0),
    .i_d0(relu_U0_activations_20_V_d0),
    .i_q0(ReLU_20_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_20_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_20_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_20_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_20_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_20_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_20_V_ce1),
    .t_q1(ReLU_20_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_20_V_i_full_n),
    .i_write(ap_channel_done_ReLU_20_V),
    .t_empty_n(ReLU_20_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_21_V_address0),
    .i_ce0(relu_U0_activations_21_V_ce0),
    .i_we0(relu_U0_activations_21_V_we0),
    .i_d0(relu_U0_activations_21_V_d0),
    .i_q0(ReLU_21_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_21_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_21_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_21_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_21_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_21_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_21_V_ce1),
    .t_q1(ReLU_21_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_21_V_i_full_n),
    .i_write(ap_channel_done_ReLU_21_V),
    .t_empty_n(ReLU_21_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_22_V_address0),
    .i_ce0(relu_U0_activations_22_V_ce0),
    .i_we0(relu_U0_activations_22_V_we0),
    .i_d0(relu_U0_activations_22_V_d0),
    .i_q0(ReLU_22_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_22_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_22_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_22_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_22_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_22_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_22_V_ce1),
    .t_q1(ReLU_22_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_22_V_i_full_n),
    .i_write(ap_channel_done_ReLU_22_V),
    .t_empty_n(ReLU_22_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_23_V_address0),
    .i_ce0(relu_U0_activations_23_V_ce0),
    .i_we0(relu_U0_activations_23_V_we0),
    .i_d0(relu_U0_activations_23_V_d0),
    .i_q0(ReLU_23_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_23_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_23_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_23_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_23_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_23_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_23_V_ce1),
    .t_q1(ReLU_23_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_23_V_i_full_n),
    .i_write(ap_channel_done_ReLU_23_V),
    .t_empty_n(ReLU_23_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_24_V_address0),
    .i_ce0(relu_U0_activations_24_V_ce0),
    .i_we0(relu_U0_activations_24_V_we0),
    .i_d0(relu_U0_activations_24_V_d0),
    .i_q0(ReLU_24_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_24_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_24_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_24_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_24_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_24_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_24_V_ce1),
    .t_q1(ReLU_24_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_24_V_i_full_n),
    .i_write(ap_channel_done_ReLU_24_V),
    .t_empty_n(ReLU_24_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_25_V_address0),
    .i_ce0(relu_U0_activations_25_V_ce0),
    .i_we0(relu_U0_activations_25_V_we0),
    .i_d0(relu_U0_activations_25_V_d0),
    .i_q0(ReLU_25_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_25_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_25_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_25_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_25_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_25_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_25_V_ce1),
    .t_q1(ReLU_25_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_25_V_i_full_n),
    .i_write(ap_channel_done_ReLU_25_V),
    .t_empty_n(ReLU_25_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_26_V_address0),
    .i_ce0(relu_U0_activations_26_V_ce0),
    .i_we0(relu_U0_activations_26_V_we0),
    .i_d0(relu_U0_activations_26_V_d0),
    .i_q0(ReLU_26_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_26_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_26_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_26_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_26_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_26_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_26_V_ce1),
    .t_q1(ReLU_26_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_26_V_i_full_n),
    .i_write(ap_channel_done_ReLU_26_V),
    .t_empty_n(ReLU_26_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_ReLU_0_V #(
    .DataWidth( 48 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
ReLU_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(relu_U0_activations_27_V_address0),
    .i_ce0(relu_U0_activations_27_V_ce0),
    .i_we0(relu_U0_activations_27_V_we0),
    .i_d0(relu_U0_activations_27_V_d0),
    .i_q0(ReLU_27_V_i_q0),
    .i_address1(5'd0),
    .i_ce1(1'b0),
    .i_q1(ReLU_27_V_i_q1),
    .t_address0(max_pool_1chan_U0_in_image_27_V_address0),
    .t_ce0(max_pool_1chan_U0_in_image_27_V_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(ReLU_27_V_t_q0),
    .t_address1(max_pool_1chan_U0_in_image_27_V_address1),
    .t_ce1(max_pool_1chan_U0_in_image_27_V_ce1),
    .t_q1(ReLU_27_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(ReLU_27_V_i_full_n),
    .i_write(ap_channel_done_ReLU_27_V),
    .t_empty_n(ReLU_27_V_t_empty_n),
    .t_read(max_pool_1chan_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_0_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_0_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_0_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_0_V_d0),
    .i_q0(maxpool_0_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_0_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_0_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_0_V_i_full_n),
    .i_write(ap_channel_done_maxpool_0_V),
    .t_empty_n(maxpool_0_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_1_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_1_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_1_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_1_V_d0),
    .i_q0(maxpool_1_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_1_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_1_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_1_V_i_full_n),
    .i_write(ap_channel_done_maxpool_1_V),
    .t_empty_n(maxpool_1_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_2_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_2_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_2_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_2_V_d0),
    .i_q0(maxpool_2_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_2_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_2_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_2_V_i_full_n),
    .i_write(ap_channel_done_maxpool_2_V),
    .t_empty_n(maxpool_2_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_3_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_3_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_3_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_3_V_d0),
    .i_q0(maxpool_3_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_3_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_3_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_3_V_i_full_n),
    .i_write(ap_channel_done_maxpool_3_V),
    .t_empty_n(maxpool_3_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_4_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_4_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_4_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_4_V_d0),
    .i_q0(maxpool_4_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_4_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_4_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_4_V_i_full_n),
    .i_write(ap_channel_done_maxpool_4_V),
    .t_empty_n(maxpool_4_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_5_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_5_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_5_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_5_V_d0),
    .i_q0(maxpool_5_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_5_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_5_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_5_V_i_full_n),
    .i_write(ap_channel_done_maxpool_5_V),
    .t_empty_n(maxpool_5_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_6_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_6_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_6_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_6_V_d0),
    .i_q0(maxpool_6_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_6_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_6_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_6_V_i_full_n),
    .i_write(ap_channel_done_maxpool_6_V),
    .t_empty_n(maxpool_6_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_7_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_7_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_7_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_7_V_d0),
    .i_q0(maxpool_7_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_7_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_7_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_7_V_i_full_n),
    .i_write(ap_channel_done_maxpool_7_V),
    .t_empty_n(maxpool_7_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_8_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_8_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_8_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_8_V_d0),
    .i_q0(maxpool_8_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_8_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_8_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_8_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_8_V_i_full_n),
    .i_write(ap_channel_done_maxpool_8_V),
    .t_empty_n(maxpool_8_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_9_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_9_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_9_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_9_V_d0),
    .i_q0(maxpool_9_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_9_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_9_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_9_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_9_V_i_full_n),
    .i_write(ap_channel_done_maxpool_9_V),
    .t_empty_n(maxpool_9_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_10_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_10_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_10_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_10_V_d0),
    .i_q0(maxpool_10_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_10_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_10_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_10_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_10_V_i_full_n),
    .i_write(ap_channel_done_maxpool_10_V),
    .t_empty_n(maxpool_10_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_11_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_11_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_11_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_11_V_d0),
    .i_q0(maxpool_11_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_11_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_11_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_11_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_11_V_i_full_n),
    .i_write(ap_channel_done_maxpool_11_V),
    .t_empty_n(maxpool_11_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_12_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_12_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_12_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_12_V_d0),
    .i_q0(maxpool_12_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_12_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_12_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_12_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_12_V_i_full_n),
    .i_write(ap_channel_done_maxpool_12_V),
    .t_empty_n(maxpool_12_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_maxpool_0_V #(
    .DataWidth( 25 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
maxpool_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(max_pool_1chan_U0_out_image_13_V_address0),
    .i_ce0(max_pool_1chan_U0_out_image_13_V_ce0),
    .i_we0(max_pool_1chan_U0_out_image_13_V_we0),
    .i_d0(max_pool_1chan_U0_out_image_13_V_d0),
    .i_q0(maxpool_13_V_i_q0),
    .t_address0(pad_for_conv2_U0_in_image_13_V_address0),
    .t_ce0(pad_for_conv2_U0_in_image_13_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(maxpool_13_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(maxpool_13_V_i_full_n),
    .i_write(ap_channel_done_maxpool_13_V),
    .t_empty_n(maxpool_13_V_t_empty_n),
    .t_read(pad_for_conv2_U0_ap_ready)
);

CNN_padded_L2_0_V #(
    .DataWidth( 1 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_0_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_0_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_0_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_0_V_d0),
    .i_q0(padded_L2_0_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_0_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_0_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_0_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_0_V_d1),
    .i_q1(padded_L2_0_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_0_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(1'd0),
    .t_q0(padded_L2_0_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_0_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_0_V_ce1),
    .t_we1(1'b0),
    .t_d1(1'd0),
    .t_q1(padded_L2_0_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_0_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_0_V),
    .t_empty_n(padded_L2_0_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_1_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_1_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_1_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_1_V_d0),
    .i_q0(padded_L2_1_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_1_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_1_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_1_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_1_V_d1),
    .i_q1(padded_L2_1_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_1_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_1_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_1_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_1_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_1_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_1_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_1_V),
    .t_empty_n(padded_L2_1_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_2_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_2_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_2_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_2_V_d0),
    .i_q0(padded_L2_2_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_2_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_2_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_2_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_2_V_d1),
    .i_q1(padded_L2_2_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_2_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_2_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_2_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_2_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_2_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_2_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_2_V),
    .t_empty_n(padded_L2_2_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_3_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_3_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_3_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_3_V_d0),
    .i_q0(padded_L2_3_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_3_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_3_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_3_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_3_V_d1),
    .i_q1(padded_L2_3_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_3_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_3_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_3_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_3_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_3_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_3_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_3_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_3_V),
    .t_empty_n(padded_L2_3_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_4_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_4_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_4_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_4_V_d0),
    .i_q0(padded_L2_4_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_4_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_4_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_4_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_4_V_d1),
    .i_q1(padded_L2_4_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_4_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_4_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_4_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_4_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_4_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_4_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_4_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_4_V),
    .t_empty_n(padded_L2_4_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_5_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_5_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_5_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_5_V_d0),
    .i_q0(padded_L2_5_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_5_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_5_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_5_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_5_V_d1),
    .i_q1(padded_L2_5_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_5_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_5_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_5_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_5_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_5_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_5_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_5_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_5_V),
    .t_empty_n(padded_L2_5_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_6_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_6_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_6_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_6_V_d0),
    .i_q0(padded_L2_6_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_6_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_6_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_6_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_6_V_d1),
    .i_q1(padded_L2_6_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_6_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_6_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_6_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_6_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_6_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_6_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_6_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_6_V),
    .t_empty_n(padded_L2_6_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_7_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_7_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_7_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_7_V_d0),
    .i_q0(padded_L2_7_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_7_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_7_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_7_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_7_V_d1),
    .i_q1(padded_L2_7_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_7_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_7_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_7_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_7_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_7_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_7_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_7_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_7_V),
    .t_empty_n(padded_L2_7_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_8_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_8_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_8_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_8_V_d0),
    .i_q0(padded_L2_8_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_8_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_8_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_8_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_8_V_d1),
    .i_q1(padded_L2_8_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_8_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_8_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_8_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_8_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_8_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_8_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_8_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_8_V),
    .t_empty_n(padded_L2_8_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_9_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_9_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_9_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_9_V_d0),
    .i_q0(padded_L2_9_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_9_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_9_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_9_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_9_V_d1),
    .i_q1(padded_L2_9_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_9_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_9_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_9_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_9_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_9_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_9_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_9_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_9_V),
    .t_empty_n(padded_L2_9_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_10_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_10_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_10_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_10_V_d0),
    .i_q0(padded_L2_10_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_10_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_10_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_10_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_10_V_d1),
    .i_q1(padded_L2_10_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_10_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_10_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_10_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_10_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_10_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_10_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_10_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_10_V),
    .t_empty_n(padded_L2_10_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_11_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_11_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_11_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_11_V_d0),
    .i_q0(padded_L2_11_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_11_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_11_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_11_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_11_V_d1),
    .i_q1(padded_L2_11_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_11_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_11_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_11_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_11_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_11_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_11_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_11_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_11_V),
    .t_empty_n(padded_L2_11_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_12_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_12_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_12_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_12_V_d0),
    .i_q0(padded_L2_12_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_12_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_12_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_12_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_12_V_d1),
    .i_q1(padded_L2_12_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_12_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_12_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_12_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_12_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_12_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_12_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_12_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_12_V),
    .t_empty_n(padded_L2_12_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_13_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_13_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_13_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_13_V_d0),
    .i_q0(padded_L2_13_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_13_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_13_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_13_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_13_V_d1),
    .i_q1(padded_L2_13_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_13_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_13_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_13_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_13_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_13_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_13_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_13_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_13_V),
    .t_empty_n(padded_L2_13_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_1_V #(
    .DataWidth( 25 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_14_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_14_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_14_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_14_V_d0),
    .i_q0(padded_L2_14_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_14_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_14_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_14_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_14_V_d1),
    .i_q1(padded_L2_14_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_14_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_14_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(padded_L2_14_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_14_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_14_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(padded_L2_14_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_14_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_14_V),
    .t_empty_n(padded_L2_14_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_padded_L2_0_V #(
    .DataWidth( 1 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
padded_L2_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(pad_for_conv2_U0_out_image_15_V_address0),
    .i_ce0(pad_for_conv2_U0_out_image_15_V_ce0),
    .i_we0(pad_for_conv2_U0_out_image_15_V_we0),
    .i_d0(pad_for_conv2_U0_out_image_15_V_d0),
    .i_q0(padded_L2_15_V_i_q0),
    .i_address1(pad_for_conv2_U0_out_image_15_V_address1),
    .i_ce1(pad_for_conv2_U0_out_image_15_V_ce1),
    .i_we1(pad_for_conv2_U0_out_image_15_V_we1),
    .i_d1(pad_for_conv2_U0_out_image_15_V_d1),
    .i_q1(padded_L2_15_V_i_q1),
    .t_address0(resample_for_conv2_U0_square_image_15_V_address0),
    .t_ce0(resample_for_conv2_U0_square_image_15_V_ce0),
    .t_we0(1'b0),
    .t_d0(1'd0),
    .t_q0(padded_L2_15_V_t_q0),
    .t_address1(resample_for_conv2_U0_square_image_15_V_address1),
    .t_ce1(resample_for_conv2_U0_square_image_15_V_ce1),
    .t_we1(1'b0),
    .t_d1(1'd0),
    .t_q1(padded_L2_15_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(padded_L2_15_V_i_full_n),
    .i_write(ap_channel_done_padded_L2_15_V),
    .t_empty_n(padded_L2_15_V_t_empty_n),
    .t_read(resample_for_conv2_U0_ap_ready)
);

CNN_resampled_L2_Hfu #(
    .DataWidth( 25 ),
    .AddressRange( 588 ),
    .AddressWidth( 10 ))
resampled_L2_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_for_conv2_U0_resampled_0_V_address0),
    .i_ce0(resample_for_conv2_U0_resampled_0_V_ce0),
    .i_we0(resample_for_conv2_U0_resampled_0_V_we0),
    .i_d0(resample_for_conv2_U0_resampled_0_V_d0),
    .i_q0(resampled_L2_0_V_i_q0),
    .i_address1(resample_for_conv2_U0_resampled_0_V_address1),
    .i_ce1(resample_for_conv2_U0_resampled_0_V_ce1),
    .i_we1(resample_for_conv2_U0_resampled_0_V_we1),
    .i_d1(resample_for_conv2_U0_resampled_0_V_d1),
    .i_q1(resampled_L2_0_V_i_q1),
    .t_address0(conv2d_3x3_4chan_rev_U0_in_image_0_V_address0),
    .t_ce0(conv2d_3x3_4chan_rev_U0_in_image_0_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(resampled_L2_0_V_t_q0),
    .t_address1(conv2d_3x3_4chan_rev_U0_in_image_0_V_address1),
    .t_ce1(conv2d_3x3_4chan_rev_U0_in_image_0_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(resampled_L2_0_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_L2_0_V_i_full_n),
    .i_write(ap_channel_done_resampled_L2_0_V),
    .t_empty_n(resampled_L2_0_V_t_empty_n),
    .t_read(conv2d_3x3_4chan_rev_U0_ap_ready)
);

CNN_resampled_L2_Hfu #(
    .DataWidth( 25 ),
    .AddressRange( 588 ),
    .AddressWidth( 10 ))
resampled_L2_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_for_conv2_U0_resampled_1_V_address0),
    .i_ce0(resample_for_conv2_U0_resampled_1_V_ce0),
    .i_we0(resample_for_conv2_U0_resampled_1_V_we0),
    .i_d0(resample_for_conv2_U0_resampled_1_V_d0),
    .i_q0(resampled_L2_1_V_i_q0),
    .i_address1(resample_for_conv2_U0_resampled_1_V_address1),
    .i_ce1(resample_for_conv2_U0_resampled_1_V_ce1),
    .i_we1(resample_for_conv2_U0_resampled_1_V_we1),
    .i_d1(resample_for_conv2_U0_resampled_1_V_d1),
    .i_q1(resampled_L2_1_V_i_q1),
    .t_address0(conv2d_3x3_4chan_rev_U0_in_image_1_V_address0),
    .t_ce0(conv2d_3x3_4chan_rev_U0_in_image_1_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(resampled_L2_1_V_t_q0),
    .t_address1(conv2d_3x3_4chan_rev_U0_in_image_1_V_address1),
    .t_ce1(conv2d_3x3_4chan_rev_U0_in_image_1_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(resampled_L2_1_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_L2_1_V_i_full_n),
    .i_write(ap_channel_done_resampled_L2_1_V),
    .t_empty_n(resampled_L2_1_V_t_empty_n),
    .t_read(conv2d_3x3_4chan_rev_U0_ap_ready)
);

CNN_resampled_L2_Hfu #(
    .DataWidth( 25 ),
    .AddressRange( 588 ),
    .AddressWidth( 10 ))
resampled_L2_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(resample_for_conv2_U0_resampled_2_V_address0),
    .i_ce0(resample_for_conv2_U0_resampled_2_V_ce0),
    .i_we0(resample_for_conv2_U0_resampled_2_V_we0),
    .i_d0(resample_for_conv2_U0_resampled_2_V_d0),
    .i_q0(resampled_L2_2_V_i_q0),
    .i_address1(resample_for_conv2_U0_resampled_2_V_address1),
    .i_ce1(resample_for_conv2_U0_resampled_2_V_ce1),
    .i_we1(resample_for_conv2_U0_resampled_2_V_we1),
    .i_d1(resample_for_conv2_U0_resampled_2_V_d1),
    .i_q1(resampled_L2_2_V_i_q1),
    .t_address0(conv2d_3x3_4chan_rev_U0_in_image_2_V_address0),
    .t_ce0(conv2d_3x3_4chan_rev_U0_in_image_2_V_ce0),
    .t_we0(1'b0),
    .t_d0(25'd0),
    .t_q0(resampled_L2_2_V_t_q0),
    .t_address1(conv2d_3x3_4chan_rev_U0_in_image_2_V_address1),
    .t_ce1(conv2d_3x3_4chan_rev_U0_in_image_2_V_ce1),
    .t_we1(1'b0),
    .t_d1(25'd0),
    .t_q1(resampled_L2_2_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(resampled_L2_2_V_i_full_n),
    .i_write(ap_channel_done_resampled_L2_2_V),
    .t_empty_n(resampled_L2_2_V_t_empty_n),
    .t_read(conv2d_3x3_4chan_rev_U0_ap_ready)
);

zero_mean_1chan zero_mean_1chan_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(zero_mean_1chan_U0_ap_start),
    .ap_done(zero_mean_1chan_U0_ap_done),
    .ap_continue(zero_mean_1chan_U0_ap_continue),
    .ap_idle(zero_mean_1chan_U0_ap_idle),
    .ap_ready(zero_mean_1chan_U0_ap_ready),
    .in_image_0_V_address0(zero_mean_1chan_U0_in_image_0_V_address0),
    .in_image_0_V_ce0(zero_mean_1chan_U0_in_image_0_V_ce0),
    .in_image_0_V_q0(in_image_0_V_q0),
    .in_image_1_V_address0(zero_mean_1chan_U0_in_image_1_V_address0),
    .in_image_1_V_ce0(zero_mean_1chan_U0_in_image_1_V_ce0),
    .in_image_1_V_q0(in_image_1_V_q0),
    .in_image_2_V_address0(zero_mean_1chan_U0_in_image_2_V_address0),
    .in_image_2_V_ce0(zero_mean_1chan_U0_in_image_2_V_ce0),
    .in_image_2_V_q0(in_image_2_V_q0),
    .in_image_3_V_address0(zero_mean_1chan_U0_in_image_3_V_address0),
    .in_image_3_V_ce0(zero_mean_1chan_U0_in_image_3_V_ce0),
    .in_image_3_V_q0(in_image_3_V_q0),
    .in_image_4_V_address0(zero_mean_1chan_U0_in_image_4_V_address0),
    .in_image_4_V_ce0(zero_mean_1chan_U0_in_image_4_V_ce0),
    .in_image_4_V_q0(in_image_4_V_q0),
    .in_image_5_V_address0(zero_mean_1chan_U0_in_image_5_V_address0),
    .in_image_5_V_ce0(zero_mean_1chan_U0_in_image_5_V_ce0),
    .in_image_5_V_q0(in_image_5_V_q0),
    .in_image_6_V_address0(zero_mean_1chan_U0_in_image_6_V_address0),
    .in_image_6_V_ce0(zero_mean_1chan_U0_in_image_6_V_ce0),
    .in_image_6_V_q0(in_image_6_V_q0),
    .in_image_7_V_address0(zero_mean_1chan_U0_in_image_7_V_address0),
    .in_image_7_V_ce0(zero_mean_1chan_U0_in_image_7_V_ce0),
    .in_image_7_V_q0(in_image_7_V_q0),
    .in_image_8_V_address0(zero_mean_1chan_U0_in_image_8_V_address0),
    .in_image_8_V_ce0(zero_mean_1chan_U0_in_image_8_V_ce0),
    .in_image_8_V_q0(in_image_8_V_q0),
    .in_image_9_V_address0(zero_mean_1chan_U0_in_image_9_V_address0),
    .in_image_9_V_ce0(zero_mean_1chan_U0_in_image_9_V_ce0),
    .in_image_9_V_q0(in_image_9_V_q0),
    .in_image_10_V_address0(zero_mean_1chan_U0_in_image_10_V_address0),
    .in_image_10_V_ce0(zero_mean_1chan_U0_in_image_10_V_ce0),
    .in_image_10_V_q0(in_image_10_V_q0),
    .in_image_11_V_address0(zero_mean_1chan_U0_in_image_11_V_address0),
    .in_image_11_V_ce0(zero_mean_1chan_U0_in_image_11_V_ce0),
    .in_image_11_V_q0(in_image_11_V_q0),
    .in_image_12_V_address0(zero_mean_1chan_U0_in_image_12_V_address0),
    .in_image_12_V_ce0(zero_mean_1chan_U0_in_image_12_V_ce0),
    .in_image_12_V_q0(in_image_12_V_q0),
    .in_image_13_V_address0(zero_mean_1chan_U0_in_image_13_V_address0),
    .in_image_13_V_ce0(zero_mean_1chan_U0_in_image_13_V_ce0),
    .in_image_13_V_q0(in_image_13_V_q0),
    .in_image_14_V_address0(zero_mean_1chan_U0_in_image_14_V_address0),
    .in_image_14_V_ce0(zero_mean_1chan_U0_in_image_14_V_ce0),
    .in_image_14_V_q0(in_image_14_V_q0),
    .in_image_15_V_address0(zero_mean_1chan_U0_in_image_15_V_address0),
    .in_image_15_V_ce0(zero_mean_1chan_U0_in_image_15_V_ce0),
    .in_image_15_V_q0(in_image_15_V_q0),
    .in_image_16_V_address0(zero_mean_1chan_U0_in_image_16_V_address0),
    .in_image_16_V_ce0(zero_mean_1chan_U0_in_image_16_V_ce0),
    .in_image_16_V_q0(in_image_16_V_q0),
    .in_image_17_V_address0(zero_mean_1chan_U0_in_image_17_V_address0),
    .in_image_17_V_ce0(zero_mean_1chan_U0_in_image_17_V_ce0),
    .in_image_17_V_q0(in_image_17_V_q0),
    .in_image_18_V_address0(zero_mean_1chan_U0_in_image_18_V_address0),
    .in_image_18_V_ce0(zero_mean_1chan_U0_in_image_18_V_ce0),
    .in_image_18_V_q0(in_image_18_V_q0),
    .in_image_19_V_address0(zero_mean_1chan_U0_in_image_19_V_address0),
    .in_image_19_V_ce0(zero_mean_1chan_U0_in_image_19_V_ce0),
    .in_image_19_V_q0(in_image_19_V_q0),
    .in_image_20_V_address0(zero_mean_1chan_U0_in_image_20_V_address0),
    .in_image_20_V_ce0(zero_mean_1chan_U0_in_image_20_V_ce0),
    .in_image_20_V_q0(in_image_20_V_q0),
    .in_image_21_V_address0(zero_mean_1chan_U0_in_image_21_V_address0),
    .in_image_21_V_ce0(zero_mean_1chan_U0_in_image_21_V_ce0),
    .in_image_21_V_q0(in_image_21_V_q0),
    .in_image_22_V_address0(zero_mean_1chan_U0_in_image_22_V_address0),
    .in_image_22_V_ce0(zero_mean_1chan_U0_in_image_22_V_ce0),
    .in_image_22_V_q0(in_image_22_V_q0),
    .in_image_23_V_address0(zero_mean_1chan_U0_in_image_23_V_address0),
    .in_image_23_V_ce0(zero_mean_1chan_U0_in_image_23_V_ce0),
    .in_image_23_V_q0(in_image_23_V_q0),
    .in_image_24_V_address0(zero_mean_1chan_U0_in_image_24_V_address0),
    .in_image_24_V_ce0(zero_mean_1chan_U0_in_image_24_V_ce0),
    .in_image_24_V_q0(in_image_24_V_q0),
    .in_image_25_V_address0(zero_mean_1chan_U0_in_image_25_V_address0),
    .in_image_25_V_ce0(zero_mean_1chan_U0_in_image_25_V_ce0),
    .in_image_25_V_q0(in_image_25_V_q0),
    .in_image_26_V_address0(zero_mean_1chan_U0_in_image_26_V_address0),
    .in_image_26_V_ce0(zero_mean_1chan_U0_in_image_26_V_ce0),
    .in_image_26_V_q0(in_image_26_V_q0),
    .in_image_27_V_address0(zero_mean_1chan_U0_in_image_27_V_address0),
    .in_image_27_V_ce0(zero_mean_1chan_U0_in_image_27_V_ce0),
    .in_image_27_V_q0(in_image_27_V_q0),
    .out_image_0_V_address0(zero_mean_1chan_U0_out_image_0_V_address0),
    .out_image_0_V_ce0(zero_mean_1chan_U0_out_image_0_V_ce0),
    .out_image_0_V_we0(zero_mean_1chan_U0_out_image_0_V_we0),
    .out_image_0_V_d0(zero_mean_1chan_U0_out_image_0_V_d0),
    .out_image_1_V_address0(zero_mean_1chan_U0_out_image_1_V_address0),
    .out_image_1_V_ce0(zero_mean_1chan_U0_out_image_1_V_ce0),
    .out_image_1_V_we0(zero_mean_1chan_U0_out_image_1_V_we0),
    .out_image_1_V_d0(zero_mean_1chan_U0_out_image_1_V_d0),
    .out_image_2_V_address0(zero_mean_1chan_U0_out_image_2_V_address0),
    .out_image_2_V_ce0(zero_mean_1chan_U0_out_image_2_V_ce0),
    .out_image_2_V_we0(zero_mean_1chan_U0_out_image_2_V_we0),
    .out_image_2_V_d0(zero_mean_1chan_U0_out_image_2_V_d0),
    .out_image_3_V_address0(zero_mean_1chan_U0_out_image_3_V_address0),
    .out_image_3_V_ce0(zero_mean_1chan_U0_out_image_3_V_ce0),
    .out_image_3_V_we0(zero_mean_1chan_U0_out_image_3_V_we0),
    .out_image_3_V_d0(zero_mean_1chan_U0_out_image_3_V_d0),
    .out_image_4_V_address0(zero_mean_1chan_U0_out_image_4_V_address0),
    .out_image_4_V_ce0(zero_mean_1chan_U0_out_image_4_V_ce0),
    .out_image_4_V_we0(zero_mean_1chan_U0_out_image_4_V_we0),
    .out_image_4_V_d0(zero_mean_1chan_U0_out_image_4_V_d0),
    .out_image_5_V_address0(zero_mean_1chan_U0_out_image_5_V_address0),
    .out_image_5_V_ce0(zero_mean_1chan_U0_out_image_5_V_ce0),
    .out_image_5_V_we0(zero_mean_1chan_U0_out_image_5_V_we0),
    .out_image_5_V_d0(zero_mean_1chan_U0_out_image_5_V_d0),
    .out_image_6_V_address0(zero_mean_1chan_U0_out_image_6_V_address0),
    .out_image_6_V_ce0(zero_mean_1chan_U0_out_image_6_V_ce0),
    .out_image_6_V_we0(zero_mean_1chan_U0_out_image_6_V_we0),
    .out_image_6_V_d0(zero_mean_1chan_U0_out_image_6_V_d0),
    .out_image_7_V_address0(zero_mean_1chan_U0_out_image_7_V_address0),
    .out_image_7_V_ce0(zero_mean_1chan_U0_out_image_7_V_ce0),
    .out_image_7_V_we0(zero_mean_1chan_U0_out_image_7_V_we0),
    .out_image_7_V_d0(zero_mean_1chan_U0_out_image_7_V_d0),
    .out_image_8_V_address0(zero_mean_1chan_U0_out_image_8_V_address0),
    .out_image_8_V_ce0(zero_mean_1chan_U0_out_image_8_V_ce0),
    .out_image_8_V_we0(zero_mean_1chan_U0_out_image_8_V_we0),
    .out_image_8_V_d0(zero_mean_1chan_U0_out_image_8_V_d0),
    .out_image_9_V_address0(zero_mean_1chan_U0_out_image_9_V_address0),
    .out_image_9_V_ce0(zero_mean_1chan_U0_out_image_9_V_ce0),
    .out_image_9_V_we0(zero_mean_1chan_U0_out_image_9_V_we0),
    .out_image_9_V_d0(zero_mean_1chan_U0_out_image_9_V_d0),
    .out_image_10_V_address0(zero_mean_1chan_U0_out_image_10_V_address0),
    .out_image_10_V_ce0(zero_mean_1chan_U0_out_image_10_V_ce0),
    .out_image_10_V_we0(zero_mean_1chan_U0_out_image_10_V_we0),
    .out_image_10_V_d0(zero_mean_1chan_U0_out_image_10_V_d0),
    .out_image_11_V_address0(zero_mean_1chan_U0_out_image_11_V_address0),
    .out_image_11_V_ce0(zero_mean_1chan_U0_out_image_11_V_ce0),
    .out_image_11_V_we0(zero_mean_1chan_U0_out_image_11_V_we0),
    .out_image_11_V_d0(zero_mean_1chan_U0_out_image_11_V_d0),
    .out_image_12_V_address0(zero_mean_1chan_U0_out_image_12_V_address0),
    .out_image_12_V_ce0(zero_mean_1chan_U0_out_image_12_V_ce0),
    .out_image_12_V_we0(zero_mean_1chan_U0_out_image_12_V_we0),
    .out_image_12_V_d0(zero_mean_1chan_U0_out_image_12_V_d0),
    .out_image_13_V_address0(zero_mean_1chan_U0_out_image_13_V_address0),
    .out_image_13_V_ce0(zero_mean_1chan_U0_out_image_13_V_ce0),
    .out_image_13_V_we0(zero_mean_1chan_U0_out_image_13_V_we0),
    .out_image_13_V_d0(zero_mean_1chan_U0_out_image_13_V_d0),
    .out_image_14_V_address0(zero_mean_1chan_U0_out_image_14_V_address0),
    .out_image_14_V_ce0(zero_mean_1chan_U0_out_image_14_V_ce0),
    .out_image_14_V_we0(zero_mean_1chan_U0_out_image_14_V_we0),
    .out_image_14_V_d0(zero_mean_1chan_U0_out_image_14_V_d0),
    .out_image_15_V_address0(zero_mean_1chan_U0_out_image_15_V_address0),
    .out_image_15_V_ce0(zero_mean_1chan_U0_out_image_15_V_ce0),
    .out_image_15_V_we0(zero_mean_1chan_U0_out_image_15_V_we0),
    .out_image_15_V_d0(zero_mean_1chan_U0_out_image_15_V_d0),
    .out_image_16_V_address0(zero_mean_1chan_U0_out_image_16_V_address0),
    .out_image_16_V_ce0(zero_mean_1chan_U0_out_image_16_V_ce0),
    .out_image_16_V_we0(zero_mean_1chan_U0_out_image_16_V_we0),
    .out_image_16_V_d0(zero_mean_1chan_U0_out_image_16_V_d0),
    .out_image_17_V_address0(zero_mean_1chan_U0_out_image_17_V_address0),
    .out_image_17_V_ce0(zero_mean_1chan_U0_out_image_17_V_ce0),
    .out_image_17_V_we0(zero_mean_1chan_U0_out_image_17_V_we0),
    .out_image_17_V_d0(zero_mean_1chan_U0_out_image_17_V_d0),
    .out_image_18_V_address0(zero_mean_1chan_U0_out_image_18_V_address0),
    .out_image_18_V_ce0(zero_mean_1chan_U0_out_image_18_V_ce0),
    .out_image_18_V_we0(zero_mean_1chan_U0_out_image_18_V_we0),
    .out_image_18_V_d0(zero_mean_1chan_U0_out_image_18_V_d0),
    .out_image_19_V_address0(zero_mean_1chan_U0_out_image_19_V_address0),
    .out_image_19_V_ce0(zero_mean_1chan_U0_out_image_19_V_ce0),
    .out_image_19_V_we0(zero_mean_1chan_U0_out_image_19_V_we0),
    .out_image_19_V_d0(zero_mean_1chan_U0_out_image_19_V_d0),
    .out_image_20_V_address0(zero_mean_1chan_U0_out_image_20_V_address0),
    .out_image_20_V_ce0(zero_mean_1chan_U0_out_image_20_V_ce0),
    .out_image_20_V_we0(zero_mean_1chan_U0_out_image_20_V_we0),
    .out_image_20_V_d0(zero_mean_1chan_U0_out_image_20_V_d0),
    .out_image_21_V_address0(zero_mean_1chan_U0_out_image_21_V_address0),
    .out_image_21_V_ce0(zero_mean_1chan_U0_out_image_21_V_ce0),
    .out_image_21_V_we0(zero_mean_1chan_U0_out_image_21_V_we0),
    .out_image_21_V_d0(zero_mean_1chan_U0_out_image_21_V_d0),
    .out_image_22_V_address0(zero_mean_1chan_U0_out_image_22_V_address0),
    .out_image_22_V_ce0(zero_mean_1chan_U0_out_image_22_V_ce0),
    .out_image_22_V_we0(zero_mean_1chan_U0_out_image_22_V_we0),
    .out_image_22_V_d0(zero_mean_1chan_U0_out_image_22_V_d0),
    .out_image_23_V_address0(zero_mean_1chan_U0_out_image_23_V_address0),
    .out_image_23_V_ce0(zero_mean_1chan_U0_out_image_23_V_ce0),
    .out_image_23_V_we0(zero_mean_1chan_U0_out_image_23_V_we0),
    .out_image_23_V_d0(zero_mean_1chan_U0_out_image_23_V_d0),
    .out_image_24_V_address0(zero_mean_1chan_U0_out_image_24_V_address0),
    .out_image_24_V_ce0(zero_mean_1chan_U0_out_image_24_V_ce0),
    .out_image_24_V_we0(zero_mean_1chan_U0_out_image_24_V_we0),
    .out_image_24_V_d0(zero_mean_1chan_U0_out_image_24_V_d0),
    .out_image_25_V_address0(zero_mean_1chan_U0_out_image_25_V_address0),
    .out_image_25_V_ce0(zero_mean_1chan_U0_out_image_25_V_ce0),
    .out_image_25_V_we0(zero_mean_1chan_U0_out_image_25_V_we0),
    .out_image_25_V_d0(zero_mean_1chan_U0_out_image_25_V_d0),
    .out_image_26_V_address0(zero_mean_1chan_U0_out_image_26_V_address0),
    .out_image_26_V_ce0(zero_mean_1chan_U0_out_image_26_V_ce0),
    .out_image_26_V_we0(zero_mean_1chan_U0_out_image_26_V_we0),
    .out_image_26_V_d0(zero_mean_1chan_U0_out_image_26_V_d0),
    .out_image_27_V_address0(zero_mean_1chan_U0_out_image_27_V_address0),
    .out_image_27_V_ce0(zero_mean_1chan_U0_out_image_27_V_ce0),
    .out_image_27_V_we0(zero_mean_1chan_U0_out_image_27_V_we0),
    .out_image_27_V_d0(zero_mean_1chan_U0_out_image_27_V_d0),
    .means_0_V_address0(zero_mean_1chan_U0_means_0_V_address0),
    .means_0_V_ce0(zero_mean_1chan_U0_means_0_V_ce0),
    .means_0_V_q0(means_0_V_q0),
    .means_1_V_address0(zero_mean_1chan_U0_means_1_V_address0),
    .means_1_V_ce0(zero_mean_1chan_U0_means_1_V_ce0),
    .means_1_V_q0(means_1_V_q0),
    .means_2_V_address0(zero_mean_1chan_U0_means_2_V_address0),
    .means_2_V_ce0(zero_mean_1chan_U0_means_2_V_ce0),
    .means_2_V_q0(means_2_V_q0),
    .means_3_V_address0(zero_mean_1chan_U0_means_3_V_address0),
    .means_3_V_ce0(zero_mean_1chan_U0_means_3_V_ce0),
    .means_3_V_q0(means_3_V_q0),
    .means_4_V_address0(zero_mean_1chan_U0_means_4_V_address0),
    .means_4_V_ce0(zero_mean_1chan_U0_means_4_V_ce0),
    .means_4_V_q0(means_4_V_q0),
    .means_5_V_address0(zero_mean_1chan_U0_means_5_V_address0),
    .means_5_V_ce0(zero_mean_1chan_U0_means_5_V_ce0),
    .means_5_V_q0(means_5_V_q0),
    .means_6_V_address0(zero_mean_1chan_U0_means_6_V_address0),
    .means_6_V_ce0(zero_mean_1chan_U0_means_6_V_ce0),
    .means_6_V_q0(means_6_V_q0),
    .means_7_V_address0(zero_mean_1chan_U0_means_7_V_address0),
    .means_7_V_ce0(zero_mean_1chan_U0_means_7_V_ce0),
    .means_7_V_q0(means_7_V_q0),
    .means_8_V_address0(zero_mean_1chan_U0_means_8_V_address0),
    .means_8_V_ce0(zero_mean_1chan_U0_means_8_V_ce0),
    .means_8_V_q0(means_8_V_q0),
    .means_9_V_address0(zero_mean_1chan_U0_means_9_V_address0),
    .means_9_V_ce0(zero_mean_1chan_U0_means_9_V_ce0),
    .means_9_V_q0(means_9_V_q0),
    .means_10_V_address0(zero_mean_1chan_U0_means_10_V_address0),
    .means_10_V_ce0(zero_mean_1chan_U0_means_10_V_ce0),
    .means_10_V_q0(means_10_V_q0),
    .means_11_V_address0(zero_mean_1chan_U0_means_11_V_address0),
    .means_11_V_ce0(zero_mean_1chan_U0_means_11_V_ce0),
    .means_11_V_q0(means_11_V_q0),
    .means_12_V_address0(zero_mean_1chan_U0_means_12_V_address0),
    .means_12_V_ce0(zero_mean_1chan_U0_means_12_V_ce0),
    .means_12_V_q0(means_12_V_q0),
    .means_13_V_address0(zero_mean_1chan_U0_means_13_V_address0),
    .means_13_V_ce0(zero_mean_1chan_U0_means_13_V_ce0),
    .means_13_V_q0(means_13_V_q0),
    .means_14_V_address0(zero_mean_1chan_U0_means_14_V_address0),
    .means_14_V_ce0(zero_mean_1chan_U0_means_14_V_ce0),
    .means_14_V_q0(means_14_V_q0),
    .means_15_V_address0(zero_mean_1chan_U0_means_15_V_address0),
    .means_15_V_ce0(zero_mean_1chan_U0_means_15_V_ce0),
    .means_15_V_q0(means_15_V_q0),
    .means_16_V_address0(zero_mean_1chan_U0_means_16_V_address0),
    .means_16_V_ce0(zero_mean_1chan_U0_means_16_V_ce0),
    .means_16_V_q0(means_16_V_q0),
    .means_17_V_address0(zero_mean_1chan_U0_means_17_V_address0),
    .means_17_V_ce0(zero_mean_1chan_U0_means_17_V_ce0),
    .means_17_V_q0(means_17_V_q0),
    .means_18_V_address0(zero_mean_1chan_U0_means_18_V_address0),
    .means_18_V_ce0(zero_mean_1chan_U0_means_18_V_ce0),
    .means_18_V_q0(means_18_V_q0),
    .means_19_V_address0(zero_mean_1chan_U0_means_19_V_address0),
    .means_19_V_ce0(zero_mean_1chan_U0_means_19_V_ce0),
    .means_19_V_q0(means_19_V_q0),
    .means_20_V_address0(zero_mean_1chan_U0_means_20_V_address0),
    .means_20_V_ce0(zero_mean_1chan_U0_means_20_V_ce0),
    .means_20_V_q0(means_20_V_q0),
    .means_21_V_address0(zero_mean_1chan_U0_means_21_V_address0),
    .means_21_V_ce0(zero_mean_1chan_U0_means_21_V_ce0),
    .means_21_V_q0(means_21_V_q0),
    .means_22_V_address0(zero_mean_1chan_U0_means_22_V_address0),
    .means_22_V_ce0(zero_mean_1chan_U0_means_22_V_ce0),
    .means_22_V_q0(means_22_V_q0),
    .means_23_V_address0(zero_mean_1chan_U0_means_23_V_address0),
    .means_23_V_ce0(zero_mean_1chan_U0_means_23_V_ce0),
    .means_23_V_q0(means_23_V_q0),
    .means_24_V_address0(zero_mean_1chan_U0_means_24_V_address0),
    .means_24_V_ce0(zero_mean_1chan_U0_means_24_V_ce0),
    .means_24_V_q0(means_24_V_q0),
    .means_25_V_address0(zero_mean_1chan_U0_means_25_V_address0),
    .means_25_V_ce0(zero_mean_1chan_U0_means_25_V_ce0),
    .means_25_V_q0(means_25_V_q0),
    .means_26_V_address0(zero_mean_1chan_U0_means_26_V_address0),
    .means_26_V_ce0(zero_mean_1chan_U0_means_26_V_ce0),
    .means_26_V_q0(means_26_V_q0),
    .means_27_V_address0(zero_mean_1chan_U0_means_27_V_address0),
    .means_27_V_ce0(zero_mean_1chan_U0_means_27_V_ce0),
    .means_27_V_q0(means_27_V_q0)
);

efficient_pad_n_1cha efficient_pad_n_1cha_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(efficient_pad_n_1cha_U0_ap_start),
    .ap_done(efficient_pad_n_1cha_U0_ap_done),
    .ap_continue(efficient_pad_n_1cha_U0_ap_continue),
    .ap_idle(efficient_pad_n_1cha_U0_ap_idle),
    .ap_ready(efficient_pad_n_1cha_U0_ap_ready),
    .in_image_0_V_address0(efficient_pad_n_1cha_U0_in_image_0_V_address0),
    .in_image_0_V_ce0(efficient_pad_n_1cha_U0_in_image_0_V_ce0),
    .in_image_0_V_q0(mean_removed_0_V_t_q0),
    .in_image_1_V_address0(efficient_pad_n_1cha_U0_in_image_1_V_address0),
    .in_image_1_V_ce0(efficient_pad_n_1cha_U0_in_image_1_V_ce0),
    .in_image_1_V_q0(mean_removed_1_V_t_q0),
    .in_image_2_V_address0(efficient_pad_n_1cha_U0_in_image_2_V_address0),
    .in_image_2_V_ce0(efficient_pad_n_1cha_U0_in_image_2_V_ce0),
    .in_image_2_V_q0(mean_removed_2_V_t_q0),
    .in_image_3_V_address0(efficient_pad_n_1cha_U0_in_image_3_V_address0),
    .in_image_3_V_ce0(efficient_pad_n_1cha_U0_in_image_3_V_ce0),
    .in_image_3_V_q0(mean_removed_3_V_t_q0),
    .in_image_4_V_address0(efficient_pad_n_1cha_U0_in_image_4_V_address0),
    .in_image_4_V_ce0(efficient_pad_n_1cha_U0_in_image_4_V_ce0),
    .in_image_4_V_q0(mean_removed_4_V_t_q0),
    .in_image_5_V_address0(efficient_pad_n_1cha_U0_in_image_5_V_address0),
    .in_image_5_V_ce0(efficient_pad_n_1cha_U0_in_image_5_V_ce0),
    .in_image_5_V_q0(mean_removed_5_V_t_q0),
    .in_image_6_V_address0(efficient_pad_n_1cha_U0_in_image_6_V_address0),
    .in_image_6_V_ce0(efficient_pad_n_1cha_U0_in_image_6_V_ce0),
    .in_image_6_V_q0(mean_removed_6_V_t_q0),
    .in_image_7_V_address0(efficient_pad_n_1cha_U0_in_image_7_V_address0),
    .in_image_7_V_ce0(efficient_pad_n_1cha_U0_in_image_7_V_ce0),
    .in_image_7_V_q0(mean_removed_7_V_t_q0),
    .in_image_8_V_address0(efficient_pad_n_1cha_U0_in_image_8_V_address0),
    .in_image_8_V_ce0(efficient_pad_n_1cha_U0_in_image_8_V_ce0),
    .in_image_8_V_q0(mean_removed_8_V_t_q0),
    .in_image_9_V_address0(efficient_pad_n_1cha_U0_in_image_9_V_address0),
    .in_image_9_V_ce0(efficient_pad_n_1cha_U0_in_image_9_V_ce0),
    .in_image_9_V_q0(mean_removed_9_V_t_q0),
    .in_image_10_V_address0(efficient_pad_n_1cha_U0_in_image_10_V_address0),
    .in_image_10_V_ce0(efficient_pad_n_1cha_U0_in_image_10_V_ce0),
    .in_image_10_V_q0(mean_removed_10_V_t_q0),
    .in_image_11_V_address0(efficient_pad_n_1cha_U0_in_image_11_V_address0),
    .in_image_11_V_ce0(efficient_pad_n_1cha_U0_in_image_11_V_ce0),
    .in_image_11_V_q0(mean_removed_11_V_t_q0),
    .in_image_12_V_address0(efficient_pad_n_1cha_U0_in_image_12_V_address0),
    .in_image_12_V_ce0(efficient_pad_n_1cha_U0_in_image_12_V_ce0),
    .in_image_12_V_q0(mean_removed_12_V_t_q0),
    .in_image_13_V_address0(efficient_pad_n_1cha_U0_in_image_13_V_address0),
    .in_image_13_V_ce0(efficient_pad_n_1cha_U0_in_image_13_V_ce0),
    .in_image_13_V_q0(mean_removed_13_V_t_q0),
    .in_image_14_V_address0(efficient_pad_n_1cha_U0_in_image_14_V_address0),
    .in_image_14_V_ce0(efficient_pad_n_1cha_U0_in_image_14_V_ce0),
    .in_image_14_V_q0(mean_removed_14_V_t_q0),
    .in_image_15_V_address0(efficient_pad_n_1cha_U0_in_image_15_V_address0),
    .in_image_15_V_ce0(efficient_pad_n_1cha_U0_in_image_15_V_ce0),
    .in_image_15_V_q0(mean_removed_15_V_t_q0),
    .in_image_16_V_address0(efficient_pad_n_1cha_U0_in_image_16_V_address0),
    .in_image_16_V_ce0(efficient_pad_n_1cha_U0_in_image_16_V_ce0),
    .in_image_16_V_q0(mean_removed_16_V_t_q0),
    .in_image_17_V_address0(efficient_pad_n_1cha_U0_in_image_17_V_address0),
    .in_image_17_V_ce0(efficient_pad_n_1cha_U0_in_image_17_V_ce0),
    .in_image_17_V_q0(mean_removed_17_V_t_q0),
    .in_image_18_V_address0(efficient_pad_n_1cha_U0_in_image_18_V_address0),
    .in_image_18_V_ce0(efficient_pad_n_1cha_U0_in_image_18_V_ce0),
    .in_image_18_V_q0(mean_removed_18_V_t_q0),
    .in_image_19_V_address0(efficient_pad_n_1cha_U0_in_image_19_V_address0),
    .in_image_19_V_ce0(efficient_pad_n_1cha_U0_in_image_19_V_ce0),
    .in_image_19_V_q0(mean_removed_19_V_t_q0),
    .in_image_20_V_address0(efficient_pad_n_1cha_U0_in_image_20_V_address0),
    .in_image_20_V_ce0(efficient_pad_n_1cha_U0_in_image_20_V_ce0),
    .in_image_20_V_q0(mean_removed_20_V_t_q0),
    .in_image_21_V_address0(efficient_pad_n_1cha_U0_in_image_21_V_address0),
    .in_image_21_V_ce0(efficient_pad_n_1cha_U0_in_image_21_V_ce0),
    .in_image_21_V_q0(mean_removed_21_V_t_q0),
    .in_image_22_V_address0(efficient_pad_n_1cha_U0_in_image_22_V_address0),
    .in_image_22_V_ce0(efficient_pad_n_1cha_U0_in_image_22_V_ce0),
    .in_image_22_V_q0(mean_removed_22_V_t_q0),
    .in_image_23_V_address0(efficient_pad_n_1cha_U0_in_image_23_V_address0),
    .in_image_23_V_ce0(efficient_pad_n_1cha_U0_in_image_23_V_ce0),
    .in_image_23_V_q0(mean_removed_23_V_t_q0),
    .in_image_24_V_address0(efficient_pad_n_1cha_U0_in_image_24_V_address0),
    .in_image_24_V_ce0(efficient_pad_n_1cha_U0_in_image_24_V_ce0),
    .in_image_24_V_q0(mean_removed_24_V_t_q0),
    .in_image_25_V_address0(efficient_pad_n_1cha_U0_in_image_25_V_address0),
    .in_image_25_V_ce0(efficient_pad_n_1cha_U0_in_image_25_V_ce0),
    .in_image_25_V_q0(mean_removed_25_V_t_q0),
    .in_image_26_V_address0(efficient_pad_n_1cha_U0_in_image_26_V_address0),
    .in_image_26_V_ce0(efficient_pad_n_1cha_U0_in_image_26_V_ce0),
    .in_image_26_V_q0(mean_removed_26_V_t_q0),
    .in_image_27_V_address0(efficient_pad_n_1cha_U0_in_image_27_V_address0),
    .in_image_27_V_ce0(efficient_pad_n_1cha_U0_in_image_27_V_ce0),
    .in_image_27_V_q0(mean_removed_27_V_t_q0),
    .out_image_0_V_address0(efficient_pad_n_1cha_U0_out_image_0_V_address0),
    .out_image_0_V_ce0(efficient_pad_n_1cha_U0_out_image_0_V_ce0),
    .out_image_0_V_we0(efficient_pad_n_1cha_U0_out_image_0_V_we0),
    .out_image_0_V_d0(efficient_pad_n_1cha_U0_out_image_0_V_d0),
    .out_image_0_V_address1(efficient_pad_n_1cha_U0_out_image_0_V_address1),
    .out_image_0_V_ce1(efficient_pad_n_1cha_U0_out_image_0_V_ce1),
    .out_image_0_V_we1(efficient_pad_n_1cha_U0_out_image_0_V_we1),
    .out_image_0_V_d1(efficient_pad_n_1cha_U0_out_image_0_V_d1),
    .out_image_1_V_address0(efficient_pad_n_1cha_U0_out_image_1_V_address0),
    .out_image_1_V_ce0(efficient_pad_n_1cha_U0_out_image_1_V_ce0),
    .out_image_1_V_we0(efficient_pad_n_1cha_U0_out_image_1_V_we0),
    .out_image_1_V_d0(efficient_pad_n_1cha_U0_out_image_1_V_d0),
    .out_image_1_V_address1(efficient_pad_n_1cha_U0_out_image_1_V_address1),
    .out_image_1_V_ce1(efficient_pad_n_1cha_U0_out_image_1_V_ce1),
    .out_image_1_V_we1(efficient_pad_n_1cha_U0_out_image_1_V_we1),
    .out_image_1_V_d1(efficient_pad_n_1cha_U0_out_image_1_V_d1),
    .out_image_2_V_address0(efficient_pad_n_1cha_U0_out_image_2_V_address0),
    .out_image_2_V_ce0(efficient_pad_n_1cha_U0_out_image_2_V_ce0),
    .out_image_2_V_we0(efficient_pad_n_1cha_U0_out_image_2_V_we0),
    .out_image_2_V_d0(efficient_pad_n_1cha_U0_out_image_2_V_d0),
    .out_image_2_V_address1(efficient_pad_n_1cha_U0_out_image_2_V_address1),
    .out_image_2_V_ce1(efficient_pad_n_1cha_U0_out_image_2_V_ce1),
    .out_image_2_V_we1(efficient_pad_n_1cha_U0_out_image_2_V_we1),
    .out_image_2_V_d1(efficient_pad_n_1cha_U0_out_image_2_V_d1),
    .out_image_3_V_address0(efficient_pad_n_1cha_U0_out_image_3_V_address0),
    .out_image_3_V_ce0(efficient_pad_n_1cha_U0_out_image_3_V_ce0),
    .out_image_3_V_we0(efficient_pad_n_1cha_U0_out_image_3_V_we0),
    .out_image_3_V_d0(efficient_pad_n_1cha_U0_out_image_3_V_d0),
    .out_image_3_V_address1(efficient_pad_n_1cha_U0_out_image_3_V_address1),
    .out_image_3_V_ce1(efficient_pad_n_1cha_U0_out_image_3_V_ce1),
    .out_image_3_V_we1(efficient_pad_n_1cha_U0_out_image_3_V_we1),
    .out_image_3_V_d1(efficient_pad_n_1cha_U0_out_image_3_V_d1),
    .out_image_4_V_address0(efficient_pad_n_1cha_U0_out_image_4_V_address0),
    .out_image_4_V_ce0(efficient_pad_n_1cha_U0_out_image_4_V_ce0),
    .out_image_4_V_we0(efficient_pad_n_1cha_U0_out_image_4_V_we0),
    .out_image_4_V_d0(efficient_pad_n_1cha_U0_out_image_4_V_d0),
    .out_image_4_V_address1(efficient_pad_n_1cha_U0_out_image_4_V_address1),
    .out_image_4_V_ce1(efficient_pad_n_1cha_U0_out_image_4_V_ce1),
    .out_image_4_V_we1(efficient_pad_n_1cha_U0_out_image_4_V_we1),
    .out_image_4_V_d1(efficient_pad_n_1cha_U0_out_image_4_V_d1),
    .out_image_5_V_address0(efficient_pad_n_1cha_U0_out_image_5_V_address0),
    .out_image_5_V_ce0(efficient_pad_n_1cha_U0_out_image_5_V_ce0),
    .out_image_5_V_we0(efficient_pad_n_1cha_U0_out_image_5_V_we0),
    .out_image_5_V_d0(efficient_pad_n_1cha_U0_out_image_5_V_d0),
    .out_image_5_V_address1(efficient_pad_n_1cha_U0_out_image_5_V_address1),
    .out_image_5_V_ce1(efficient_pad_n_1cha_U0_out_image_5_V_ce1),
    .out_image_5_V_we1(efficient_pad_n_1cha_U0_out_image_5_V_we1),
    .out_image_5_V_d1(efficient_pad_n_1cha_U0_out_image_5_V_d1),
    .out_image_6_V_address0(efficient_pad_n_1cha_U0_out_image_6_V_address0),
    .out_image_6_V_ce0(efficient_pad_n_1cha_U0_out_image_6_V_ce0),
    .out_image_6_V_we0(efficient_pad_n_1cha_U0_out_image_6_V_we0),
    .out_image_6_V_d0(efficient_pad_n_1cha_U0_out_image_6_V_d0),
    .out_image_6_V_address1(efficient_pad_n_1cha_U0_out_image_6_V_address1),
    .out_image_6_V_ce1(efficient_pad_n_1cha_U0_out_image_6_V_ce1),
    .out_image_6_V_we1(efficient_pad_n_1cha_U0_out_image_6_V_we1),
    .out_image_6_V_d1(efficient_pad_n_1cha_U0_out_image_6_V_d1),
    .out_image_7_V_address0(efficient_pad_n_1cha_U0_out_image_7_V_address0),
    .out_image_7_V_ce0(efficient_pad_n_1cha_U0_out_image_7_V_ce0),
    .out_image_7_V_we0(efficient_pad_n_1cha_U0_out_image_7_V_we0),
    .out_image_7_V_d0(efficient_pad_n_1cha_U0_out_image_7_V_d0),
    .out_image_7_V_address1(efficient_pad_n_1cha_U0_out_image_7_V_address1),
    .out_image_7_V_ce1(efficient_pad_n_1cha_U0_out_image_7_V_ce1),
    .out_image_7_V_we1(efficient_pad_n_1cha_U0_out_image_7_V_we1),
    .out_image_7_V_d1(efficient_pad_n_1cha_U0_out_image_7_V_d1),
    .out_image_8_V_address0(efficient_pad_n_1cha_U0_out_image_8_V_address0),
    .out_image_8_V_ce0(efficient_pad_n_1cha_U0_out_image_8_V_ce0),
    .out_image_8_V_we0(efficient_pad_n_1cha_U0_out_image_8_V_we0),
    .out_image_8_V_d0(efficient_pad_n_1cha_U0_out_image_8_V_d0),
    .out_image_8_V_address1(efficient_pad_n_1cha_U0_out_image_8_V_address1),
    .out_image_8_V_ce1(efficient_pad_n_1cha_U0_out_image_8_V_ce1),
    .out_image_8_V_we1(efficient_pad_n_1cha_U0_out_image_8_V_we1),
    .out_image_8_V_d1(efficient_pad_n_1cha_U0_out_image_8_V_d1),
    .out_image_9_V_address0(efficient_pad_n_1cha_U0_out_image_9_V_address0),
    .out_image_9_V_ce0(efficient_pad_n_1cha_U0_out_image_9_V_ce0),
    .out_image_9_V_we0(efficient_pad_n_1cha_U0_out_image_9_V_we0),
    .out_image_9_V_d0(efficient_pad_n_1cha_U0_out_image_9_V_d0),
    .out_image_9_V_address1(efficient_pad_n_1cha_U0_out_image_9_V_address1),
    .out_image_9_V_ce1(efficient_pad_n_1cha_U0_out_image_9_V_ce1),
    .out_image_9_V_we1(efficient_pad_n_1cha_U0_out_image_9_V_we1),
    .out_image_9_V_d1(efficient_pad_n_1cha_U0_out_image_9_V_d1),
    .out_image_10_V_address0(efficient_pad_n_1cha_U0_out_image_10_V_address0),
    .out_image_10_V_ce0(efficient_pad_n_1cha_U0_out_image_10_V_ce0),
    .out_image_10_V_we0(efficient_pad_n_1cha_U0_out_image_10_V_we0),
    .out_image_10_V_d0(efficient_pad_n_1cha_U0_out_image_10_V_d0),
    .out_image_10_V_address1(efficient_pad_n_1cha_U0_out_image_10_V_address1),
    .out_image_10_V_ce1(efficient_pad_n_1cha_U0_out_image_10_V_ce1),
    .out_image_10_V_we1(efficient_pad_n_1cha_U0_out_image_10_V_we1),
    .out_image_10_V_d1(efficient_pad_n_1cha_U0_out_image_10_V_d1),
    .out_image_11_V_address0(efficient_pad_n_1cha_U0_out_image_11_V_address0),
    .out_image_11_V_ce0(efficient_pad_n_1cha_U0_out_image_11_V_ce0),
    .out_image_11_V_we0(efficient_pad_n_1cha_U0_out_image_11_V_we0),
    .out_image_11_V_d0(efficient_pad_n_1cha_U0_out_image_11_V_d0),
    .out_image_11_V_address1(efficient_pad_n_1cha_U0_out_image_11_V_address1),
    .out_image_11_V_ce1(efficient_pad_n_1cha_U0_out_image_11_V_ce1),
    .out_image_11_V_we1(efficient_pad_n_1cha_U0_out_image_11_V_we1),
    .out_image_11_V_d1(efficient_pad_n_1cha_U0_out_image_11_V_d1),
    .out_image_12_V_address0(efficient_pad_n_1cha_U0_out_image_12_V_address0),
    .out_image_12_V_ce0(efficient_pad_n_1cha_U0_out_image_12_V_ce0),
    .out_image_12_V_we0(efficient_pad_n_1cha_U0_out_image_12_V_we0),
    .out_image_12_V_d0(efficient_pad_n_1cha_U0_out_image_12_V_d0),
    .out_image_12_V_address1(efficient_pad_n_1cha_U0_out_image_12_V_address1),
    .out_image_12_V_ce1(efficient_pad_n_1cha_U0_out_image_12_V_ce1),
    .out_image_12_V_we1(efficient_pad_n_1cha_U0_out_image_12_V_we1),
    .out_image_12_V_d1(efficient_pad_n_1cha_U0_out_image_12_V_d1),
    .out_image_13_V_address0(efficient_pad_n_1cha_U0_out_image_13_V_address0),
    .out_image_13_V_ce0(efficient_pad_n_1cha_U0_out_image_13_V_ce0),
    .out_image_13_V_we0(efficient_pad_n_1cha_U0_out_image_13_V_we0),
    .out_image_13_V_d0(efficient_pad_n_1cha_U0_out_image_13_V_d0),
    .out_image_13_V_address1(efficient_pad_n_1cha_U0_out_image_13_V_address1),
    .out_image_13_V_ce1(efficient_pad_n_1cha_U0_out_image_13_V_ce1),
    .out_image_13_V_we1(efficient_pad_n_1cha_U0_out_image_13_V_we1),
    .out_image_13_V_d1(efficient_pad_n_1cha_U0_out_image_13_V_d1),
    .out_image_14_V_address0(efficient_pad_n_1cha_U0_out_image_14_V_address0),
    .out_image_14_V_ce0(efficient_pad_n_1cha_U0_out_image_14_V_ce0),
    .out_image_14_V_we0(efficient_pad_n_1cha_U0_out_image_14_V_we0),
    .out_image_14_V_d0(efficient_pad_n_1cha_U0_out_image_14_V_d0),
    .out_image_14_V_address1(efficient_pad_n_1cha_U0_out_image_14_V_address1),
    .out_image_14_V_ce1(efficient_pad_n_1cha_U0_out_image_14_V_ce1),
    .out_image_14_V_we1(efficient_pad_n_1cha_U0_out_image_14_V_we1),
    .out_image_14_V_d1(efficient_pad_n_1cha_U0_out_image_14_V_d1),
    .out_image_15_V_address0(efficient_pad_n_1cha_U0_out_image_15_V_address0),
    .out_image_15_V_ce0(efficient_pad_n_1cha_U0_out_image_15_V_ce0),
    .out_image_15_V_we0(efficient_pad_n_1cha_U0_out_image_15_V_we0),
    .out_image_15_V_d0(efficient_pad_n_1cha_U0_out_image_15_V_d0),
    .out_image_15_V_address1(efficient_pad_n_1cha_U0_out_image_15_V_address1),
    .out_image_15_V_ce1(efficient_pad_n_1cha_U0_out_image_15_V_ce1),
    .out_image_15_V_we1(efficient_pad_n_1cha_U0_out_image_15_V_we1),
    .out_image_15_V_d1(efficient_pad_n_1cha_U0_out_image_15_V_d1),
    .out_image_16_V_address0(efficient_pad_n_1cha_U0_out_image_16_V_address0),
    .out_image_16_V_ce0(efficient_pad_n_1cha_U0_out_image_16_V_ce0),
    .out_image_16_V_we0(efficient_pad_n_1cha_U0_out_image_16_V_we0),
    .out_image_16_V_d0(efficient_pad_n_1cha_U0_out_image_16_V_d0),
    .out_image_16_V_address1(efficient_pad_n_1cha_U0_out_image_16_V_address1),
    .out_image_16_V_ce1(efficient_pad_n_1cha_U0_out_image_16_V_ce1),
    .out_image_16_V_we1(efficient_pad_n_1cha_U0_out_image_16_V_we1),
    .out_image_16_V_d1(efficient_pad_n_1cha_U0_out_image_16_V_d1),
    .out_image_17_V_address0(efficient_pad_n_1cha_U0_out_image_17_V_address0),
    .out_image_17_V_ce0(efficient_pad_n_1cha_U0_out_image_17_V_ce0),
    .out_image_17_V_we0(efficient_pad_n_1cha_U0_out_image_17_V_we0),
    .out_image_17_V_d0(efficient_pad_n_1cha_U0_out_image_17_V_d0),
    .out_image_17_V_address1(efficient_pad_n_1cha_U0_out_image_17_V_address1),
    .out_image_17_V_ce1(efficient_pad_n_1cha_U0_out_image_17_V_ce1),
    .out_image_17_V_we1(efficient_pad_n_1cha_U0_out_image_17_V_we1),
    .out_image_17_V_d1(efficient_pad_n_1cha_U0_out_image_17_V_d1),
    .out_image_18_V_address0(efficient_pad_n_1cha_U0_out_image_18_V_address0),
    .out_image_18_V_ce0(efficient_pad_n_1cha_U0_out_image_18_V_ce0),
    .out_image_18_V_we0(efficient_pad_n_1cha_U0_out_image_18_V_we0),
    .out_image_18_V_d0(efficient_pad_n_1cha_U0_out_image_18_V_d0),
    .out_image_18_V_address1(efficient_pad_n_1cha_U0_out_image_18_V_address1),
    .out_image_18_V_ce1(efficient_pad_n_1cha_U0_out_image_18_V_ce1),
    .out_image_18_V_we1(efficient_pad_n_1cha_U0_out_image_18_V_we1),
    .out_image_18_V_d1(efficient_pad_n_1cha_U0_out_image_18_V_d1),
    .out_image_19_V_address0(efficient_pad_n_1cha_U0_out_image_19_V_address0),
    .out_image_19_V_ce0(efficient_pad_n_1cha_U0_out_image_19_V_ce0),
    .out_image_19_V_we0(efficient_pad_n_1cha_U0_out_image_19_V_we0),
    .out_image_19_V_d0(efficient_pad_n_1cha_U0_out_image_19_V_d0),
    .out_image_19_V_address1(efficient_pad_n_1cha_U0_out_image_19_V_address1),
    .out_image_19_V_ce1(efficient_pad_n_1cha_U0_out_image_19_V_ce1),
    .out_image_19_V_we1(efficient_pad_n_1cha_U0_out_image_19_V_we1),
    .out_image_19_V_d1(efficient_pad_n_1cha_U0_out_image_19_V_d1),
    .out_image_20_V_address0(efficient_pad_n_1cha_U0_out_image_20_V_address0),
    .out_image_20_V_ce0(efficient_pad_n_1cha_U0_out_image_20_V_ce0),
    .out_image_20_V_we0(efficient_pad_n_1cha_U0_out_image_20_V_we0),
    .out_image_20_V_d0(efficient_pad_n_1cha_U0_out_image_20_V_d0),
    .out_image_20_V_address1(efficient_pad_n_1cha_U0_out_image_20_V_address1),
    .out_image_20_V_ce1(efficient_pad_n_1cha_U0_out_image_20_V_ce1),
    .out_image_20_V_we1(efficient_pad_n_1cha_U0_out_image_20_V_we1),
    .out_image_20_V_d1(efficient_pad_n_1cha_U0_out_image_20_V_d1),
    .out_image_21_V_address0(efficient_pad_n_1cha_U0_out_image_21_V_address0),
    .out_image_21_V_ce0(efficient_pad_n_1cha_U0_out_image_21_V_ce0),
    .out_image_21_V_we0(efficient_pad_n_1cha_U0_out_image_21_V_we0),
    .out_image_21_V_d0(efficient_pad_n_1cha_U0_out_image_21_V_d0),
    .out_image_21_V_address1(efficient_pad_n_1cha_U0_out_image_21_V_address1),
    .out_image_21_V_ce1(efficient_pad_n_1cha_U0_out_image_21_V_ce1),
    .out_image_21_V_we1(efficient_pad_n_1cha_U0_out_image_21_V_we1),
    .out_image_21_V_d1(efficient_pad_n_1cha_U0_out_image_21_V_d1),
    .out_image_22_V_address0(efficient_pad_n_1cha_U0_out_image_22_V_address0),
    .out_image_22_V_ce0(efficient_pad_n_1cha_U0_out_image_22_V_ce0),
    .out_image_22_V_we0(efficient_pad_n_1cha_U0_out_image_22_V_we0),
    .out_image_22_V_d0(efficient_pad_n_1cha_U0_out_image_22_V_d0),
    .out_image_22_V_address1(efficient_pad_n_1cha_U0_out_image_22_V_address1),
    .out_image_22_V_ce1(efficient_pad_n_1cha_U0_out_image_22_V_ce1),
    .out_image_22_V_we1(efficient_pad_n_1cha_U0_out_image_22_V_we1),
    .out_image_22_V_d1(efficient_pad_n_1cha_U0_out_image_22_V_d1),
    .out_image_23_V_address0(efficient_pad_n_1cha_U0_out_image_23_V_address0),
    .out_image_23_V_ce0(efficient_pad_n_1cha_U0_out_image_23_V_ce0),
    .out_image_23_V_we0(efficient_pad_n_1cha_U0_out_image_23_V_we0),
    .out_image_23_V_d0(efficient_pad_n_1cha_U0_out_image_23_V_d0),
    .out_image_23_V_address1(efficient_pad_n_1cha_U0_out_image_23_V_address1),
    .out_image_23_V_ce1(efficient_pad_n_1cha_U0_out_image_23_V_ce1),
    .out_image_23_V_we1(efficient_pad_n_1cha_U0_out_image_23_V_we1),
    .out_image_23_V_d1(efficient_pad_n_1cha_U0_out_image_23_V_d1),
    .out_image_24_V_address0(efficient_pad_n_1cha_U0_out_image_24_V_address0),
    .out_image_24_V_ce0(efficient_pad_n_1cha_U0_out_image_24_V_ce0),
    .out_image_24_V_we0(efficient_pad_n_1cha_U0_out_image_24_V_we0),
    .out_image_24_V_d0(efficient_pad_n_1cha_U0_out_image_24_V_d0),
    .out_image_24_V_address1(efficient_pad_n_1cha_U0_out_image_24_V_address1),
    .out_image_24_V_ce1(efficient_pad_n_1cha_U0_out_image_24_V_ce1),
    .out_image_24_V_we1(efficient_pad_n_1cha_U0_out_image_24_V_we1),
    .out_image_24_V_d1(efficient_pad_n_1cha_U0_out_image_24_V_d1),
    .out_image_25_V_address0(efficient_pad_n_1cha_U0_out_image_25_V_address0),
    .out_image_25_V_ce0(efficient_pad_n_1cha_U0_out_image_25_V_ce0),
    .out_image_25_V_we0(efficient_pad_n_1cha_U0_out_image_25_V_we0),
    .out_image_25_V_d0(efficient_pad_n_1cha_U0_out_image_25_V_d0),
    .out_image_25_V_address1(efficient_pad_n_1cha_U0_out_image_25_V_address1),
    .out_image_25_V_ce1(efficient_pad_n_1cha_U0_out_image_25_V_ce1),
    .out_image_25_V_we1(efficient_pad_n_1cha_U0_out_image_25_V_we1),
    .out_image_25_V_d1(efficient_pad_n_1cha_U0_out_image_25_V_d1),
    .out_image_26_V_address0(efficient_pad_n_1cha_U0_out_image_26_V_address0),
    .out_image_26_V_ce0(efficient_pad_n_1cha_U0_out_image_26_V_ce0),
    .out_image_26_V_we0(efficient_pad_n_1cha_U0_out_image_26_V_we0),
    .out_image_26_V_d0(efficient_pad_n_1cha_U0_out_image_26_V_d0),
    .out_image_26_V_address1(efficient_pad_n_1cha_U0_out_image_26_V_address1),
    .out_image_26_V_ce1(efficient_pad_n_1cha_U0_out_image_26_V_ce1),
    .out_image_26_V_we1(efficient_pad_n_1cha_U0_out_image_26_V_we1),
    .out_image_26_V_d1(efficient_pad_n_1cha_U0_out_image_26_V_d1),
    .out_image_27_V_address0(efficient_pad_n_1cha_U0_out_image_27_V_address0),
    .out_image_27_V_ce0(efficient_pad_n_1cha_U0_out_image_27_V_ce0),
    .out_image_27_V_we0(efficient_pad_n_1cha_U0_out_image_27_V_we0),
    .out_image_27_V_d0(efficient_pad_n_1cha_U0_out_image_27_V_d0),
    .out_image_27_V_address1(efficient_pad_n_1cha_U0_out_image_27_V_address1),
    .out_image_27_V_ce1(efficient_pad_n_1cha_U0_out_image_27_V_ce1),
    .out_image_27_V_we1(efficient_pad_n_1cha_U0_out_image_27_V_we1),
    .out_image_27_V_d1(efficient_pad_n_1cha_U0_out_image_27_V_d1),
    .out_image_28_V_address0(efficient_pad_n_1cha_U0_out_image_28_V_address0),
    .out_image_28_V_ce0(efficient_pad_n_1cha_U0_out_image_28_V_ce0),
    .out_image_28_V_we0(efficient_pad_n_1cha_U0_out_image_28_V_we0),
    .out_image_28_V_d0(efficient_pad_n_1cha_U0_out_image_28_V_d0),
    .out_image_28_V_address1(efficient_pad_n_1cha_U0_out_image_28_V_address1),
    .out_image_28_V_ce1(efficient_pad_n_1cha_U0_out_image_28_V_ce1),
    .out_image_28_V_we1(efficient_pad_n_1cha_U0_out_image_28_V_we1),
    .out_image_28_V_d1(efficient_pad_n_1cha_U0_out_image_28_V_d1),
    .out_image_29_V_address0(efficient_pad_n_1cha_U0_out_image_29_V_address0),
    .out_image_29_V_ce0(efficient_pad_n_1cha_U0_out_image_29_V_ce0),
    .out_image_29_V_we0(efficient_pad_n_1cha_U0_out_image_29_V_we0),
    .out_image_29_V_d0(efficient_pad_n_1cha_U0_out_image_29_V_d0),
    .out_image_29_V_address1(efficient_pad_n_1cha_U0_out_image_29_V_address1),
    .out_image_29_V_ce1(efficient_pad_n_1cha_U0_out_image_29_V_ce1),
    .out_image_29_V_we1(efficient_pad_n_1cha_U0_out_image_29_V_we1),
    .out_image_29_V_d1(efficient_pad_n_1cha_U0_out_image_29_V_d1)
);

resample resample_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(resample_U0_ap_start),
    .ap_done(resample_U0_ap_done),
    .ap_continue(resample_U0_ap_continue),
    .ap_idle(resample_U0_ap_idle),
    .ap_ready(resample_U0_ap_ready),
    .square_image_0_V_address0(resample_U0_square_image_0_V_address0),
    .square_image_0_V_ce0(resample_U0_square_image_0_V_ce0),
    .square_image_0_V_q0(padded_0_V_t_q0),
    .square_image_0_V_address1(resample_U0_square_image_0_V_address1),
    .square_image_0_V_ce1(resample_U0_square_image_0_V_ce1),
    .square_image_0_V_q1(padded_0_V_t_q1),
    .square_image_1_V_address0(resample_U0_square_image_1_V_address0),
    .square_image_1_V_ce0(resample_U0_square_image_1_V_ce0),
    .square_image_1_V_q0(padded_1_V_t_q0),
    .square_image_1_V_address1(resample_U0_square_image_1_V_address1),
    .square_image_1_V_ce1(resample_U0_square_image_1_V_ce1),
    .square_image_1_V_q1(padded_1_V_t_q1),
    .square_image_2_V_address0(resample_U0_square_image_2_V_address0),
    .square_image_2_V_ce0(resample_U0_square_image_2_V_ce0),
    .square_image_2_V_q0(padded_2_V_t_q0),
    .square_image_2_V_address1(resample_U0_square_image_2_V_address1),
    .square_image_2_V_ce1(resample_U0_square_image_2_V_ce1),
    .square_image_2_V_q1(padded_2_V_t_q1),
    .square_image_3_V_address0(resample_U0_square_image_3_V_address0),
    .square_image_3_V_ce0(resample_U0_square_image_3_V_ce0),
    .square_image_3_V_q0(padded_3_V_t_q0),
    .square_image_3_V_address1(resample_U0_square_image_3_V_address1),
    .square_image_3_V_ce1(resample_U0_square_image_3_V_ce1),
    .square_image_3_V_q1(padded_3_V_t_q1),
    .square_image_4_V_address0(resample_U0_square_image_4_V_address0),
    .square_image_4_V_ce0(resample_U0_square_image_4_V_ce0),
    .square_image_4_V_q0(padded_4_V_t_q0),
    .square_image_4_V_address1(resample_U0_square_image_4_V_address1),
    .square_image_4_V_ce1(resample_U0_square_image_4_V_ce1),
    .square_image_4_V_q1(padded_4_V_t_q1),
    .square_image_5_V_address0(resample_U0_square_image_5_V_address0),
    .square_image_5_V_ce0(resample_U0_square_image_5_V_ce0),
    .square_image_5_V_q0(padded_5_V_t_q0),
    .square_image_5_V_address1(resample_U0_square_image_5_V_address1),
    .square_image_5_V_ce1(resample_U0_square_image_5_V_ce1),
    .square_image_5_V_q1(padded_5_V_t_q1),
    .square_image_6_V_address0(resample_U0_square_image_6_V_address0),
    .square_image_6_V_ce0(resample_U0_square_image_6_V_ce0),
    .square_image_6_V_q0(padded_6_V_t_q0),
    .square_image_6_V_address1(resample_U0_square_image_6_V_address1),
    .square_image_6_V_ce1(resample_U0_square_image_6_V_ce1),
    .square_image_6_V_q1(padded_6_V_t_q1),
    .square_image_7_V_address0(resample_U0_square_image_7_V_address0),
    .square_image_7_V_ce0(resample_U0_square_image_7_V_ce0),
    .square_image_7_V_q0(padded_7_V_t_q0),
    .square_image_7_V_address1(resample_U0_square_image_7_V_address1),
    .square_image_7_V_ce1(resample_U0_square_image_7_V_ce1),
    .square_image_7_V_q1(padded_7_V_t_q1),
    .square_image_8_V_address0(resample_U0_square_image_8_V_address0),
    .square_image_8_V_ce0(resample_U0_square_image_8_V_ce0),
    .square_image_8_V_q0(padded_8_V_t_q0),
    .square_image_8_V_address1(resample_U0_square_image_8_V_address1),
    .square_image_8_V_ce1(resample_U0_square_image_8_V_ce1),
    .square_image_8_V_q1(padded_8_V_t_q1),
    .square_image_9_V_address0(resample_U0_square_image_9_V_address0),
    .square_image_9_V_ce0(resample_U0_square_image_9_V_ce0),
    .square_image_9_V_q0(padded_9_V_t_q0),
    .square_image_9_V_address1(resample_U0_square_image_9_V_address1),
    .square_image_9_V_ce1(resample_U0_square_image_9_V_ce1),
    .square_image_9_V_q1(padded_9_V_t_q1),
    .square_image_10_V_address0(resample_U0_square_image_10_V_address0),
    .square_image_10_V_ce0(resample_U0_square_image_10_V_ce0),
    .square_image_10_V_q0(padded_10_V_t_q0),
    .square_image_10_V_address1(resample_U0_square_image_10_V_address1),
    .square_image_10_V_ce1(resample_U0_square_image_10_V_ce1),
    .square_image_10_V_q1(padded_10_V_t_q1),
    .square_image_11_V_address0(resample_U0_square_image_11_V_address0),
    .square_image_11_V_ce0(resample_U0_square_image_11_V_ce0),
    .square_image_11_V_q0(padded_11_V_t_q0),
    .square_image_11_V_address1(resample_U0_square_image_11_V_address1),
    .square_image_11_V_ce1(resample_U0_square_image_11_V_ce1),
    .square_image_11_V_q1(padded_11_V_t_q1),
    .square_image_12_V_address0(resample_U0_square_image_12_V_address0),
    .square_image_12_V_ce0(resample_U0_square_image_12_V_ce0),
    .square_image_12_V_q0(padded_12_V_t_q0),
    .square_image_12_V_address1(resample_U0_square_image_12_V_address1),
    .square_image_12_V_ce1(resample_U0_square_image_12_V_ce1),
    .square_image_12_V_q1(padded_12_V_t_q1),
    .square_image_13_V_address0(resample_U0_square_image_13_V_address0),
    .square_image_13_V_ce0(resample_U0_square_image_13_V_ce0),
    .square_image_13_V_q0(padded_13_V_t_q0),
    .square_image_13_V_address1(resample_U0_square_image_13_V_address1),
    .square_image_13_V_ce1(resample_U0_square_image_13_V_ce1),
    .square_image_13_V_q1(padded_13_V_t_q1),
    .square_image_14_V_address0(resample_U0_square_image_14_V_address0),
    .square_image_14_V_ce0(resample_U0_square_image_14_V_ce0),
    .square_image_14_V_q0(padded_14_V_t_q0),
    .square_image_14_V_address1(resample_U0_square_image_14_V_address1),
    .square_image_14_V_ce1(resample_U0_square_image_14_V_ce1),
    .square_image_14_V_q1(padded_14_V_t_q1),
    .square_image_15_V_address0(resample_U0_square_image_15_V_address0),
    .square_image_15_V_ce0(resample_U0_square_image_15_V_ce0),
    .square_image_15_V_q0(padded_15_V_t_q0),
    .square_image_15_V_address1(resample_U0_square_image_15_V_address1),
    .square_image_15_V_ce1(resample_U0_square_image_15_V_ce1),
    .square_image_15_V_q1(padded_15_V_t_q1),
    .square_image_16_V_address0(resample_U0_square_image_16_V_address0),
    .square_image_16_V_ce0(resample_U0_square_image_16_V_ce0),
    .square_image_16_V_q0(padded_16_V_t_q0),
    .square_image_16_V_address1(resample_U0_square_image_16_V_address1),
    .square_image_16_V_ce1(resample_U0_square_image_16_V_ce1),
    .square_image_16_V_q1(padded_16_V_t_q1),
    .square_image_17_V_address0(resample_U0_square_image_17_V_address0),
    .square_image_17_V_ce0(resample_U0_square_image_17_V_ce0),
    .square_image_17_V_q0(padded_17_V_t_q0),
    .square_image_17_V_address1(resample_U0_square_image_17_V_address1),
    .square_image_17_V_ce1(resample_U0_square_image_17_V_ce1),
    .square_image_17_V_q1(padded_17_V_t_q1),
    .square_image_18_V_address0(resample_U0_square_image_18_V_address0),
    .square_image_18_V_ce0(resample_U0_square_image_18_V_ce0),
    .square_image_18_V_q0(padded_18_V_t_q0),
    .square_image_18_V_address1(resample_U0_square_image_18_V_address1),
    .square_image_18_V_ce1(resample_U0_square_image_18_V_ce1),
    .square_image_18_V_q1(padded_18_V_t_q1),
    .square_image_19_V_address0(resample_U0_square_image_19_V_address0),
    .square_image_19_V_ce0(resample_U0_square_image_19_V_ce0),
    .square_image_19_V_q0(padded_19_V_t_q0),
    .square_image_19_V_address1(resample_U0_square_image_19_V_address1),
    .square_image_19_V_ce1(resample_U0_square_image_19_V_ce1),
    .square_image_19_V_q1(padded_19_V_t_q1),
    .square_image_20_V_address0(resample_U0_square_image_20_V_address0),
    .square_image_20_V_ce0(resample_U0_square_image_20_V_ce0),
    .square_image_20_V_q0(padded_20_V_t_q0),
    .square_image_20_V_address1(resample_U0_square_image_20_V_address1),
    .square_image_20_V_ce1(resample_U0_square_image_20_V_ce1),
    .square_image_20_V_q1(padded_20_V_t_q1),
    .square_image_21_V_address0(resample_U0_square_image_21_V_address0),
    .square_image_21_V_ce0(resample_U0_square_image_21_V_ce0),
    .square_image_21_V_q0(padded_21_V_t_q0),
    .square_image_21_V_address1(resample_U0_square_image_21_V_address1),
    .square_image_21_V_ce1(resample_U0_square_image_21_V_ce1),
    .square_image_21_V_q1(padded_21_V_t_q1),
    .square_image_22_V_address0(resample_U0_square_image_22_V_address0),
    .square_image_22_V_ce0(resample_U0_square_image_22_V_ce0),
    .square_image_22_V_q0(padded_22_V_t_q0),
    .square_image_22_V_address1(resample_U0_square_image_22_V_address1),
    .square_image_22_V_ce1(resample_U0_square_image_22_V_ce1),
    .square_image_22_V_q1(padded_22_V_t_q1),
    .square_image_23_V_address0(resample_U0_square_image_23_V_address0),
    .square_image_23_V_ce0(resample_U0_square_image_23_V_ce0),
    .square_image_23_V_q0(padded_23_V_t_q0),
    .square_image_23_V_address1(resample_U0_square_image_23_V_address1),
    .square_image_23_V_ce1(resample_U0_square_image_23_V_ce1),
    .square_image_23_V_q1(padded_23_V_t_q1),
    .square_image_24_V_address0(resample_U0_square_image_24_V_address0),
    .square_image_24_V_ce0(resample_U0_square_image_24_V_ce0),
    .square_image_24_V_q0(padded_24_V_t_q0),
    .square_image_24_V_address1(resample_U0_square_image_24_V_address1),
    .square_image_24_V_ce1(resample_U0_square_image_24_V_ce1),
    .square_image_24_V_q1(padded_24_V_t_q1),
    .square_image_25_V_address0(resample_U0_square_image_25_V_address0),
    .square_image_25_V_ce0(resample_U0_square_image_25_V_ce0),
    .square_image_25_V_q0(padded_25_V_t_q0),
    .square_image_25_V_address1(resample_U0_square_image_25_V_address1),
    .square_image_25_V_ce1(resample_U0_square_image_25_V_ce1),
    .square_image_25_V_q1(padded_25_V_t_q1),
    .square_image_26_V_address0(resample_U0_square_image_26_V_address0),
    .square_image_26_V_ce0(resample_U0_square_image_26_V_ce0),
    .square_image_26_V_q0(padded_26_V_t_q0),
    .square_image_26_V_address1(resample_U0_square_image_26_V_address1),
    .square_image_26_V_ce1(resample_U0_square_image_26_V_ce1),
    .square_image_26_V_q1(padded_26_V_t_q1),
    .square_image_27_V_address0(resample_U0_square_image_27_V_address0),
    .square_image_27_V_ce0(resample_U0_square_image_27_V_ce0),
    .square_image_27_V_q0(padded_27_V_t_q0),
    .square_image_27_V_address1(resample_U0_square_image_27_V_address1),
    .square_image_27_V_ce1(resample_U0_square_image_27_V_ce1),
    .square_image_27_V_q1(padded_27_V_t_q1),
    .square_image_28_V_address0(resample_U0_square_image_28_V_address0),
    .square_image_28_V_ce0(resample_U0_square_image_28_V_ce0),
    .square_image_28_V_q0(padded_28_V_t_q0),
    .square_image_28_V_address1(resample_U0_square_image_28_V_address1),
    .square_image_28_V_ce1(resample_U0_square_image_28_V_ce1),
    .square_image_28_V_q1(padded_28_V_t_q1),
    .square_image_29_V_address0(resample_U0_square_image_29_V_address0),
    .square_image_29_V_ce0(resample_U0_square_image_29_V_ce0),
    .square_image_29_V_q0(padded_29_V_t_q0),
    .square_image_29_V_address1(resample_U0_square_image_29_V_address1),
    .square_image_29_V_ce1(resample_U0_square_image_29_V_ce1),
    .square_image_29_V_q1(padded_29_V_t_q1),
    .resampled_0_0_V_address0(resample_U0_resampled_0_0_V_address0),
    .resampled_0_0_V_ce0(resample_U0_resampled_0_0_V_ce0),
    .resampled_0_0_V_we0(resample_U0_resampled_0_0_V_we0),
    .resampled_0_0_V_d0(resample_U0_resampled_0_0_V_d0),
    .resampled_0_1_V_address0(resample_U0_resampled_0_1_V_address0),
    .resampled_0_1_V_ce0(resample_U0_resampled_0_1_V_ce0),
    .resampled_0_1_V_we0(resample_U0_resampled_0_1_V_we0),
    .resampled_0_1_V_d0(resample_U0_resampled_0_1_V_d0),
    .resampled_0_2_V_address0(resample_U0_resampled_0_2_V_address0),
    .resampled_0_2_V_ce0(resample_U0_resampled_0_2_V_ce0),
    .resampled_0_2_V_we0(resample_U0_resampled_0_2_V_we0),
    .resampled_0_2_V_d0(resample_U0_resampled_0_2_V_d0),
    .resampled_1_0_V_address0(resample_U0_resampled_1_0_V_address0),
    .resampled_1_0_V_ce0(resample_U0_resampled_1_0_V_ce0),
    .resampled_1_0_V_we0(resample_U0_resampled_1_0_V_we0),
    .resampled_1_0_V_d0(resample_U0_resampled_1_0_V_d0),
    .resampled_1_1_V_address0(resample_U0_resampled_1_1_V_address0),
    .resampled_1_1_V_ce0(resample_U0_resampled_1_1_V_ce0),
    .resampled_1_1_V_we0(resample_U0_resampled_1_1_V_we0),
    .resampled_1_1_V_d0(resample_U0_resampled_1_1_V_d0),
    .resampled_1_2_V_address0(resample_U0_resampled_1_2_V_address0),
    .resampled_1_2_V_ce0(resample_U0_resampled_1_2_V_ce0),
    .resampled_1_2_V_we0(resample_U0_resampled_1_2_V_we0),
    .resampled_1_2_V_d0(resample_U0_resampled_1_2_V_d0),
    .resampled_2_0_V_address0(resample_U0_resampled_2_0_V_address0),
    .resampled_2_0_V_ce0(resample_U0_resampled_2_0_V_ce0),
    .resampled_2_0_V_we0(resample_U0_resampled_2_0_V_we0),
    .resampled_2_0_V_d0(resample_U0_resampled_2_0_V_d0),
    .resampled_2_1_V_address0(resample_U0_resampled_2_1_V_address0),
    .resampled_2_1_V_ce0(resample_U0_resampled_2_1_V_ce0),
    .resampled_2_1_V_we0(resample_U0_resampled_2_1_V_we0),
    .resampled_2_1_V_d0(resample_U0_resampled_2_1_V_d0),
    .resampled_2_2_V_address0(resample_U0_resampled_2_2_V_address0),
    .resampled_2_2_V_ce0(resample_U0_resampled_2_2_V_ce0),
    .resampled_2_2_V_we0(resample_U0_resampled_2_2_V_we0),
    .resampled_2_2_V_d0(resample_U0_resampled_2_2_V_d0)
);

conv2d_3x3_1chan_rev conv2d_3x3_1chan_rev_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv2d_3x3_1chan_rev_U0_ap_start),
    .ap_done(conv2d_3x3_1chan_rev_U0_ap_done),
    .ap_continue(conv2d_3x3_1chan_rev_U0_ap_continue),
    .ap_idle(conv2d_3x3_1chan_rev_U0_ap_idle),
    .ap_ready(conv2d_3x3_1chan_rev_U0_ap_ready),
    .in_image_0_0_V_address0(conv2d_3x3_1chan_rev_U0_in_image_0_0_V_address0),
    .in_image_0_0_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_0_V_ce0),
    .in_image_0_0_V_q0(resampled_0_0_V_t_q0),
    .in_image_0_1_V_address0(conv2d_3x3_1chan_rev_U0_in_image_0_1_V_address0),
    .in_image_0_1_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_1_V_ce0),
    .in_image_0_1_V_q0(resampled_0_1_V_t_q0),
    .in_image_0_2_V_address0(conv2d_3x3_1chan_rev_U0_in_image_0_2_V_address0),
    .in_image_0_2_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_0_2_V_ce0),
    .in_image_0_2_V_q0(resampled_0_2_V_t_q0),
    .in_image_1_0_V_address0(conv2d_3x3_1chan_rev_U0_in_image_1_0_V_address0),
    .in_image_1_0_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_0_V_ce0),
    .in_image_1_0_V_q0(resampled_1_0_V_t_q0),
    .in_image_1_1_V_address0(conv2d_3x3_1chan_rev_U0_in_image_1_1_V_address0),
    .in_image_1_1_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_1_V_ce0),
    .in_image_1_1_V_q0(resampled_1_1_V_t_q0),
    .in_image_1_2_V_address0(conv2d_3x3_1chan_rev_U0_in_image_1_2_V_address0),
    .in_image_1_2_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_1_2_V_ce0),
    .in_image_1_2_V_q0(resampled_1_2_V_t_q0),
    .in_image_2_0_V_address0(conv2d_3x3_1chan_rev_U0_in_image_2_0_V_address0),
    .in_image_2_0_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_2_0_V_ce0),
    .in_image_2_0_V_q0(resampled_2_0_V_t_q0),
    .in_image_2_1_V_address0(conv2d_3x3_1chan_rev_U0_in_image_2_1_V_address0),
    .in_image_2_1_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_2_1_V_ce0),
    .in_image_2_1_V_q0(resampled_2_1_V_t_q0),
    .in_image_2_2_V_address0(conv2d_3x3_1chan_rev_U0_in_image_2_2_V_address0),
    .in_image_2_2_V_ce0(conv2d_3x3_1chan_rev_U0_in_image_2_2_V_ce0),
    .in_image_2_2_V_q0(resampled_2_2_V_t_q0),
    .kernel_0_V(conv_kernel_L1_0_V),
    .kernel_1_V(conv_kernel_L1_1_V),
    .kernel_2_V(conv_kernel_L1_2_V),
    .kernel_3_V(conv_kernel_L1_3_V),
    .kernel_4_V(conv_kernel_L1_4_V),
    .kernel_5_V(conv_kernel_L1_5_V),
    .kernel_6_V(conv_kernel_L1_6_V),
    .kernel_7_V(conv_kernel_L1_7_V),
    .kernel_8_V(conv_kernel_L1_8_V),
    .bias_V(conv_bias_L1_V),
    .out_image_0_V_address0(conv2d_3x3_1chan_rev_U0_out_image_0_V_address0),
    .out_image_0_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_0_V_ce0),
    .out_image_0_V_we0(conv2d_3x3_1chan_rev_U0_out_image_0_V_we0),
    .out_image_0_V_d0(conv2d_3x3_1chan_rev_U0_out_image_0_V_d0),
    .out_image_1_V_address0(conv2d_3x3_1chan_rev_U0_out_image_1_V_address0),
    .out_image_1_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_1_V_ce0),
    .out_image_1_V_we0(conv2d_3x3_1chan_rev_U0_out_image_1_V_we0),
    .out_image_1_V_d0(conv2d_3x3_1chan_rev_U0_out_image_1_V_d0),
    .out_image_2_V_address0(conv2d_3x3_1chan_rev_U0_out_image_2_V_address0),
    .out_image_2_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_2_V_ce0),
    .out_image_2_V_we0(conv2d_3x3_1chan_rev_U0_out_image_2_V_we0),
    .out_image_2_V_d0(conv2d_3x3_1chan_rev_U0_out_image_2_V_d0),
    .out_image_3_V_address0(conv2d_3x3_1chan_rev_U0_out_image_3_V_address0),
    .out_image_3_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_3_V_ce0),
    .out_image_3_V_we0(conv2d_3x3_1chan_rev_U0_out_image_3_V_we0),
    .out_image_3_V_d0(conv2d_3x3_1chan_rev_U0_out_image_3_V_d0),
    .out_image_4_V_address0(conv2d_3x3_1chan_rev_U0_out_image_4_V_address0),
    .out_image_4_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_4_V_ce0),
    .out_image_4_V_we0(conv2d_3x3_1chan_rev_U0_out_image_4_V_we0),
    .out_image_4_V_d0(conv2d_3x3_1chan_rev_U0_out_image_4_V_d0),
    .out_image_5_V_address0(conv2d_3x3_1chan_rev_U0_out_image_5_V_address0),
    .out_image_5_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_5_V_ce0),
    .out_image_5_V_we0(conv2d_3x3_1chan_rev_U0_out_image_5_V_we0),
    .out_image_5_V_d0(conv2d_3x3_1chan_rev_U0_out_image_5_V_d0),
    .out_image_6_V_address0(conv2d_3x3_1chan_rev_U0_out_image_6_V_address0),
    .out_image_6_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_6_V_ce0),
    .out_image_6_V_we0(conv2d_3x3_1chan_rev_U0_out_image_6_V_we0),
    .out_image_6_V_d0(conv2d_3x3_1chan_rev_U0_out_image_6_V_d0),
    .out_image_7_V_address0(conv2d_3x3_1chan_rev_U0_out_image_7_V_address0),
    .out_image_7_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_7_V_ce0),
    .out_image_7_V_we0(conv2d_3x3_1chan_rev_U0_out_image_7_V_we0),
    .out_image_7_V_d0(conv2d_3x3_1chan_rev_U0_out_image_7_V_d0),
    .out_image_8_V_address0(conv2d_3x3_1chan_rev_U0_out_image_8_V_address0),
    .out_image_8_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_8_V_ce0),
    .out_image_8_V_we0(conv2d_3x3_1chan_rev_U0_out_image_8_V_we0),
    .out_image_8_V_d0(conv2d_3x3_1chan_rev_U0_out_image_8_V_d0),
    .out_image_9_V_address0(conv2d_3x3_1chan_rev_U0_out_image_9_V_address0),
    .out_image_9_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_9_V_ce0),
    .out_image_9_V_we0(conv2d_3x3_1chan_rev_U0_out_image_9_V_we0),
    .out_image_9_V_d0(conv2d_3x3_1chan_rev_U0_out_image_9_V_d0),
    .out_image_10_V_address0(conv2d_3x3_1chan_rev_U0_out_image_10_V_address0),
    .out_image_10_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_10_V_ce0),
    .out_image_10_V_we0(conv2d_3x3_1chan_rev_U0_out_image_10_V_we0),
    .out_image_10_V_d0(conv2d_3x3_1chan_rev_U0_out_image_10_V_d0),
    .out_image_11_V_address0(conv2d_3x3_1chan_rev_U0_out_image_11_V_address0),
    .out_image_11_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_11_V_ce0),
    .out_image_11_V_we0(conv2d_3x3_1chan_rev_U0_out_image_11_V_we0),
    .out_image_11_V_d0(conv2d_3x3_1chan_rev_U0_out_image_11_V_d0),
    .out_image_12_V_address0(conv2d_3x3_1chan_rev_U0_out_image_12_V_address0),
    .out_image_12_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_12_V_ce0),
    .out_image_12_V_we0(conv2d_3x3_1chan_rev_U0_out_image_12_V_we0),
    .out_image_12_V_d0(conv2d_3x3_1chan_rev_U0_out_image_12_V_d0),
    .out_image_13_V_address0(conv2d_3x3_1chan_rev_U0_out_image_13_V_address0),
    .out_image_13_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_13_V_ce0),
    .out_image_13_V_we0(conv2d_3x3_1chan_rev_U0_out_image_13_V_we0),
    .out_image_13_V_d0(conv2d_3x3_1chan_rev_U0_out_image_13_V_d0),
    .out_image_14_V_address0(conv2d_3x3_1chan_rev_U0_out_image_14_V_address0),
    .out_image_14_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_14_V_ce0),
    .out_image_14_V_we0(conv2d_3x3_1chan_rev_U0_out_image_14_V_we0),
    .out_image_14_V_d0(conv2d_3x3_1chan_rev_U0_out_image_14_V_d0),
    .out_image_15_V_address0(conv2d_3x3_1chan_rev_U0_out_image_15_V_address0),
    .out_image_15_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_15_V_ce0),
    .out_image_15_V_we0(conv2d_3x3_1chan_rev_U0_out_image_15_V_we0),
    .out_image_15_V_d0(conv2d_3x3_1chan_rev_U0_out_image_15_V_d0),
    .out_image_16_V_address0(conv2d_3x3_1chan_rev_U0_out_image_16_V_address0),
    .out_image_16_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_16_V_ce0),
    .out_image_16_V_we0(conv2d_3x3_1chan_rev_U0_out_image_16_V_we0),
    .out_image_16_V_d0(conv2d_3x3_1chan_rev_U0_out_image_16_V_d0),
    .out_image_17_V_address0(conv2d_3x3_1chan_rev_U0_out_image_17_V_address0),
    .out_image_17_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_17_V_ce0),
    .out_image_17_V_we0(conv2d_3x3_1chan_rev_U0_out_image_17_V_we0),
    .out_image_17_V_d0(conv2d_3x3_1chan_rev_U0_out_image_17_V_d0),
    .out_image_18_V_address0(conv2d_3x3_1chan_rev_U0_out_image_18_V_address0),
    .out_image_18_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_18_V_ce0),
    .out_image_18_V_we0(conv2d_3x3_1chan_rev_U0_out_image_18_V_we0),
    .out_image_18_V_d0(conv2d_3x3_1chan_rev_U0_out_image_18_V_d0),
    .out_image_19_V_address0(conv2d_3x3_1chan_rev_U0_out_image_19_V_address0),
    .out_image_19_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_19_V_ce0),
    .out_image_19_V_we0(conv2d_3x3_1chan_rev_U0_out_image_19_V_we0),
    .out_image_19_V_d0(conv2d_3x3_1chan_rev_U0_out_image_19_V_d0),
    .out_image_20_V_address0(conv2d_3x3_1chan_rev_U0_out_image_20_V_address0),
    .out_image_20_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_20_V_ce0),
    .out_image_20_V_we0(conv2d_3x3_1chan_rev_U0_out_image_20_V_we0),
    .out_image_20_V_d0(conv2d_3x3_1chan_rev_U0_out_image_20_V_d0),
    .out_image_21_V_address0(conv2d_3x3_1chan_rev_U0_out_image_21_V_address0),
    .out_image_21_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_21_V_ce0),
    .out_image_21_V_we0(conv2d_3x3_1chan_rev_U0_out_image_21_V_we0),
    .out_image_21_V_d0(conv2d_3x3_1chan_rev_U0_out_image_21_V_d0),
    .out_image_22_V_address0(conv2d_3x3_1chan_rev_U0_out_image_22_V_address0),
    .out_image_22_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_22_V_ce0),
    .out_image_22_V_we0(conv2d_3x3_1chan_rev_U0_out_image_22_V_we0),
    .out_image_22_V_d0(conv2d_3x3_1chan_rev_U0_out_image_22_V_d0),
    .out_image_23_V_address0(conv2d_3x3_1chan_rev_U0_out_image_23_V_address0),
    .out_image_23_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_23_V_ce0),
    .out_image_23_V_we0(conv2d_3x3_1chan_rev_U0_out_image_23_V_we0),
    .out_image_23_V_d0(conv2d_3x3_1chan_rev_U0_out_image_23_V_d0),
    .out_image_24_V_address0(conv2d_3x3_1chan_rev_U0_out_image_24_V_address0),
    .out_image_24_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_24_V_ce0),
    .out_image_24_V_we0(conv2d_3x3_1chan_rev_U0_out_image_24_V_we0),
    .out_image_24_V_d0(conv2d_3x3_1chan_rev_U0_out_image_24_V_d0),
    .out_image_25_V_address0(conv2d_3x3_1chan_rev_U0_out_image_25_V_address0),
    .out_image_25_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_25_V_ce0),
    .out_image_25_V_we0(conv2d_3x3_1chan_rev_U0_out_image_25_V_we0),
    .out_image_25_V_d0(conv2d_3x3_1chan_rev_U0_out_image_25_V_d0),
    .out_image_26_V_address0(conv2d_3x3_1chan_rev_U0_out_image_26_V_address0),
    .out_image_26_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_26_V_ce0),
    .out_image_26_V_we0(conv2d_3x3_1chan_rev_U0_out_image_26_V_we0),
    .out_image_26_V_d0(conv2d_3x3_1chan_rev_U0_out_image_26_V_d0),
    .out_image_27_V_address0(conv2d_3x3_1chan_rev_U0_out_image_27_V_address0),
    .out_image_27_V_ce0(conv2d_3x3_1chan_rev_U0_out_image_27_V_ce0),
    .out_image_27_V_we0(conv2d_3x3_1chan_rev_U0_out_image_27_V_we0),
    .out_image_27_V_d0(conv2d_3x3_1chan_rev_U0_out_image_27_V_d0)
);

batch_norm batch_norm_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(batch_norm_U0_ap_start),
    .ap_done(batch_norm_U0_ap_done),
    .ap_continue(batch_norm_U0_ap_continue),
    .ap_idle(batch_norm_U0_ap_idle),
    .ap_ready(batch_norm_U0_ap_ready),
    .in_image_0_V_address0(batch_norm_U0_in_image_0_V_address0),
    .in_image_0_V_ce0(batch_norm_U0_in_image_0_V_ce0),
    .in_image_0_V_q0(conv_0_V_t_q0),
    .in_image_1_V_address0(batch_norm_U0_in_image_1_V_address0),
    .in_image_1_V_ce0(batch_norm_U0_in_image_1_V_ce0),
    .in_image_1_V_q0(conv_1_V_t_q0),
    .in_image_2_V_address0(batch_norm_U0_in_image_2_V_address0),
    .in_image_2_V_ce0(batch_norm_U0_in_image_2_V_ce0),
    .in_image_2_V_q0(conv_2_V_t_q0),
    .in_image_3_V_address0(batch_norm_U0_in_image_3_V_address0),
    .in_image_3_V_ce0(batch_norm_U0_in_image_3_V_ce0),
    .in_image_3_V_q0(conv_3_V_t_q0),
    .in_image_4_V_address0(batch_norm_U0_in_image_4_V_address0),
    .in_image_4_V_ce0(batch_norm_U0_in_image_4_V_ce0),
    .in_image_4_V_q0(conv_4_V_t_q0),
    .in_image_5_V_address0(batch_norm_U0_in_image_5_V_address0),
    .in_image_5_V_ce0(batch_norm_U0_in_image_5_V_ce0),
    .in_image_5_V_q0(conv_5_V_t_q0),
    .in_image_6_V_address0(batch_norm_U0_in_image_6_V_address0),
    .in_image_6_V_ce0(batch_norm_U0_in_image_6_V_ce0),
    .in_image_6_V_q0(conv_6_V_t_q0),
    .in_image_7_V_address0(batch_norm_U0_in_image_7_V_address0),
    .in_image_7_V_ce0(batch_norm_U0_in_image_7_V_ce0),
    .in_image_7_V_q0(conv_7_V_t_q0),
    .in_image_8_V_address0(batch_norm_U0_in_image_8_V_address0),
    .in_image_8_V_ce0(batch_norm_U0_in_image_8_V_ce0),
    .in_image_8_V_q0(conv_8_V_t_q0),
    .in_image_9_V_address0(batch_norm_U0_in_image_9_V_address0),
    .in_image_9_V_ce0(batch_norm_U0_in_image_9_V_ce0),
    .in_image_9_V_q0(conv_9_V_t_q0),
    .in_image_10_V_address0(batch_norm_U0_in_image_10_V_address0),
    .in_image_10_V_ce0(batch_norm_U0_in_image_10_V_ce0),
    .in_image_10_V_q0(conv_10_V_t_q0),
    .in_image_11_V_address0(batch_norm_U0_in_image_11_V_address0),
    .in_image_11_V_ce0(batch_norm_U0_in_image_11_V_ce0),
    .in_image_11_V_q0(conv_11_V_t_q0),
    .in_image_12_V_address0(batch_norm_U0_in_image_12_V_address0),
    .in_image_12_V_ce0(batch_norm_U0_in_image_12_V_ce0),
    .in_image_12_V_q0(conv_12_V_t_q0),
    .in_image_13_V_address0(batch_norm_U0_in_image_13_V_address0),
    .in_image_13_V_ce0(batch_norm_U0_in_image_13_V_ce0),
    .in_image_13_V_q0(conv_13_V_t_q0),
    .in_image_14_V_address0(batch_norm_U0_in_image_14_V_address0),
    .in_image_14_V_ce0(batch_norm_U0_in_image_14_V_ce0),
    .in_image_14_V_q0(conv_14_V_t_q0),
    .in_image_15_V_address0(batch_norm_U0_in_image_15_V_address0),
    .in_image_15_V_ce0(batch_norm_U0_in_image_15_V_ce0),
    .in_image_15_V_q0(conv_15_V_t_q0),
    .in_image_16_V_address0(batch_norm_U0_in_image_16_V_address0),
    .in_image_16_V_ce0(batch_norm_U0_in_image_16_V_ce0),
    .in_image_16_V_q0(conv_16_V_t_q0),
    .in_image_17_V_address0(batch_norm_U0_in_image_17_V_address0),
    .in_image_17_V_ce0(batch_norm_U0_in_image_17_V_ce0),
    .in_image_17_V_q0(conv_17_V_t_q0),
    .in_image_18_V_address0(batch_norm_U0_in_image_18_V_address0),
    .in_image_18_V_ce0(batch_norm_U0_in_image_18_V_ce0),
    .in_image_18_V_q0(conv_18_V_t_q0),
    .in_image_19_V_address0(batch_norm_U0_in_image_19_V_address0),
    .in_image_19_V_ce0(batch_norm_U0_in_image_19_V_ce0),
    .in_image_19_V_q0(conv_19_V_t_q0),
    .in_image_20_V_address0(batch_norm_U0_in_image_20_V_address0),
    .in_image_20_V_ce0(batch_norm_U0_in_image_20_V_ce0),
    .in_image_20_V_q0(conv_20_V_t_q0),
    .in_image_21_V_address0(batch_norm_U0_in_image_21_V_address0),
    .in_image_21_V_ce0(batch_norm_U0_in_image_21_V_ce0),
    .in_image_21_V_q0(conv_21_V_t_q0),
    .in_image_22_V_address0(batch_norm_U0_in_image_22_V_address0),
    .in_image_22_V_ce0(batch_norm_U0_in_image_22_V_ce0),
    .in_image_22_V_q0(conv_22_V_t_q0),
    .in_image_23_V_address0(batch_norm_U0_in_image_23_V_address0),
    .in_image_23_V_ce0(batch_norm_U0_in_image_23_V_ce0),
    .in_image_23_V_q0(conv_23_V_t_q0),
    .in_image_24_V_address0(batch_norm_U0_in_image_24_V_address0),
    .in_image_24_V_ce0(batch_norm_U0_in_image_24_V_ce0),
    .in_image_24_V_q0(conv_24_V_t_q0),
    .in_image_25_V_address0(batch_norm_U0_in_image_25_V_address0),
    .in_image_25_V_ce0(batch_norm_U0_in_image_25_V_ce0),
    .in_image_25_V_q0(conv_25_V_t_q0),
    .in_image_26_V_address0(batch_norm_U0_in_image_26_V_address0),
    .in_image_26_V_ce0(batch_norm_U0_in_image_26_V_ce0),
    .in_image_26_V_q0(conv_26_V_t_q0),
    .in_image_27_V_address0(batch_norm_U0_in_image_27_V_address0),
    .in_image_27_V_ce0(batch_norm_U0_in_image_27_V_ce0),
    .in_image_27_V_q0(conv_27_V_t_q0),
    .A_V(a_V),
    .B_V(b_V),
    .out_image_0_V_address0(batch_norm_U0_out_image_0_V_address0),
    .out_image_0_V_ce0(batch_norm_U0_out_image_0_V_ce0),
    .out_image_0_V_we0(batch_norm_U0_out_image_0_V_we0),
    .out_image_0_V_d0(batch_norm_U0_out_image_0_V_d0),
    .out_image_1_V_address0(batch_norm_U0_out_image_1_V_address0),
    .out_image_1_V_ce0(batch_norm_U0_out_image_1_V_ce0),
    .out_image_1_V_we0(batch_norm_U0_out_image_1_V_we0),
    .out_image_1_V_d0(batch_norm_U0_out_image_1_V_d0),
    .out_image_2_V_address0(batch_norm_U0_out_image_2_V_address0),
    .out_image_2_V_ce0(batch_norm_U0_out_image_2_V_ce0),
    .out_image_2_V_we0(batch_norm_U0_out_image_2_V_we0),
    .out_image_2_V_d0(batch_norm_U0_out_image_2_V_d0),
    .out_image_3_V_address0(batch_norm_U0_out_image_3_V_address0),
    .out_image_3_V_ce0(batch_norm_U0_out_image_3_V_ce0),
    .out_image_3_V_we0(batch_norm_U0_out_image_3_V_we0),
    .out_image_3_V_d0(batch_norm_U0_out_image_3_V_d0),
    .out_image_4_V_address0(batch_norm_U0_out_image_4_V_address0),
    .out_image_4_V_ce0(batch_norm_U0_out_image_4_V_ce0),
    .out_image_4_V_we0(batch_norm_U0_out_image_4_V_we0),
    .out_image_4_V_d0(batch_norm_U0_out_image_4_V_d0),
    .out_image_5_V_address0(batch_norm_U0_out_image_5_V_address0),
    .out_image_5_V_ce0(batch_norm_U0_out_image_5_V_ce0),
    .out_image_5_V_we0(batch_norm_U0_out_image_5_V_we0),
    .out_image_5_V_d0(batch_norm_U0_out_image_5_V_d0),
    .out_image_6_V_address0(batch_norm_U0_out_image_6_V_address0),
    .out_image_6_V_ce0(batch_norm_U0_out_image_6_V_ce0),
    .out_image_6_V_we0(batch_norm_U0_out_image_6_V_we0),
    .out_image_6_V_d0(batch_norm_U0_out_image_6_V_d0),
    .out_image_7_V_address0(batch_norm_U0_out_image_7_V_address0),
    .out_image_7_V_ce0(batch_norm_U0_out_image_7_V_ce0),
    .out_image_7_V_we0(batch_norm_U0_out_image_7_V_we0),
    .out_image_7_V_d0(batch_norm_U0_out_image_7_V_d0),
    .out_image_8_V_address0(batch_norm_U0_out_image_8_V_address0),
    .out_image_8_V_ce0(batch_norm_U0_out_image_8_V_ce0),
    .out_image_8_V_we0(batch_norm_U0_out_image_8_V_we0),
    .out_image_8_V_d0(batch_norm_U0_out_image_8_V_d0),
    .out_image_9_V_address0(batch_norm_U0_out_image_9_V_address0),
    .out_image_9_V_ce0(batch_norm_U0_out_image_9_V_ce0),
    .out_image_9_V_we0(batch_norm_U0_out_image_9_V_we0),
    .out_image_9_V_d0(batch_norm_U0_out_image_9_V_d0),
    .out_image_10_V_address0(batch_norm_U0_out_image_10_V_address0),
    .out_image_10_V_ce0(batch_norm_U0_out_image_10_V_ce0),
    .out_image_10_V_we0(batch_norm_U0_out_image_10_V_we0),
    .out_image_10_V_d0(batch_norm_U0_out_image_10_V_d0),
    .out_image_11_V_address0(batch_norm_U0_out_image_11_V_address0),
    .out_image_11_V_ce0(batch_norm_U0_out_image_11_V_ce0),
    .out_image_11_V_we0(batch_norm_U0_out_image_11_V_we0),
    .out_image_11_V_d0(batch_norm_U0_out_image_11_V_d0),
    .out_image_12_V_address0(batch_norm_U0_out_image_12_V_address0),
    .out_image_12_V_ce0(batch_norm_U0_out_image_12_V_ce0),
    .out_image_12_V_we0(batch_norm_U0_out_image_12_V_we0),
    .out_image_12_V_d0(batch_norm_U0_out_image_12_V_d0),
    .out_image_13_V_address0(batch_norm_U0_out_image_13_V_address0),
    .out_image_13_V_ce0(batch_norm_U0_out_image_13_V_ce0),
    .out_image_13_V_we0(batch_norm_U0_out_image_13_V_we0),
    .out_image_13_V_d0(batch_norm_U0_out_image_13_V_d0),
    .out_image_14_V_address0(batch_norm_U0_out_image_14_V_address0),
    .out_image_14_V_ce0(batch_norm_U0_out_image_14_V_ce0),
    .out_image_14_V_we0(batch_norm_U0_out_image_14_V_we0),
    .out_image_14_V_d0(batch_norm_U0_out_image_14_V_d0),
    .out_image_15_V_address0(batch_norm_U0_out_image_15_V_address0),
    .out_image_15_V_ce0(batch_norm_U0_out_image_15_V_ce0),
    .out_image_15_V_we0(batch_norm_U0_out_image_15_V_we0),
    .out_image_15_V_d0(batch_norm_U0_out_image_15_V_d0),
    .out_image_16_V_address0(batch_norm_U0_out_image_16_V_address0),
    .out_image_16_V_ce0(batch_norm_U0_out_image_16_V_ce0),
    .out_image_16_V_we0(batch_norm_U0_out_image_16_V_we0),
    .out_image_16_V_d0(batch_norm_U0_out_image_16_V_d0),
    .out_image_17_V_address0(batch_norm_U0_out_image_17_V_address0),
    .out_image_17_V_ce0(batch_norm_U0_out_image_17_V_ce0),
    .out_image_17_V_we0(batch_norm_U0_out_image_17_V_we0),
    .out_image_17_V_d0(batch_norm_U0_out_image_17_V_d0),
    .out_image_18_V_address0(batch_norm_U0_out_image_18_V_address0),
    .out_image_18_V_ce0(batch_norm_U0_out_image_18_V_ce0),
    .out_image_18_V_we0(batch_norm_U0_out_image_18_V_we0),
    .out_image_18_V_d0(batch_norm_U0_out_image_18_V_d0),
    .out_image_19_V_address0(batch_norm_U0_out_image_19_V_address0),
    .out_image_19_V_ce0(batch_norm_U0_out_image_19_V_ce0),
    .out_image_19_V_we0(batch_norm_U0_out_image_19_V_we0),
    .out_image_19_V_d0(batch_norm_U0_out_image_19_V_d0),
    .out_image_20_V_address0(batch_norm_U0_out_image_20_V_address0),
    .out_image_20_V_ce0(batch_norm_U0_out_image_20_V_ce0),
    .out_image_20_V_we0(batch_norm_U0_out_image_20_V_we0),
    .out_image_20_V_d0(batch_norm_U0_out_image_20_V_d0),
    .out_image_21_V_address0(batch_norm_U0_out_image_21_V_address0),
    .out_image_21_V_ce0(batch_norm_U0_out_image_21_V_ce0),
    .out_image_21_V_we0(batch_norm_U0_out_image_21_V_we0),
    .out_image_21_V_d0(batch_norm_U0_out_image_21_V_d0),
    .out_image_22_V_address0(batch_norm_U0_out_image_22_V_address0),
    .out_image_22_V_ce0(batch_norm_U0_out_image_22_V_ce0),
    .out_image_22_V_we0(batch_norm_U0_out_image_22_V_we0),
    .out_image_22_V_d0(batch_norm_U0_out_image_22_V_d0),
    .out_image_23_V_address0(batch_norm_U0_out_image_23_V_address0),
    .out_image_23_V_ce0(batch_norm_U0_out_image_23_V_ce0),
    .out_image_23_V_we0(batch_norm_U0_out_image_23_V_we0),
    .out_image_23_V_d0(batch_norm_U0_out_image_23_V_d0),
    .out_image_24_V_address0(batch_norm_U0_out_image_24_V_address0),
    .out_image_24_V_ce0(batch_norm_U0_out_image_24_V_ce0),
    .out_image_24_V_we0(batch_norm_U0_out_image_24_V_we0),
    .out_image_24_V_d0(batch_norm_U0_out_image_24_V_d0),
    .out_image_25_V_address0(batch_norm_U0_out_image_25_V_address0),
    .out_image_25_V_ce0(batch_norm_U0_out_image_25_V_ce0),
    .out_image_25_V_we0(batch_norm_U0_out_image_25_V_we0),
    .out_image_25_V_d0(batch_norm_U0_out_image_25_V_d0),
    .out_image_26_V_address0(batch_norm_U0_out_image_26_V_address0),
    .out_image_26_V_ce0(batch_norm_U0_out_image_26_V_ce0),
    .out_image_26_V_we0(batch_norm_U0_out_image_26_V_we0),
    .out_image_26_V_d0(batch_norm_U0_out_image_26_V_d0),
    .out_image_27_V_address0(batch_norm_U0_out_image_27_V_address0),
    .out_image_27_V_ce0(batch_norm_U0_out_image_27_V_ce0),
    .out_image_27_V_we0(batch_norm_U0_out_image_27_V_we0),
    .out_image_27_V_d0(batch_norm_U0_out_image_27_V_d0)
);

relu relu_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_U0_ap_start),
    .ap_done(relu_U0_ap_done),
    .ap_continue(relu_U0_ap_continue),
    .ap_idle(relu_U0_ap_idle),
    .ap_ready(relu_U0_ap_ready),
    .in_features_0_V_address0(relu_U0_in_features_0_V_address0),
    .in_features_0_V_ce0(relu_U0_in_features_0_V_ce0),
    .in_features_0_V_q0(batchnorm_0_V_t_q0),
    .in_features_1_V_address0(relu_U0_in_features_1_V_address0),
    .in_features_1_V_ce0(relu_U0_in_features_1_V_ce0),
    .in_features_1_V_q0(batchnorm_1_V_t_q0),
    .in_features_2_V_address0(relu_U0_in_features_2_V_address0),
    .in_features_2_V_ce0(relu_U0_in_features_2_V_ce0),
    .in_features_2_V_q0(batchnorm_2_V_t_q0),
    .in_features_3_V_address0(relu_U0_in_features_3_V_address0),
    .in_features_3_V_ce0(relu_U0_in_features_3_V_ce0),
    .in_features_3_V_q0(batchnorm_3_V_t_q0),
    .in_features_4_V_address0(relu_U0_in_features_4_V_address0),
    .in_features_4_V_ce0(relu_U0_in_features_4_V_ce0),
    .in_features_4_V_q0(batchnorm_4_V_t_q0),
    .in_features_5_V_address0(relu_U0_in_features_5_V_address0),
    .in_features_5_V_ce0(relu_U0_in_features_5_V_ce0),
    .in_features_5_V_q0(batchnorm_5_V_t_q0),
    .in_features_6_V_address0(relu_U0_in_features_6_V_address0),
    .in_features_6_V_ce0(relu_U0_in_features_6_V_ce0),
    .in_features_6_V_q0(batchnorm_6_V_t_q0),
    .in_features_7_V_address0(relu_U0_in_features_7_V_address0),
    .in_features_7_V_ce0(relu_U0_in_features_7_V_ce0),
    .in_features_7_V_q0(batchnorm_7_V_t_q0),
    .in_features_8_V_address0(relu_U0_in_features_8_V_address0),
    .in_features_8_V_ce0(relu_U0_in_features_8_V_ce0),
    .in_features_8_V_q0(batchnorm_8_V_t_q0),
    .in_features_9_V_address0(relu_U0_in_features_9_V_address0),
    .in_features_9_V_ce0(relu_U0_in_features_9_V_ce0),
    .in_features_9_V_q0(batchnorm_9_V_t_q0),
    .in_features_10_V_address0(relu_U0_in_features_10_V_address0),
    .in_features_10_V_ce0(relu_U0_in_features_10_V_ce0),
    .in_features_10_V_q0(batchnorm_10_V_t_q0),
    .in_features_11_V_address0(relu_U0_in_features_11_V_address0),
    .in_features_11_V_ce0(relu_U0_in_features_11_V_ce0),
    .in_features_11_V_q0(batchnorm_11_V_t_q0),
    .in_features_12_V_address0(relu_U0_in_features_12_V_address0),
    .in_features_12_V_ce0(relu_U0_in_features_12_V_ce0),
    .in_features_12_V_q0(batchnorm_12_V_t_q0),
    .in_features_13_V_address0(relu_U0_in_features_13_V_address0),
    .in_features_13_V_ce0(relu_U0_in_features_13_V_ce0),
    .in_features_13_V_q0(batchnorm_13_V_t_q0),
    .in_features_14_V_address0(relu_U0_in_features_14_V_address0),
    .in_features_14_V_ce0(relu_U0_in_features_14_V_ce0),
    .in_features_14_V_q0(batchnorm_14_V_t_q0),
    .in_features_15_V_address0(relu_U0_in_features_15_V_address0),
    .in_features_15_V_ce0(relu_U0_in_features_15_V_ce0),
    .in_features_15_V_q0(batchnorm_15_V_t_q0),
    .in_features_16_V_address0(relu_U0_in_features_16_V_address0),
    .in_features_16_V_ce0(relu_U0_in_features_16_V_ce0),
    .in_features_16_V_q0(batchnorm_16_V_t_q0),
    .in_features_17_V_address0(relu_U0_in_features_17_V_address0),
    .in_features_17_V_ce0(relu_U0_in_features_17_V_ce0),
    .in_features_17_V_q0(batchnorm_17_V_t_q0),
    .in_features_18_V_address0(relu_U0_in_features_18_V_address0),
    .in_features_18_V_ce0(relu_U0_in_features_18_V_ce0),
    .in_features_18_V_q0(batchnorm_18_V_t_q0),
    .in_features_19_V_address0(relu_U0_in_features_19_V_address0),
    .in_features_19_V_ce0(relu_U0_in_features_19_V_ce0),
    .in_features_19_V_q0(batchnorm_19_V_t_q0),
    .in_features_20_V_address0(relu_U0_in_features_20_V_address0),
    .in_features_20_V_ce0(relu_U0_in_features_20_V_ce0),
    .in_features_20_V_q0(batchnorm_20_V_t_q0),
    .in_features_21_V_address0(relu_U0_in_features_21_V_address0),
    .in_features_21_V_ce0(relu_U0_in_features_21_V_ce0),
    .in_features_21_V_q0(batchnorm_21_V_t_q0),
    .in_features_22_V_address0(relu_U0_in_features_22_V_address0),
    .in_features_22_V_ce0(relu_U0_in_features_22_V_ce0),
    .in_features_22_V_q0(batchnorm_22_V_t_q0),
    .in_features_23_V_address0(relu_U0_in_features_23_V_address0),
    .in_features_23_V_ce0(relu_U0_in_features_23_V_ce0),
    .in_features_23_V_q0(batchnorm_23_V_t_q0),
    .in_features_24_V_address0(relu_U0_in_features_24_V_address0),
    .in_features_24_V_ce0(relu_U0_in_features_24_V_ce0),
    .in_features_24_V_q0(batchnorm_24_V_t_q0),
    .in_features_25_V_address0(relu_U0_in_features_25_V_address0),
    .in_features_25_V_ce0(relu_U0_in_features_25_V_ce0),
    .in_features_25_V_q0(batchnorm_25_V_t_q0),
    .in_features_26_V_address0(relu_U0_in_features_26_V_address0),
    .in_features_26_V_ce0(relu_U0_in_features_26_V_ce0),
    .in_features_26_V_q0(batchnorm_26_V_t_q0),
    .in_features_27_V_address0(relu_U0_in_features_27_V_address0),
    .in_features_27_V_ce0(relu_U0_in_features_27_V_ce0),
    .in_features_27_V_q0(batchnorm_27_V_t_q0),
    .activations_0_V_address0(relu_U0_activations_0_V_address0),
    .activations_0_V_ce0(relu_U0_activations_0_V_ce0),
    .activations_0_V_we0(relu_U0_activations_0_V_we0),
    .activations_0_V_d0(relu_U0_activations_0_V_d0),
    .activations_1_V_address0(relu_U0_activations_1_V_address0),
    .activations_1_V_ce0(relu_U0_activations_1_V_ce0),
    .activations_1_V_we0(relu_U0_activations_1_V_we0),
    .activations_1_V_d0(relu_U0_activations_1_V_d0),
    .activations_2_V_address0(relu_U0_activations_2_V_address0),
    .activations_2_V_ce0(relu_U0_activations_2_V_ce0),
    .activations_2_V_we0(relu_U0_activations_2_V_we0),
    .activations_2_V_d0(relu_U0_activations_2_V_d0),
    .activations_3_V_address0(relu_U0_activations_3_V_address0),
    .activations_3_V_ce0(relu_U0_activations_3_V_ce0),
    .activations_3_V_we0(relu_U0_activations_3_V_we0),
    .activations_3_V_d0(relu_U0_activations_3_V_d0),
    .activations_4_V_address0(relu_U0_activations_4_V_address0),
    .activations_4_V_ce0(relu_U0_activations_4_V_ce0),
    .activations_4_V_we0(relu_U0_activations_4_V_we0),
    .activations_4_V_d0(relu_U0_activations_4_V_d0),
    .activations_5_V_address0(relu_U0_activations_5_V_address0),
    .activations_5_V_ce0(relu_U0_activations_5_V_ce0),
    .activations_5_V_we0(relu_U0_activations_5_V_we0),
    .activations_5_V_d0(relu_U0_activations_5_V_d0),
    .activations_6_V_address0(relu_U0_activations_6_V_address0),
    .activations_6_V_ce0(relu_U0_activations_6_V_ce0),
    .activations_6_V_we0(relu_U0_activations_6_V_we0),
    .activations_6_V_d0(relu_U0_activations_6_V_d0),
    .activations_7_V_address0(relu_U0_activations_7_V_address0),
    .activations_7_V_ce0(relu_U0_activations_7_V_ce0),
    .activations_7_V_we0(relu_U0_activations_7_V_we0),
    .activations_7_V_d0(relu_U0_activations_7_V_d0),
    .activations_8_V_address0(relu_U0_activations_8_V_address0),
    .activations_8_V_ce0(relu_U0_activations_8_V_ce0),
    .activations_8_V_we0(relu_U0_activations_8_V_we0),
    .activations_8_V_d0(relu_U0_activations_8_V_d0),
    .activations_9_V_address0(relu_U0_activations_9_V_address0),
    .activations_9_V_ce0(relu_U0_activations_9_V_ce0),
    .activations_9_V_we0(relu_U0_activations_9_V_we0),
    .activations_9_V_d0(relu_U0_activations_9_V_d0),
    .activations_10_V_address0(relu_U0_activations_10_V_address0),
    .activations_10_V_ce0(relu_U0_activations_10_V_ce0),
    .activations_10_V_we0(relu_U0_activations_10_V_we0),
    .activations_10_V_d0(relu_U0_activations_10_V_d0),
    .activations_11_V_address0(relu_U0_activations_11_V_address0),
    .activations_11_V_ce0(relu_U0_activations_11_V_ce0),
    .activations_11_V_we0(relu_U0_activations_11_V_we0),
    .activations_11_V_d0(relu_U0_activations_11_V_d0),
    .activations_12_V_address0(relu_U0_activations_12_V_address0),
    .activations_12_V_ce0(relu_U0_activations_12_V_ce0),
    .activations_12_V_we0(relu_U0_activations_12_V_we0),
    .activations_12_V_d0(relu_U0_activations_12_V_d0),
    .activations_13_V_address0(relu_U0_activations_13_V_address0),
    .activations_13_V_ce0(relu_U0_activations_13_V_ce0),
    .activations_13_V_we0(relu_U0_activations_13_V_we0),
    .activations_13_V_d0(relu_U0_activations_13_V_d0),
    .activations_14_V_address0(relu_U0_activations_14_V_address0),
    .activations_14_V_ce0(relu_U0_activations_14_V_ce0),
    .activations_14_V_we0(relu_U0_activations_14_V_we0),
    .activations_14_V_d0(relu_U0_activations_14_V_d0),
    .activations_15_V_address0(relu_U0_activations_15_V_address0),
    .activations_15_V_ce0(relu_U0_activations_15_V_ce0),
    .activations_15_V_we0(relu_U0_activations_15_V_we0),
    .activations_15_V_d0(relu_U0_activations_15_V_d0),
    .activations_16_V_address0(relu_U0_activations_16_V_address0),
    .activations_16_V_ce0(relu_U0_activations_16_V_ce0),
    .activations_16_V_we0(relu_U0_activations_16_V_we0),
    .activations_16_V_d0(relu_U0_activations_16_V_d0),
    .activations_17_V_address0(relu_U0_activations_17_V_address0),
    .activations_17_V_ce0(relu_U0_activations_17_V_ce0),
    .activations_17_V_we0(relu_U0_activations_17_V_we0),
    .activations_17_V_d0(relu_U0_activations_17_V_d0),
    .activations_18_V_address0(relu_U0_activations_18_V_address0),
    .activations_18_V_ce0(relu_U0_activations_18_V_ce0),
    .activations_18_V_we0(relu_U0_activations_18_V_we0),
    .activations_18_V_d0(relu_U0_activations_18_V_d0),
    .activations_19_V_address0(relu_U0_activations_19_V_address0),
    .activations_19_V_ce0(relu_U0_activations_19_V_ce0),
    .activations_19_V_we0(relu_U0_activations_19_V_we0),
    .activations_19_V_d0(relu_U0_activations_19_V_d0),
    .activations_20_V_address0(relu_U0_activations_20_V_address0),
    .activations_20_V_ce0(relu_U0_activations_20_V_ce0),
    .activations_20_V_we0(relu_U0_activations_20_V_we0),
    .activations_20_V_d0(relu_U0_activations_20_V_d0),
    .activations_21_V_address0(relu_U0_activations_21_V_address0),
    .activations_21_V_ce0(relu_U0_activations_21_V_ce0),
    .activations_21_V_we0(relu_U0_activations_21_V_we0),
    .activations_21_V_d0(relu_U0_activations_21_V_d0),
    .activations_22_V_address0(relu_U0_activations_22_V_address0),
    .activations_22_V_ce0(relu_U0_activations_22_V_ce0),
    .activations_22_V_we0(relu_U0_activations_22_V_we0),
    .activations_22_V_d0(relu_U0_activations_22_V_d0),
    .activations_23_V_address0(relu_U0_activations_23_V_address0),
    .activations_23_V_ce0(relu_U0_activations_23_V_ce0),
    .activations_23_V_we0(relu_U0_activations_23_V_we0),
    .activations_23_V_d0(relu_U0_activations_23_V_d0),
    .activations_24_V_address0(relu_U0_activations_24_V_address0),
    .activations_24_V_ce0(relu_U0_activations_24_V_ce0),
    .activations_24_V_we0(relu_U0_activations_24_V_we0),
    .activations_24_V_d0(relu_U0_activations_24_V_d0),
    .activations_25_V_address0(relu_U0_activations_25_V_address0),
    .activations_25_V_ce0(relu_U0_activations_25_V_ce0),
    .activations_25_V_we0(relu_U0_activations_25_V_we0),
    .activations_25_V_d0(relu_U0_activations_25_V_d0),
    .activations_26_V_address0(relu_U0_activations_26_V_address0),
    .activations_26_V_ce0(relu_U0_activations_26_V_ce0),
    .activations_26_V_we0(relu_U0_activations_26_V_we0),
    .activations_26_V_d0(relu_U0_activations_26_V_d0),
    .activations_27_V_address0(relu_U0_activations_27_V_address0),
    .activations_27_V_ce0(relu_U0_activations_27_V_ce0),
    .activations_27_V_we0(relu_U0_activations_27_V_we0),
    .activations_27_V_d0(relu_U0_activations_27_V_d0)
);

max_pool_1chan max_pool_1chan_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(max_pool_1chan_U0_ap_start),
    .ap_done(max_pool_1chan_U0_ap_done),
    .ap_continue(max_pool_1chan_U0_ap_continue),
    .ap_idle(max_pool_1chan_U0_ap_idle),
    .ap_ready(max_pool_1chan_U0_ap_ready),
    .in_image_0_V_address0(max_pool_1chan_U0_in_image_0_V_address0),
    .in_image_0_V_ce0(max_pool_1chan_U0_in_image_0_V_ce0),
    .in_image_0_V_q0(ReLU_0_V_t_q0),
    .in_image_0_V_address1(max_pool_1chan_U0_in_image_0_V_address1),
    .in_image_0_V_ce1(max_pool_1chan_U0_in_image_0_V_ce1),
    .in_image_0_V_q1(ReLU_0_V_t_q1),
    .in_image_1_V_address0(max_pool_1chan_U0_in_image_1_V_address0),
    .in_image_1_V_ce0(max_pool_1chan_U0_in_image_1_V_ce0),
    .in_image_1_V_q0(ReLU_1_V_t_q0),
    .in_image_1_V_address1(max_pool_1chan_U0_in_image_1_V_address1),
    .in_image_1_V_ce1(max_pool_1chan_U0_in_image_1_V_ce1),
    .in_image_1_V_q1(ReLU_1_V_t_q1),
    .in_image_2_V_address0(max_pool_1chan_U0_in_image_2_V_address0),
    .in_image_2_V_ce0(max_pool_1chan_U0_in_image_2_V_ce0),
    .in_image_2_V_q0(ReLU_2_V_t_q0),
    .in_image_2_V_address1(max_pool_1chan_U0_in_image_2_V_address1),
    .in_image_2_V_ce1(max_pool_1chan_U0_in_image_2_V_ce1),
    .in_image_2_V_q1(ReLU_2_V_t_q1),
    .in_image_3_V_address0(max_pool_1chan_U0_in_image_3_V_address0),
    .in_image_3_V_ce0(max_pool_1chan_U0_in_image_3_V_ce0),
    .in_image_3_V_q0(ReLU_3_V_t_q0),
    .in_image_3_V_address1(max_pool_1chan_U0_in_image_3_V_address1),
    .in_image_3_V_ce1(max_pool_1chan_U0_in_image_3_V_ce1),
    .in_image_3_V_q1(ReLU_3_V_t_q1),
    .in_image_4_V_address0(max_pool_1chan_U0_in_image_4_V_address0),
    .in_image_4_V_ce0(max_pool_1chan_U0_in_image_4_V_ce0),
    .in_image_4_V_q0(ReLU_4_V_t_q0),
    .in_image_4_V_address1(max_pool_1chan_U0_in_image_4_V_address1),
    .in_image_4_V_ce1(max_pool_1chan_U0_in_image_4_V_ce1),
    .in_image_4_V_q1(ReLU_4_V_t_q1),
    .in_image_5_V_address0(max_pool_1chan_U0_in_image_5_V_address0),
    .in_image_5_V_ce0(max_pool_1chan_U0_in_image_5_V_ce0),
    .in_image_5_V_q0(ReLU_5_V_t_q0),
    .in_image_5_V_address1(max_pool_1chan_U0_in_image_5_V_address1),
    .in_image_5_V_ce1(max_pool_1chan_U0_in_image_5_V_ce1),
    .in_image_5_V_q1(ReLU_5_V_t_q1),
    .in_image_6_V_address0(max_pool_1chan_U0_in_image_6_V_address0),
    .in_image_6_V_ce0(max_pool_1chan_U0_in_image_6_V_ce0),
    .in_image_6_V_q0(ReLU_6_V_t_q0),
    .in_image_6_V_address1(max_pool_1chan_U0_in_image_6_V_address1),
    .in_image_6_V_ce1(max_pool_1chan_U0_in_image_6_V_ce1),
    .in_image_6_V_q1(ReLU_6_V_t_q1),
    .in_image_7_V_address0(max_pool_1chan_U0_in_image_7_V_address0),
    .in_image_7_V_ce0(max_pool_1chan_U0_in_image_7_V_ce0),
    .in_image_7_V_q0(ReLU_7_V_t_q0),
    .in_image_7_V_address1(max_pool_1chan_U0_in_image_7_V_address1),
    .in_image_7_V_ce1(max_pool_1chan_U0_in_image_7_V_ce1),
    .in_image_7_V_q1(ReLU_7_V_t_q1),
    .in_image_8_V_address0(max_pool_1chan_U0_in_image_8_V_address0),
    .in_image_8_V_ce0(max_pool_1chan_U0_in_image_8_V_ce0),
    .in_image_8_V_q0(ReLU_8_V_t_q0),
    .in_image_8_V_address1(max_pool_1chan_U0_in_image_8_V_address1),
    .in_image_8_V_ce1(max_pool_1chan_U0_in_image_8_V_ce1),
    .in_image_8_V_q1(ReLU_8_V_t_q1),
    .in_image_9_V_address0(max_pool_1chan_U0_in_image_9_V_address0),
    .in_image_9_V_ce0(max_pool_1chan_U0_in_image_9_V_ce0),
    .in_image_9_V_q0(ReLU_9_V_t_q0),
    .in_image_9_V_address1(max_pool_1chan_U0_in_image_9_V_address1),
    .in_image_9_V_ce1(max_pool_1chan_U0_in_image_9_V_ce1),
    .in_image_9_V_q1(ReLU_9_V_t_q1),
    .in_image_10_V_address0(max_pool_1chan_U0_in_image_10_V_address0),
    .in_image_10_V_ce0(max_pool_1chan_U0_in_image_10_V_ce0),
    .in_image_10_V_q0(ReLU_10_V_t_q0),
    .in_image_10_V_address1(max_pool_1chan_U0_in_image_10_V_address1),
    .in_image_10_V_ce1(max_pool_1chan_U0_in_image_10_V_ce1),
    .in_image_10_V_q1(ReLU_10_V_t_q1),
    .in_image_11_V_address0(max_pool_1chan_U0_in_image_11_V_address0),
    .in_image_11_V_ce0(max_pool_1chan_U0_in_image_11_V_ce0),
    .in_image_11_V_q0(ReLU_11_V_t_q0),
    .in_image_11_V_address1(max_pool_1chan_U0_in_image_11_V_address1),
    .in_image_11_V_ce1(max_pool_1chan_U0_in_image_11_V_ce1),
    .in_image_11_V_q1(ReLU_11_V_t_q1),
    .in_image_12_V_address0(max_pool_1chan_U0_in_image_12_V_address0),
    .in_image_12_V_ce0(max_pool_1chan_U0_in_image_12_V_ce0),
    .in_image_12_V_q0(ReLU_12_V_t_q0),
    .in_image_12_V_address1(max_pool_1chan_U0_in_image_12_V_address1),
    .in_image_12_V_ce1(max_pool_1chan_U0_in_image_12_V_ce1),
    .in_image_12_V_q1(ReLU_12_V_t_q1),
    .in_image_13_V_address0(max_pool_1chan_U0_in_image_13_V_address0),
    .in_image_13_V_ce0(max_pool_1chan_U0_in_image_13_V_ce0),
    .in_image_13_V_q0(ReLU_13_V_t_q0),
    .in_image_13_V_address1(max_pool_1chan_U0_in_image_13_V_address1),
    .in_image_13_V_ce1(max_pool_1chan_U0_in_image_13_V_ce1),
    .in_image_13_V_q1(ReLU_13_V_t_q1),
    .in_image_14_V_address0(max_pool_1chan_U0_in_image_14_V_address0),
    .in_image_14_V_ce0(max_pool_1chan_U0_in_image_14_V_ce0),
    .in_image_14_V_q0(ReLU_14_V_t_q0),
    .in_image_14_V_address1(max_pool_1chan_U0_in_image_14_V_address1),
    .in_image_14_V_ce1(max_pool_1chan_U0_in_image_14_V_ce1),
    .in_image_14_V_q1(ReLU_14_V_t_q1),
    .in_image_15_V_address0(max_pool_1chan_U0_in_image_15_V_address0),
    .in_image_15_V_ce0(max_pool_1chan_U0_in_image_15_V_ce0),
    .in_image_15_V_q0(ReLU_15_V_t_q0),
    .in_image_15_V_address1(max_pool_1chan_U0_in_image_15_V_address1),
    .in_image_15_V_ce1(max_pool_1chan_U0_in_image_15_V_ce1),
    .in_image_15_V_q1(ReLU_15_V_t_q1),
    .in_image_16_V_address0(max_pool_1chan_U0_in_image_16_V_address0),
    .in_image_16_V_ce0(max_pool_1chan_U0_in_image_16_V_ce0),
    .in_image_16_V_q0(ReLU_16_V_t_q0),
    .in_image_16_V_address1(max_pool_1chan_U0_in_image_16_V_address1),
    .in_image_16_V_ce1(max_pool_1chan_U0_in_image_16_V_ce1),
    .in_image_16_V_q1(ReLU_16_V_t_q1),
    .in_image_17_V_address0(max_pool_1chan_U0_in_image_17_V_address0),
    .in_image_17_V_ce0(max_pool_1chan_U0_in_image_17_V_ce0),
    .in_image_17_V_q0(ReLU_17_V_t_q0),
    .in_image_17_V_address1(max_pool_1chan_U0_in_image_17_V_address1),
    .in_image_17_V_ce1(max_pool_1chan_U0_in_image_17_V_ce1),
    .in_image_17_V_q1(ReLU_17_V_t_q1),
    .in_image_18_V_address0(max_pool_1chan_U0_in_image_18_V_address0),
    .in_image_18_V_ce0(max_pool_1chan_U0_in_image_18_V_ce0),
    .in_image_18_V_q0(ReLU_18_V_t_q0),
    .in_image_18_V_address1(max_pool_1chan_U0_in_image_18_V_address1),
    .in_image_18_V_ce1(max_pool_1chan_U0_in_image_18_V_ce1),
    .in_image_18_V_q1(ReLU_18_V_t_q1),
    .in_image_19_V_address0(max_pool_1chan_U0_in_image_19_V_address0),
    .in_image_19_V_ce0(max_pool_1chan_U0_in_image_19_V_ce0),
    .in_image_19_V_q0(ReLU_19_V_t_q0),
    .in_image_19_V_address1(max_pool_1chan_U0_in_image_19_V_address1),
    .in_image_19_V_ce1(max_pool_1chan_U0_in_image_19_V_ce1),
    .in_image_19_V_q1(ReLU_19_V_t_q1),
    .in_image_20_V_address0(max_pool_1chan_U0_in_image_20_V_address0),
    .in_image_20_V_ce0(max_pool_1chan_U0_in_image_20_V_ce0),
    .in_image_20_V_q0(ReLU_20_V_t_q0),
    .in_image_20_V_address1(max_pool_1chan_U0_in_image_20_V_address1),
    .in_image_20_V_ce1(max_pool_1chan_U0_in_image_20_V_ce1),
    .in_image_20_V_q1(ReLU_20_V_t_q1),
    .in_image_21_V_address0(max_pool_1chan_U0_in_image_21_V_address0),
    .in_image_21_V_ce0(max_pool_1chan_U0_in_image_21_V_ce0),
    .in_image_21_V_q0(ReLU_21_V_t_q0),
    .in_image_21_V_address1(max_pool_1chan_U0_in_image_21_V_address1),
    .in_image_21_V_ce1(max_pool_1chan_U0_in_image_21_V_ce1),
    .in_image_21_V_q1(ReLU_21_V_t_q1),
    .in_image_22_V_address0(max_pool_1chan_U0_in_image_22_V_address0),
    .in_image_22_V_ce0(max_pool_1chan_U0_in_image_22_V_ce0),
    .in_image_22_V_q0(ReLU_22_V_t_q0),
    .in_image_22_V_address1(max_pool_1chan_U0_in_image_22_V_address1),
    .in_image_22_V_ce1(max_pool_1chan_U0_in_image_22_V_ce1),
    .in_image_22_V_q1(ReLU_22_V_t_q1),
    .in_image_23_V_address0(max_pool_1chan_U0_in_image_23_V_address0),
    .in_image_23_V_ce0(max_pool_1chan_U0_in_image_23_V_ce0),
    .in_image_23_V_q0(ReLU_23_V_t_q0),
    .in_image_23_V_address1(max_pool_1chan_U0_in_image_23_V_address1),
    .in_image_23_V_ce1(max_pool_1chan_U0_in_image_23_V_ce1),
    .in_image_23_V_q1(ReLU_23_V_t_q1),
    .in_image_24_V_address0(max_pool_1chan_U0_in_image_24_V_address0),
    .in_image_24_V_ce0(max_pool_1chan_U0_in_image_24_V_ce0),
    .in_image_24_V_q0(ReLU_24_V_t_q0),
    .in_image_24_V_address1(max_pool_1chan_U0_in_image_24_V_address1),
    .in_image_24_V_ce1(max_pool_1chan_U0_in_image_24_V_ce1),
    .in_image_24_V_q1(ReLU_24_V_t_q1),
    .in_image_25_V_address0(max_pool_1chan_U0_in_image_25_V_address0),
    .in_image_25_V_ce0(max_pool_1chan_U0_in_image_25_V_ce0),
    .in_image_25_V_q0(ReLU_25_V_t_q0),
    .in_image_25_V_address1(max_pool_1chan_U0_in_image_25_V_address1),
    .in_image_25_V_ce1(max_pool_1chan_U0_in_image_25_V_ce1),
    .in_image_25_V_q1(ReLU_25_V_t_q1),
    .in_image_26_V_address0(max_pool_1chan_U0_in_image_26_V_address0),
    .in_image_26_V_ce0(max_pool_1chan_U0_in_image_26_V_ce0),
    .in_image_26_V_q0(ReLU_26_V_t_q0),
    .in_image_26_V_address1(max_pool_1chan_U0_in_image_26_V_address1),
    .in_image_26_V_ce1(max_pool_1chan_U0_in_image_26_V_ce1),
    .in_image_26_V_q1(ReLU_26_V_t_q1),
    .in_image_27_V_address0(max_pool_1chan_U0_in_image_27_V_address0),
    .in_image_27_V_ce0(max_pool_1chan_U0_in_image_27_V_ce0),
    .in_image_27_V_q0(ReLU_27_V_t_q0),
    .in_image_27_V_address1(max_pool_1chan_U0_in_image_27_V_address1),
    .in_image_27_V_ce1(max_pool_1chan_U0_in_image_27_V_ce1),
    .in_image_27_V_q1(ReLU_27_V_t_q1),
    .out_image_0_V_address0(max_pool_1chan_U0_out_image_0_V_address0),
    .out_image_0_V_ce0(max_pool_1chan_U0_out_image_0_V_ce0),
    .out_image_0_V_we0(max_pool_1chan_U0_out_image_0_V_we0),
    .out_image_0_V_d0(max_pool_1chan_U0_out_image_0_V_d0),
    .out_image_1_V_address0(max_pool_1chan_U0_out_image_1_V_address0),
    .out_image_1_V_ce0(max_pool_1chan_U0_out_image_1_V_ce0),
    .out_image_1_V_we0(max_pool_1chan_U0_out_image_1_V_we0),
    .out_image_1_V_d0(max_pool_1chan_U0_out_image_1_V_d0),
    .out_image_2_V_address0(max_pool_1chan_U0_out_image_2_V_address0),
    .out_image_2_V_ce0(max_pool_1chan_U0_out_image_2_V_ce0),
    .out_image_2_V_we0(max_pool_1chan_U0_out_image_2_V_we0),
    .out_image_2_V_d0(max_pool_1chan_U0_out_image_2_V_d0),
    .out_image_3_V_address0(max_pool_1chan_U0_out_image_3_V_address0),
    .out_image_3_V_ce0(max_pool_1chan_U0_out_image_3_V_ce0),
    .out_image_3_V_we0(max_pool_1chan_U0_out_image_3_V_we0),
    .out_image_3_V_d0(max_pool_1chan_U0_out_image_3_V_d0),
    .out_image_4_V_address0(max_pool_1chan_U0_out_image_4_V_address0),
    .out_image_4_V_ce0(max_pool_1chan_U0_out_image_4_V_ce0),
    .out_image_4_V_we0(max_pool_1chan_U0_out_image_4_V_we0),
    .out_image_4_V_d0(max_pool_1chan_U0_out_image_4_V_d0),
    .out_image_5_V_address0(max_pool_1chan_U0_out_image_5_V_address0),
    .out_image_5_V_ce0(max_pool_1chan_U0_out_image_5_V_ce0),
    .out_image_5_V_we0(max_pool_1chan_U0_out_image_5_V_we0),
    .out_image_5_V_d0(max_pool_1chan_U0_out_image_5_V_d0),
    .out_image_6_V_address0(max_pool_1chan_U0_out_image_6_V_address0),
    .out_image_6_V_ce0(max_pool_1chan_U0_out_image_6_V_ce0),
    .out_image_6_V_we0(max_pool_1chan_U0_out_image_6_V_we0),
    .out_image_6_V_d0(max_pool_1chan_U0_out_image_6_V_d0),
    .out_image_7_V_address0(max_pool_1chan_U0_out_image_7_V_address0),
    .out_image_7_V_ce0(max_pool_1chan_U0_out_image_7_V_ce0),
    .out_image_7_V_we0(max_pool_1chan_U0_out_image_7_V_we0),
    .out_image_7_V_d0(max_pool_1chan_U0_out_image_7_V_d0),
    .out_image_8_V_address0(max_pool_1chan_U0_out_image_8_V_address0),
    .out_image_8_V_ce0(max_pool_1chan_U0_out_image_8_V_ce0),
    .out_image_8_V_we0(max_pool_1chan_U0_out_image_8_V_we0),
    .out_image_8_V_d0(max_pool_1chan_U0_out_image_8_V_d0),
    .out_image_9_V_address0(max_pool_1chan_U0_out_image_9_V_address0),
    .out_image_9_V_ce0(max_pool_1chan_U0_out_image_9_V_ce0),
    .out_image_9_V_we0(max_pool_1chan_U0_out_image_9_V_we0),
    .out_image_9_V_d0(max_pool_1chan_U0_out_image_9_V_d0),
    .out_image_10_V_address0(max_pool_1chan_U0_out_image_10_V_address0),
    .out_image_10_V_ce0(max_pool_1chan_U0_out_image_10_V_ce0),
    .out_image_10_V_we0(max_pool_1chan_U0_out_image_10_V_we0),
    .out_image_10_V_d0(max_pool_1chan_U0_out_image_10_V_d0),
    .out_image_11_V_address0(max_pool_1chan_U0_out_image_11_V_address0),
    .out_image_11_V_ce0(max_pool_1chan_U0_out_image_11_V_ce0),
    .out_image_11_V_we0(max_pool_1chan_U0_out_image_11_V_we0),
    .out_image_11_V_d0(max_pool_1chan_U0_out_image_11_V_d0),
    .out_image_12_V_address0(max_pool_1chan_U0_out_image_12_V_address0),
    .out_image_12_V_ce0(max_pool_1chan_U0_out_image_12_V_ce0),
    .out_image_12_V_we0(max_pool_1chan_U0_out_image_12_V_we0),
    .out_image_12_V_d0(max_pool_1chan_U0_out_image_12_V_d0),
    .out_image_13_V_address0(max_pool_1chan_U0_out_image_13_V_address0),
    .out_image_13_V_ce0(max_pool_1chan_U0_out_image_13_V_ce0),
    .out_image_13_V_we0(max_pool_1chan_U0_out_image_13_V_we0),
    .out_image_13_V_d0(max_pool_1chan_U0_out_image_13_V_d0)
);

pad_for_conv2 pad_for_conv2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pad_for_conv2_U0_ap_start),
    .ap_done(pad_for_conv2_U0_ap_done),
    .ap_continue(pad_for_conv2_U0_ap_continue),
    .ap_idle(pad_for_conv2_U0_ap_idle),
    .ap_ready(pad_for_conv2_U0_ap_ready),
    .in_image_0_V_address0(pad_for_conv2_U0_in_image_0_V_address0),
    .in_image_0_V_ce0(pad_for_conv2_U0_in_image_0_V_ce0),
    .in_image_0_V_q0(maxpool_0_V_t_q0),
    .in_image_1_V_address0(pad_for_conv2_U0_in_image_1_V_address0),
    .in_image_1_V_ce0(pad_for_conv2_U0_in_image_1_V_ce0),
    .in_image_1_V_q0(maxpool_1_V_t_q0),
    .in_image_2_V_address0(pad_for_conv2_U0_in_image_2_V_address0),
    .in_image_2_V_ce0(pad_for_conv2_U0_in_image_2_V_ce0),
    .in_image_2_V_q0(maxpool_2_V_t_q0),
    .in_image_3_V_address0(pad_for_conv2_U0_in_image_3_V_address0),
    .in_image_3_V_ce0(pad_for_conv2_U0_in_image_3_V_ce0),
    .in_image_3_V_q0(maxpool_3_V_t_q0),
    .in_image_4_V_address0(pad_for_conv2_U0_in_image_4_V_address0),
    .in_image_4_V_ce0(pad_for_conv2_U0_in_image_4_V_ce0),
    .in_image_4_V_q0(maxpool_4_V_t_q0),
    .in_image_5_V_address0(pad_for_conv2_U0_in_image_5_V_address0),
    .in_image_5_V_ce0(pad_for_conv2_U0_in_image_5_V_ce0),
    .in_image_5_V_q0(maxpool_5_V_t_q0),
    .in_image_6_V_address0(pad_for_conv2_U0_in_image_6_V_address0),
    .in_image_6_V_ce0(pad_for_conv2_U0_in_image_6_V_ce0),
    .in_image_6_V_q0(maxpool_6_V_t_q0),
    .in_image_7_V_address0(pad_for_conv2_U0_in_image_7_V_address0),
    .in_image_7_V_ce0(pad_for_conv2_U0_in_image_7_V_ce0),
    .in_image_7_V_q0(maxpool_7_V_t_q0),
    .in_image_8_V_address0(pad_for_conv2_U0_in_image_8_V_address0),
    .in_image_8_V_ce0(pad_for_conv2_U0_in_image_8_V_ce0),
    .in_image_8_V_q0(maxpool_8_V_t_q0),
    .in_image_9_V_address0(pad_for_conv2_U0_in_image_9_V_address0),
    .in_image_9_V_ce0(pad_for_conv2_U0_in_image_9_V_ce0),
    .in_image_9_V_q0(maxpool_9_V_t_q0),
    .in_image_10_V_address0(pad_for_conv2_U0_in_image_10_V_address0),
    .in_image_10_V_ce0(pad_for_conv2_U0_in_image_10_V_ce0),
    .in_image_10_V_q0(maxpool_10_V_t_q0),
    .in_image_11_V_address0(pad_for_conv2_U0_in_image_11_V_address0),
    .in_image_11_V_ce0(pad_for_conv2_U0_in_image_11_V_ce0),
    .in_image_11_V_q0(maxpool_11_V_t_q0),
    .in_image_12_V_address0(pad_for_conv2_U0_in_image_12_V_address0),
    .in_image_12_V_ce0(pad_for_conv2_U0_in_image_12_V_ce0),
    .in_image_12_V_q0(maxpool_12_V_t_q0),
    .in_image_13_V_address0(pad_for_conv2_U0_in_image_13_V_address0),
    .in_image_13_V_ce0(pad_for_conv2_U0_in_image_13_V_ce0),
    .in_image_13_V_q0(maxpool_13_V_t_q0),
    .out_image_0_V_address0(pad_for_conv2_U0_out_image_0_V_address0),
    .out_image_0_V_ce0(pad_for_conv2_U0_out_image_0_V_ce0),
    .out_image_0_V_we0(pad_for_conv2_U0_out_image_0_V_we0),
    .out_image_0_V_d0(pad_for_conv2_U0_out_image_0_V_d0),
    .out_image_0_V_address1(pad_for_conv2_U0_out_image_0_V_address1),
    .out_image_0_V_ce1(pad_for_conv2_U0_out_image_0_V_ce1),
    .out_image_0_V_we1(pad_for_conv2_U0_out_image_0_V_we1),
    .out_image_0_V_d1(pad_for_conv2_U0_out_image_0_V_d1),
    .out_image_1_V_address0(pad_for_conv2_U0_out_image_1_V_address0),
    .out_image_1_V_ce0(pad_for_conv2_U0_out_image_1_V_ce0),
    .out_image_1_V_we0(pad_for_conv2_U0_out_image_1_V_we0),
    .out_image_1_V_d0(pad_for_conv2_U0_out_image_1_V_d0),
    .out_image_1_V_address1(pad_for_conv2_U0_out_image_1_V_address1),
    .out_image_1_V_ce1(pad_for_conv2_U0_out_image_1_V_ce1),
    .out_image_1_V_we1(pad_for_conv2_U0_out_image_1_V_we1),
    .out_image_1_V_d1(pad_for_conv2_U0_out_image_1_V_d1),
    .out_image_2_V_address0(pad_for_conv2_U0_out_image_2_V_address0),
    .out_image_2_V_ce0(pad_for_conv2_U0_out_image_2_V_ce0),
    .out_image_2_V_we0(pad_for_conv2_U0_out_image_2_V_we0),
    .out_image_2_V_d0(pad_for_conv2_U0_out_image_2_V_d0),
    .out_image_2_V_address1(pad_for_conv2_U0_out_image_2_V_address1),
    .out_image_2_V_ce1(pad_for_conv2_U0_out_image_2_V_ce1),
    .out_image_2_V_we1(pad_for_conv2_U0_out_image_2_V_we1),
    .out_image_2_V_d1(pad_for_conv2_U0_out_image_2_V_d1),
    .out_image_3_V_address0(pad_for_conv2_U0_out_image_3_V_address0),
    .out_image_3_V_ce0(pad_for_conv2_U0_out_image_3_V_ce0),
    .out_image_3_V_we0(pad_for_conv2_U0_out_image_3_V_we0),
    .out_image_3_V_d0(pad_for_conv2_U0_out_image_3_V_d0),
    .out_image_3_V_address1(pad_for_conv2_U0_out_image_3_V_address1),
    .out_image_3_V_ce1(pad_for_conv2_U0_out_image_3_V_ce1),
    .out_image_3_V_we1(pad_for_conv2_U0_out_image_3_V_we1),
    .out_image_3_V_d1(pad_for_conv2_U0_out_image_3_V_d1),
    .out_image_4_V_address0(pad_for_conv2_U0_out_image_4_V_address0),
    .out_image_4_V_ce0(pad_for_conv2_U0_out_image_4_V_ce0),
    .out_image_4_V_we0(pad_for_conv2_U0_out_image_4_V_we0),
    .out_image_4_V_d0(pad_for_conv2_U0_out_image_4_V_d0),
    .out_image_4_V_address1(pad_for_conv2_U0_out_image_4_V_address1),
    .out_image_4_V_ce1(pad_for_conv2_U0_out_image_4_V_ce1),
    .out_image_4_V_we1(pad_for_conv2_U0_out_image_4_V_we1),
    .out_image_4_V_d1(pad_for_conv2_U0_out_image_4_V_d1),
    .out_image_5_V_address0(pad_for_conv2_U0_out_image_5_V_address0),
    .out_image_5_V_ce0(pad_for_conv2_U0_out_image_5_V_ce0),
    .out_image_5_V_we0(pad_for_conv2_U0_out_image_5_V_we0),
    .out_image_5_V_d0(pad_for_conv2_U0_out_image_5_V_d0),
    .out_image_5_V_address1(pad_for_conv2_U0_out_image_5_V_address1),
    .out_image_5_V_ce1(pad_for_conv2_U0_out_image_5_V_ce1),
    .out_image_5_V_we1(pad_for_conv2_U0_out_image_5_V_we1),
    .out_image_5_V_d1(pad_for_conv2_U0_out_image_5_V_d1),
    .out_image_6_V_address0(pad_for_conv2_U0_out_image_6_V_address0),
    .out_image_6_V_ce0(pad_for_conv2_U0_out_image_6_V_ce0),
    .out_image_6_V_we0(pad_for_conv2_U0_out_image_6_V_we0),
    .out_image_6_V_d0(pad_for_conv2_U0_out_image_6_V_d0),
    .out_image_6_V_address1(pad_for_conv2_U0_out_image_6_V_address1),
    .out_image_6_V_ce1(pad_for_conv2_U0_out_image_6_V_ce1),
    .out_image_6_V_we1(pad_for_conv2_U0_out_image_6_V_we1),
    .out_image_6_V_d1(pad_for_conv2_U0_out_image_6_V_d1),
    .out_image_7_V_address0(pad_for_conv2_U0_out_image_7_V_address0),
    .out_image_7_V_ce0(pad_for_conv2_U0_out_image_7_V_ce0),
    .out_image_7_V_we0(pad_for_conv2_U0_out_image_7_V_we0),
    .out_image_7_V_d0(pad_for_conv2_U0_out_image_7_V_d0),
    .out_image_7_V_address1(pad_for_conv2_U0_out_image_7_V_address1),
    .out_image_7_V_ce1(pad_for_conv2_U0_out_image_7_V_ce1),
    .out_image_7_V_we1(pad_for_conv2_U0_out_image_7_V_we1),
    .out_image_7_V_d1(pad_for_conv2_U0_out_image_7_V_d1),
    .out_image_8_V_address0(pad_for_conv2_U0_out_image_8_V_address0),
    .out_image_8_V_ce0(pad_for_conv2_U0_out_image_8_V_ce0),
    .out_image_8_V_we0(pad_for_conv2_U0_out_image_8_V_we0),
    .out_image_8_V_d0(pad_for_conv2_U0_out_image_8_V_d0),
    .out_image_8_V_address1(pad_for_conv2_U0_out_image_8_V_address1),
    .out_image_8_V_ce1(pad_for_conv2_U0_out_image_8_V_ce1),
    .out_image_8_V_we1(pad_for_conv2_U0_out_image_8_V_we1),
    .out_image_8_V_d1(pad_for_conv2_U0_out_image_8_V_d1),
    .out_image_9_V_address0(pad_for_conv2_U0_out_image_9_V_address0),
    .out_image_9_V_ce0(pad_for_conv2_U0_out_image_9_V_ce0),
    .out_image_9_V_we0(pad_for_conv2_U0_out_image_9_V_we0),
    .out_image_9_V_d0(pad_for_conv2_U0_out_image_9_V_d0),
    .out_image_9_V_address1(pad_for_conv2_U0_out_image_9_V_address1),
    .out_image_9_V_ce1(pad_for_conv2_U0_out_image_9_V_ce1),
    .out_image_9_V_we1(pad_for_conv2_U0_out_image_9_V_we1),
    .out_image_9_V_d1(pad_for_conv2_U0_out_image_9_V_d1),
    .out_image_10_V_address0(pad_for_conv2_U0_out_image_10_V_address0),
    .out_image_10_V_ce0(pad_for_conv2_U0_out_image_10_V_ce0),
    .out_image_10_V_we0(pad_for_conv2_U0_out_image_10_V_we0),
    .out_image_10_V_d0(pad_for_conv2_U0_out_image_10_V_d0),
    .out_image_10_V_address1(pad_for_conv2_U0_out_image_10_V_address1),
    .out_image_10_V_ce1(pad_for_conv2_U0_out_image_10_V_ce1),
    .out_image_10_V_we1(pad_for_conv2_U0_out_image_10_V_we1),
    .out_image_10_V_d1(pad_for_conv2_U0_out_image_10_V_d1),
    .out_image_11_V_address0(pad_for_conv2_U0_out_image_11_V_address0),
    .out_image_11_V_ce0(pad_for_conv2_U0_out_image_11_V_ce0),
    .out_image_11_V_we0(pad_for_conv2_U0_out_image_11_V_we0),
    .out_image_11_V_d0(pad_for_conv2_U0_out_image_11_V_d0),
    .out_image_11_V_address1(pad_for_conv2_U0_out_image_11_V_address1),
    .out_image_11_V_ce1(pad_for_conv2_U0_out_image_11_V_ce1),
    .out_image_11_V_we1(pad_for_conv2_U0_out_image_11_V_we1),
    .out_image_11_V_d1(pad_for_conv2_U0_out_image_11_V_d1),
    .out_image_12_V_address0(pad_for_conv2_U0_out_image_12_V_address0),
    .out_image_12_V_ce0(pad_for_conv2_U0_out_image_12_V_ce0),
    .out_image_12_V_we0(pad_for_conv2_U0_out_image_12_V_we0),
    .out_image_12_V_d0(pad_for_conv2_U0_out_image_12_V_d0),
    .out_image_12_V_address1(pad_for_conv2_U0_out_image_12_V_address1),
    .out_image_12_V_ce1(pad_for_conv2_U0_out_image_12_V_ce1),
    .out_image_12_V_we1(pad_for_conv2_U0_out_image_12_V_we1),
    .out_image_12_V_d1(pad_for_conv2_U0_out_image_12_V_d1),
    .out_image_13_V_address0(pad_for_conv2_U0_out_image_13_V_address0),
    .out_image_13_V_ce0(pad_for_conv2_U0_out_image_13_V_ce0),
    .out_image_13_V_we0(pad_for_conv2_U0_out_image_13_V_we0),
    .out_image_13_V_d0(pad_for_conv2_U0_out_image_13_V_d0),
    .out_image_13_V_address1(pad_for_conv2_U0_out_image_13_V_address1),
    .out_image_13_V_ce1(pad_for_conv2_U0_out_image_13_V_ce1),
    .out_image_13_V_we1(pad_for_conv2_U0_out_image_13_V_we1),
    .out_image_13_V_d1(pad_for_conv2_U0_out_image_13_V_d1),
    .out_image_14_V_address0(pad_for_conv2_U0_out_image_14_V_address0),
    .out_image_14_V_ce0(pad_for_conv2_U0_out_image_14_V_ce0),
    .out_image_14_V_we0(pad_for_conv2_U0_out_image_14_V_we0),
    .out_image_14_V_d0(pad_for_conv2_U0_out_image_14_V_d0),
    .out_image_14_V_address1(pad_for_conv2_U0_out_image_14_V_address1),
    .out_image_14_V_ce1(pad_for_conv2_U0_out_image_14_V_ce1),
    .out_image_14_V_we1(pad_for_conv2_U0_out_image_14_V_we1),
    .out_image_14_V_d1(pad_for_conv2_U0_out_image_14_V_d1),
    .out_image_15_V_address0(pad_for_conv2_U0_out_image_15_V_address0),
    .out_image_15_V_ce0(pad_for_conv2_U0_out_image_15_V_ce0),
    .out_image_15_V_we0(pad_for_conv2_U0_out_image_15_V_we0),
    .out_image_15_V_d0(pad_for_conv2_U0_out_image_15_V_d0),
    .out_image_15_V_address1(pad_for_conv2_U0_out_image_15_V_address1),
    .out_image_15_V_ce1(pad_for_conv2_U0_out_image_15_V_ce1),
    .out_image_15_V_we1(pad_for_conv2_U0_out_image_15_V_we1),
    .out_image_15_V_d1(pad_for_conv2_U0_out_image_15_V_d1)
);

resample_for_conv2 resample_for_conv2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(resample_for_conv2_U0_ap_start),
    .ap_done(resample_for_conv2_U0_ap_done),
    .ap_continue(resample_for_conv2_U0_ap_continue),
    .ap_idle(resample_for_conv2_U0_ap_idle),
    .ap_ready(resample_for_conv2_U0_ap_ready),
    .square_image_0_V_address0(resample_for_conv2_U0_square_image_0_V_address0),
    .square_image_0_V_ce0(resample_for_conv2_U0_square_image_0_V_ce0),
    .square_image_0_V_q0(padded_L2_0_V_t_q0),
    .square_image_0_V_address1(resample_for_conv2_U0_square_image_0_V_address1),
    .square_image_0_V_ce1(resample_for_conv2_U0_square_image_0_V_ce1),
    .square_image_0_V_q1(padded_L2_0_V_t_q1),
    .square_image_1_V_address0(resample_for_conv2_U0_square_image_1_V_address0),
    .square_image_1_V_ce0(resample_for_conv2_U0_square_image_1_V_ce0),
    .square_image_1_V_q0(padded_L2_1_V_t_q0),
    .square_image_1_V_address1(resample_for_conv2_U0_square_image_1_V_address1),
    .square_image_1_V_ce1(resample_for_conv2_U0_square_image_1_V_ce1),
    .square_image_1_V_q1(padded_L2_1_V_t_q1),
    .square_image_2_V_address0(resample_for_conv2_U0_square_image_2_V_address0),
    .square_image_2_V_ce0(resample_for_conv2_U0_square_image_2_V_ce0),
    .square_image_2_V_q0(padded_L2_2_V_t_q0),
    .square_image_2_V_address1(resample_for_conv2_U0_square_image_2_V_address1),
    .square_image_2_V_ce1(resample_for_conv2_U0_square_image_2_V_ce1),
    .square_image_2_V_q1(padded_L2_2_V_t_q1),
    .square_image_3_V_address0(resample_for_conv2_U0_square_image_3_V_address0),
    .square_image_3_V_ce0(resample_for_conv2_U0_square_image_3_V_ce0),
    .square_image_3_V_q0(padded_L2_3_V_t_q0),
    .square_image_3_V_address1(resample_for_conv2_U0_square_image_3_V_address1),
    .square_image_3_V_ce1(resample_for_conv2_U0_square_image_3_V_ce1),
    .square_image_3_V_q1(padded_L2_3_V_t_q1),
    .square_image_4_V_address0(resample_for_conv2_U0_square_image_4_V_address0),
    .square_image_4_V_ce0(resample_for_conv2_U0_square_image_4_V_ce0),
    .square_image_4_V_q0(padded_L2_4_V_t_q0),
    .square_image_4_V_address1(resample_for_conv2_U0_square_image_4_V_address1),
    .square_image_4_V_ce1(resample_for_conv2_U0_square_image_4_V_ce1),
    .square_image_4_V_q1(padded_L2_4_V_t_q1),
    .square_image_5_V_address0(resample_for_conv2_U0_square_image_5_V_address0),
    .square_image_5_V_ce0(resample_for_conv2_U0_square_image_5_V_ce0),
    .square_image_5_V_q0(padded_L2_5_V_t_q0),
    .square_image_5_V_address1(resample_for_conv2_U0_square_image_5_V_address1),
    .square_image_5_V_ce1(resample_for_conv2_U0_square_image_5_V_ce1),
    .square_image_5_V_q1(padded_L2_5_V_t_q1),
    .square_image_6_V_address0(resample_for_conv2_U0_square_image_6_V_address0),
    .square_image_6_V_ce0(resample_for_conv2_U0_square_image_6_V_ce0),
    .square_image_6_V_q0(padded_L2_6_V_t_q0),
    .square_image_6_V_address1(resample_for_conv2_U0_square_image_6_V_address1),
    .square_image_6_V_ce1(resample_for_conv2_U0_square_image_6_V_ce1),
    .square_image_6_V_q1(padded_L2_6_V_t_q1),
    .square_image_7_V_address0(resample_for_conv2_U0_square_image_7_V_address0),
    .square_image_7_V_ce0(resample_for_conv2_U0_square_image_7_V_ce0),
    .square_image_7_V_q0(padded_L2_7_V_t_q0),
    .square_image_7_V_address1(resample_for_conv2_U0_square_image_7_V_address1),
    .square_image_7_V_ce1(resample_for_conv2_U0_square_image_7_V_ce1),
    .square_image_7_V_q1(padded_L2_7_V_t_q1),
    .square_image_8_V_address0(resample_for_conv2_U0_square_image_8_V_address0),
    .square_image_8_V_ce0(resample_for_conv2_U0_square_image_8_V_ce0),
    .square_image_8_V_q0(padded_L2_8_V_t_q0),
    .square_image_8_V_address1(resample_for_conv2_U0_square_image_8_V_address1),
    .square_image_8_V_ce1(resample_for_conv2_U0_square_image_8_V_ce1),
    .square_image_8_V_q1(padded_L2_8_V_t_q1),
    .square_image_9_V_address0(resample_for_conv2_U0_square_image_9_V_address0),
    .square_image_9_V_ce0(resample_for_conv2_U0_square_image_9_V_ce0),
    .square_image_9_V_q0(padded_L2_9_V_t_q0),
    .square_image_9_V_address1(resample_for_conv2_U0_square_image_9_V_address1),
    .square_image_9_V_ce1(resample_for_conv2_U0_square_image_9_V_ce1),
    .square_image_9_V_q1(padded_L2_9_V_t_q1),
    .square_image_10_V_address0(resample_for_conv2_U0_square_image_10_V_address0),
    .square_image_10_V_ce0(resample_for_conv2_U0_square_image_10_V_ce0),
    .square_image_10_V_q0(padded_L2_10_V_t_q0),
    .square_image_10_V_address1(resample_for_conv2_U0_square_image_10_V_address1),
    .square_image_10_V_ce1(resample_for_conv2_U0_square_image_10_V_ce1),
    .square_image_10_V_q1(padded_L2_10_V_t_q1),
    .square_image_11_V_address0(resample_for_conv2_U0_square_image_11_V_address0),
    .square_image_11_V_ce0(resample_for_conv2_U0_square_image_11_V_ce0),
    .square_image_11_V_q0(padded_L2_11_V_t_q0),
    .square_image_11_V_address1(resample_for_conv2_U0_square_image_11_V_address1),
    .square_image_11_V_ce1(resample_for_conv2_U0_square_image_11_V_ce1),
    .square_image_11_V_q1(padded_L2_11_V_t_q1),
    .square_image_12_V_address0(resample_for_conv2_U0_square_image_12_V_address0),
    .square_image_12_V_ce0(resample_for_conv2_U0_square_image_12_V_ce0),
    .square_image_12_V_q0(padded_L2_12_V_t_q0),
    .square_image_12_V_address1(resample_for_conv2_U0_square_image_12_V_address1),
    .square_image_12_V_ce1(resample_for_conv2_U0_square_image_12_V_ce1),
    .square_image_12_V_q1(padded_L2_12_V_t_q1),
    .square_image_13_V_address0(resample_for_conv2_U0_square_image_13_V_address0),
    .square_image_13_V_ce0(resample_for_conv2_U0_square_image_13_V_ce0),
    .square_image_13_V_q0(padded_L2_13_V_t_q0),
    .square_image_13_V_address1(resample_for_conv2_U0_square_image_13_V_address1),
    .square_image_13_V_ce1(resample_for_conv2_U0_square_image_13_V_ce1),
    .square_image_13_V_q1(padded_L2_13_V_t_q1),
    .square_image_14_V_address0(resample_for_conv2_U0_square_image_14_V_address0),
    .square_image_14_V_ce0(resample_for_conv2_U0_square_image_14_V_ce0),
    .square_image_14_V_q0(padded_L2_14_V_t_q0),
    .square_image_14_V_address1(resample_for_conv2_U0_square_image_14_V_address1),
    .square_image_14_V_ce1(resample_for_conv2_U0_square_image_14_V_ce1),
    .square_image_14_V_q1(padded_L2_14_V_t_q1),
    .square_image_15_V_address0(resample_for_conv2_U0_square_image_15_V_address0),
    .square_image_15_V_ce0(resample_for_conv2_U0_square_image_15_V_ce0),
    .square_image_15_V_q0(padded_L2_15_V_t_q0),
    .square_image_15_V_address1(resample_for_conv2_U0_square_image_15_V_address1),
    .square_image_15_V_ce1(resample_for_conv2_U0_square_image_15_V_ce1),
    .square_image_15_V_q1(padded_L2_15_V_t_q1),
    .resampled_0_V_address0(resample_for_conv2_U0_resampled_0_V_address0),
    .resampled_0_V_ce0(resample_for_conv2_U0_resampled_0_V_ce0),
    .resampled_0_V_we0(resample_for_conv2_U0_resampled_0_V_we0),
    .resampled_0_V_d0(resample_for_conv2_U0_resampled_0_V_d0),
    .resampled_0_V_address1(resample_for_conv2_U0_resampled_0_V_address1),
    .resampled_0_V_ce1(resample_for_conv2_U0_resampled_0_V_ce1),
    .resampled_0_V_we1(resample_for_conv2_U0_resampled_0_V_we1),
    .resampled_0_V_d1(resample_for_conv2_U0_resampled_0_V_d1),
    .resampled_1_V_address0(resample_for_conv2_U0_resampled_1_V_address0),
    .resampled_1_V_ce0(resample_for_conv2_U0_resampled_1_V_ce0),
    .resampled_1_V_we0(resample_for_conv2_U0_resampled_1_V_we0),
    .resampled_1_V_d0(resample_for_conv2_U0_resampled_1_V_d0),
    .resampled_1_V_address1(resample_for_conv2_U0_resampled_1_V_address1),
    .resampled_1_V_ce1(resample_for_conv2_U0_resampled_1_V_ce1),
    .resampled_1_V_we1(resample_for_conv2_U0_resampled_1_V_we1),
    .resampled_1_V_d1(resample_for_conv2_U0_resampled_1_V_d1),
    .resampled_2_V_address0(resample_for_conv2_U0_resampled_2_V_address0),
    .resampled_2_V_ce0(resample_for_conv2_U0_resampled_2_V_ce0),
    .resampled_2_V_we0(resample_for_conv2_U0_resampled_2_V_we0),
    .resampled_2_V_d0(resample_for_conv2_U0_resampled_2_V_d0),
    .resampled_2_V_address1(resample_for_conv2_U0_resampled_2_V_address1),
    .resampled_2_V_ce1(resample_for_conv2_U0_resampled_2_V_ce1),
    .resampled_2_V_we1(resample_for_conv2_U0_resampled_2_V_we1),
    .resampled_2_V_d1(resample_for_conv2_U0_resampled_2_V_d1)
);

conv2d_3x3_4chan_rev conv2d_3x3_4chan_rev_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv2d_3x3_4chan_rev_U0_ap_start),
    .ap_done(conv2d_3x3_4chan_rev_U0_ap_done),
    .ap_continue(conv2d_3x3_4chan_rev_U0_ap_continue),
    .ap_idle(conv2d_3x3_4chan_rev_U0_ap_idle),
    .ap_ready(conv2d_3x3_4chan_rev_U0_ap_ready),
    .in_image_0_V_address0(conv2d_3x3_4chan_rev_U0_in_image_0_V_address0),
    .in_image_0_V_ce0(conv2d_3x3_4chan_rev_U0_in_image_0_V_ce0),
    .in_image_0_V_q0(resampled_L2_0_V_t_q0),
    .in_image_0_V_address1(conv2d_3x3_4chan_rev_U0_in_image_0_V_address1),
    .in_image_0_V_ce1(conv2d_3x3_4chan_rev_U0_in_image_0_V_ce1),
    .in_image_0_V_q1(resampled_L2_0_V_t_q1),
    .in_image_1_V_address0(conv2d_3x3_4chan_rev_U0_in_image_1_V_address0),
    .in_image_1_V_ce0(conv2d_3x3_4chan_rev_U0_in_image_1_V_ce0),
    .in_image_1_V_q0(resampled_L2_1_V_t_q0),
    .in_image_1_V_address1(conv2d_3x3_4chan_rev_U0_in_image_1_V_address1),
    .in_image_1_V_ce1(conv2d_3x3_4chan_rev_U0_in_image_1_V_ce1),
    .in_image_1_V_q1(resampled_L2_1_V_t_q1),
    .in_image_2_V_address0(conv2d_3x3_4chan_rev_U0_in_image_2_V_address0),
    .in_image_2_V_ce0(conv2d_3x3_4chan_rev_U0_in_image_2_V_ce0),
    .in_image_2_V_q0(resampled_L2_2_V_t_q0),
    .in_image_2_V_address1(conv2d_3x3_4chan_rev_U0_in_image_2_V_address1),
    .in_image_2_V_ce1(conv2d_3x3_4chan_rev_U0_in_image_2_V_ce1),
    .in_image_2_V_q1(resampled_L2_2_V_t_q1),
    .kernel_0_V_address0(conv2d_3x3_4chan_rev_U0_kernel_0_V_address0),
    .kernel_0_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_0_V_ce0),
    .kernel_0_V_q0(conv_kernel_L2_0_V_q0),
    .kernel_1_V_address0(conv2d_3x3_4chan_rev_U0_kernel_1_V_address0),
    .kernel_1_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_1_V_ce0),
    .kernel_1_V_q0(conv_kernel_L2_1_V_q0),
    .kernel_2_V_address0(conv2d_3x3_4chan_rev_U0_kernel_2_V_address0),
    .kernel_2_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_2_V_ce0),
    .kernel_2_V_q0(conv_kernel_L2_2_V_q0),
    .kernel_3_V_address0(conv2d_3x3_4chan_rev_U0_kernel_3_V_address0),
    .kernel_3_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_3_V_ce0),
    .kernel_3_V_q0(conv_kernel_L2_3_V_q0),
    .kernel_4_V_address0(conv2d_3x3_4chan_rev_U0_kernel_4_V_address0),
    .kernel_4_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_4_V_ce0),
    .kernel_4_V_q0(conv_kernel_L2_4_V_q0),
    .kernel_5_V_address0(conv2d_3x3_4chan_rev_U0_kernel_5_V_address0),
    .kernel_5_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_5_V_ce0),
    .kernel_5_V_q0(conv_kernel_L2_5_V_q0),
    .kernel_6_V_address0(conv2d_3x3_4chan_rev_U0_kernel_6_V_address0),
    .kernel_6_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_6_V_ce0),
    .kernel_6_V_q0(conv_kernel_L2_6_V_q0),
    .kernel_7_V_address0(conv2d_3x3_4chan_rev_U0_kernel_7_V_address0),
    .kernel_7_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_7_V_ce0),
    .kernel_7_V_q0(conv_kernel_L2_7_V_q0),
    .kernel_8_V_address0(conv2d_3x3_4chan_rev_U0_kernel_8_V_address0),
    .kernel_8_V_ce0(conv2d_3x3_4chan_rev_U0_kernel_8_V_ce0),
    .kernel_8_V_q0(conv_kernel_L2_8_V_q0),
    .bias_0_V(conv_bias_L2_0_V),
    .bias_1_V(conv_bias_L2_1_V),
    .bias_2_V(conv_bias_L2_2_V),
    .bias_3_V(conv_bias_L2_3_V),
    .out_image_0_V_address0(conv2d_3x3_4chan_rev_U0_out_image_0_V_address0),
    .out_image_0_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_0_V_ce0),
    .out_image_0_V_we0(conv2d_3x3_4chan_rev_U0_out_image_0_V_we0),
    .out_image_0_V_d0(conv2d_3x3_4chan_rev_U0_out_image_0_V_d0),
    .out_image_1_V_address0(conv2d_3x3_4chan_rev_U0_out_image_1_V_address0),
    .out_image_1_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_1_V_ce0),
    .out_image_1_V_we0(conv2d_3x3_4chan_rev_U0_out_image_1_V_we0),
    .out_image_1_V_d0(conv2d_3x3_4chan_rev_U0_out_image_1_V_d0),
    .out_image_2_V_address0(conv2d_3x3_4chan_rev_U0_out_image_2_V_address0),
    .out_image_2_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_2_V_ce0),
    .out_image_2_V_we0(conv2d_3x3_4chan_rev_U0_out_image_2_V_we0),
    .out_image_2_V_d0(conv2d_3x3_4chan_rev_U0_out_image_2_V_d0),
    .out_image_3_V_address0(conv2d_3x3_4chan_rev_U0_out_image_3_V_address0),
    .out_image_3_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_3_V_ce0),
    .out_image_3_V_we0(conv2d_3x3_4chan_rev_U0_out_image_3_V_we0),
    .out_image_3_V_d0(conv2d_3x3_4chan_rev_U0_out_image_3_V_d0),
    .out_image_4_V_address0(conv2d_3x3_4chan_rev_U0_out_image_4_V_address0),
    .out_image_4_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_4_V_ce0),
    .out_image_4_V_we0(conv2d_3x3_4chan_rev_U0_out_image_4_V_we0),
    .out_image_4_V_d0(conv2d_3x3_4chan_rev_U0_out_image_4_V_d0),
    .out_image_5_V_address0(conv2d_3x3_4chan_rev_U0_out_image_5_V_address0),
    .out_image_5_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_5_V_ce0),
    .out_image_5_V_we0(conv2d_3x3_4chan_rev_U0_out_image_5_V_we0),
    .out_image_5_V_d0(conv2d_3x3_4chan_rev_U0_out_image_5_V_d0),
    .out_image_6_V_address0(conv2d_3x3_4chan_rev_U0_out_image_6_V_address0),
    .out_image_6_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_6_V_ce0),
    .out_image_6_V_we0(conv2d_3x3_4chan_rev_U0_out_image_6_V_we0),
    .out_image_6_V_d0(conv2d_3x3_4chan_rev_U0_out_image_6_V_d0),
    .out_image_7_V_address0(conv2d_3x3_4chan_rev_U0_out_image_7_V_address0),
    .out_image_7_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_7_V_ce0),
    .out_image_7_V_we0(conv2d_3x3_4chan_rev_U0_out_image_7_V_we0),
    .out_image_7_V_d0(conv2d_3x3_4chan_rev_U0_out_image_7_V_d0),
    .out_image_8_V_address0(conv2d_3x3_4chan_rev_U0_out_image_8_V_address0),
    .out_image_8_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_8_V_ce0),
    .out_image_8_V_we0(conv2d_3x3_4chan_rev_U0_out_image_8_V_we0),
    .out_image_8_V_d0(conv2d_3x3_4chan_rev_U0_out_image_8_V_d0),
    .out_image_9_V_address0(conv2d_3x3_4chan_rev_U0_out_image_9_V_address0),
    .out_image_9_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_9_V_ce0),
    .out_image_9_V_we0(conv2d_3x3_4chan_rev_U0_out_image_9_V_we0),
    .out_image_9_V_d0(conv2d_3x3_4chan_rev_U0_out_image_9_V_d0),
    .out_image_10_V_address0(conv2d_3x3_4chan_rev_U0_out_image_10_V_address0),
    .out_image_10_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_10_V_ce0),
    .out_image_10_V_we0(conv2d_3x3_4chan_rev_U0_out_image_10_V_we0),
    .out_image_10_V_d0(conv2d_3x3_4chan_rev_U0_out_image_10_V_d0),
    .out_image_11_V_address0(conv2d_3x3_4chan_rev_U0_out_image_11_V_address0),
    .out_image_11_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_11_V_ce0),
    .out_image_11_V_we0(conv2d_3x3_4chan_rev_U0_out_image_11_V_we0),
    .out_image_11_V_d0(conv2d_3x3_4chan_rev_U0_out_image_11_V_d0),
    .out_image_12_V_address0(conv2d_3x3_4chan_rev_U0_out_image_12_V_address0),
    .out_image_12_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_12_V_ce0),
    .out_image_12_V_we0(conv2d_3x3_4chan_rev_U0_out_image_12_V_we0),
    .out_image_12_V_d0(conv2d_3x3_4chan_rev_U0_out_image_12_V_d0),
    .out_image_13_V_address0(conv2d_3x3_4chan_rev_U0_out_image_13_V_address0),
    .out_image_13_V_ce0(conv2d_3x3_4chan_rev_U0_out_image_13_V_ce0),
    .out_image_13_V_we0(conv2d_3x3_4chan_rev_U0_out_image_13_V_we0),
    .out_image_13_V_d0(conv2d_3x3_4chan_rev_U0_out_image_13_V_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_batch_norm_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_batch_norm_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_batch_norm_U0_ap_ready <= ap_sync_batch_norm_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_0_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_0_V <= ap_sync_channel_write_ReLU_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_10_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_10_V <= ap_sync_channel_write_ReLU_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_11_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_11_V <= ap_sync_channel_write_ReLU_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_12_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_12_V <= ap_sync_channel_write_ReLU_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_13_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_13_V <= ap_sync_channel_write_ReLU_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_14_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_14_V <= ap_sync_channel_write_ReLU_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_15_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_15_V <= ap_sync_channel_write_ReLU_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_16_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_16_V <= ap_sync_channel_write_ReLU_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_17_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_17_V <= ap_sync_channel_write_ReLU_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_18_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_18_V <= ap_sync_channel_write_ReLU_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_19_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_19_V <= ap_sync_channel_write_ReLU_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_1_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_1_V <= ap_sync_channel_write_ReLU_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_20_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_20_V <= ap_sync_channel_write_ReLU_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_21_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_21_V <= ap_sync_channel_write_ReLU_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_22_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_22_V <= ap_sync_channel_write_ReLU_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_23_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_23_V <= ap_sync_channel_write_ReLU_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_24_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_24_V <= ap_sync_channel_write_ReLU_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_25_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_25_V <= ap_sync_channel_write_ReLU_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_26_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_26_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_26_V <= ap_sync_channel_write_ReLU_26_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_27_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_27_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_27_V <= ap_sync_channel_write_ReLU_27_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_2_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_2_V <= ap_sync_channel_write_ReLU_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_3_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_3_V <= ap_sync_channel_write_ReLU_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_4_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_4_V <= ap_sync_channel_write_ReLU_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_5_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_5_V <= ap_sync_channel_write_ReLU_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_6_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_6_V <= ap_sync_channel_write_ReLU_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_7_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_7_V <= ap_sync_channel_write_ReLU_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_8_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_8_V <= ap_sync_channel_write_ReLU_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_ReLU_9_V <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_ReLU_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_ReLU_9_V <= ap_sync_channel_write_ReLU_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_0_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_0_V <= ap_sync_channel_write_batchnorm_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_10_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_10_V <= ap_sync_channel_write_batchnorm_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_11_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_11_V <= ap_sync_channel_write_batchnorm_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_12_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_12_V <= ap_sync_channel_write_batchnorm_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_13_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_13_V <= ap_sync_channel_write_batchnorm_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_14_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_14_V <= ap_sync_channel_write_batchnorm_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_15_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_15_V <= ap_sync_channel_write_batchnorm_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_16_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_16_V <= ap_sync_channel_write_batchnorm_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_17_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_17_V <= ap_sync_channel_write_batchnorm_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_18_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_18_V <= ap_sync_channel_write_batchnorm_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_19_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_19_V <= ap_sync_channel_write_batchnorm_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_1_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_1_V <= ap_sync_channel_write_batchnorm_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_20_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_20_V <= ap_sync_channel_write_batchnorm_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_21_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_21_V <= ap_sync_channel_write_batchnorm_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_22_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_22_V <= ap_sync_channel_write_batchnorm_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_23_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_23_V <= ap_sync_channel_write_batchnorm_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_24_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_24_V <= ap_sync_channel_write_batchnorm_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_25_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_25_V <= ap_sync_channel_write_batchnorm_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_26_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_26_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_26_V <= ap_sync_channel_write_batchnorm_26_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_27_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_27_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_27_V <= ap_sync_channel_write_batchnorm_27_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_2_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_2_V <= ap_sync_channel_write_batchnorm_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_3_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_3_V <= ap_sync_channel_write_batchnorm_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_4_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_4_V <= ap_sync_channel_write_batchnorm_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_5_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_5_V <= ap_sync_channel_write_batchnorm_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_6_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_6_V <= ap_sync_channel_write_batchnorm_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_7_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_7_V <= ap_sync_channel_write_batchnorm_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_8_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_8_V <= ap_sync_channel_write_batchnorm_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_batchnorm_9_V <= 1'b0;
    end else begin
        if (((batch_norm_U0_ap_done & batch_norm_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_batchnorm_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_batchnorm_9_V <= ap_sync_channel_write_batchnorm_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_0_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_0_V <= ap_sync_channel_write_conv_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_10_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_10_V <= ap_sync_channel_write_conv_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_11_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_11_V <= ap_sync_channel_write_conv_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_12_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_12_V <= ap_sync_channel_write_conv_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_13_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_13_V <= ap_sync_channel_write_conv_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_14_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_14_V <= ap_sync_channel_write_conv_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_15_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_15_V <= ap_sync_channel_write_conv_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_16_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_16_V <= ap_sync_channel_write_conv_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_17_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_17_V <= ap_sync_channel_write_conv_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_18_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_18_V <= ap_sync_channel_write_conv_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_19_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_19_V <= ap_sync_channel_write_conv_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_1_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_1_V <= ap_sync_channel_write_conv_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_20_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_20_V <= ap_sync_channel_write_conv_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_21_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_21_V <= ap_sync_channel_write_conv_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_22_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_22_V <= ap_sync_channel_write_conv_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_23_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_23_V <= ap_sync_channel_write_conv_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_24_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_24_V <= ap_sync_channel_write_conv_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_25_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_25_V <= ap_sync_channel_write_conv_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_26_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_26_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_26_V <= ap_sync_channel_write_conv_26_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_27_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_27_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_27_V <= ap_sync_channel_write_conv_27_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_2_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_2_V <= ap_sync_channel_write_conv_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_3_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_3_V <= ap_sync_channel_write_conv_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_4_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_4_V <= ap_sync_channel_write_conv_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_5_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_5_V <= ap_sync_channel_write_conv_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_6_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_6_V <= ap_sync_channel_write_conv_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_7_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_7_V <= ap_sync_channel_write_conv_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_8_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_8_V <= ap_sync_channel_write_conv_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_conv_9_V <= 1'b0;
    end else begin
        if (((conv2d_3x3_1chan_rev_U0_ap_done & conv2d_3x3_1chan_rev_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_conv_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_conv_9_V <= ap_sync_channel_write_conv_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_0_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_0_V <= ap_sync_channel_write_maxpool_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_10_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_10_V <= ap_sync_channel_write_maxpool_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_11_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_11_V <= ap_sync_channel_write_maxpool_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_12_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_12_V <= ap_sync_channel_write_maxpool_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_13_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_13_V <= ap_sync_channel_write_maxpool_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_1_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_1_V <= ap_sync_channel_write_maxpool_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_2_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_2_V <= ap_sync_channel_write_maxpool_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_3_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_3_V <= ap_sync_channel_write_maxpool_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_4_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_4_V <= ap_sync_channel_write_maxpool_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_5_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_5_V <= ap_sync_channel_write_maxpool_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_6_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_6_V <= ap_sync_channel_write_maxpool_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_7_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_7_V <= ap_sync_channel_write_maxpool_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_8_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_8_V <= ap_sync_channel_write_maxpool_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_maxpool_9_V <= 1'b0;
    end else begin
        if (((max_pool_1chan_U0_ap_done & max_pool_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_maxpool_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_maxpool_9_V <= ap_sync_channel_write_maxpool_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_0_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_0_V <= ap_sync_channel_write_mean_removed_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_10_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_10_V <= ap_sync_channel_write_mean_removed_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_11_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_11_V <= ap_sync_channel_write_mean_removed_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_12_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_12_V <= ap_sync_channel_write_mean_removed_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_13_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_13_V <= ap_sync_channel_write_mean_removed_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_14_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_14_V <= ap_sync_channel_write_mean_removed_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_15_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_15_V <= ap_sync_channel_write_mean_removed_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_16_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_16_V <= ap_sync_channel_write_mean_removed_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_17_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_17_V <= ap_sync_channel_write_mean_removed_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_18_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_18_V <= ap_sync_channel_write_mean_removed_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_19_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_19_V <= ap_sync_channel_write_mean_removed_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_1_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_1_V <= ap_sync_channel_write_mean_removed_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_20_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_20_V <= ap_sync_channel_write_mean_removed_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_21_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_21_V <= ap_sync_channel_write_mean_removed_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_22_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_22_V <= ap_sync_channel_write_mean_removed_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_23_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_23_V <= ap_sync_channel_write_mean_removed_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_24_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_24_V <= ap_sync_channel_write_mean_removed_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_25_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_25_V <= ap_sync_channel_write_mean_removed_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_26_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_26_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_26_V <= ap_sync_channel_write_mean_removed_26_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_27_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_27_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_27_V <= ap_sync_channel_write_mean_removed_27_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_2_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_2_V <= ap_sync_channel_write_mean_removed_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_3_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_3_V <= ap_sync_channel_write_mean_removed_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_4_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_4_V <= ap_sync_channel_write_mean_removed_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_5_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_5_V <= ap_sync_channel_write_mean_removed_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_6_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_6_V <= ap_sync_channel_write_mean_removed_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_7_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_7_V <= ap_sync_channel_write_mean_removed_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_8_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_8_V <= ap_sync_channel_write_mean_removed_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_removed_9_V <= 1'b0;
    end else begin
        if (((zero_mean_1chan_U0_ap_done & zero_mean_1chan_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_removed_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_removed_9_V <= ap_sync_channel_write_mean_removed_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_0_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_0_V <= ap_sync_channel_write_padded_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_10_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_10_V <= ap_sync_channel_write_padded_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_11_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_11_V <= ap_sync_channel_write_padded_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_12_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_12_V <= ap_sync_channel_write_padded_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_13_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_13_V <= ap_sync_channel_write_padded_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_14_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_14_V <= ap_sync_channel_write_padded_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_15_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_15_V <= ap_sync_channel_write_padded_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_16_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_16_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_16_V <= ap_sync_channel_write_padded_16_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_17_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_17_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_17_V <= ap_sync_channel_write_padded_17_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_18_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_18_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_18_V <= ap_sync_channel_write_padded_18_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_19_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_19_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_19_V <= ap_sync_channel_write_padded_19_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_1_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_1_V <= ap_sync_channel_write_padded_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_20_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_20_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_20_V <= ap_sync_channel_write_padded_20_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_21_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_21_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_21_V <= ap_sync_channel_write_padded_21_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_22_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_22_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_22_V <= ap_sync_channel_write_padded_22_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_23_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_23_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_23_V <= ap_sync_channel_write_padded_23_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_24_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_24_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_24_V <= ap_sync_channel_write_padded_24_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_25_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_25_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_25_V <= ap_sync_channel_write_padded_25_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_26_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_26_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_26_V <= ap_sync_channel_write_padded_26_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_27_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_27_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_27_V <= ap_sync_channel_write_padded_27_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_28_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_28_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_28_V <= ap_sync_channel_write_padded_28_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_29_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_29_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_29_V <= ap_sync_channel_write_padded_29_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_2_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_2_V <= ap_sync_channel_write_padded_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_3_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_3_V <= ap_sync_channel_write_padded_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_4_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_4_V <= ap_sync_channel_write_padded_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_5_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_5_V <= ap_sync_channel_write_padded_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_6_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_6_V <= ap_sync_channel_write_padded_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_7_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_7_V <= ap_sync_channel_write_padded_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_8_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_8_V <= ap_sync_channel_write_padded_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_9_V <= 1'b0;
    end else begin
        if (((efficient_pad_n_1cha_U0_ap_done & efficient_pad_n_1cha_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_9_V <= ap_sync_channel_write_padded_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_0_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_0_V <= ap_sync_channel_write_padded_L2_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_10_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_10_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_10_V <= ap_sync_channel_write_padded_L2_10_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_11_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_11_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_11_V <= ap_sync_channel_write_padded_L2_11_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_12_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_12_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_12_V <= ap_sync_channel_write_padded_L2_12_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_13_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_13_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_13_V <= ap_sync_channel_write_padded_L2_13_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_14_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_14_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_14_V <= ap_sync_channel_write_padded_L2_14_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_15_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_15_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_15_V <= ap_sync_channel_write_padded_L2_15_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_1_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_1_V <= ap_sync_channel_write_padded_L2_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_2_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_2_V <= ap_sync_channel_write_padded_L2_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_3_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_3_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_3_V <= ap_sync_channel_write_padded_L2_3_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_4_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_4_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_4_V <= ap_sync_channel_write_padded_L2_4_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_5_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_5_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_5_V <= ap_sync_channel_write_padded_L2_5_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_6_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_6_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_6_V <= ap_sync_channel_write_padded_L2_6_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_7_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_7_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_7_V <= ap_sync_channel_write_padded_L2_7_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_8_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_8_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_8_V <= ap_sync_channel_write_padded_L2_8_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_padded_L2_9_V <= 1'b0;
    end else begin
        if (((pad_for_conv2_U0_ap_done & pad_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_padded_L2_9_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_padded_L2_9_V <= ap_sync_channel_write_padded_L2_9_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_0_0_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_0_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_0_0_V <= ap_sync_channel_write_resampled_0_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_0_1_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_0_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_0_1_V <= ap_sync_channel_write_resampled_0_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_0_2_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_0_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_0_2_V <= ap_sync_channel_write_resampled_0_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_1_0_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_1_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_1_0_V <= ap_sync_channel_write_resampled_1_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_1_1_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_1_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_1_1_V <= ap_sync_channel_write_resampled_1_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_1_2_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_1_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_1_2_V <= ap_sync_channel_write_resampled_1_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_2_0_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_2_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_2_0_V <= ap_sync_channel_write_resampled_2_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_2_1_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_2_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_2_1_V <= ap_sync_channel_write_resampled_2_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_2_2_V <= 1'b0;
    end else begin
        if (((resample_U0_ap_done & resample_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_2_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_2_2_V <= ap_sync_channel_write_resampled_2_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_L2_0_V <= 1'b0;
    end else begin
        if (((resample_for_conv2_U0_ap_done & resample_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_L2_0_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_L2_0_V <= ap_sync_channel_write_resampled_L2_0_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_L2_1_V <= 1'b0;
    end else begin
        if (((resample_for_conv2_U0_ap_done & resample_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_L2_1_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_L2_1_V <= ap_sync_channel_write_resampled_L2_1_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_resampled_L2_2_V <= 1'b0;
    end else begin
        if (((resample_for_conv2_U0_ap_done & resample_for_conv2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_resampled_L2_2_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_resampled_L2_2_V <= ap_sync_channel_write_resampled_L2_2_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready <= ap_sync_conv2d_3x3_1chan_rev_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready <= ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_zero_mean_1chan_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_zero_mean_1chan_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_zero_mean_1chan_U0_ap_ready <= ap_sync_zero_mean_1chan_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((batch_norm_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        batch_norm_U0_ap_ready_count <= (batch_norm_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (batch_norm_U0_ap_ready == 1'b1))) begin
        batch_norm_U0_ap_ready_count <= (batch_norm_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((conv2d_3x3_1chan_rev_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        conv2d_3x3_1chan_rev_U0_ap_ready_count <= (conv2d_3x3_1chan_rev_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (conv2d_3x3_1chan_rev_U0_ap_ready == 1'b1))) begin
        conv2d_3x3_1chan_rev_U0_ap_ready_count <= (conv2d_3x3_1chan_rev_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((conv2d_3x3_4chan_rev_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        conv2d_3x3_4chan_rev_U0_ap_ready_count <= (conv2d_3x3_4chan_rev_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (conv2d_3x3_4chan_rev_U0_ap_ready == 1'b1))) begin
        conv2d_3x3_4chan_rev_U0_ap_ready_count <= (conv2d_3x3_4chan_rev_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((zero_mean_1chan_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        zero_mean_1chan_U0_ap_ready_count <= (zero_mean_1chan_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (zero_mean_1chan_U0_ap_ready == 1'b1))) begin
        zero_mean_1chan_U0_ap_ready_count <= (zero_mean_1chan_U0_ap_ready_count + 2'd1);
    end
end

assign ReLU_0_V_t_d1 = 48'd0;

assign ReLU_0_V_t_we1 = 1'b0;

assign ReLU_10_V_t_d1 = 48'd0;

assign ReLU_10_V_t_we1 = 1'b0;

assign ReLU_11_V_t_d1 = 48'd0;

assign ReLU_11_V_t_we1 = 1'b0;

assign ReLU_12_V_t_d1 = 48'd0;

assign ReLU_12_V_t_we1 = 1'b0;

assign ReLU_13_V_t_d1 = 48'd0;

assign ReLU_13_V_t_we1 = 1'b0;

assign ReLU_14_V_t_d1 = 48'd0;

assign ReLU_14_V_t_we1 = 1'b0;

assign ReLU_15_V_t_d1 = 48'd0;

assign ReLU_15_V_t_we1 = 1'b0;

assign ReLU_16_V_t_d1 = 48'd0;

assign ReLU_16_V_t_we1 = 1'b0;

assign ReLU_17_V_t_d1 = 48'd0;

assign ReLU_17_V_t_we1 = 1'b0;

assign ReLU_18_V_t_d1 = 48'd0;

assign ReLU_18_V_t_we1 = 1'b0;

assign ReLU_19_V_t_d1 = 48'd0;

assign ReLU_19_V_t_we1 = 1'b0;

assign ReLU_1_V_t_d1 = 48'd0;

assign ReLU_1_V_t_we1 = 1'b0;

assign ReLU_20_V_t_d1 = 48'd0;

assign ReLU_20_V_t_we1 = 1'b0;

assign ReLU_21_V_t_d1 = 48'd0;

assign ReLU_21_V_t_we1 = 1'b0;

assign ReLU_22_V_t_d1 = 48'd0;

assign ReLU_22_V_t_we1 = 1'b0;

assign ReLU_23_V_t_d1 = 48'd0;

assign ReLU_23_V_t_we1 = 1'b0;

assign ReLU_24_V_t_d1 = 48'd0;

assign ReLU_24_V_t_we1 = 1'b0;

assign ReLU_25_V_t_d1 = 48'd0;

assign ReLU_25_V_t_we1 = 1'b0;

assign ReLU_26_V_t_d1 = 48'd0;

assign ReLU_26_V_t_we1 = 1'b0;

assign ReLU_27_V_t_d1 = 48'd0;

assign ReLU_27_V_t_we1 = 1'b0;

assign ReLU_2_V_t_d1 = 48'd0;

assign ReLU_2_V_t_we1 = 1'b0;

assign ReLU_3_V_t_d1 = 48'd0;

assign ReLU_3_V_t_we1 = 1'b0;

assign ReLU_4_V_t_d1 = 48'd0;

assign ReLU_4_V_t_we1 = 1'b0;

assign ReLU_5_V_t_d1 = 48'd0;

assign ReLU_5_V_t_we1 = 1'b0;

assign ReLU_6_V_t_d1 = 48'd0;

assign ReLU_6_V_t_we1 = 1'b0;

assign ReLU_7_V_t_d1 = 48'd0;

assign ReLU_7_V_t_we1 = 1'b0;

assign ReLU_8_V_t_d1 = 48'd0;

assign ReLU_8_V_t_we1 = 1'b0;

assign ReLU_9_V_t_d1 = 48'd0;

assign ReLU_9_V_t_we1 = 1'b0;

assign ap_channel_done_ReLU_0_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_0_V ^ 1'b1));

assign ap_channel_done_ReLU_10_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_10_V ^ 1'b1));

assign ap_channel_done_ReLU_11_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_11_V ^ 1'b1));

assign ap_channel_done_ReLU_12_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_12_V ^ 1'b1));

assign ap_channel_done_ReLU_13_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_13_V ^ 1'b1));

assign ap_channel_done_ReLU_14_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_14_V ^ 1'b1));

assign ap_channel_done_ReLU_15_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_15_V ^ 1'b1));

assign ap_channel_done_ReLU_16_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_16_V ^ 1'b1));

assign ap_channel_done_ReLU_17_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_17_V ^ 1'b1));

assign ap_channel_done_ReLU_18_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_18_V ^ 1'b1));

assign ap_channel_done_ReLU_19_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_19_V ^ 1'b1));

assign ap_channel_done_ReLU_1_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_1_V ^ 1'b1));

assign ap_channel_done_ReLU_20_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_20_V ^ 1'b1));

assign ap_channel_done_ReLU_21_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_21_V ^ 1'b1));

assign ap_channel_done_ReLU_22_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_22_V ^ 1'b1));

assign ap_channel_done_ReLU_23_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_23_V ^ 1'b1));

assign ap_channel_done_ReLU_24_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_24_V ^ 1'b1));

assign ap_channel_done_ReLU_25_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_25_V ^ 1'b1));

assign ap_channel_done_ReLU_26_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_26_V ^ 1'b1));

assign ap_channel_done_ReLU_27_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_27_V ^ 1'b1));

assign ap_channel_done_ReLU_2_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_2_V ^ 1'b1));

assign ap_channel_done_ReLU_3_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_3_V ^ 1'b1));

assign ap_channel_done_ReLU_4_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_4_V ^ 1'b1));

assign ap_channel_done_ReLU_5_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_5_V ^ 1'b1));

assign ap_channel_done_ReLU_6_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_6_V ^ 1'b1));

assign ap_channel_done_ReLU_7_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_7_V ^ 1'b1));

assign ap_channel_done_ReLU_8_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_8_V ^ 1'b1));

assign ap_channel_done_ReLU_9_V = (relu_U0_ap_done & (ap_sync_reg_channel_write_ReLU_9_V ^ 1'b1));

assign ap_channel_done_batchnorm_0_V = ((ap_sync_reg_channel_write_batchnorm_0_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_10_V = ((ap_sync_reg_channel_write_batchnorm_10_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_11_V = ((ap_sync_reg_channel_write_batchnorm_11_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_12_V = ((ap_sync_reg_channel_write_batchnorm_12_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_13_V = ((ap_sync_reg_channel_write_batchnorm_13_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_14_V = ((ap_sync_reg_channel_write_batchnorm_14_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_15_V = ((ap_sync_reg_channel_write_batchnorm_15_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_16_V = ((ap_sync_reg_channel_write_batchnorm_16_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_17_V = ((ap_sync_reg_channel_write_batchnorm_17_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_18_V = ((ap_sync_reg_channel_write_batchnorm_18_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_19_V = ((ap_sync_reg_channel_write_batchnorm_19_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_1_V = ((ap_sync_reg_channel_write_batchnorm_1_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_20_V = ((ap_sync_reg_channel_write_batchnorm_20_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_21_V = ((ap_sync_reg_channel_write_batchnorm_21_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_22_V = ((ap_sync_reg_channel_write_batchnorm_22_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_23_V = ((ap_sync_reg_channel_write_batchnorm_23_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_24_V = ((ap_sync_reg_channel_write_batchnorm_24_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_25_V = ((ap_sync_reg_channel_write_batchnorm_25_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_26_V = ((ap_sync_reg_channel_write_batchnorm_26_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_27_V = ((ap_sync_reg_channel_write_batchnorm_27_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_2_V = ((ap_sync_reg_channel_write_batchnorm_2_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_3_V = ((ap_sync_reg_channel_write_batchnorm_3_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_4_V = ((ap_sync_reg_channel_write_batchnorm_4_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_5_V = ((ap_sync_reg_channel_write_batchnorm_5_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_6_V = ((ap_sync_reg_channel_write_batchnorm_6_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_7_V = ((ap_sync_reg_channel_write_batchnorm_7_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_8_V = ((ap_sync_reg_channel_write_batchnorm_8_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_batchnorm_9_V = ((ap_sync_reg_channel_write_batchnorm_9_V ^ 1'b1) & batch_norm_U0_ap_done);

assign ap_channel_done_conv_0_V = ((ap_sync_reg_channel_write_conv_0_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_10_V = ((ap_sync_reg_channel_write_conv_10_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_11_V = ((ap_sync_reg_channel_write_conv_11_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_12_V = ((ap_sync_reg_channel_write_conv_12_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_13_V = ((ap_sync_reg_channel_write_conv_13_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_14_V = ((ap_sync_reg_channel_write_conv_14_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_15_V = ((ap_sync_reg_channel_write_conv_15_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_16_V = ((ap_sync_reg_channel_write_conv_16_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_17_V = ((ap_sync_reg_channel_write_conv_17_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_18_V = ((ap_sync_reg_channel_write_conv_18_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_19_V = ((ap_sync_reg_channel_write_conv_19_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_1_V = ((ap_sync_reg_channel_write_conv_1_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_20_V = ((ap_sync_reg_channel_write_conv_20_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_21_V = ((ap_sync_reg_channel_write_conv_21_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_22_V = ((ap_sync_reg_channel_write_conv_22_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_23_V = ((ap_sync_reg_channel_write_conv_23_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_24_V = ((ap_sync_reg_channel_write_conv_24_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_25_V = ((ap_sync_reg_channel_write_conv_25_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_26_V = ((ap_sync_reg_channel_write_conv_26_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_27_V = ((ap_sync_reg_channel_write_conv_27_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_2_V = ((ap_sync_reg_channel_write_conv_2_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_3_V = ((ap_sync_reg_channel_write_conv_3_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_4_V = ((ap_sync_reg_channel_write_conv_4_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_5_V = ((ap_sync_reg_channel_write_conv_5_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_6_V = ((ap_sync_reg_channel_write_conv_6_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_7_V = ((ap_sync_reg_channel_write_conv_7_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_8_V = ((ap_sync_reg_channel_write_conv_8_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_conv_9_V = ((ap_sync_reg_channel_write_conv_9_V ^ 1'b1) & conv2d_3x3_1chan_rev_U0_ap_done);

assign ap_channel_done_maxpool_0_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_0_V ^ 1'b1));

assign ap_channel_done_maxpool_10_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_10_V ^ 1'b1));

assign ap_channel_done_maxpool_11_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_11_V ^ 1'b1));

assign ap_channel_done_maxpool_12_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_12_V ^ 1'b1));

assign ap_channel_done_maxpool_13_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_13_V ^ 1'b1));

assign ap_channel_done_maxpool_1_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_1_V ^ 1'b1));

assign ap_channel_done_maxpool_2_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_2_V ^ 1'b1));

assign ap_channel_done_maxpool_3_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_3_V ^ 1'b1));

assign ap_channel_done_maxpool_4_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_4_V ^ 1'b1));

assign ap_channel_done_maxpool_5_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_5_V ^ 1'b1));

assign ap_channel_done_maxpool_6_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_6_V ^ 1'b1));

assign ap_channel_done_maxpool_7_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_7_V ^ 1'b1));

assign ap_channel_done_maxpool_8_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_8_V ^ 1'b1));

assign ap_channel_done_maxpool_9_V = (max_pool_1chan_U0_ap_done & (ap_sync_reg_channel_write_maxpool_9_V ^ 1'b1));

assign ap_channel_done_mean_removed_0_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_0_V ^ 1'b1));

assign ap_channel_done_mean_removed_10_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_10_V ^ 1'b1));

assign ap_channel_done_mean_removed_11_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_11_V ^ 1'b1));

assign ap_channel_done_mean_removed_12_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_12_V ^ 1'b1));

assign ap_channel_done_mean_removed_13_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_13_V ^ 1'b1));

assign ap_channel_done_mean_removed_14_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_14_V ^ 1'b1));

assign ap_channel_done_mean_removed_15_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_15_V ^ 1'b1));

assign ap_channel_done_mean_removed_16_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_16_V ^ 1'b1));

assign ap_channel_done_mean_removed_17_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_17_V ^ 1'b1));

assign ap_channel_done_mean_removed_18_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_18_V ^ 1'b1));

assign ap_channel_done_mean_removed_19_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_19_V ^ 1'b1));

assign ap_channel_done_mean_removed_1_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_1_V ^ 1'b1));

assign ap_channel_done_mean_removed_20_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_20_V ^ 1'b1));

assign ap_channel_done_mean_removed_21_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_21_V ^ 1'b1));

assign ap_channel_done_mean_removed_22_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_22_V ^ 1'b1));

assign ap_channel_done_mean_removed_23_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_23_V ^ 1'b1));

assign ap_channel_done_mean_removed_24_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_24_V ^ 1'b1));

assign ap_channel_done_mean_removed_25_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_25_V ^ 1'b1));

assign ap_channel_done_mean_removed_26_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_26_V ^ 1'b1));

assign ap_channel_done_mean_removed_27_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_27_V ^ 1'b1));

assign ap_channel_done_mean_removed_2_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_2_V ^ 1'b1));

assign ap_channel_done_mean_removed_3_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_3_V ^ 1'b1));

assign ap_channel_done_mean_removed_4_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_4_V ^ 1'b1));

assign ap_channel_done_mean_removed_5_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_5_V ^ 1'b1));

assign ap_channel_done_mean_removed_6_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_6_V ^ 1'b1));

assign ap_channel_done_mean_removed_7_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_7_V ^ 1'b1));

assign ap_channel_done_mean_removed_8_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_8_V ^ 1'b1));

assign ap_channel_done_mean_removed_9_V = (zero_mean_1chan_U0_ap_done & (ap_sync_reg_channel_write_mean_removed_9_V ^ 1'b1));

assign ap_channel_done_padded_0_V = ((ap_sync_reg_channel_write_padded_0_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_10_V = ((ap_sync_reg_channel_write_padded_10_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_11_V = ((ap_sync_reg_channel_write_padded_11_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_12_V = ((ap_sync_reg_channel_write_padded_12_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_13_V = ((ap_sync_reg_channel_write_padded_13_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_14_V = ((ap_sync_reg_channel_write_padded_14_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_15_V = ((ap_sync_reg_channel_write_padded_15_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_16_V = ((ap_sync_reg_channel_write_padded_16_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_17_V = ((ap_sync_reg_channel_write_padded_17_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_18_V = ((ap_sync_reg_channel_write_padded_18_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_19_V = ((ap_sync_reg_channel_write_padded_19_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_1_V = ((ap_sync_reg_channel_write_padded_1_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_20_V = ((ap_sync_reg_channel_write_padded_20_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_21_V = ((ap_sync_reg_channel_write_padded_21_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_22_V = ((ap_sync_reg_channel_write_padded_22_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_23_V = ((ap_sync_reg_channel_write_padded_23_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_24_V = ((ap_sync_reg_channel_write_padded_24_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_25_V = ((ap_sync_reg_channel_write_padded_25_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_26_V = ((ap_sync_reg_channel_write_padded_26_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_27_V = ((ap_sync_reg_channel_write_padded_27_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_28_V = ((ap_sync_reg_channel_write_padded_28_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_29_V = ((ap_sync_reg_channel_write_padded_29_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_2_V = ((ap_sync_reg_channel_write_padded_2_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_3_V = ((ap_sync_reg_channel_write_padded_3_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_4_V = ((ap_sync_reg_channel_write_padded_4_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_5_V = ((ap_sync_reg_channel_write_padded_5_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_6_V = ((ap_sync_reg_channel_write_padded_6_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_7_V = ((ap_sync_reg_channel_write_padded_7_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_8_V = ((ap_sync_reg_channel_write_padded_8_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_9_V = ((ap_sync_reg_channel_write_padded_9_V ^ 1'b1) & efficient_pad_n_1cha_U0_ap_done);

assign ap_channel_done_padded_L2_0_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_0_V ^ 1'b1));

assign ap_channel_done_padded_L2_10_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_10_V ^ 1'b1));

assign ap_channel_done_padded_L2_11_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_11_V ^ 1'b1));

assign ap_channel_done_padded_L2_12_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_12_V ^ 1'b1));

assign ap_channel_done_padded_L2_13_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_13_V ^ 1'b1));

assign ap_channel_done_padded_L2_14_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_14_V ^ 1'b1));

assign ap_channel_done_padded_L2_15_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_15_V ^ 1'b1));

assign ap_channel_done_padded_L2_1_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_1_V ^ 1'b1));

assign ap_channel_done_padded_L2_2_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_2_V ^ 1'b1));

assign ap_channel_done_padded_L2_3_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_3_V ^ 1'b1));

assign ap_channel_done_padded_L2_4_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_4_V ^ 1'b1));

assign ap_channel_done_padded_L2_5_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_5_V ^ 1'b1));

assign ap_channel_done_padded_L2_6_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_6_V ^ 1'b1));

assign ap_channel_done_padded_L2_7_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_7_V ^ 1'b1));

assign ap_channel_done_padded_L2_8_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_8_V ^ 1'b1));

assign ap_channel_done_padded_L2_9_V = (pad_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_padded_L2_9_V ^ 1'b1));

assign ap_channel_done_resampled_0_0_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_0_0_V ^ 1'b1));

assign ap_channel_done_resampled_0_1_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_0_1_V ^ 1'b1));

assign ap_channel_done_resampled_0_2_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_0_2_V ^ 1'b1));

assign ap_channel_done_resampled_1_0_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_1_0_V ^ 1'b1));

assign ap_channel_done_resampled_1_1_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_1_1_V ^ 1'b1));

assign ap_channel_done_resampled_1_2_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_1_2_V ^ 1'b1));

assign ap_channel_done_resampled_2_0_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_2_0_V ^ 1'b1));

assign ap_channel_done_resampled_2_1_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_2_1_V ^ 1'b1));

assign ap_channel_done_resampled_2_2_V = (resample_U0_ap_done & (ap_sync_reg_channel_write_resampled_2_2_V ^ 1'b1));

assign ap_channel_done_resampled_L2_0_V = (resample_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_resampled_L2_0_V ^ 1'b1));

assign ap_channel_done_resampled_L2_1_V = (resample_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_resampled_L2_1_V ^ 1'b1));

assign ap_channel_done_resampled_L2_2_V = (resample_for_conv2_U0_ap_done & (ap_sync_reg_channel_write_resampled_L2_2_V ^ 1'b1));

assign ap_done = conv2d_3x3_4chan_rev_U0_ap_done;

assign ap_idle = (zero_mean_1chan_U0_ap_idle & resample_for_conv2_U0_ap_idle & resample_U0_ap_idle & relu_U0_ap_idle & pad_for_conv2_U0_ap_idle & max_pool_1chan_U0_ap_idle & (padded_L2_5_V_t_empty_n ^ 1'b1) & (padded_L2_4_V_t_empty_n ^ 1'b1) & (padded_L2_3_V_t_empty_n ^ 1'b1) & (padded_L2_2_V_t_empty_n ^ 1'b1) & (padded_L2_1_V_t_empty_n ^ 1'b1) & (padded_L2_0_V_t_empty_n ^ 1'b1) & (maxpool_13_V_t_empty_n ^ 1'b1) & (maxpool_12_V_t_empty_n ^ 1'b1) & (maxpool_11_V_t_empty_n ^ 1'b1) & (maxpool_10_V_t_empty_n ^ 1'b1) & (maxpool_9_V_t_empty_n ^ 1'b1) & (maxpool_8_V_t_empty_n ^ 1'b1) & (maxpool_7_V_t_empty_n ^ 1'b1) & (maxpool_6_V_t_empty_n ^ 1'b1) & (maxpool_5_V_t_empty_n ^ 1'b1) & (maxpool_4_V_t_empty_n ^ 1'b1) & (maxpool_3_V_t_empty_n ^ 1'b1) & (maxpool_2_V_t_empty_n ^ 1'b1) & (maxpool_1_V_t_empty_n ^ 1'b1) & (maxpool_0_V_t_empty_n ^ 1'b1) & (1'b1 ^ ReLU_27_V_t_empty_n) & (1'b1 ^ ReLU_26_V_t_empty_n) & (1'b1 ^ ReLU_25_V_t_empty_n) & (1'b1 ^ ReLU_24_V_t_empty_n) & (1'b1 ^ ReLU_23_V_t_empty_n) & (1'b1 ^ ReLU_22_V_t_empty_n) & (1'b1 ^ ReLU_21_V_t_empty_n) & (1'b1 ^ ReLU_20_V_t_empty_n) & (1'b1 ^ ReLU_19_V_t_empty_n) & (1'b1 ^ ReLU_18_V_t_empty_n) & (1'b1 ^ ReLU_17_V_t_empty_n) & (1'b1 ^ ReLU_16_V_t_empty_n) & (1'b1 ^ ReLU_15_V_t_empty_n) & (1'b1 ^ ReLU_14_V_t_empty_n) & (1'b1 ^ ReLU_13_V_t_empty_n) & (1'b1 ^ ReLU_12_V_t_empty_n) & (1'b1 ^ ReLU_11_V_t_empty_n) & (1'b1 ^ ReLU_10_V_t_empty_n) & (1'b1 ^ ReLU_9_V_t_empty_n) & (1'b1 ^ ReLU_8_V_t_empty_n) & (1'b1 ^ ReLU_7_V_t_empty_n) & (1'b1 ^ ReLU_6_V_t_empty_n) & (1'b1 ^ ReLU_5_V_t_empty_n) & (1'b1 ^ ReLU_4_V_t_empty_n) & (1'b1 ^ ReLU_3_V_t_empty_n) & (1'b1 ^ ReLU_2_V_t_empty_n) & (1'b1 ^ ReLU_1_V_t_empty_n) & (1'b1 ^ ReLU_0_V_t_empty_n) & (batchnorm_27_V_t_empty_n ^ 1'b1) & (batchnorm_26_V_t_empty_n ^ 1'b1) & (batchnorm_25_V_t_empty_n ^ 1'b1) & (batchnorm_24_V_t_empty_n ^ 1'b1) & (batchnorm_23_V_t_empty_n ^ 1'b1) & (batchnorm_22_V_t_empty_n ^ 1'b1) & (batchnorm_21_V_t_empty_n ^ 1'b1) & (batchnorm_20_V_t_empty_n ^ 1'b1) & (batchnorm_19_V_t_empty_n ^ 1'b1) & (batchnorm_18_V_t_empty_n ^ 1'b1) & (batchnorm_17_V_t_empty_n ^ 1'b1) & (batchnorm_16_V_t_empty_n ^ 1'b1) & (batchnorm_15_V_t_empty_n ^ 1'b1) & (batchnorm_14_V_t_empty_n ^ 1'b1) & (batchnorm_13_V_t_empty_n ^ 1'b1) & (batchnorm_12_V_t_empty_n ^ 1'b1) & (batchnorm_11_V_t_empty_n ^ 1'b1) & (batchnorm_10_V_t_empty_n ^ 1'b1) & (batchnorm_9_V_t_empty_n ^ 1'b1) & (batchnorm_8_V_t_empty_n ^ 1'b1) & (batchnorm_7_V_t_empty_n ^ 1'b1) & (batchnorm_6_V_t_empty_n ^ 1'b1) & (batchnorm_5_V_t_empty_n ^ 1'b1) & (batchnorm_4_V_t_empty_n ^ 1'b1) & (batchnorm_3_V_t_empty_n ^ 1'b1) & (batchnorm_2_V_t_empty_n ^ 1'b1) & (batchnorm_1_V_t_empty_n ^ 1'b1) & (batchnorm_0_V_t_empty_n ^ 1'b1) & (conv_27_V_t_empty_n ^ 1'b1) & (conv_26_V_t_empty_n ^ 1'b1) & (conv_25_V_t_empty_n ^ 1'b1) & (conv_24_V_t_empty_n ^ 1'b1) & (conv_23_V_t_empty_n ^ 1'b1) & (conv_22_V_t_empty_n ^ 1'b1) & (conv_21_V_t_empty_n ^ 1'b1) & (conv_20_V_t_empty_n ^ 1'b1) & (conv_19_V_t_empty_n ^ 1'b1) & (conv_18_V_t_empty_n ^ 1'b1) & (conv_17_V_t_empty_n ^ 1'b1) & (conv_16_V_t_empty_n ^ 1'b1) & (conv_15_V_t_empty_n ^ 1'b1) & (conv_14_V_t_empty_n ^ 1'b1) & (conv_13_V_t_empty_n ^ 1'b1) & (conv_12_V_t_empty_n ^ 1'b1) & (conv_11_V_t_empty_n ^ 1'b1) & (conv_10_V_t_empty_n ^ 1'b1) & (conv_9_V_t_empty_n ^ 1'b1) & (conv_8_V_t_empty_n ^ 1'b1) & (conv_7_V_t_empty_n ^ 1'b1) & (conv_6_V_t_empty_n ^ 1'b1) & (conv_5_V_t_empty_n ^ 1'b1) & (conv_4_V_t_empty_n ^ 1'b1) & (conv_3_V_t_empty_n ^ 1'b1) & (conv_2_V_t_empty_n ^ 1'b1) & (conv_1_V_t_empty_n ^ 1'b1) & (conv_0_V_t_empty_n ^ 1'b1) & (resampled_2_2_V_t_empty_n ^ 1'b1) & (resampled_2_1_V_t_empty_n ^ 1'b1) & (resampled_2_0_V_t_empty_n ^ 1'b1) & (resampled_1_2_V_t_empty_n ^ 1'b1) & (resampled_1_1_V_t_empty_n ^ 1'b1) & (resampled_1_0_V_t_empty_n ^ 1'b1) & (resampled_0_2_V_t_empty_n ^ 1'b1) & (resampled_0_1_V_t_empty_n ^ 1'b1) & (resampled_0_0_V_t_empty_n ^ 1'b1) & (padded_29_V_t_empty_n ^ 1'b1) & (padded_28_V_t_empty_n ^ 1'b1) & (padded_27_V_t_empty_n ^ 1'b1) & (padded_26_V_t_empty_n ^ 1'b1) & (padded_25_V_t_empty_n ^ 1'b1) & (padded_24_V_t_empty_n ^ 1'b1) & (padded_23_V_t_empty_n ^ 1'b1) & (padded_22_V_t_empty_n ^ 1'b1) & (padded_21_V_t_empty_n ^ 1'b1) & (padded_20_V_t_empty_n ^ 1'b1) & (padded_19_V_t_empty_n ^ 1'b1) & (padded_18_V_t_empty_n ^ 1'b1) & (padded_17_V_t_empty_n ^ 1'b1) & (padded_16_V_t_empty_n ^ 1'b1) & (padded_15_V_t_empty_n ^ 1'b1) & (padded_14_V_t_empty_n ^ 1'b1) & (padded_13_V_t_empty_n ^ 1'b1) & (padded_12_V_t_empty_n ^ 1'b1) & (padded_11_V_t_empty_n ^ 1'b1) & (padded_10_V_t_empty_n ^ 1'b1) & (padded_9_V_t_empty_n ^ 1'b1) & (padded_8_V_t_empty_n ^ 1'b1) & (padded_7_V_t_empty_n ^ 1'b1) & (padded_6_V_t_empty_n ^ 1'b1) & (padded_5_V_t_empty_n ^ 1'b1) & (padded_4_V_t_empty_n ^ 1'b1) & (padded_3_V_t_empty_n ^ 1'b1) & (padded_2_V_t_empty_n ^ 1'b1) & (padded_1_V_t_empty_n ^ 1'b1) & (padded_0_V_t_empty_n ^ 1'b1) & (mean_removed_27_V_t_empty_n ^ 1'b1) & (mean_removed_26_V_t_empty_n ^ 1'b1) & (mean_removed_25_V_t_empty_n ^ 1'b1) & (mean_removed_24_V_t_empty_n ^ 1'b1) & (mean_removed_23_V_t_empty_n ^ 1'b1) & (mean_removed_22_V_t_empty_n ^ 1'b1) & (mean_removed_21_V_t_empty_n ^ 1'b1) & (mean_removed_20_V_t_empty_n ^ 1'b1) & (mean_removed_19_V_t_empty_n ^ 1'b1) & (mean_removed_18_V_t_empty_n ^ 1'b1) & (mean_removed_17_V_t_empty_n ^ 1'b1) & (mean_removed_16_V_t_empty_n ^ 1'b1) & (mean_removed_15_V_t_empty_n ^ 1'b1) & (mean_removed_14_V_t_empty_n ^ 1'b1) & (mean_removed_13_V_t_empty_n ^ 1'b1) & (mean_removed_12_V_t_empty_n ^ 1'b1) & (mean_removed_11_V_t_empty_n ^ 1'b1) & (mean_removed_10_V_t_empty_n ^ 1'b1) & (mean_removed_9_V_t_empty_n ^ 1'b1) & (mean_removed_8_V_t_empty_n ^ 1'b1) & (mean_removed_7_V_t_empty_n ^ 1'b1) & (mean_removed_6_V_t_empty_n ^ 1'b1) & (mean_removed_5_V_t_empty_n ^ 1'b1) & (mean_removed_4_V_t_empty_n ^ 1'b1) & (mean_removed_3_V_t_empty_n ^ 1'b1) & (mean_removed_2_V_t_empty_n ^ 1'b1) & (mean_removed_1_V_t_empty_n ^ 1'b1) & (mean_removed_0_V_t_empty_n ^ 1'b1) & (resampled_L2_2_V_t_empty_n ^ 1'b1) & (resampled_L2_1_V_t_empty_n ^ 1'b1) & (resampled_L2_0_V_t_empty_n ^ 1'b1) & (padded_L2_15_V_t_empty_n ^ 1'b1) & (padded_L2_14_V_t_empty_n ^ 1'b1) & (padded_L2_13_V_t_empty_n ^ 1'b1) & (padded_L2_12_V_t_empty_n ^ 1'b1) & (padded_L2_11_V_t_empty_n ^ 1'b1) & (padded_L2_10_V_t_empty_n ^ 1'b1) & (padded_L2_9_V_t_empty_n ^ 1'b1) & (padded_L2_8_V_t_empty_n ^ 1'b1) & (padded_L2_7_V_t_empty_n ^ 1'b1) & (padded_L2_6_V_t_empty_n ^ 1'b1) & efficient_pad_n_1cha_U0_ap_idle & conv2d_3x3_4chan_rev_U0_ap_idle & conv2d_3x3_1chan_rev_U0_ap_idle & batch_norm_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_batch_norm_U0_ap_ready = (batch_norm_U0_ap_ready | ap_sync_reg_batch_norm_U0_ap_ready);

assign ap_sync_channel_write_ReLU_0_V = ((relu_U0_activations_0_V_full_n & ap_channel_done_ReLU_0_V) | ap_sync_reg_channel_write_ReLU_0_V);

assign ap_sync_channel_write_ReLU_10_V = ((relu_U0_activations_10_V_full_n & ap_channel_done_ReLU_10_V) | ap_sync_reg_channel_write_ReLU_10_V);

assign ap_sync_channel_write_ReLU_11_V = ((relu_U0_activations_11_V_full_n & ap_channel_done_ReLU_11_V) | ap_sync_reg_channel_write_ReLU_11_V);

assign ap_sync_channel_write_ReLU_12_V = ((relu_U0_activations_12_V_full_n & ap_channel_done_ReLU_12_V) | ap_sync_reg_channel_write_ReLU_12_V);

assign ap_sync_channel_write_ReLU_13_V = ((relu_U0_activations_13_V_full_n & ap_channel_done_ReLU_13_V) | ap_sync_reg_channel_write_ReLU_13_V);

assign ap_sync_channel_write_ReLU_14_V = ((relu_U0_activations_14_V_full_n & ap_channel_done_ReLU_14_V) | ap_sync_reg_channel_write_ReLU_14_V);

assign ap_sync_channel_write_ReLU_15_V = ((relu_U0_activations_15_V_full_n & ap_channel_done_ReLU_15_V) | ap_sync_reg_channel_write_ReLU_15_V);

assign ap_sync_channel_write_ReLU_16_V = ((relu_U0_activations_16_V_full_n & ap_channel_done_ReLU_16_V) | ap_sync_reg_channel_write_ReLU_16_V);

assign ap_sync_channel_write_ReLU_17_V = ((relu_U0_activations_17_V_full_n & ap_channel_done_ReLU_17_V) | ap_sync_reg_channel_write_ReLU_17_V);

assign ap_sync_channel_write_ReLU_18_V = ((relu_U0_activations_18_V_full_n & ap_channel_done_ReLU_18_V) | ap_sync_reg_channel_write_ReLU_18_V);

assign ap_sync_channel_write_ReLU_19_V = ((relu_U0_activations_19_V_full_n & ap_channel_done_ReLU_19_V) | ap_sync_reg_channel_write_ReLU_19_V);

assign ap_sync_channel_write_ReLU_1_V = ((relu_U0_activations_1_V_full_n & ap_channel_done_ReLU_1_V) | ap_sync_reg_channel_write_ReLU_1_V);

assign ap_sync_channel_write_ReLU_20_V = ((relu_U0_activations_20_V_full_n & ap_channel_done_ReLU_20_V) | ap_sync_reg_channel_write_ReLU_20_V);

assign ap_sync_channel_write_ReLU_21_V = ((relu_U0_activations_21_V_full_n & ap_channel_done_ReLU_21_V) | ap_sync_reg_channel_write_ReLU_21_V);

assign ap_sync_channel_write_ReLU_22_V = ((relu_U0_activations_22_V_full_n & ap_channel_done_ReLU_22_V) | ap_sync_reg_channel_write_ReLU_22_V);

assign ap_sync_channel_write_ReLU_23_V = ((relu_U0_activations_23_V_full_n & ap_channel_done_ReLU_23_V) | ap_sync_reg_channel_write_ReLU_23_V);

assign ap_sync_channel_write_ReLU_24_V = ((relu_U0_activations_24_V_full_n & ap_channel_done_ReLU_24_V) | ap_sync_reg_channel_write_ReLU_24_V);

assign ap_sync_channel_write_ReLU_25_V = ((relu_U0_activations_25_V_full_n & ap_channel_done_ReLU_25_V) | ap_sync_reg_channel_write_ReLU_25_V);

assign ap_sync_channel_write_ReLU_26_V = ((relu_U0_activations_26_V_full_n & ap_channel_done_ReLU_26_V) | ap_sync_reg_channel_write_ReLU_26_V);

assign ap_sync_channel_write_ReLU_27_V = ((relu_U0_activations_27_V_full_n & ap_channel_done_ReLU_27_V) | ap_sync_reg_channel_write_ReLU_27_V);

assign ap_sync_channel_write_ReLU_2_V = ((relu_U0_activations_2_V_full_n & ap_channel_done_ReLU_2_V) | ap_sync_reg_channel_write_ReLU_2_V);

assign ap_sync_channel_write_ReLU_3_V = ((relu_U0_activations_3_V_full_n & ap_channel_done_ReLU_3_V) | ap_sync_reg_channel_write_ReLU_3_V);

assign ap_sync_channel_write_ReLU_4_V = ((relu_U0_activations_4_V_full_n & ap_channel_done_ReLU_4_V) | ap_sync_reg_channel_write_ReLU_4_V);

assign ap_sync_channel_write_ReLU_5_V = ((relu_U0_activations_5_V_full_n & ap_channel_done_ReLU_5_V) | ap_sync_reg_channel_write_ReLU_5_V);

assign ap_sync_channel_write_ReLU_6_V = ((relu_U0_activations_6_V_full_n & ap_channel_done_ReLU_6_V) | ap_sync_reg_channel_write_ReLU_6_V);

assign ap_sync_channel_write_ReLU_7_V = ((relu_U0_activations_7_V_full_n & ap_channel_done_ReLU_7_V) | ap_sync_reg_channel_write_ReLU_7_V);

assign ap_sync_channel_write_ReLU_8_V = ((relu_U0_activations_8_V_full_n & ap_channel_done_ReLU_8_V) | ap_sync_reg_channel_write_ReLU_8_V);

assign ap_sync_channel_write_ReLU_9_V = ((relu_U0_activations_9_V_full_n & ap_channel_done_ReLU_9_V) | ap_sync_reg_channel_write_ReLU_9_V);

assign ap_sync_channel_write_batchnorm_0_V = ((batch_norm_U0_out_image_0_V_full_n & ap_channel_done_batchnorm_0_V) | ap_sync_reg_channel_write_batchnorm_0_V);

assign ap_sync_channel_write_batchnorm_10_V = ((batch_norm_U0_out_image_10_V_full_n & ap_channel_done_batchnorm_10_V) | ap_sync_reg_channel_write_batchnorm_10_V);

assign ap_sync_channel_write_batchnorm_11_V = ((batch_norm_U0_out_image_11_V_full_n & ap_channel_done_batchnorm_11_V) | ap_sync_reg_channel_write_batchnorm_11_V);

assign ap_sync_channel_write_batchnorm_12_V = ((batch_norm_U0_out_image_12_V_full_n & ap_channel_done_batchnorm_12_V) | ap_sync_reg_channel_write_batchnorm_12_V);

assign ap_sync_channel_write_batchnorm_13_V = ((batch_norm_U0_out_image_13_V_full_n & ap_channel_done_batchnorm_13_V) | ap_sync_reg_channel_write_batchnorm_13_V);

assign ap_sync_channel_write_batchnorm_14_V = ((batch_norm_U0_out_image_14_V_full_n & ap_channel_done_batchnorm_14_V) | ap_sync_reg_channel_write_batchnorm_14_V);

assign ap_sync_channel_write_batchnorm_15_V = ((batch_norm_U0_out_image_15_V_full_n & ap_channel_done_batchnorm_15_V) | ap_sync_reg_channel_write_batchnorm_15_V);

assign ap_sync_channel_write_batchnorm_16_V = ((batch_norm_U0_out_image_16_V_full_n & ap_channel_done_batchnorm_16_V) | ap_sync_reg_channel_write_batchnorm_16_V);

assign ap_sync_channel_write_batchnorm_17_V = ((batch_norm_U0_out_image_17_V_full_n & ap_channel_done_batchnorm_17_V) | ap_sync_reg_channel_write_batchnorm_17_V);

assign ap_sync_channel_write_batchnorm_18_V = ((batch_norm_U0_out_image_18_V_full_n & ap_channel_done_batchnorm_18_V) | ap_sync_reg_channel_write_batchnorm_18_V);

assign ap_sync_channel_write_batchnorm_19_V = ((batch_norm_U0_out_image_19_V_full_n & ap_channel_done_batchnorm_19_V) | ap_sync_reg_channel_write_batchnorm_19_V);

assign ap_sync_channel_write_batchnorm_1_V = ((batch_norm_U0_out_image_1_V_full_n & ap_channel_done_batchnorm_1_V) | ap_sync_reg_channel_write_batchnorm_1_V);

assign ap_sync_channel_write_batchnorm_20_V = ((batch_norm_U0_out_image_20_V_full_n & ap_channel_done_batchnorm_20_V) | ap_sync_reg_channel_write_batchnorm_20_V);

assign ap_sync_channel_write_batchnorm_21_V = ((batch_norm_U0_out_image_21_V_full_n & ap_channel_done_batchnorm_21_V) | ap_sync_reg_channel_write_batchnorm_21_V);

assign ap_sync_channel_write_batchnorm_22_V = ((batch_norm_U0_out_image_22_V_full_n & ap_channel_done_batchnorm_22_V) | ap_sync_reg_channel_write_batchnorm_22_V);

assign ap_sync_channel_write_batchnorm_23_V = ((batch_norm_U0_out_image_23_V_full_n & ap_channel_done_batchnorm_23_V) | ap_sync_reg_channel_write_batchnorm_23_V);

assign ap_sync_channel_write_batchnorm_24_V = ((batch_norm_U0_out_image_24_V_full_n & ap_channel_done_batchnorm_24_V) | ap_sync_reg_channel_write_batchnorm_24_V);

assign ap_sync_channel_write_batchnorm_25_V = ((batch_norm_U0_out_image_25_V_full_n & ap_channel_done_batchnorm_25_V) | ap_sync_reg_channel_write_batchnorm_25_V);

assign ap_sync_channel_write_batchnorm_26_V = ((batch_norm_U0_out_image_26_V_full_n & ap_channel_done_batchnorm_26_V) | ap_sync_reg_channel_write_batchnorm_26_V);

assign ap_sync_channel_write_batchnorm_27_V = ((batch_norm_U0_out_image_27_V_full_n & ap_channel_done_batchnorm_27_V) | ap_sync_reg_channel_write_batchnorm_27_V);

assign ap_sync_channel_write_batchnorm_2_V = ((batch_norm_U0_out_image_2_V_full_n & ap_channel_done_batchnorm_2_V) | ap_sync_reg_channel_write_batchnorm_2_V);

assign ap_sync_channel_write_batchnorm_3_V = ((batch_norm_U0_out_image_3_V_full_n & ap_channel_done_batchnorm_3_V) | ap_sync_reg_channel_write_batchnorm_3_V);

assign ap_sync_channel_write_batchnorm_4_V = ((batch_norm_U0_out_image_4_V_full_n & ap_channel_done_batchnorm_4_V) | ap_sync_reg_channel_write_batchnorm_4_V);

assign ap_sync_channel_write_batchnorm_5_V = ((batch_norm_U0_out_image_5_V_full_n & ap_channel_done_batchnorm_5_V) | ap_sync_reg_channel_write_batchnorm_5_V);

assign ap_sync_channel_write_batchnorm_6_V = ((batch_norm_U0_out_image_6_V_full_n & ap_channel_done_batchnorm_6_V) | ap_sync_reg_channel_write_batchnorm_6_V);

assign ap_sync_channel_write_batchnorm_7_V = ((batch_norm_U0_out_image_7_V_full_n & ap_channel_done_batchnorm_7_V) | ap_sync_reg_channel_write_batchnorm_7_V);

assign ap_sync_channel_write_batchnorm_8_V = ((batch_norm_U0_out_image_8_V_full_n & ap_channel_done_batchnorm_8_V) | ap_sync_reg_channel_write_batchnorm_8_V);

assign ap_sync_channel_write_batchnorm_9_V = ((batch_norm_U0_out_image_9_V_full_n & ap_channel_done_batchnorm_9_V) | ap_sync_reg_channel_write_batchnorm_9_V);

assign ap_sync_channel_write_conv_0_V = ((conv2d_3x3_1chan_rev_U0_out_image_0_V_full_n & ap_channel_done_conv_0_V) | ap_sync_reg_channel_write_conv_0_V);

assign ap_sync_channel_write_conv_10_V = ((conv2d_3x3_1chan_rev_U0_out_image_10_V_full_n & ap_channel_done_conv_10_V) | ap_sync_reg_channel_write_conv_10_V);

assign ap_sync_channel_write_conv_11_V = ((conv2d_3x3_1chan_rev_U0_out_image_11_V_full_n & ap_channel_done_conv_11_V) | ap_sync_reg_channel_write_conv_11_V);

assign ap_sync_channel_write_conv_12_V = ((conv2d_3x3_1chan_rev_U0_out_image_12_V_full_n & ap_channel_done_conv_12_V) | ap_sync_reg_channel_write_conv_12_V);

assign ap_sync_channel_write_conv_13_V = ((conv2d_3x3_1chan_rev_U0_out_image_13_V_full_n & ap_channel_done_conv_13_V) | ap_sync_reg_channel_write_conv_13_V);

assign ap_sync_channel_write_conv_14_V = ((conv2d_3x3_1chan_rev_U0_out_image_14_V_full_n & ap_channel_done_conv_14_V) | ap_sync_reg_channel_write_conv_14_V);

assign ap_sync_channel_write_conv_15_V = ((conv2d_3x3_1chan_rev_U0_out_image_15_V_full_n & ap_channel_done_conv_15_V) | ap_sync_reg_channel_write_conv_15_V);

assign ap_sync_channel_write_conv_16_V = ((conv2d_3x3_1chan_rev_U0_out_image_16_V_full_n & ap_channel_done_conv_16_V) | ap_sync_reg_channel_write_conv_16_V);

assign ap_sync_channel_write_conv_17_V = ((conv2d_3x3_1chan_rev_U0_out_image_17_V_full_n & ap_channel_done_conv_17_V) | ap_sync_reg_channel_write_conv_17_V);

assign ap_sync_channel_write_conv_18_V = ((conv2d_3x3_1chan_rev_U0_out_image_18_V_full_n & ap_channel_done_conv_18_V) | ap_sync_reg_channel_write_conv_18_V);

assign ap_sync_channel_write_conv_19_V = ((conv2d_3x3_1chan_rev_U0_out_image_19_V_full_n & ap_channel_done_conv_19_V) | ap_sync_reg_channel_write_conv_19_V);

assign ap_sync_channel_write_conv_1_V = ((conv2d_3x3_1chan_rev_U0_out_image_1_V_full_n & ap_channel_done_conv_1_V) | ap_sync_reg_channel_write_conv_1_V);

assign ap_sync_channel_write_conv_20_V = ((conv2d_3x3_1chan_rev_U0_out_image_20_V_full_n & ap_channel_done_conv_20_V) | ap_sync_reg_channel_write_conv_20_V);

assign ap_sync_channel_write_conv_21_V = ((conv2d_3x3_1chan_rev_U0_out_image_21_V_full_n & ap_channel_done_conv_21_V) | ap_sync_reg_channel_write_conv_21_V);

assign ap_sync_channel_write_conv_22_V = ((conv2d_3x3_1chan_rev_U0_out_image_22_V_full_n & ap_channel_done_conv_22_V) | ap_sync_reg_channel_write_conv_22_V);

assign ap_sync_channel_write_conv_23_V = ((conv2d_3x3_1chan_rev_U0_out_image_23_V_full_n & ap_channel_done_conv_23_V) | ap_sync_reg_channel_write_conv_23_V);

assign ap_sync_channel_write_conv_24_V = ((conv2d_3x3_1chan_rev_U0_out_image_24_V_full_n & ap_channel_done_conv_24_V) | ap_sync_reg_channel_write_conv_24_V);

assign ap_sync_channel_write_conv_25_V = ((conv2d_3x3_1chan_rev_U0_out_image_25_V_full_n & ap_channel_done_conv_25_V) | ap_sync_reg_channel_write_conv_25_V);

assign ap_sync_channel_write_conv_26_V = ((conv2d_3x3_1chan_rev_U0_out_image_26_V_full_n & ap_channel_done_conv_26_V) | ap_sync_reg_channel_write_conv_26_V);

assign ap_sync_channel_write_conv_27_V = ((conv2d_3x3_1chan_rev_U0_out_image_27_V_full_n & ap_channel_done_conv_27_V) | ap_sync_reg_channel_write_conv_27_V);

assign ap_sync_channel_write_conv_2_V = ((conv2d_3x3_1chan_rev_U0_out_image_2_V_full_n & ap_channel_done_conv_2_V) | ap_sync_reg_channel_write_conv_2_V);

assign ap_sync_channel_write_conv_3_V = ((conv2d_3x3_1chan_rev_U0_out_image_3_V_full_n & ap_channel_done_conv_3_V) | ap_sync_reg_channel_write_conv_3_V);

assign ap_sync_channel_write_conv_4_V = ((conv2d_3x3_1chan_rev_U0_out_image_4_V_full_n & ap_channel_done_conv_4_V) | ap_sync_reg_channel_write_conv_4_V);

assign ap_sync_channel_write_conv_5_V = ((conv2d_3x3_1chan_rev_U0_out_image_5_V_full_n & ap_channel_done_conv_5_V) | ap_sync_reg_channel_write_conv_5_V);

assign ap_sync_channel_write_conv_6_V = ((conv2d_3x3_1chan_rev_U0_out_image_6_V_full_n & ap_channel_done_conv_6_V) | ap_sync_reg_channel_write_conv_6_V);

assign ap_sync_channel_write_conv_7_V = ((conv2d_3x3_1chan_rev_U0_out_image_7_V_full_n & ap_channel_done_conv_7_V) | ap_sync_reg_channel_write_conv_7_V);

assign ap_sync_channel_write_conv_8_V = ((conv2d_3x3_1chan_rev_U0_out_image_8_V_full_n & ap_channel_done_conv_8_V) | ap_sync_reg_channel_write_conv_8_V);

assign ap_sync_channel_write_conv_9_V = ((conv2d_3x3_1chan_rev_U0_out_image_9_V_full_n & ap_channel_done_conv_9_V) | ap_sync_reg_channel_write_conv_9_V);

assign ap_sync_channel_write_maxpool_0_V = ((max_pool_1chan_U0_out_image_0_V_full_n & ap_channel_done_maxpool_0_V) | ap_sync_reg_channel_write_maxpool_0_V);

assign ap_sync_channel_write_maxpool_10_V = ((max_pool_1chan_U0_out_image_10_V_full_n & ap_channel_done_maxpool_10_V) | ap_sync_reg_channel_write_maxpool_10_V);

assign ap_sync_channel_write_maxpool_11_V = ((max_pool_1chan_U0_out_image_11_V_full_n & ap_channel_done_maxpool_11_V) | ap_sync_reg_channel_write_maxpool_11_V);

assign ap_sync_channel_write_maxpool_12_V = ((max_pool_1chan_U0_out_image_12_V_full_n & ap_channel_done_maxpool_12_V) | ap_sync_reg_channel_write_maxpool_12_V);

assign ap_sync_channel_write_maxpool_13_V = ((max_pool_1chan_U0_out_image_13_V_full_n & ap_channel_done_maxpool_13_V) | ap_sync_reg_channel_write_maxpool_13_V);

assign ap_sync_channel_write_maxpool_1_V = ((max_pool_1chan_U0_out_image_1_V_full_n & ap_channel_done_maxpool_1_V) | ap_sync_reg_channel_write_maxpool_1_V);

assign ap_sync_channel_write_maxpool_2_V = ((max_pool_1chan_U0_out_image_2_V_full_n & ap_channel_done_maxpool_2_V) | ap_sync_reg_channel_write_maxpool_2_V);

assign ap_sync_channel_write_maxpool_3_V = ((max_pool_1chan_U0_out_image_3_V_full_n & ap_channel_done_maxpool_3_V) | ap_sync_reg_channel_write_maxpool_3_V);

assign ap_sync_channel_write_maxpool_4_V = ((max_pool_1chan_U0_out_image_4_V_full_n & ap_channel_done_maxpool_4_V) | ap_sync_reg_channel_write_maxpool_4_V);

assign ap_sync_channel_write_maxpool_5_V = ((max_pool_1chan_U0_out_image_5_V_full_n & ap_channel_done_maxpool_5_V) | ap_sync_reg_channel_write_maxpool_5_V);

assign ap_sync_channel_write_maxpool_6_V = ((max_pool_1chan_U0_out_image_6_V_full_n & ap_channel_done_maxpool_6_V) | ap_sync_reg_channel_write_maxpool_6_V);

assign ap_sync_channel_write_maxpool_7_V = ((max_pool_1chan_U0_out_image_7_V_full_n & ap_channel_done_maxpool_7_V) | ap_sync_reg_channel_write_maxpool_7_V);

assign ap_sync_channel_write_maxpool_8_V = ((max_pool_1chan_U0_out_image_8_V_full_n & ap_channel_done_maxpool_8_V) | ap_sync_reg_channel_write_maxpool_8_V);

assign ap_sync_channel_write_maxpool_9_V = ((max_pool_1chan_U0_out_image_9_V_full_n & ap_channel_done_maxpool_9_V) | ap_sync_reg_channel_write_maxpool_9_V);

assign ap_sync_channel_write_mean_removed_0_V = ((zero_mean_1chan_U0_out_image_0_V_full_n & ap_channel_done_mean_removed_0_V) | ap_sync_reg_channel_write_mean_removed_0_V);

assign ap_sync_channel_write_mean_removed_10_V = ((zero_mean_1chan_U0_out_image_10_V_full_n & ap_channel_done_mean_removed_10_V) | ap_sync_reg_channel_write_mean_removed_10_V);

assign ap_sync_channel_write_mean_removed_11_V = ((zero_mean_1chan_U0_out_image_11_V_full_n & ap_channel_done_mean_removed_11_V) | ap_sync_reg_channel_write_mean_removed_11_V);

assign ap_sync_channel_write_mean_removed_12_V = ((zero_mean_1chan_U0_out_image_12_V_full_n & ap_channel_done_mean_removed_12_V) | ap_sync_reg_channel_write_mean_removed_12_V);

assign ap_sync_channel_write_mean_removed_13_V = ((zero_mean_1chan_U0_out_image_13_V_full_n & ap_channel_done_mean_removed_13_V) | ap_sync_reg_channel_write_mean_removed_13_V);

assign ap_sync_channel_write_mean_removed_14_V = ((zero_mean_1chan_U0_out_image_14_V_full_n & ap_channel_done_mean_removed_14_V) | ap_sync_reg_channel_write_mean_removed_14_V);

assign ap_sync_channel_write_mean_removed_15_V = ((zero_mean_1chan_U0_out_image_15_V_full_n & ap_channel_done_mean_removed_15_V) | ap_sync_reg_channel_write_mean_removed_15_V);

assign ap_sync_channel_write_mean_removed_16_V = ((zero_mean_1chan_U0_out_image_16_V_full_n & ap_channel_done_mean_removed_16_V) | ap_sync_reg_channel_write_mean_removed_16_V);

assign ap_sync_channel_write_mean_removed_17_V = ((zero_mean_1chan_U0_out_image_17_V_full_n & ap_channel_done_mean_removed_17_V) | ap_sync_reg_channel_write_mean_removed_17_V);

assign ap_sync_channel_write_mean_removed_18_V = ((zero_mean_1chan_U0_out_image_18_V_full_n & ap_channel_done_mean_removed_18_V) | ap_sync_reg_channel_write_mean_removed_18_V);

assign ap_sync_channel_write_mean_removed_19_V = ((zero_mean_1chan_U0_out_image_19_V_full_n & ap_channel_done_mean_removed_19_V) | ap_sync_reg_channel_write_mean_removed_19_V);

assign ap_sync_channel_write_mean_removed_1_V = ((zero_mean_1chan_U0_out_image_1_V_full_n & ap_channel_done_mean_removed_1_V) | ap_sync_reg_channel_write_mean_removed_1_V);

assign ap_sync_channel_write_mean_removed_20_V = ((zero_mean_1chan_U0_out_image_20_V_full_n & ap_channel_done_mean_removed_20_V) | ap_sync_reg_channel_write_mean_removed_20_V);

assign ap_sync_channel_write_mean_removed_21_V = ((zero_mean_1chan_U0_out_image_21_V_full_n & ap_channel_done_mean_removed_21_V) | ap_sync_reg_channel_write_mean_removed_21_V);

assign ap_sync_channel_write_mean_removed_22_V = ((zero_mean_1chan_U0_out_image_22_V_full_n & ap_channel_done_mean_removed_22_V) | ap_sync_reg_channel_write_mean_removed_22_V);

assign ap_sync_channel_write_mean_removed_23_V = ((zero_mean_1chan_U0_out_image_23_V_full_n & ap_channel_done_mean_removed_23_V) | ap_sync_reg_channel_write_mean_removed_23_V);

assign ap_sync_channel_write_mean_removed_24_V = ((zero_mean_1chan_U0_out_image_24_V_full_n & ap_channel_done_mean_removed_24_V) | ap_sync_reg_channel_write_mean_removed_24_V);

assign ap_sync_channel_write_mean_removed_25_V = ((zero_mean_1chan_U0_out_image_25_V_full_n & ap_channel_done_mean_removed_25_V) | ap_sync_reg_channel_write_mean_removed_25_V);

assign ap_sync_channel_write_mean_removed_26_V = ((zero_mean_1chan_U0_out_image_26_V_full_n & ap_channel_done_mean_removed_26_V) | ap_sync_reg_channel_write_mean_removed_26_V);

assign ap_sync_channel_write_mean_removed_27_V = ((zero_mean_1chan_U0_out_image_27_V_full_n & ap_channel_done_mean_removed_27_V) | ap_sync_reg_channel_write_mean_removed_27_V);

assign ap_sync_channel_write_mean_removed_2_V = ((zero_mean_1chan_U0_out_image_2_V_full_n & ap_channel_done_mean_removed_2_V) | ap_sync_reg_channel_write_mean_removed_2_V);

assign ap_sync_channel_write_mean_removed_3_V = ((zero_mean_1chan_U0_out_image_3_V_full_n & ap_channel_done_mean_removed_3_V) | ap_sync_reg_channel_write_mean_removed_3_V);

assign ap_sync_channel_write_mean_removed_4_V = ((zero_mean_1chan_U0_out_image_4_V_full_n & ap_channel_done_mean_removed_4_V) | ap_sync_reg_channel_write_mean_removed_4_V);

assign ap_sync_channel_write_mean_removed_5_V = ((zero_mean_1chan_U0_out_image_5_V_full_n & ap_channel_done_mean_removed_5_V) | ap_sync_reg_channel_write_mean_removed_5_V);

assign ap_sync_channel_write_mean_removed_6_V = ((zero_mean_1chan_U0_out_image_6_V_full_n & ap_channel_done_mean_removed_6_V) | ap_sync_reg_channel_write_mean_removed_6_V);

assign ap_sync_channel_write_mean_removed_7_V = ((zero_mean_1chan_U0_out_image_7_V_full_n & ap_channel_done_mean_removed_7_V) | ap_sync_reg_channel_write_mean_removed_7_V);

assign ap_sync_channel_write_mean_removed_8_V = ((zero_mean_1chan_U0_out_image_8_V_full_n & ap_channel_done_mean_removed_8_V) | ap_sync_reg_channel_write_mean_removed_8_V);

assign ap_sync_channel_write_mean_removed_9_V = ((zero_mean_1chan_U0_out_image_9_V_full_n & ap_channel_done_mean_removed_9_V) | ap_sync_reg_channel_write_mean_removed_9_V);

assign ap_sync_channel_write_padded_0_V = ((efficient_pad_n_1cha_U0_out_image_0_V_full_n & ap_channel_done_padded_0_V) | ap_sync_reg_channel_write_padded_0_V);

assign ap_sync_channel_write_padded_10_V = ((efficient_pad_n_1cha_U0_out_image_10_V_full_n & ap_channel_done_padded_10_V) | ap_sync_reg_channel_write_padded_10_V);

assign ap_sync_channel_write_padded_11_V = ((efficient_pad_n_1cha_U0_out_image_11_V_full_n & ap_channel_done_padded_11_V) | ap_sync_reg_channel_write_padded_11_V);

assign ap_sync_channel_write_padded_12_V = ((efficient_pad_n_1cha_U0_out_image_12_V_full_n & ap_channel_done_padded_12_V) | ap_sync_reg_channel_write_padded_12_V);

assign ap_sync_channel_write_padded_13_V = ((efficient_pad_n_1cha_U0_out_image_13_V_full_n & ap_channel_done_padded_13_V) | ap_sync_reg_channel_write_padded_13_V);

assign ap_sync_channel_write_padded_14_V = ((efficient_pad_n_1cha_U0_out_image_14_V_full_n & ap_channel_done_padded_14_V) | ap_sync_reg_channel_write_padded_14_V);

assign ap_sync_channel_write_padded_15_V = ((efficient_pad_n_1cha_U0_out_image_15_V_full_n & ap_channel_done_padded_15_V) | ap_sync_reg_channel_write_padded_15_V);

assign ap_sync_channel_write_padded_16_V = ((efficient_pad_n_1cha_U0_out_image_16_V_full_n & ap_channel_done_padded_16_V) | ap_sync_reg_channel_write_padded_16_V);

assign ap_sync_channel_write_padded_17_V = ((efficient_pad_n_1cha_U0_out_image_17_V_full_n & ap_channel_done_padded_17_V) | ap_sync_reg_channel_write_padded_17_V);

assign ap_sync_channel_write_padded_18_V = ((efficient_pad_n_1cha_U0_out_image_18_V_full_n & ap_channel_done_padded_18_V) | ap_sync_reg_channel_write_padded_18_V);

assign ap_sync_channel_write_padded_19_V = ((efficient_pad_n_1cha_U0_out_image_19_V_full_n & ap_channel_done_padded_19_V) | ap_sync_reg_channel_write_padded_19_V);

assign ap_sync_channel_write_padded_1_V = ((efficient_pad_n_1cha_U0_out_image_1_V_full_n & ap_channel_done_padded_1_V) | ap_sync_reg_channel_write_padded_1_V);

assign ap_sync_channel_write_padded_20_V = ((efficient_pad_n_1cha_U0_out_image_20_V_full_n & ap_channel_done_padded_20_V) | ap_sync_reg_channel_write_padded_20_V);

assign ap_sync_channel_write_padded_21_V = ((efficient_pad_n_1cha_U0_out_image_21_V_full_n & ap_channel_done_padded_21_V) | ap_sync_reg_channel_write_padded_21_V);

assign ap_sync_channel_write_padded_22_V = ((efficient_pad_n_1cha_U0_out_image_22_V_full_n & ap_channel_done_padded_22_V) | ap_sync_reg_channel_write_padded_22_V);

assign ap_sync_channel_write_padded_23_V = ((efficient_pad_n_1cha_U0_out_image_23_V_full_n & ap_channel_done_padded_23_V) | ap_sync_reg_channel_write_padded_23_V);

assign ap_sync_channel_write_padded_24_V = ((efficient_pad_n_1cha_U0_out_image_24_V_full_n & ap_channel_done_padded_24_V) | ap_sync_reg_channel_write_padded_24_V);

assign ap_sync_channel_write_padded_25_V = ((efficient_pad_n_1cha_U0_out_image_25_V_full_n & ap_channel_done_padded_25_V) | ap_sync_reg_channel_write_padded_25_V);

assign ap_sync_channel_write_padded_26_V = ((efficient_pad_n_1cha_U0_out_image_26_V_full_n & ap_channel_done_padded_26_V) | ap_sync_reg_channel_write_padded_26_V);

assign ap_sync_channel_write_padded_27_V = ((efficient_pad_n_1cha_U0_out_image_27_V_full_n & ap_channel_done_padded_27_V) | ap_sync_reg_channel_write_padded_27_V);

assign ap_sync_channel_write_padded_28_V = ((efficient_pad_n_1cha_U0_out_image_28_V_full_n & ap_channel_done_padded_28_V) | ap_sync_reg_channel_write_padded_28_V);

assign ap_sync_channel_write_padded_29_V = ((efficient_pad_n_1cha_U0_out_image_29_V_full_n & ap_channel_done_padded_29_V) | ap_sync_reg_channel_write_padded_29_V);

assign ap_sync_channel_write_padded_2_V = ((efficient_pad_n_1cha_U0_out_image_2_V_full_n & ap_channel_done_padded_2_V) | ap_sync_reg_channel_write_padded_2_V);

assign ap_sync_channel_write_padded_3_V = ((efficient_pad_n_1cha_U0_out_image_3_V_full_n & ap_channel_done_padded_3_V) | ap_sync_reg_channel_write_padded_3_V);

assign ap_sync_channel_write_padded_4_V = ((efficient_pad_n_1cha_U0_out_image_4_V_full_n & ap_channel_done_padded_4_V) | ap_sync_reg_channel_write_padded_4_V);

assign ap_sync_channel_write_padded_5_V = ((efficient_pad_n_1cha_U0_out_image_5_V_full_n & ap_channel_done_padded_5_V) | ap_sync_reg_channel_write_padded_5_V);

assign ap_sync_channel_write_padded_6_V = ((efficient_pad_n_1cha_U0_out_image_6_V_full_n & ap_channel_done_padded_6_V) | ap_sync_reg_channel_write_padded_6_V);

assign ap_sync_channel_write_padded_7_V = ((efficient_pad_n_1cha_U0_out_image_7_V_full_n & ap_channel_done_padded_7_V) | ap_sync_reg_channel_write_padded_7_V);

assign ap_sync_channel_write_padded_8_V = ((efficient_pad_n_1cha_U0_out_image_8_V_full_n & ap_channel_done_padded_8_V) | ap_sync_reg_channel_write_padded_8_V);

assign ap_sync_channel_write_padded_9_V = ((efficient_pad_n_1cha_U0_out_image_9_V_full_n & ap_channel_done_padded_9_V) | ap_sync_reg_channel_write_padded_9_V);

assign ap_sync_channel_write_padded_L2_0_V = ((pad_for_conv2_U0_out_image_0_V_full_n & ap_channel_done_padded_L2_0_V) | ap_sync_reg_channel_write_padded_L2_0_V);

assign ap_sync_channel_write_padded_L2_10_V = ((pad_for_conv2_U0_out_image_10_V_full_n & ap_channel_done_padded_L2_10_V) | ap_sync_reg_channel_write_padded_L2_10_V);

assign ap_sync_channel_write_padded_L2_11_V = ((pad_for_conv2_U0_out_image_11_V_full_n & ap_channel_done_padded_L2_11_V) | ap_sync_reg_channel_write_padded_L2_11_V);

assign ap_sync_channel_write_padded_L2_12_V = ((pad_for_conv2_U0_out_image_12_V_full_n & ap_channel_done_padded_L2_12_V) | ap_sync_reg_channel_write_padded_L2_12_V);

assign ap_sync_channel_write_padded_L2_13_V = ((pad_for_conv2_U0_out_image_13_V_full_n & ap_channel_done_padded_L2_13_V) | ap_sync_reg_channel_write_padded_L2_13_V);

assign ap_sync_channel_write_padded_L2_14_V = ((pad_for_conv2_U0_out_image_14_V_full_n & ap_channel_done_padded_L2_14_V) | ap_sync_reg_channel_write_padded_L2_14_V);

assign ap_sync_channel_write_padded_L2_15_V = ((pad_for_conv2_U0_out_image_15_V_full_n & ap_channel_done_padded_L2_15_V) | ap_sync_reg_channel_write_padded_L2_15_V);

assign ap_sync_channel_write_padded_L2_1_V = ((pad_for_conv2_U0_out_image_1_V_full_n & ap_channel_done_padded_L2_1_V) | ap_sync_reg_channel_write_padded_L2_1_V);

assign ap_sync_channel_write_padded_L2_2_V = ((pad_for_conv2_U0_out_image_2_V_full_n & ap_channel_done_padded_L2_2_V) | ap_sync_reg_channel_write_padded_L2_2_V);

assign ap_sync_channel_write_padded_L2_3_V = ((pad_for_conv2_U0_out_image_3_V_full_n & ap_channel_done_padded_L2_3_V) | ap_sync_reg_channel_write_padded_L2_3_V);

assign ap_sync_channel_write_padded_L2_4_V = ((pad_for_conv2_U0_out_image_4_V_full_n & ap_channel_done_padded_L2_4_V) | ap_sync_reg_channel_write_padded_L2_4_V);

assign ap_sync_channel_write_padded_L2_5_V = ((pad_for_conv2_U0_out_image_5_V_full_n & ap_channel_done_padded_L2_5_V) | ap_sync_reg_channel_write_padded_L2_5_V);

assign ap_sync_channel_write_padded_L2_6_V = ((pad_for_conv2_U0_out_image_6_V_full_n & ap_channel_done_padded_L2_6_V) | ap_sync_reg_channel_write_padded_L2_6_V);

assign ap_sync_channel_write_padded_L2_7_V = ((pad_for_conv2_U0_out_image_7_V_full_n & ap_channel_done_padded_L2_7_V) | ap_sync_reg_channel_write_padded_L2_7_V);

assign ap_sync_channel_write_padded_L2_8_V = ((pad_for_conv2_U0_out_image_8_V_full_n & ap_channel_done_padded_L2_8_V) | ap_sync_reg_channel_write_padded_L2_8_V);

assign ap_sync_channel_write_padded_L2_9_V = ((pad_for_conv2_U0_out_image_9_V_full_n & ap_channel_done_padded_L2_9_V) | ap_sync_reg_channel_write_padded_L2_9_V);

assign ap_sync_channel_write_resampled_0_0_V = ((resample_U0_resampled_0_0_V_full_n & ap_channel_done_resampled_0_0_V) | ap_sync_reg_channel_write_resampled_0_0_V);

assign ap_sync_channel_write_resampled_0_1_V = ((resample_U0_resampled_0_1_V_full_n & ap_channel_done_resampled_0_1_V) | ap_sync_reg_channel_write_resampled_0_1_V);

assign ap_sync_channel_write_resampled_0_2_V = ((resample_U0_resampled_0_2_V_full_n & ap_channel_done_resampled_0_2_V) | ap_sync_reg_channel_write_resampled_0_2_V);

assign ap_sync_channel_write_resampled_1_0_V = ((resample_U0_resampled_1_0_V_full_n & ap_channel_done_resampled_1_0_V) | ap_sync_reg_channel_write_resampled_1_0_V);

assign ap_sync_channel_write_resampled_1_1_V = ((resample_U0_resampled_1_1_V_full_n & ap_channel_done_resampled_1_1_V) | ap_sync_reg_channel_write_resampled_1_1_V);

assign ap_sync_channel_write_resampled_1_2_V = ((resample_U0_resampled_1_2_V_full_n & ap_channel_done_resampled_1_2_V) | ap_sync_reg_channel_write_resampled_1_2_V);

assign ap_sync_channel_write_resampled_2_0_V = ((resample_U0_resampled_2_0_V_full_n & ap_channel_done_resampled_2_0_V) | ap_sync_reg_channel_write_resampled_2_0_V);

assign ap_sync_channel_write_resampled_2_1_V = ((resample_U0_resampled_2_1_V_full_n & ap_channel_done_resampled_2_1_V) | ap_sync_reg_channel_write_resampled_2_1_V);

assign ap_sync_channel_write_resampled_2_2_V = ((resample_U0_resampled_2_2_V_full_n & ap_channel_done_resampled_2_2_V) | ap_sync_reg_channel_write_resampled_2_2_V);

assign ap_sync_channel_write_resampled_L2_0_V = ((resample_for_conv2_U0_resampled_0_V_full_n & ap_channel_done_resampled_L2_0_V) | ap_sync_reg_channel_write_resampled_L2_0_V);

assign ap_sync_channel_write_resampled_L2_1_V = ((resample_for_conv2_U0_resampled_1_V_full_n & ap_channel_done_resampled_L2_1_V) | ap_sync_reg_channel_write_resampled_L2_1_V);

assign ap_sync_channel_write_resampled_L2_2_V = ((resample_for_conv2_U0_resampled_2_V_full_n & ap_channel_done_resampled_L2_2_V) | ap_sync_reg_channel_write_resampled_L2_2_V);

assign ap_sync_continue = 1'b1;

assign ap_sync_conv2d_3x3_1chan_rev_U0_ap_ready = (conv2d_3x3_1chan_rev_U0_ap_ready | ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready);

assign ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready = (conv2d_3x3_4chan_rev_U0_ap_ready | ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready);

assign ap_sync_done = conv2d_3x3_4chan_rev_U0_ap_done;

assign ap_sync_ready = (ap_sync_zero_mean_1chan_U0_ap_ready & ap_sync_conv2d_3x3_4chan_rev_U0_ap_ready & ap_sync_conv2d_3x3_1chan_rev_U0_ap_ready & ap_sync_batch_norm_U0_ap_ready);

assign ap_sync_zero_mean_1chan_U0_ap_ready = (zero_mean_1chan_U0_ap_ready | ap_sync_reg_zero_mean_1chan_U0_ap_ready);

assign batch_norm_U0_ap_continue = (ap_sync_channel_write_batchnorm_9_V & ap_sync_channel_write_batchnorm_8_V & ap_sync_channel_write_batchnorm_7_V & ap_sync_channel_write_batchnorm_6_V & ap_sync_channel_write_batchnorm_5_V & ap_sync_channel_write_batchnorm_4_V & ap_sync_channel_write_batchnorm_3_V & ap_sync_channel_write_batchnorm_2_V & ap_sync_channel_write_batchnorm_27_V & ap_sync_channel_write_batchnorm_26_V & ap_sync_channel_write_batchnorm_25_V & ap_sync_channel_write_batchnorm_24_V & ap_sync_channel_write_batchnorm_23_V & ap_sync_channel_write_batchnorm_22_V & ap_sync_channel_write_batchnorm_21_V & ap_sync_channel_write_batchnorm_20_V & ap_sync_channel_write_batchnorm_1_V & ap_sync_channel_write_batchnorm_19_V & ap_sync_channel_write_batchnorm_18_V & ap_sync_channel_write_batchnorm_17_V & ap_sync_channel_write_batchnorm_16_V & ap_sync_channel_write_batchnorm_15_V & ap_sync_channel_write_batchnorm_14_V & ap_sync_channel_write_batchnorm_13_V & ap_sync_channel_write_batchnorm_12_V & ap_sync_channel_write_batchnorm_11_V & ap_sync_channel_write_batchnorm_10_V & ap_sync_channel_write_batchnorm_0_V);

assign batch_norm_U0_ap_start = ((ap_sync_reg_batch_norm_U0_ap_ready ^ 1'b1) & conv_9_V_t_empty_n & conv_8_V_t_empty_n & conv_7_V_t_empty_n & conv_6_V_t_empty_n & conv_5_V_t_empty_n & conv_4_V_t_empty_n & conv_3_V_t_empty_n & conv_2_V_t_empty_n & conv_27_V_t_empty_n & conv_26_V_t_empty_n & conv_25_V_t_empty_n & conv_24_V_t_empty_n & conv_23_V_t_empty_n & conv_22_V_t_empty_n & conv_21_V_t_empty_n & conv_20_V_t_empty_n & conv_1_V_t_empty_n & conv_19_V_t_empty_n & conv_18_V_t_empty_n & conv_17_V_t_empty_n & conv_16_V_t_empty_n & conv_15_V_t_empty_n & conv_14_V_t_empty_n & conv_13_V_t_empty_n & conv_12_V_t_empty_n & conv_11_V_t_empty_n & conv_10_V_t_empty_n & conv_0_V_t_empty_n & ap_start);

assign batch_norm_U0_out_image_0_V_full_n = batchnorm_0_V_i_full_n;

assign batch_norm_U0_out_image_10_V_full_n = batchnorm_10_V_i_full_n;

assign batch_norm_U0_out_image_11_V_full_n = batchnorm_11_V_i_full_n;

assign batch_norm_U0_out_image_12_V_full_n = batchnorm_12_V_i_full_n;

assign batch_norm_U0_out_image_13_V_full_n = batchnorm_13_V_i_full_n;

assign batch_norm_U0_out_image_14_V_full_n = batchnorm_14_V_i_full_n;

assign batch_norm_U0_out_image_15_V_full_n = batchnorm_15_V_i_full_n;

assign batch_norm_U0_out_image_16_V_full_n = batchnorm_16_V_i_full_n;

assign batch_norm_U0_out_image_17_V_full_n = batchnorm_17_V_i_full_n;

assign batch_norm_U0_out_image_18_V_full_n = batchnorm_18_V_i_full_n;

assign batch_norm_U0_out_image_19_V_full_n = batchnorm_19_V_i_full_n;

assign batch_norm_U0_out_image_1_V_full_n = batchnorm_1_V_i_full_n;

assign batch_norm_U0_out_image_20_V_full_n = batchnorm_20_V_i_full_n;

assign batch_norm_U0_out_image_21_V_full_n = batchnorm_21_V_i_full_n;

assign batch_norm_U0_out_image_22_V_full_n = batchnorm_22_V_i_full_n;

assign batch_norm_U0_out_image_23_V_full_n = batchnorm_23_V_i_full_n;

assign batch_norm_U0_out_image_24_V_full_n = batchnorm_24_V_i_full_n;

assign batch_norm_U0_out_image_25_V_full_n = batchnorm_25_V_i_full_n;

assign batch_norm_U0_out_image_26_V_full_n = batchnorm_26_V_i_full_n;

assign batch_norm_U0_out_image_27_V_full_n = batchnorm_27_V_i_full_n;

assign batch_norm_U0_out_image_2_V_full_n = batchnorm_2_V_i_full_n;

assign batch_norm_U0_out_image_3_V_full_n = batchnorm_3_V_i_full_n;

assign batch_norm_U0_out_image_4_V_full_n = batchnorm_4_V_i_full_n;

assign batch_norm_U0_out_image_5_V_full_n = batchnorm_5_V_i_full_n;

assign batch_norm_U0_out_image_6_V_full_n = batchnorm_6_V_i_full_n;

assign batch_norm_U0_out_image_7_V_full_n = batchnorm_7_V_i_full_n;

assign batch_norm_U0_out_image_8_V_full_n = batchnorm_8_V_i_full_n;

assign batch_norm_U0_out_image_9_V_full_n = batchnorm_9_V_i_full_n;

assign batch_norm_U0_start_full_n = 1'b1;

assign batch_norm_U0_start_write = 1'b0;

assign conv2d_3x3_1chan_rev_U0_ap_continue = (ap_sync_channel_write_conv_9_V & ap_sync_channel_write_conv_8_V & ap_sync_channel_write_conv_7_V & ap_sync_channel_write_conv_6_V & ap_sync_channel_write_conv_5_V & ap_sync_channel_write_conv_4_V & ap_sync_channel_write_conv_3_V & ap_sync_channel_write_conv_2_V & ap_sync_channel_write_conv_27_V & ap_sync_channel_write_conv_26_V & ap_sync_channel_write_conv_25_V & ap_sync_channel_write_conv_24_V & ap_sync_channel_write_conv_23_V & ap_sync_channel_write_conv_22_V & ap_sync_channel_write_conv_21_V & ap_sync_channel_write_conv_20_V & ap_sync_channel_write_conv_1_V & ap_sync_channel_write_conv_19_V & ap_sync_channel_write_conv_18_V & ap_sync_channel_write_conv_17_V & ap_sync_channel_write_conv_16_V & ap_sync_channel_write_conv_15_V & ap_sync_channel_write_conv_14_V & ap_sync_channel_write_conv_13_V & ap_sync_channel_write_conv_12_V & ap_sync_channel_write_conv_11_V & ap_sync_channel_write_conv_10_V & ap_sync_channel_write_conv_0_V);

assign conv2d_3x3_1chan_rev_U0_ap_start = (resampled_2_2_V_t_empty_n & resampled_2_1_V_t_empty_n & resampled_2_0_V_t_empty_n & resampled_1_2_V_t_empty_n & resampled_1_1_V_t_empty_n & resampled_1_0_V_t_empty_n & resampled_0_2_V_t_empty_n & resampled_0_1_V_t_empty_n & resampled_0_0_V_t_empty_n & (ap_sync_reg_conv2d_3x3_1chan_rev_U0_ap_ready ^ 1'b1) & ap_start);

assign conv2d_3x3_1chan_rev_U0_out_image_0_V_full_n = conv_0_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_10_V_full_n = conv_10_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_11_V_full_n = conv_11_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_12_V_full_n = conv_12_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_13_V_full_n = conv_13_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_14_V_full_n = conv_14_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_15_V_full_n = conv_15_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_16_V_full_n = conv_16_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_17_V_full_n = conv_17_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_18_V_full_n = conv_18_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_19_V_full_n = conv_19_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_1_V_full_n = conv_1_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_20_V_full_n = conv_20_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_21_V_full_n = conv_21_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_22_V_full_n = conv_22_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_23_V_full_n = conv_23_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_24_V_full_n = conv_24_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_25_V_full_n = conv_25_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_26_V_full_n = conv_26_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_27_V_full_n = conv_27_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_2_V_full_n = conv_2_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_3_V_full_n = conv_3_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_4_V_full_n = conv_4_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_5_V_full_n = conv_5_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_6_V_full_n = conv_6_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_7_V_full_n = conv_7_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_8_V_full_n = conv_8_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_out_image_9_V_full_n = conv_9_V_i_full_n;

assign conv2d_3x3_1chan_rev_U0_start_full_n = 1'b1;

assign conv2d_3x3_1chan_rev_U0_start_write = 1'b0;

assign conv2d_3x3_4chan_rev_U0_ap_continue = 1'b1;

assign conv2d_3x3_4chan_rev_U0_ap_start = (resampled_L2_2_V_t_empty_n & resampled_L2_1_V_t_empty_n & resampled_L2_0_V_t_empty_n & (ap_sync_reg_conv2d_3x3_4chan_rev_U0_ap_ready ^ 1'b1) & ap_start);

assign conv2d_3x3_4chan_rev_U0_start_full_n = 1'b1;

assign conv2d_3x3_4chan_rev_U0_start_write = 1'b0;

assign conv_kernel_L2_0_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_0_V_address0;

assign conv_kernel_L2_0_V_address1 = 2'd0;

assign conv_kernel_L2_0_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_0_V_ce0;

assign conv_kernel_L2_0_V_ce1 = 1'b0;

assign conv_kernel_L2_0_V_d0 = 18'd0;

assign conv_kernel_L2_0_V_d1 = 18'd0;

assign conv_kernel_L2_0_V_we0 = 1'b0;

assign conv_kernel_L2_0_V_we1 = 1'b0;

assign conv_kernel_L2_1_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_1_V_address0;

assign conv_kernel_L2_1_V_address1 = 2'd0;

assign conv_kernel_L2_1_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_1_V_ce0;

assign conv_kernel_L2_1_V_ce1 = 1'b0;

assign conv_kernel_L2_1_V_d0 = 18'd0;

assign conv_kernel_L2_1_V_d1 = 18'd0;

assign conv_kernel_L2_1_V_we0 = 1'b0;

assign conv_kernel_L2_1_V_we1 = 1'b0;

assign conv_kernel_L2_2_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_2_V_address0;

assign conv_kernel_L2_2_V_address1 = 2'd0;

assign conv_kernel_L2_2_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_2_V_ce0;

assign conv_kernel_L2_2_V_ce1 = 1'b0;

assign conv_kernel_L2_2_V_d0 = 18'd0;

assign conv_kernel_L2_2_V_d1 = 18'd0;

assign conv_kernel_L2_2_V_we0 = 1'b0;

assign conv_kernel_L2_2_V_we1 = 1'b0;

assign conv_kernel_L2_3_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_3_V_address0;

assign conv_kernel_L2_3_V_address1 = 2'd0;

assign conv_kernel_L2_3_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_3_V_ce0;

assign conv_kernel_L2_3_V_ce1 = 1'b0;

assign conv_kernel_L2_3_V_d0 = 18'd0;

assign conv_kernel_L2_3_V_d1 = 18'd0;

assign conv_kernel_L2_3_V_we0 = 1'b0;

assign conv_kernel_L2_3_V_we1 = 1'b0;

assign conv_kernel_L2_4_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_4_V_address0;

assign conv_kernel_L2_4_V_address1 = 2'd0;

assign conv_kernel_L2_4_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_4_V_ce0;

assign conv_kernel_L2_4_V_ce1 = 1'b0;

assign conv_kernel_L2_4_V_d0 = 18'd0;

assign conv_kernel_L2_4_V_d1 = 18'd0;

assign conv_kernel_L2_4_V_we0 = 1'b0;

assign conv_kernel_L2_4_V_we1 = 1'b0;

assign conv_kernel_L2_5_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_5_V_address0;

assign conv_kernel_L2_5_V_address1 = 2'd0;

assign conv_kernel_L2_5_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_5_V_ce0;

assign conv_kernel_L2_5_V_ce1 = 1'b0;

assign conv_kernel_L2_5_V_d0 = 18'd0;

assign conv_kernel_L2_5_V_d1 = 18'd0;

assign conv_kernel_L2_5_V_we0 = 1'b0;

assign conv_kernel_L2_5_V_we1 = 1'b0;

assign conv_kernel_L2_6_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_6_V_address0;

assign conv_kernel_L2_6_V_address1 = 2'd0;

assign conv_kernel_L2_6_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_6_V_ce0;

assign conv_kernel_L2_6_V_ce1 = 1'b0;

assign conv_kernel_L2_6_V_d0 = 18'd0;

assign conv_kernel_L2_6_V_d1 = 18'd0;

assign conv_kernel_L2_6_V_we0 = 1'b0;

assign conv_kernel_L2_6_V_we1 = 1'b0;

assign conv_kernel_L2_7_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_7_V_address0;

assign conv_kernel_L2_7_V_address1 = 2'd0;

assign conv_kernel_L2_7_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_7_V_ce0;

assign conv_kernel_L2_7_V_ce1 = 1'b0;

assign conv_kernel_L2_7_V_d0 = 18'd0;

assign conv_kernel_L2_7_V_d1 = 18'd0;

assign conv_kernel_L2_7_V_we0 = 1'b0;

assign conv_kernel_L2_7_V_we1 = 1'b0;

assign conv_kernel_L2_8_V_address0 = conv2d_3x3_4chan_rev_U0_kernel_8_V_address0;

assign conv_kernel_L2_8_V_address1 = 2'd0;

assign conv_kernel_L2_8_V_ce0 = conv2d_3x3_4chan_rev_U0_kernel_8_V_ce0;

assign conv_kernel_L2_8_V_ce1 = 1'b0;

assign conv_kernel_L2_8_V_d0 = 18'd0;

assign conv_kernel_L2_8_V_d1 = 18'd0;

assign conv_kernel_L2_8_V_we0 = 1'b0;

assign conv_kernel_L2_8_V_we1 = 1'b0;

assign efficient_pad_n_1cha_U0_ap_continue = (ap_sync_channel_write_padded_9_V & ap_sync_channel_write_padded_8_V & ap_sync_channel_write_padded_7_V & ap_sync_channel_write_padded_6_V & ap_sync_channel_write_padded_5_V & ap_sync_channel_write_padded_4_V & ap_sync_channel_write_padded_3_V & ap_sync_channel_write_padded_2_V & ap_sync_channel_write_padded_29_V & ap_sync_channel_write_padded_28_V & ap_sync_channel_write_padded_27_V & ap_sync_channel_write_padded_26_V & ap_sync_channel_write_padded_25_V & ap_sync_channel_write_padded_24_V & ap_sync_channel_write_padded_23_V & ap_sync_channel_write_padded_22_V & ap_sync_channel_write_padded_21_V & ap_sync_channel_write_padded_20_V & ap_sync_channel_write_padded_1_V & ap_sync_channel_write_padded_19_V & ap_sync_channel_write_padded_18_V & ap_sync_channel_write_padded_17_V & ap_sync_channel_write_padded_16_V & ap_sync_channel_write_padded_15_V & ap_sync_channel_write_padded_14_V & ap_sync_channel_write_padded_13_V & ap_sync_channel_write_padded_12_V & ap_sync_channel_write_padded_11_V & ap_sync_channel_write_padded_10_V & ap_sync_channel_write_padded_0_V);

assign efficient_pad_n_1cha_U0_ap_start = (mean_removed_9_V_t_empty_n & mean_removed_8_V_t_empty_n & mean_removed_7_V_t_empty_n & mean_removed_6_V_t_empty_n & mean_removed_5_V_t_empty_n & mean_removed_4_V_t_empty_n & mean_removed_3_V_t_empty_n & mean_removed_2_V_t_empty_n & mean_removed_27_V_t_empty_n & mean_removed_26_V_t_empty_n & mean_removed_25_V_t_empty_n & mean_removed_24_V_t_empty_n & mean_removed_23_V_t_empty_n & mean_removed_22_V_t_empty_n & mean_removed_21_V_t_empty_n & mean_removed_20_V_t_empty_n & mean_removed_1_V_t_empty_n & mean_removed_19_V_t_empty_n & mean_removed_18_V_t_empty_n & mean_removed_17_V_t_empty_n & mean_removed_16_V_t_empty_n & mean_removed_15_V_t_empty_n & mean_removed_14_V_t_empty_n & mean_removed_13_V_t_empty_n & mean_removed_12_V_t_empty_n & mean_removed_11_V_t_empty_n & mean_removed_10_V_t_empty_n & mean_removed_0_V_t_empty_n);

assign efficient_pad_n_1cha_U0_out_image_0_V_full_n = padded_0_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_10_V_full_n = padded_10_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_11_V_full_n = padded_11_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_12_V_full_n = padded_12_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_13_V_full_n = padded_13_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_14_V_full_n = padded_14_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_15_V_full_n = padded_15_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_16_V_full_n = padded_16_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_17_V_full_n = padded_17_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_18_V_full_n = padded_18_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_19_V_full_n = padded_19_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_1_V_full_n = padded_1_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_20_V_full_n = padded_20_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_21_V_full_n = padded_21_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_22_V_full_n = padded_22_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_23_V_full_n = padded_23_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_24_V_full_n = padded_24_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_25_V_full_n = padded_25_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_26_V_full_n = padded_26_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_27_V_full_n = padded_27_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_28_V_full_n = padded_28_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_29_V_full_n = padded_29_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_2_V_full_n = padded_2_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_3_V_full_n = padded_3_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_4_V_full_n = padded_4_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_5_V_full_n = padded_5_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_6_V_full_n = padded_6_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_7_V_full_n = padded_7_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_8_V_full_n = padded_8_V_i_full_n;

assign efficient_pad_n_1cha_U0_out_image_9_V_full_n = padded_9_V_i_full_n;

assign efficient_pad_n_1cha_U0_start_full_n = 1'b1;

assign efficient_pad_n_1cha_U0_start_write = 1'b0;

assign in_image_0_V_address0 = zero_mean_1chan_U0_in_image_0_V_address0;

assign in_image_0_V_address1 = 5'd0;

assign in_image_0_V_ce0 = zero_mean_1chan_U0_in_image_0_V_ce0;

assign in_image_0_V_ce1 = 1'b0;

assign in_image_0_V_d0 = 18'd0;

assign in_image_0_V_d1 = 18'd0;

assign in_image_0_V_we0 = 1'b0;

assign in_image_0_V_we1 = 1'b0;

assign in_image_10_V_address0 = zero_mean_1chan_U0_in_image_10_V_address0;

assign in_image_10_V_address1 = 5'd0;

assign in_image_10_V_ce0 = zero_mean_1chan_U0_in_image_10_V_ce0;

assign in_image_10_V_ce1 = 1'b0;

assign in_image_10_V_d0 = 18'd0;

assign in_image_10_V_d1 = 18'd0;

assign in_image_10_V_we0 = 1'b0;

assign in_image_10_V_we1 = 1'b0;

assign in_image_11_V_address0 = zero_mean_1chan_U0_in_image_11_V_address0;

assign in_image_11_V_address1 = 5'd0;

assign in_image_11_V_ce0 = zero_mean_1chan_U0_in_image_11_V_ce0;

assign in_image_11_V_ce1 = 1'b0;

assign in_image_11_V_d0 = 18'd0;

assign in_image_11_V_d1 = 18'd0;

assign in_image_11_V_we0 = 1'b0;

assign in_image_11_V_we1 = 1'b0;

assign in_image_12_V_address0 = zero_mean_1chan_U0_in_image_12_V_address0;

assign in_image_12_V_address1 = 5'd0;

assign in_image_12_V_ce0 = zero_mean_1chan_U0_in_image_12_V_ce0;

assign in_image_12_V_ce1 = 1'b0;

assign in_image_12_V_d0 = 18'd0;

assign in_image_12_V_d1 = 18'd0;

assign in_image_12_V_we0 = 1'b0;

assign in_image_12_V_we1 = 1'b0;

assign in_image_13_V_address0 = zero_mean_1chan_U0_in_image_13_V_address0;

assign in_image_13_V_address1 = 5'd0;

assign in_image_13_V_ce0 = zero_mean_1chan_U0_in_image_13_V_ce0;

assign in_image_13_V_ce1 = 1'b0;

assign in_image_13_V_d0 = 18'd0;

assign in_image_13_V_d1 = 18'd0;

assign in_image_13_V_we0 = 1'b0;

assign in_image_13_V_we1 = 1'b0;

assign in_image_14_V_address0 = zero_mean_1chan_U0_in_image_14_V_address0;

assign in_image_14_V_address1 = 5'd0;

assign in_image_14_V_ce0 = zero_mean_1chan_U0_in_image_14_V_ce0;

assign in_image_14_V_ce1 = 1'b0;

assign in_image_14_V_d0 = 18'd0;

assign in_image_14_V_d1 = 18'd0;

assign in_image_14_V_we0 = 1'b0;

assign in_image_14_V_we1 = 1'b0;

assign in_image_15_V_address0 = zero_mean_1chan_U0_in_image_15_V_address0;

assign in_image_15_V_address1 = 5'd0;

assign in_image_15_V_ce0 = zero_mean_1chan_U0_in_image_15_V_ce0;

assign in_image_15_V_ce1 = 1'b0;

assign in_image_15_V_d0 = 18'd0;

assign in_image_15_V_d1 = 18'd0;

assign in_image_15_V_we0 = 1'b0;

assign in_image_15_V_we1 = 1'b0;

assign in_image_16_V_address0 = zero_mean_1chan_U0_in_image_16_V_address0;

assign in_image_16_V_address1 = 5'd0;

assign in_image_16_V_ce0 = zero_mean_1chan_U0_in_image_16_V_ce0;

assign in_image_16_V_ce1 = 1'b0;

assign in_image_16_V_d0 = 18'd0;

assign in_image_16_V_d1 = 18'd0;

assign in_image_16_V_we0 = 1'b0;

assign in_image_16_V_we1 = 1'b0;

assign in_image_17_V_address0 = zero_mean_1chan_U0_in_image_17_V_address0;

assign in_image_17_V_address1 = 5'd0;

assign in_image_17_V_ce0 = zero_mean_1chan_U0_in_image_17_V_ce0;

assign in_image_17_V_ce1 = 1'b0;

assign in_image_17_V_d0 = 18'd0;

assign in_image_17_V_d1 = 18'd0;

assign in_image_17_V_we0 = 1'b0;

assign in_image_17_V_we1 = 1'b0;

assign in_image_18_V_address0 = zero_mean_1chan_U0_in_image_18_V_address0;

assign in_image_18_V_address1 = 5'd0;

assign in_image_18_V_ce0 = zero_mean_1chan_U0_in_image_18_V_ce0;

assign in_image_18_V_ce1 = 1'b0;

assign in_image_18_V_d0 = 18'd0;

assign in_image_18_V_d1 = 18'd0;

assign in_image_18_V_we0 = 1'b0;

assign in_image_18_V_we1 = 1'b0;

assign in_image_19_V_address0 = zero_mean_1chan_U0_in_image_19_V_address0;

assign in_image_19_V_address1 = 5'd0;

assign in_image_19_V_ce0 = zero_mean_1chan_U0_in_image_19_V_ce0;

assign in_image_19_V_ce1 = 1'b0;

assign in_image_19_V_d0 = 18'd0;

assign in_image_19_V_d1 = 18'd0;

assign in_image_19_V_we0 = 1'b0;

assign in_image_19_V_we1 = 1'b0;

assign in_image_1_V_address0 = zero_mean_1chan_U0_in_image_1_V_address0;

assign in_image_1_V_address1 = 5'd0;

assign in_image_1_V_ce0 = zero_mean_1chan_U0_in_image_1_V_ce0;

assign in_image_1_V_ce1 = 1'b0;

assign in_image_1_V_d0 = 18'd0;

assign in_image_1_V_d1 = 18'd0;

assign in_image_1_V_we0 = 1'b0;

assign in_image_1_V_we1 = 1'b0;

assign in_image_20_V_address0 = zero_mean_1chan_U0_in_image_20_V_address0;

assign in_image_20_V_address1 = 5'd0;

assign in_image_20_V_ce0 = zero_mean_1chan_U0_in_image_20_V_ce0;

assign in_image_20_V_ce1 = 1'b0;

assign in_image_20_V_d0 = 18'd0;

assign in_image_20_V_d1 = 18'd0;

assign in_image_20_V_we0 = 1'b0;

assign in_image_20_V_we1 = 1'b0;

assign in_image_21_V_address0 = zero_mean_1chan_U0_in_image_21_V_address0;

assign in_image_21_V_address1 = 5'd0;

assign in_image_21_V_ce0 = zero_mean_1chan_U0_in_image_21_V_ce0;

assign in_image_21_V_ce1 = 1'b0;

assign in_image_21_V_d0 = 18'd0;

assign in_image_21_V_d1 = 18'd0;

assign in_image_21_V_we0 = 1'b0;

assign in_image_21_V_we1 = 1'b0;

assign in_image_22_V_address0 = zero_mean_1chan_U0_in_image_22_V_address0;

assign in_image_22_V_address1 = 5'd0;

assign in_image_22_V_ce0 = zero_mean_1chan_U0_in_image_22_V_ce0;

assign in_image_22_V_ce1 = 1'b0;

assign in_image_22_V_d0 = 18'd0;

assign in_image_22_V_d1 = 18'd0;

assign in_image_22_V_we0 = 1'b0;

assign in_image_22_V_we1 = 1'b0;

assign in_image_23_V_address0 = zero_mean_1chan_U0_in_image_23_V_address0;

assign in_image_23_V_address1 = 5'd0;

assign in_image_23_V_ce0 = zero_mean_1chan_U0_in_image_23_V_ce0;

assign in_image_23_V_ce1 = 1'b0;

assign in_image_23_V_d0 = 18'd0;

assign in_image_23_V_d1 = 18'd0;

assign in_image_23_V_we0 = 1'b0;

assign in_image_23_V_we1 = 1'b0;

assign in_image_24_V_address0 = zero_mean_1chan_U0_in_image_24_V_address0;

assign in_image_24_V_address1 = 5'd0;

assign in_image_24_V_ce0 = zero_mean_1chan_U0_in_image_24_V_ce0;

assign in_image_24_V_ce1 = 1'b0;

assign in_image_24_V_d0 = 18'd0;

assign in_image_24_V_d1 = 18'd0;

assign in_image_24_V_we0 = 1'b0;

assign in_image_24_V_we1 = 1'b0;

assign in_image_25_V_address0 = zero_mean_1chan_U0_in_image_25_V_address0;

assign in_image_25_V_address1 = 5'd0;

assign in_image_25_V_ce0 = zero_mean_1chan_U0_in_image_25_V_ce0;

assign in_image_25_V_ce1 = 1'b0;

assign in_image_25_V_d0 = 18'd0;

assign in_image_25_V_d1 = 18'd0;

assign in_image_25_V_we0 = 1'b0;

assign in_image_25_V_we1 = 1'b0;

assign in_image_26_V_address0 = zero_mean_1chan_U0_in_image_26_V_address0;

assign in_image_26_V_address1 = 5'd0;

assign in_image_26_V_ce0 = zero_mean_1chan_U0_in_image_26_V_ce0;

assign in_image_26_V_ce1 = 1'b0;

assign in_image_26_V_d0 = 18'd0;

assign in_image_26_V_d1 = 18'd0;

assign in_image_26_V_we0 = 1'b0;

assign in_image_26_V_we1 = 1'b0;

assign in_image_27_V_address0 = zero_mean_1chan_U0_in_image_27_V_address0;

assign in_image_27_V_address1 = 5'd0;

assign in_image_27_V_ce0 = zero_mean_1chan_U0_in_image_27_V_ce0;

assign in_image_27_V_ce1 = 1'b0;

assign in_image_27_V_d0 = 18'd0;

assign in_image_27_V_d1 = 18'd0;

assign in_image_27_V_we0 = 1'b0;

assign in_image_27_V_we1 = 1'b0;

assign in_image_2_V_address0 = zero_mean_1chan_U0_in_image_2_V_address0;

assign in_image_2_V_address1 = 5'd0;

assign in_image_2_V_ce0 = zero_mean_1chan_U0_in_image_2_V_ce0;

assign in_image_2_V_ce1 = 1'b0;

assign in_image_2_V_d0 = 18'd0;

assign in_image_2_V_d1 = 18'd0;

assign in_image_2_V_we0 = 1'b0;

assign in_image_2_V_we1 = 1'b0;

assign in_image_3_V_address0 = zero_mean_1chan_U0_in_image_3_V_address0;

assign in_image_3_V_address1 = 5'd0;

assign in_image_3_V_ce0 = zero_mean_1chan_U0_in_image_3_V_ce0;

assign in_image_3_V_ce1 = 1'b0;

assign in_image_3_V_d0 = 18'd0;

assign in_image_3_V_d1 = 18'd0;

assign in_image_3_V_we0 = 1'b0;

assign in_image_3_V_we1 = 1'b0;

assign in_image_4_V_address0 = zero_mean_1chan_U0_in_image_4_V_address0;

assign in_image_4_V_address1 = 5'd0;

assign in_image_4_V_ce0 = zero_mean_1chan_U0_in_image_4_V_ce0;

assign in_image_4_V_ce1 = 1'b0;

assign in_image_4_V_d0 = 18'd0;

assign in_image_4_V_d1 = 18'd0;

assign in_image_4_V_we0 = 1'b0;

assign in_image_4_V_we1 = 1'b0;

assign in_image_5_V_address0 = zero_mean_1chan_U0_in_image_5_V_address0;

assign in_image_5_V_address1 = 5'd0;

assign in_image_5_V_ce0 = zero_mean_1chan_U0_in_image_5_V_ce0;

assign in_image_5_V_ce1 = 1'b0;

assign in_image_5_V_d0 = 18'd0;

assign in_image_5_V_d1 = 18'd0;

assign in_image_5_V_we0 = 1'b0;

assign in_image_5_V_we1 = 1'b0;

assign in_image_6_V_address0 = zero_mean_1chan_U0_in_image_6_V_address0;

assign in_image_6_V_address1 = 5'd0;

assign in_image_6_V_ce0 = zero_mean_1chan_U0_in_image_6_V_ce0;

assign in_image_6_V_ce1 = 1'b0;

assign in_image_6_V_d0 = 18'd0;

assign in_image_6_V_d1 = 18'd0;

assign in_image_6_V_we0 = 1'b0;

assign in_image_6_V_we1 = 1'b0;

assign in_image_7_V_address0 = zero_mean_1chan_U0_in_image_7_V_address0;

assign in_image_7_V_address1 = 5'd0;

assign in_image_7_V_ce0 = zero_mean_1chan_U0_in_image_7_V_ce0;

assign in_image_7_V_ce1 = 1'b0;

assign in_image_7_V_d0 = 18'd0;

assign in_image_7_V_d1 = 18'd0;

assign in_image_7_V_we0 = 1'b0;

assign in_image_7_V_we1 = 1'b0;

assign in_image_8_V_address0 = zero_mean_1chan_U0_in_image_8_V_address0;

assign in_image_8_V_address1 = 5'd0;

assign in_image_8_V_ce0 = zero_mean_1chan_U0_in_image_8_V_ce0;

assign in_image_8_V_ce1 = 1'b0;

assign in_image_8_V_d0 = 18'd0;

assign in_image_8_V_d1 = 18'd0;

assign in_image_8_V_we0 = 1'b0;

assign in_image_8_V_we1 = 1'b0;

assign in_image_9_V_address0 = zero_mean_1chan_U0_in_image_9_V_address0;

assign in_image_9_V_address1 = 5'd0;

assign in_image_9_V_ce0 = zero_mean_1chan_U0_in_image_9_V_ce0;

assign in_image_9_V_ce1 = 1'b0;

assign in_image_9_V_d0 = 18'd0;

assign in_image_9_V_d1 = 18'd0;

assign in_image_9_V_we0 = 1'b0;

assign in_image_9_V_we1 = 1'b0;

assign max_pool_1chan_U0_ap_continue = (ap_sync_channel_write_maxpool_9_V & ap_sync_channel_write_maxpool_8_V & ap_sync_channel_write_maxpool_7_V & ap_sync_channel_write_maxpool_6_V & ap_sync_channel_write_maxpool_5_V & ap_sync_channel_write_maxpool_4_V & ap_sync_channel_write_maxpool_3_V & ap_sync_channel_write_maxpool_2_V & ap_sync_channel_write_maxpool_1_V & ap_sync_channel_write_maxpool_13_V & ap_sync_channel_write_maxpool_12_V & ap_sync_channel_write_maxpool_11_V & ap_sync_channel_write_maxpool_10_V & ap_sync_channel_write_maxpool_0_V);

assign max_pool_1chan_U0_ap_start = (ReLU_9_V_t_empty_n & ReLU_8_V_t_empty_n & ReLU_7_V_t_empty_n & ReLU_6_V_t_empty_n & ReLU_5_V_t_empty_n & ReLU_4_V_t_empty_n & ReLU_3_V_t_empty_n & ReLU_2_V_t_empty_n & ReLU_27_V_t_empty_n & ReLU_26_V_t_empty_n & ReLU_25_V_t_empty_n & ReLU_24_V_t_empty_n & ReLU_23_V_t_empty_n & ReLU_22_V_t_empty_n & ReLU_21_V_t_empty_n & ReLU_20_V_t_empty_n & ReLU_1_V_t_empty_n & ReLU_19_V_t_empty_n & ReLU_18_V_t_empty_n & ReLU_17_V_t_empty_n & ReLU_16_V_t_empty_n & ReLU_15_V_t_empty_n & ReLU_14_V_t_empty_n & ReLU_13_V_t_empty_n & ReLU_12_V_t_empty_n & ReLU_11_V_t_empty_n & ReLU_10_V_t_empty_n & ReLU_0_V_t_empty_n);

assign max_pool_1chan_U0_out_image_0_V_full_n = maxpool_0_V_i_full_n;

assign max_pool_1chan_U0_out_image_10_V_full_n = maxpool_10_V_i_full_n;

assign max_pool_1chan_U0_out_image_11_V_full_n = maxpool_11_V_i_full_n;

assign max_pool_1chan_U0_out_image_12_V_full_n = maxpool_12_V_i_full_n;

assign max_pool_1chan_U0_out_image_13_V_full_n = maxpool_13_V_i_full_n;

assign max_pool_1chan_U0_out_image_1_V_full_n = maxpool_1_V_i_full_n;

assign max_pool_1chan_U0_out_image_2_V_full_n = maxpool_2_V_i_full_n;

assign max_pool_1chan_U0_out_image_3_V_full_n = maxpool_3_V_i_full_n;

assign max_pool_1chan_U0_out_image_4_V_full_n = maxpool_4_V_i_full_n;

assign max_pool_1chan_U0_out_image_5_V_full_n = maxpool_5_V_i_full_n;

assign max_pool_1chan_U0_out_image_6_V_full_n = maxpool_6_V_i_full_n;

assign max_pool_1chan_U0_out_image_7_V_full_n = maxpool_7_V_i_full_n;

assign max_pool_1chan_U0_out_image_8_V_full_n = maxpool_8_V_i_full_n;

assign max_pool_1chan_U0_out_image_9_V_full_n = maxpool_9_V_i_full_n;

assign max_pool_1chan_U0_start_full_n = 1'b1;

assign max_pool_1chan_U0_start_write = 1'b0;

assign means_0_V_address0 = zero_mean_1chan_U0_means_0_V_address0;

assign means_0_V_address1 = 5'd0;

assign means_0_V_ce0 = zero_mean_1chan_U0_means_0_V_ce0;

assign means_0_V_ce1 = 1'b0;

assign means_0_V_d0 = 18'd0;

assign means_0_V_d1 = 18'd0;

assign means_0_V_we0 = 1'b0;

assign means_0_V_we1 = 1'b0;

assign means_10_V_address0 = zero_mean_1chan_U0_means_10_V_address0;

assign means_10_V_address1 = 5'd0;

assign means_10_V_ce0 = zero_mean_1chan_U0_means_10_V_ce0;

assign means_10_V_ce1 = 1'b0;

assign means_10_V_d0 = 18'd0;

assign means_10_V_d1 = 18'd0;

assign means_10_V_we0 = 1'b0;

assign means_10_V_we1 = 1'b0;

assign means_11_V_address0 = zero_mean_1chan_U0_means_11_V_address0;

assign means_11_V_address1 = 5'd0;

assign means_11_V_ce0 = zero_mean_1chan_U0_means_11_V_ce0;

assign means_11_V_ce1 = 1'b0;

assign means_11_V_d0 = 18'd0;

assign means_11_V_d1 = 18'd0;

assign means_11_V_we0 = 1'b0;

assign means_11_V_we1 = 1'b0;

assign means_12_V_address0 = zero_mean_1chan_U0_means_12_V_address0;

assign means_12_V_address1 = 5'd0;

assign means_12_V_ce0 = zero_mean_1chan_U0_means_12_V_ce0;

assign means_12_V_ce1 = 1'b0;

assign means_12_V_d0 = 18'd0;

assign means_12_V_d1 = 18'd0;

assign means_12_V_we0 = 1'b0;

assign means_12_V_we1 = 1'b0;

assign means_13_V_address0 = zero_mean_1chan_U0_means_13_V_address0;

assign means_13_V_address1 = 5'd0;

assign means_13_V_ce0 = zero_mean_1chan_U0_means_13_V_ce0;

assign means_13_V_ce1 = 1'b0;

assign means_13_V_d0 = 18'd0;

assign means_13_V_d1 = 18'd0;

assign means_13_V_we0 = 1'b0;

assign means_13_V_we1 = 1'b0;

assign means_14_V_address0 = zero_mean_1chan_U0_means_14_V_address0;

assign means_14_V_address1 = 5'd0;

assign means_14_V_ce0 = zero_mean_1chan_U0_means_14_V_ce0;

assign means_14_V_ce1 = 1'b0;

assign means_14_V_d0 = 18'd0;

assign means_14_V_d1 = 18'd0;

assign means_14_V_we0 = 1'b0;

assign means_14_V_we1 = 1'b0;

assign means_15_V_address0 = zero_mean_1chan_U0_means_15_V_address0;

assign means_15_V_address1 = 5'd0;

assign means_15_V_ce0 = zero_mean_1chan_U0_means_15_V_ce0;

assign means_15_V_ce1 = 1'b0;

assign means_15_V_d0 = 18'd0;

assign means_15_V_d1 = 18'd0;

assign means_15_V_we0 = 1'b0;

assign means_15_V_we1 = 1'b0;

assign means_16_V_address0 = zero_mean_1chan_U0_means_16_V_address0;

assign means_16_V_address1 = 5'd0;

assign means_16_V_ce0 = zero_mean_1chan_U0_means_16_V_ce0;

assign means_16_V_ce1 = 1'b0;

assign means_16_V_d0 = 18'd0;

assign means_16_V_d1 = 18'd0;

assign means_16_V_we0 = 1'b0;

assign means_16_V_we1 = 1'b0;

assign means_17_V_address0 = zero_mean_1chan_U0_means_17_V_address0;

assign means_17_V_address1 = 5'd0;

assign means_17_V_ce0 = zero_mean_1chan_U0_means_17_V_ce0;

assign means_17_V_ce1 = 1'b0;

assign means_17_V_d0 = 18'd0;

assign means_17_V_d1 = 18'd0;

assign means_17_V_we0 = 1'b0;

assign means_17_V_we1 = 1'b0;

assign means_18_V_address0 = zero_mean_1chan_U0_means_18_V_address0;

assign means_18_V_address1 = 5'd0;

assign means_18_V_ce0 = zero_mean_1chan_U0_means_18_V_ce0;

assign means_18_V_ce1 = 1'b0;

assign means_18_V_d0 = 18'd0;

assign means_18_V_d1 = 18'd0;

assign means_18_V_we0 = 1'b0;

assign means_18_V_we1 = 1'b0;

assign means_19_V_address0 = zero_mean_1chan_U0_means_19_V_address0;

assign means_19_V_address1 = 5'd0;

assign means_19_V_ce0 = zero_mean_1chan_U0_means_19_V_ce0;

assign means_19_V_ce1 = 1'b0;

assign means_19_V_d0 = 18'd0;

assign means_19_V_d1 = 18'd0;

assign means_19_V_we0 = 1'b0;

assign means_19_V_we1 = 1'b0;

assign means_1_V_address0 = zero_mean_1chan_U0_means_1_V_address0;

assign means_1_V_address1 = 5'd0;

assign means_1_V_ce0 = zero_mean_1chan_U0_means_1_V_ce0;

assign means_1_V_ce1 = 1'b0;

assign means_1_V_d0 = 18'd0;

assign means_1_V_d1 = 18'd0;

assign means_1_V_we0 = 1'b0;

assign means_1_V_we1 = 1'b0;

assign means_20_V_address0 = zero_mean_1chan_U0_means_20_V_address0;

assign means_20_V_address1 = 5'd0;

assign means_20_V_ce0 = zero_mean_1chan_U0_means_20_V_ce0;

assign means_20_V_ce1 = 1'b0;

assign means_20_V_d0 = 18'd0;

assign means_20_V_d1 = 18'd0;

assign means_20_V_we0 = 1'b0;

assign means_20_V_we1 = 1'b0;

assign means_21_V_address0 = zero_mean_1chan_U0_means_21_V_address0;

assign means_21_V_address1 = 5'd0;

assign means_21_V_ce0 = zero_mean_1chan_U0_means_21_V_ce0;

assign means_21_V_ce1 = 1'b0;

assign means_21_V_d0 = 18'd0;

assign means_21_V_d1 = 18'd0;

assign means_21_V_we0 = 1'b0;

assign means_21_V_we1 = 1'b0;

assign means_22_V_address0 = zero_mean_1chan_U0_means_22_V_address0;

assign means_22_V_address1 = 5'd0;

assign means_22_V_ce0 = zero_mean_1chan_U0_means_22_V_ce0;

assign means_22_V_ce1 = 1'b0;

assign means_22_V_d0 = 18'd0;

assign means_22_V_d1 = 18'd0;

assign means_22_V_we0 = 1'b0;

assign means_22_V_we1 = 1'b0;

assign means_23_V_address0 = zero_mean_1chan_U0_means_23_V_address0;

assign means_23_V_address1 = 5'd0;

assign means_23_V_ce0 = zero_mean_1chan_U0_means_23_V_ce0;

assign means_23_V_ce1 = 1'b0;

assign means_23_V_d0 = 18'd0;

assign means_23_V_d1 = 18'd0;

assign means_23_V_we0 = 1'b0;

assign means_23_V_we1 = 1'b0;

assign means_24_V_address0 = zero_mean_1chan_U0_means_24_V_address0;

assign means_24_V_address1 = 5'd0;

assign means_24_V_ce0 = zero_mean_1chan_U0_means_24_V_ce0;

assign means_24_V_ce1 = 1'b0;

assign means_24_V_d0 = 18'd0;

assign means_24_V_d1 = 18'd0;

assign means_24_V_we0 = 1'b0;

assign means_24_V_we1 = 1'b0;

assign means_25_V_address0 = zero_mean_1chan_U0_means_25_V_address0;

assign means_25_V_address1 = 5'd0;

assign means_25_V_ce0 = zero_mean_1chan_U0_means_25_V_ce0;

assign means_25_V_ce1 = 1'b0;

assign means_25_V_d0 = 18'd0;

assign means_25_V_d1 = 18'd0;

assign means_25_V_we0 = 1'b0;

assign means_25_V_we1 = 1'b0;

assign means_26_V_address0 = zero_mean_1chan_U0_means_26_V_address0;

assign means_26_V_address1 = 5'd0;

assign means_26_V_ce0 = zero_mean_1chan_U0_means_26_V_ce0;

assign means_26_V_ce1 = 1'b0;

assign means_26_V_d0 = 18'd0;

assign means_26_V_d1 = 18'd0;

assign means_26_V_we0 = 1'b0;

assign means_26_V_we1 = 1'b0;

assign means_27_V_address0 = zero_mean_1chan_U0_means_27_V_address0;

assign means_27_V_address1 = 5'd0;

assign means_27_V_ce0 = zero_mean_1chan_U0_means_27_V_ce0;

assign means_27_V_ce1 = 1'b0;

assign means_27_V_d0 = 18'd0;

assign means_27_V_d1 = 18'd0;

assign means_27_V_we0 = 1'b0;

assign means_27_V_we1 = 1'b0;

assign means_2_V_address0 = zero_mean_1chan_U0_means_2_V_address0;

assign means_2_V_address1 = 5'd0;

assign means_2_V_ce0 = zero_mean_1chan_U0_means_2_V_ce0;

assign means_2_V_ce1 = 1'b0;

assign means_2_V_d0 = 18'd0;

assign means_2_V_d1 = 18'd0;

assign means_2_V_we0 = 1'b0;

assign means_2_V_we1 = 1'b0;

assign means_3_V_address0 = zero_mean_1chan_U0_means_3_V_address0;

assign means_3_V_address1 = 5'd0;

assign means_3_V_ce0 = zero_mean_1chan_U0_means_3_V_ce0;

assign means_3_V_ce1 = 1'b0;

assign means_3_V_d0 = 18'd0;

assign means_3_V_d1 = 18'd0;

assign means_3_V_we0 = 1'b0;

assign means_3_V_we1 = 1'b0;

assign means_4_V_address0 = zero_mean_1chan_U0_means_4_V_address0;

assign means_4_V_address1 = 5'd0;

assign means_4_V_ce0 = zero_mean_1chan_U0_means_4_V_ce0;

assign means_4_V_ce1 = 1'b0;

assign means_4_V_d0 = 18'd0;

assign means_4_V_d1 = 18'd0;

assign means_4_V_we0 = 1'b0;

assign means_4_V_we1 = 1'b0;

assign means_5_V_address0 = zero_mean_1chan_U0_means_5_V_address0;

assign means_5_V_address1 = 5'd0;

assign means_5_V_ce0 = zero_mean_1chan_U0_means_5_V_ce0;

assign means_5_V_ce1 = 1'b0;

assign means_5_V_d0 = 18'd0;

assign means_5_V_d1 = 18'd0;

assign means_5_V_we0 = 1'b0;

assign means_5_V_we1 = 1'b0;

assign means_6_V_address0 = zero_mean_1chan_U0_means_6_V_address0;

assign means_6_V_address1 = 5'd0;

assign means_6_V_ce0 = zero_mean_1chan_U0_means_6_V_ce0;

assign means_6_V_ce1 = 1'b0;

assign means_6_V_d0 = 18'd0;

assign means_6_V_d1 = 18'd0;

assign means_6_V_we0 = 1'b0;

assign means_6_V_we1 = 1'b0;

assign means_7_V_address0 = zero_mean_1chan_U0_means_7_V_address0;

assign means_7_V_address1 = 5'd0;

assign means_7_V_ce0 = zero_mean_1chan_U0_means_7_V_ce0;

assign means_7_V_ce1 = 1'b0;

assign means_7_V_d0 = 18'd0;

assign means_7_V_d1 = 18'd0;

assign means_7_V_we0 = 1'b0;

assign means_7_V_we1 = 1'b0;

assign means_8_V_address0 = zero_mean_1chan_U0_means_8_V_address0;

assign means_8_V_address1 = 5'd0;

assign means_8_V_ce0 = zero_mean_1chan_U0_means_8_V_ce0;

assign means_8_V_ce1 = 1'b0;

assign means_8_V_d0 = 18'd0;

assign means_8_V_d1 = 18'd0;

assign means_8_V_we0 = 1'b0;

assign means_8_V_we1 = 1'b0;

assign means_9_V_address0 = zero_mean_1chan_U0_means_9_V_address0;

assign means_9_V_address1 = 5'd0;

assign means_9_V_ce0 = zero_mean_1chan_U0_means_9_V_ce0;

assign means_9_V_ce1 = 1'b0;

assign means_9_V_d0 = 18'd0;

assign means_9_V_d1 = 18'd0;

assign means_9_V_we0 = 1'b0;

assign means_9_V_we1 = 1'b0;

assign pad_for_conv2_U0_ap_continue = (ap_sync_channel_write_padded_L2_9_V & ap_sync_channel_write_padded_L2_8_V & ap_sync_channel_write_padded_L2_7_V & ap_sync_channel_write_padded_L2_6_V & ap_sync_channel_write_padded_L2_5_V & ap_sync_channel_write_padded_L2_4_V & ap_sync_channel_write_padded_L2_3_V & ap_sync_channel_write_padded_L2_2_V & ap_sync_channel_write_padded_L2_1_V & ap_sync_channel_write_padded_L2_15_V & ap_sync_channel_write_padded_L2_14_V & ap_sync_channel_write_padded_L2_13_V & ap_sync_channel_write_padded_L2_12_V & ap_sync_channel_write_padded_L2_11_V & ap_sync_channel_write_padded_L2_10_V & ap_sync_channel_write_padded_L2_0_V);

assign pad_for_conv2_U0_ap_start = (maxpool_9_V_t_empty_n & maxpool_8_V_t_empty_n & maxpool_7_V_t_empty_n & maxpool_6_V_t_empty_n & maxpool_5_V_t_empty_n & maxpool_4_V_t_empty_n & maxpool_3_V_t_empty_n & maxpool_2_V_t_empty_n & maxpool_1_V_t_empty_n & maxpool_13_V_t_empty_n & maxpool_12_V_t_empty_n & maxpool_11_V_t_empty_n & maxpool_10_V_t_empty_n & maxpool_0_V_t_empty_n);

assign pad_for_conv2_U0_out_image_0_V_full_n = padded_L2_0_V_i_full_n;

assign pad_for_conv2_U0_out_image_10_V_full_n = padded_L2_10_V_i_full_n;

assign pad_for_conv2_U0_out_image_11_V_full_n = padded_L2_11_V_i_full_n;

assign pad_for_conv2_U0_out_image_12_V_full_n = padded_L2_12_V_i_full_n;

assign pad_for_conv2_U0_out_image_13_V_full_n = padded_L2_13_V_i_full_n;

assign pad_for_conv2_U0_out_image_14_V_full_n = padded_L2_14_V_i_full_n;

assign pad_for_conv2_U0_out_image_15_V_full_n = padded_L2_15_V_i_full_n;

assign pad_for_conv2_U0_out_image_1_V_full_n = padded_L2_1_V_i_full_n;

assign pad_for_conv2_U0_out_image_2_V_full_n = padded_L2_2_V_i_full_n;

assign pad_for_conv2_U0_out_image_3_V_full_n = padded_L2_3_V_i_full_n;

assign pad_for_conv2_U0_out_image_4_V_full_n = padded_L2_4_V_i_full_n;

assign pad_for_conv2_U0_out_image_5_V_full_n = padded_L2_5_V_i_full_n;

assign pad_for_conv2_U0_out_image_6_V_full_n = padded_L2_6_V_i_full_n;

assign pad_for_conv2_U0_out_image_7_V_full_n = padded_L2_7_V_i_full_n;

assign pad_for_conv2_U0_out_image_8_V_full_n = padded_L2_8_V_i_full_n;

assign pad_for_conv2_U0_out_image_9_V_full_n = padded_L2_9_V_i_full_n;

assign pad_for_conv2_U0_start_full_n = 1'b1;

assign pad_for_conv2_U0_start_write = 1'b0;

assign relu_U0_activations_0_V_full_n = ReLU_0_V_i_full_n;

assign relu_U0_activations_10_V_full_n = ReLU_10_V_i_full_n;

assign relu_U0_activations_11_V_full_n = ReLU_11_V_i_full_n;

assign relu_U0_activations_12_V_full_n = ReLU_12_V_i_full_n;

assign relu_U0_activations_13_V_full_n = ReLU_13_V_i_full_n;

assign relu_U0_activations_14_V_full_n = ReLU_14_V_i_full_n;

assign relu_U0_activations_15_V_full_n = ReLU_15_V_i_full_n;

assign relu_U0_activations_16_V_full_n = ReLU_16_V_i_full_n;

assign relu_U0_activations_17_V_full_n = ReLU_17_V_i_full_n;

assign relu_U0_activations_18_V_full_n = ReLU_18_V_i_full_n;

assign relu_U0_activations_19_V_full_n = ReLU_19_V_i_full_n;

assign relu_U0_activations_1_V_full_n = ReLU_1_V_i_full_n;

assign relu_U0_activations_20_V_full_n = ReLU_20_V_i_full_n;

assign relu_U0_activations_21_V_full_n = ReLU_21_V_i_full_n;

assign relu_U0_activations_22_V_full_n = ReLU_22_V_i_full_n;

assign relu_U0_activations_23_V_full_n = ReLU_23_V_i_full_n;

assign relu_U0_activations_24_V_full_n = ReLU_24_V_i_full_n;

assign relu_U0_activations_25_V_full_n = ReLU_25_V_i_full_n;

assign relu_U0_activations_26_V_full_n = ReLU_26_V_i_full_n;

assign relu_U0_activations_27_V_full_n = ReLU_27_V_i_full_n;

assign relu_U0_activations_2_V_full_n = ReLU_2_V_i_full_n;

assign relu_U0_activations_3_V_full_n = ReLU_3_V_i_full_n;

assign relu_U0_activations_4_V_full_n = ReLU_4_V_i_full_n;

assign relu_U0_activations_5_V_full_n = ReLU_5_V_i_full_n;

assign relu_U0_activations_6_V_full_n = ReLU_6_V_i_full_n;

assign relu_U0_activations_7_V_full_n = ReLU_7_V_i_full_n;

assign relu_U0_activations_8_V_full_n = ReLU_8_V_i_full_n;

assign relu_U0_activations_9_V_full_n = ReLU_9_V_i_full_n;

assign relu_U0_ap_continue = (ap_sync_channel_write_ReLU_9_V & ap_sync_channel_write_ReLU_8_V & ap_sync_channel_write_ReLU_7_V & ap_sync_channel_write_ReLU_6_V & ap_sync_channel_write_ReLU_5_V & ap_sync_channel_write_ReLU_4_V & ap_sync_channel_write_ReLU_3_V & ap_sync_channel_write_ReLU_2_V & ap_sync_channel_write_ReLU_27_V & ap_sync_channel_write_ReLU_26_V & ap_sync_channel_write_ReLU_25_V & ap_sync_channel_write_ReLU_24_V & ap_sync_channel_write_ReLU_23_V & ap_sync_channel_write_ReLU_22_V & ap_sync_channel_write_ReLU_21_V & ap_sync_channel_write_ReLU_20_V & ap_sync_channel_write_ReLU_1_V & ap_sync_channel_write_ReLU_19_V & ap_sync_channel_write_ReLU_18_V & ap_sync_channel_write_ReLU_17_V & ap_sync_channel_write_ReLU_16_V & ap_sync_channel_write_ReLU_15_V & ap_sync_channel_write_ReLU_14_V & ap_sync_channel_write_ReLU_13_V & ap_sync_channel_write_ReLU_12_V & ap_sync_channel_write_ReLU_11_V & ap_sync_channel_write_ReLU_10_V & ap_sync_channel_write_ReLU_0_V);

assign relu_U0_ap_start = (batchnorm_9_V_t_empty_n & batchnorm_8_V_t_empty_n & batchnorm_7_V_t_empty_n & batchnorm_6_V_t_empty_n & batchnorm_5_V_t_empty_n & batchnorm_4_V_t_empty_n & batchnorm_3_V_t_empty_n & batchnorm_2_V_t_empty_n & batchnorm_27_V_t_empty_n & batchnorm_26_V_t_empty_n & batchnorm_25_V_t_empty_n & batchnorm_24_V_t_empty_n & batchnorm_23_V_t_empty_n & batchnorm_22_V_t_empty_n & batchnorm_21_V_t_empty_n & batchnorm_20_V_t_empty_n & batchnorm_1_V_t_empty_n & batchnorm_19_V_t_empty_n & batchnorm_18_V_t_empty_n & batchnorm_17_V_t_empty_n & batchnorm_16_V_t_empty_n & batchnorm_15_V_t_empty_n & batchnorm_14_V_t_empty_n & batchnorm_13_V_t_empty_n & batchnorm_12_V_t_empty_n & batchnorm_11_V_t_empty_n & batchnorm_10_V_t_empty_n & batchnorm_0_V_t_empty_n);

assign relu_U0_start_full_n = 1'b1;

assign relu_U0_start_write = 1'b0;

assign resample_U0_ap_continue = (ap_sync_channel_write_resampled_2_2_V & ap_sync_channel_write_resampled_2_1_V & ap_sync_channel_write_resampled_2_0_V & ap_sync_channel_write_resampled_1_2_V & ap_sync_channel_write_resampled_1_1_V & ap_sync_channel_write_resampled_1_0_V & ap_sync_channel_write_resampled_0_2_V & ap_sync_channel_write_resampled_0_1_V & ap_sync_channel_write_resampled_0_0_V);

assign resample_U0_ap_start = (padded_9_V_t_empty_n & padded_8_V_t_empty_n & padded_7_V_t_empty_n & padded_6_V_t_empty_n & padded_5_V_t_empty_n & padded_4_V_t_empty_n & padded_3_V_t_empty_n & padded_2_V_t_empty_n & padded_29_V_t_empty_n & padded_28_V_t_empty_n & padded_27_V_t_empty_n & padded_26_V_t_empty_n & padded_25_V_t_empty_n & padded_24_V_t_empty_n & padded_23_V_t_empty_n & padded_22_V_t_empty_n & padded_21_V_t_empty_n & padded_20_V_t_empty_n & padded_1_V_t_empty_n & padded_19_V_t_empty_n & padded_18_V_t_empty_n & padded_17_V_t_empty_n & padded_16_V_t_empty_n & padded_15_V_t_empty_n & padded_14_V_t_empty_n & padded_13_V_t_empty_n & padded_12_V_t_empty_n & padded_11_V_t_empty_n & padded_10_V_t_empty_n & padded_0_V_t_empty_n);

assign resample_U0_resampled_0_0_V_full_n = resampled_0_0_V_i_full_n;

assign resample_U0_resampled_0_1_V_full_n = resampled_0_1_V_i_full_n;

assign resample_U0_resampled_0_2_V_full_n = resampled_0_2_V_i_full_n;

assign resample_U0_resampled_1_0_V_full_n = resampled_1_0_V_i_full_n;

assign resample_U0_resampled_1_1_V_full_n = resampled_1_1_V_i_full_n;

assign resample_U0_resampled_1_2_V_full_n = resampled_1_2_V_i_full_n;

assign resample_U0_resampled_2_0_V_full_n = resampled_2_0_V_i_full_n;

assign resample_U0_resampled_2_1_V_full_n = resampled_2_1_V_i_full_n;

assign resample_U0_resampled_2_2_V_full_n = resampled_2_2_V_i_full_n;

assign resample_U0_start_full_n = 1'b1;

assign resample_U0_start_write = 1'b0;

assign resample_for_conv2_U0_ap_continue = (ap_sync_channel_write_resampled_L2_2_V & ap_sync_channel_write_resampled_L2_1_V & ap_sync_channel_write_resampled_L2_0_V);

assign resample_for_conv2_U0_ap_start = (padded_L2_9_V_t_empty_n & padded_L2_8_V_t_empty_n & padded_L2_7_V_t_empty_n & padded_L2_6_V_t_empty_n & padded_L2_5_V_t_empty_n & padded_L2_4_V_t_empty_n & padded_L2_3_V_t_empty_n & padded_L2_2_V_t_empty_n & padded_L2_1_V_t_empty_n & padded_L2_15_V_t_empty_n & padded_L2_14_V_t_empty_n & padded_L2_13_V_t_empty_n & padded_L2_12_V_t_empty_n & padded_L2_11_V_t_empty_n & padded_L2_10_V_t_empty_n & padded_L2_0_V_t_empty_n);

assign resample_for_conv2_U0_resampled_0_V_full_n = resampled_L2_0_V_i_full_n;

assign resample_for_conv2_U0_resampled_1_V_full_n = resampled_L2_1_V_i_full_n;

assign resample_for_conv2_U0_resampled_2_V_full_n = resampled_L2_2_V_i_full_n;

assign resample_for_conv2_U0_start_full_n = 1'b1;

assign resample_for_conv2_U0_start_write = 1'b0;

assign result_0_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_0_V_address0;

assign result_0_V_address1 = 6'd0;

assign result_0_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_0_V_ce0;

assign result_0_V_ce1 = 1'b0;

assign result_0_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_0_V_d0;

assign result_0_V_d1 = 48'd0;

assign result_0_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_0_V_we0;

assign result_0_V_we1 = 1'b0;

assign result_10_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_10_V_address0;

assign result_10_V_address1 = 6'd0;

assign result_10_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_10_V_ce0;

assign result_10_V_ce1 = 1'b0;

assign result_10_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_10_V_d0;

assign result_10_V_d1 = 48'd0;

assign result_10_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_10_V_we0;

assign result_10_V_we1 = 1'b0;

assign result_11_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_11_V_address0;

assign result_11_V_address1 = 6'd0;

assign result_11_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_11_V_ce0;

assign result_11_V_ce1 = 1'b0;

assign result_11_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_11_V_d0;

assign result_11_V_d1 = 48'd0;

assign result_11_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_11_V_we0;

assign result_11_V_we1 = 1'b0;

assign result_12_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_12_V_address0;

assign result_12_V_address1 = 6'd0;

assign result_12_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_12_V_ce0;

assign result_12_V_ce1 = 1'b0;

assign result_12_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_12_V_d0;

assign result_12_V_d1 = 48'd0;

assign result_12_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_12_V_we0;

assign result_12_V_we1 = 1'b0;

assign result_13_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_13_V_address0;

assign result_13_V_address1 = 6'd0;

assign result_13_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_13_V_ce0;

assign result_13_V_ce1 = 1'b0;

assign result_13_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_13_V_d0;

assign result_13_V_d1 = 48'd0;

assign result_13_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_13_V_we0;

assign result_13_V_we1 = 1'b0;

assign result_1_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_1_V_address0;

assign result_1_V_address1 = 6'd0;

assign result_1_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_1_V_ce0;

assign result_1_V_ce1 = 1'b0;

assign result_1_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_1_V_d0;

assign result_1_V_d1 = 48'd0;

assign result_1_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_1_V_we0;

assign result_1_V_we1 = 1'b0;

assign result_2_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_2_V_address0;

assign result_2_V_address1 = 6'd0;

assign result_2_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_2_V_ce0;

assign result_2_V_ce1 = 1'b0;

assign result_2_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_2_V_d0;

assign result_2_V_d1 = 48'd0;

assign result_2_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_2_V_we0;

assign result_2_V_we1 = 1'b0;

assign result_3_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_3_V_address0;

assign result_3_V_address1 = 6'd0;

assign result_3_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_3_V_ce0;

assign result_3_V_ce1 = 1'b0;

assign result_3_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_3_V_d0;

assign result_3_V_d1 = 48'd0;

assign result_3_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_3_V_we0;

assign result_3_V_we1 = 1'b0;

assign result_4_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_4_V_address0;

assign result_4_V_address1 = 6'd0;

assign result_4_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_4_V_ce0;

assign result_4_V_ce1 = 1'b0;

assign result_4_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_4_V_d0;

assign result_4_V_d1 = 48'd0;

assign result_4_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_4_V_we0;

assign result_4_V_we1 = 1'b0;

assign result_5_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_5_V_address0;

assign result_5_V_address1 = 6'd0;

assign result_5_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_5_V_ce0;

assign result_5_V_ce1 = 1'b0;

assign result_5_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_5_V_d0;

assign result_5_V_d1 = 48'd0;

assign result_5_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_5_V_we0;

assign result_5_V_we1 = 1'b0;

assign result_6_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_6_V_address0;

assign result_6_V_address1 = 6'd0;

assign result_6_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_6_V_ce0;

assign result_6_V_ce1 = 1'b0;

assign result_6_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_6_V_d0;

assign result_6_V_d1 = 48'd0;

assign result_6_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_6_V_we0;

assign result_6_V_we1 = 1'b0;

assign result_7_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_7_V_address0;

assign result_7_V_address1 = 6'd0;

assign result_7_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_7_V_ce0;

assign result_7_V_ce1 = 1'b0;

assign result_7_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_7_V_d0;

assign result_7_V_d1 = 48'd0;

assign result_7_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_7_V_we0;

assign result_7_V_we1 = 1'b0;

assign result_8_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_8_V_address0;

assign result_8_V_address1 = 6'd0;

assign result_8_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_8_V_ce0;

assign result_8_V_ce1 = 1'b0;

assign result_8_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_8_V_d0;

assign result_8_V_d1 = 48'd0;

assign result_8_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_8_V_we0;

assign result_8_V_we1 = 1'b0;

assign result_9_V_address0 = conv2d_3x3_4chan_rev_U0_out_image_9_V_address0;

assign result_9_V_address1 = 6'd0;

assign result_9_V_ce0 = conv2d_3x3_4chan_rev_U0_out_image_9_V_ce0;

assign result_9_V_ce1 = 1'b0;

assign result_9_V_d0 = conv2d_3x3_4chan_rev_U0_out_image_9_V_d0;

assign result_9_V_d1 = 48'd0;

assign result_9_V_we0 = conv2d_3x3_4chan_rev_U0_out_image_9_V_we0;

assign result_9_V_we1 = 1'b0;

assign zero_mean_1chan_U0_ap_continue = (ap_sync_channel_write_mean_removed_9_V & ap_sync_channel_write_mean_removed_8_V & ap_sync_channel_write_mean_removed_7_V & ap_sync_channel_write_mean_removed_6_V & ap_sync_channel_write_mean_removed_5_V & ap_sync_channel_write_mean_removed_4_V & ap_sync_channel_write_mean_removed_3_V & ap_sync_channel_write_mean_removed_2_V & ap_sync_channel_write_mean_removed_27_V & ap_sync_channel_write_mean_removed_26_V & ap_sync_channel_write_mean_removed_25_V & ap_sync_channel_write_mean_removed_24_V & ap_sync_channel_write_mean_removed_23_V & ap_sync_channel_write_mean_removed_22_V & ap_sync_channel_write_mean_removed_21_V & ap_sync_channel_write_mean_removed_20_V & ap_sync_channel_write_mean_removed_1_V & ap_sync_channel_write_mean_removed_19_V & ap_sync_channel_write_mean_removed_18_V & ap_sync_channel_write_mean_removed_17_V & ap_sync_channel_write_mean_removed_16_V & ap_sync_channel_write_mean_removed_15_V & ap_sync_channel_write_mean_removed_14_V & ap_sync_channel_write_mean_removed_13_V & ap_sync_channel_write_mean_removed_12_V & ap_sync_channel_write_mean_removed_11_V & ap_sync_channel_write_mean_removed_10_V & ap_sync_channel_write_mean_removed_0_V);

assign zero_mean_1chan_U0_ap_start = ((ap_sync_reg_zero_mean_1chan_U0_ap_ready ^ 1'b1) & ap_start);

assign zero_mean_1chan_U0_out_image_0_V_full_n = mean_removed_0_V_i_full_n;

assign zero_mean_1chan_U0_out_image_10_V_full_n = mean_removed_10_V_i_full_n;

assign zero_mean_1chan_U0_out_image_11_V_full_n = mean_removed_11_V_i_full_n;

assign zero_mean_1chan_U0_out_image_12_V_full_n = mean_removed_12_V_i_full_n;

assign zero_mean_1chan_U0_out_image_13_V_full_n = mean_removed_13_V_i_full_n;

assign zero_mean_1chan_U0_out_image_14_V_full_n = mean_removed_14_V_i_full_n;

assign zero_mean_1chan_U0_out_image_15_V_full_n = mean_removed_15_V_i_full_n;

assign zero_mean_1chan_U0_out_image_16_V_full_n = mean_removed_16_V_i_full_n;

assign zero_mean_1chan_U0_out_image_17_V_full_n = mean_removed_17_V_i_full_n;

assign zero_mean_1chan_U0_out_image_18_V_full_n = mean_removed_18_V_i_full_n;

assign zero_mean_1chan_U0_out_image_19_V_full_n = mean_removed_19_V_i_full_n;

assign zero_mean_1chan_U0_out_image_1_V_full_n = mean_removed_1_V_i_full_n;

assign zero_mean_1chan_U0_out_image_20_V_full_n = mean_removed_20_V_i_full_n;

assign zero_mean_1chan_U0_out_image_21_V_full_n = mean_removed_21_V_i_full_n;

assign zero_mean_1chan_U0_out_image_22_V_full_n = mean_removed_22_V_i_full_n;

assign zero_mean_1chan_U0_out_image_23_V_full_n = mean_removed_23_V_i_full_n;

assign zero_mean_1chan_U0_out_image_24_V_full_n = mean_removed_24_V_i_full_n;

assign zero_mean_1chan_U0_out_image_25_V_full_n = mean_removed_25_V_i_full_n;

assign zero_mean_1chan_U0_out_image_26_V_full_n = mean_removed_26_V_i_full_n;

assign zero_mean_1chan_U0_out_image_27_V_full_n = mean_removed_27_V_i_full_n;

assign zero_mean_1chan_U0_out_image_2_V_full_n = mean_removed_2_V_i_full_n;

assign zero_mean_1chan_U0_out_image_3_V_full_n = mean_removed_3_V_i_full_n;

assign zero_mean_1chan_U0_out_image_4_V_full_n = mean_removed_4_V_i_full_n;

assign zero_mean_1chan_U0_out_image_5_V_full_n = mean_removed_5_V_i_full_n;

assign zero_mean_1chan_U0_out_image_6_V_full_n = mean_removed_6_V_i_full_n;

assign zero_mean_1chan_U0_out_image_7_V_full_n = mean_removed_7_V_i_full_n;

assign zero_mean_1chan_U0_out_image_8_V_full_n = mean_removed_8_V_i_full_n;

assign zero_mean_1chan_U0_out_image_9_V_full_n = mean_removed_9_V_i_full_n;

assign zero_mean_1chan_U0_start_full_n = 1'b1;

assign zero_mean_1chan_U0_start_write = 1'b0;

endmodule //CNN
