{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx.com",
   "board_id": "u96v2_sbc_base",
   "name": "u96v2_sbc_base",
   "version_major": "1",
   "version_minor": "0",
   "description": "\nUltra96V2 Vitis platform based on the Single Board Computer image.  More information can be found at http://avnet.me/ultra96-v2\n    ",
   "generated_by": {
    "name": "Vivado",
    "version": "2020.2.2",
    "cl": "3118627",
    "time_stamp": "Tue Apr 27 11:13:08 2021"
   },
   "board": {
    "name": "avnet.com:ultra96v2:1.2",
    "vendor": "avnet.com",
    "part": "xczu3eg-sbva484-1-i",
    "board_part": "avnet.com:ultra96v2:part0:1.2"
   },
   "available_resources": {
    "LUT": "70560",
    "REG": "126854",
    "BRAM": "216",
    "DSP": "360",
    "URAM": ""
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x0",
     "base_address": "0x0",
     "tag": "HPC0",
     "slr": "",
     "spTag": "HPC0"
    },
    {
     "id": "1",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x0",
     "base_address": "0x0",
     "tag": "HPC1",
     "slr": "",
     "spTag": "HPC1"
    },
    {
     "id": "2",
     "type": "Dram",
     "used": "yes",
     "sizeKB": "0x200000",
     "base_address": "0x0",
     "tag": "HP0",
     "slr": "",
     "spTag": "HP0"
    },
    {
     "id": "3",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x0",
     "base_address": "0x0",
     "tag": "HP1",
     "slr": "",
     "spTag": "HP1"
    },
    {
     "id": "4",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x0",
     "base_address": "0x0",
     "tag": "HP2",
     "slr": "",
     "spTag": "HP2"
    },
    {
     "id": "5",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x0",
     "base_address": "0x0",
     "tag": "HP3",
     "slr": "",
     "spTag": "HP3"
    }
   ],
   "design_intent": [
    "embedded"
   ]
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2020.2",
    "cl": "0",
    "time_stamp": "2020-11-18-05:13:29",
    "options": "/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ --target hw --link --config fpga_acceleration/design.cfg -olzw_hls.xclbin lzw_hls.xo ",
    "xclbin_name": "lzw_hls",
    "uuid": "40ca7532-4561-451d-a8f4-ede15fc3ebb4",
    "link_uuid": "40ca7532-4561-451d-a8f4-ede15fc3ebb4",
    "package_uuid": ""
   },
   "user_regions": [
    {
     "name": "OCL_REGION_0",
     "type": "clc_region",
     "instance_path": "",
     "available_resources": {
      "LUT": "57906",
      "REG": "126854",
      "BRAM": "212",
      "DSP": "360",
      "by_SLR": [],
      "URAM": ""
     },
     "kernels": [
      {
       "name": "lzw_fpga",
       "estimated_resources": {
        "LUT": "4101",
        "REG": "1872",
        "BRAM": "40",
        "DSP": "",
        "URAM": "0"
       },
       "ports": [
        {
         "name": "M_AXI_GMEM",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x1000",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "s",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "output_code",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x1C",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "output_size",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x28",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "3",
         "name": "output",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x34",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        }
       ]
      }
     ],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "lzw_fpga",
       "cu_name": "lzw_fpga_1",
       "base_address": "0xb0000000",
       "actual_resources": [
        {
         "design_state": "routed",
         "LUT": "3755",
         "REG": "5020",
         "BRAM": "38",
         "DSP": "0",
         "URAM": ""
        },
        {
         "design_state": "fully_placed",
         "LUT": "3755",
         "REG": "5020",
         "BRAM": "38",
         "DSP": "0",
         "URAM": ""
        },
        {
         "design_state": "synthesized",
         "LUT": "3956",
         "REG": "5126",
         "BRAM": "38",
         "DSP": "0",
         "URAM": ""
        }
       ]
      }
     ],
     "connectivity": [
      {
       "id": "0",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "0",
        "arg_name": "s",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "1",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1",
        "arg_name": "output_code",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "2",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "2",
        "arg_name": "output_size",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "3",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "3",
        "arg_name": "output",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "2",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      }
     ]
    }
   ]
  }
 }
}

