#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1c32d00 .scope module, "jumptest" "jumptest" 2 21;
 .timescale 0 0;
v0x1c88970_0 .net "PC", 31 0, v0x1c87f80_0;  1 drivers
v0x1c88aa0_0 .var "PCCon", 31 0;
v0x1c88bb0_0 .var "PCPlus4", 31 0;
v0x1c88c50_0 .var "instr", 31 0;
v0x1c88cf0_0 .var "jump", 0 0;
S_0x1bacaa0 .scope module, "j" "jump" 2 27, 2 1 0, S_0x1c32d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0x1c881e0_0 .net "PC", 31 0, v0x1c87f80_0;  alias, 1 drivers
v0x1c882c0_0 .net "PCCon", 31 0, v0x1c88aa0_0;  1 drivers
v0x1c88390_0 .var "PCHigh", 3 0;
v0x1c88460_0 .var "PCLow", 27 0;
v0x1c88540_0 .var "PCNew", 31 0;
v0x1c88650_0 .net "PCPlus4", 31 0, v0x1c88bb0_0;  1 drivers
v0x1c88710_0 .net "instr", 31 0, v0x1c88c50_0;  1 drivers
v0x1c887f0_0 .net "jump", 0 0, v0x1c88cf0_0;  1 drivers
E_0x1bd6560 .event edge, v0x1c88650_0, v0x1c88710_0, v0x1c88460_0, v0x1c88390_0;
S_0x1bacc70 .scope module, "mux" "mux" 2 11, 3 1 0, S_0x1bacaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1c604d0_0 .net "in1", 31 0, v0x1c88aa0_0;  alias, 1 drivers
v0x1c87ea0_0 .net "in2", 31 0, v0x1c88540_0;  1 drivers
v0x1c87f80_0 .var "out", 31 0;
v0x1c88070_0 .net "select", 0 0, v0x1c88cf0_0;  alias, 1 drivers
E_0x1b7b680 .event edge, v0x1c88070_0, v0x1c604d0_0, v0x1c87ea0_0;
S_0x1c66d40 .scope module, "mux_5" "mux_5" 3 37;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
o0x7f5936e42348 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1c88e90_0 .net "in1", 4 0, o0x7f5936e42348;  0 drivers
o0x7f5936e42378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x1c88f90_0 .net "in2", 4 0, o0x7f5936e42378;  0 drivers
v0x1c89070_0 .var "out", 4 0;
o0x7f5936e423d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1c89130_0 .net "select", 0 0, o0x7f5936e423d8;  0 drivers
E_0x1c88e30 .event edge, v0x1c89130_0, v0x1c88e90_0, v0x1c88f90_0;
S_0x1c278b0 .scope module, "test_cpu" "test_cpu" 4 3;
 .timescale 0 0;
v0x1ca4300_0 .var "clk", 0 0;
S_0x1c89270 .scope module, "cpu" "cpu" 4 6, 5 15 0, S_0x1c278b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
L_0x1ca4780 .functor AND 1, v0x1c8a720_0, L_0x1ca4640, C4<1>, C4<1>;
L_0x1ca4a30 .functor AND 1, v0x1c8a720_0, L_0x1ca4990, C4<1>, C4<1>;
v0x1c9f790_0 .net "ALUControlD", 2 0, v0x1c8a640_0;  1 drivers
v0x1c9f8c0_0 .net "ALUControlE", 2 0, v0x1c8ce10_0;  1 drivers
v0x1c9f9d0_0 .net "ALUOutE", 31 0, v0x1c89dd0_0;  1 drivers
v0x1c9fac0_0 .net "ALUOutM", 31 0, v0x1c96480_0;  1 drivers
v0x1c9fb80_0 .net "ALUOutW", 31 0, v0x1c9e880_0;  1 drivers
v0x1c9fce0_0 .net "ALUSrcD", 0 0, v0x1c8a560_0;  1 drivers
v0x1c9fdd0_0 .net "ALUSrcE", 0 0, v0x1c8cfc0_0;  1 drivers
v0x1c9fec0_0 .net "BranchD", 0 0, v0x1c8a720_0;  1 drivers
v0x1c9ff60_0 .net "EqualD1", 31 0, v0x1c9a180_0;  1 drivers
v0x1ca00b0_0 .net "EqualD2", 31 0, v0x1c9a7c0_0;  1 drivers
v0x1ca0150_0 .net "FlushE", 0 0, v0x1c8f260_0;  1 drivers
v0x1ca01f0_0 .net "ForwardAD", 0 0, v0x1c8f320_0;  1 drivers
v0x1ca02e0_0 .net "ForwardAE", 1 0, v0x1c8f3f0_0;  1 drivers
v0x1ca03d0_0 .net "ForwardBD", 0 0, v0x1c8f490_0;  1 drivers
v0x1ca04c0_0 .net "ForwardBE", 1 0, v0x1c8f5a0_0;  1 drivers
v0x1ca05d0_0 .net "Jump", 0 0, v0x1c8a7f0_0;  1 drivers
v0x1ca0670_0 .net "JumpLinkD", 0 0, v0x1c8a8b0_0;  1 drivers
v0x1ca0820_0 .net "JumpLinkE", 0 0, v0x1c8d3c0_0;  1 drivers
v0x1ca0910_0 .net "JumpLinkM", 0 0, v0x1c96790_0;  1 drivers
v0x1ca0a00_0 .net "JumpLinkW", 0 0, v0x1c9eae0_0;  1 drivers
v0x1ca0af0_0 .net "JumpRegister", 0 0, v0x1c8a9c0_0;  1 drivers
v0x1ca0b90_0 .net "MemRead", 0 0, v0x1c8aa80_0;  1 drivers
v0x1ca0c80_0 .net "MemWriteD", 0 0, v0x1c8ac00_0;  1 drivers
v0x1ca0d70_0 .net "MemWriteE", 0 0, v0x1c8d730_0;  1 drivers
v0x1ca0e60_0 .net "MemWriteM", 0 0, v0x1c96a90_0;  1 drivers
v0x1ca0f50_0 .net "MemtoRegD", 0 0, v0x1c8ab40_0;  1 drivers
v0x1ca1040_0 .net "MemtoRegE", 0 0, v0x1c8d5c0_0;  1 drivers
v0x1ca10e0_0 .net "MemtoRegM", 0 0, v0x1c968d0_0;  1 drivers
v0x1ca1180_0 .net "MemtoRegW", 0 0, v0x1c9eca0_0;  1 drivers
v0x1ca1270_0 .net "PC", 31 0, v0x1c9c3f0_0;  1 drivers
v0x1ca1360_0 .net "PCBranchD", 31 0, v0x1c97780_0;  1 drivers
v0x1ca1450_0 .net "PCCon", 31 0, v0x1c9aec0_0;  1 drivers
v0x1ca1510_0 .net "PCConnn", 31 0, v0x1c95670_0;  1 drivers
v0x1ca0730_0 .net "PCF", 31 0, v0x1c91630_0;  1 drivers
v0x1ca1810_0 .net "PCPlus4D", 31 0, v0x1c90dd0_0;  1 drivers
v0x1ca1940_0 .net "PCPlus4E", 31 0, v0x1c8d8a0_0;  1 drivers
v0x1ca1a00_0 .net "PCPlus4F", 31 0, v0x1c898f0_0;  1 drivers
v0x1ca1ac0_0 .net "PCPlus4M", 31 0, v0x1c96c90_0;  1 drivers
v0x1ca1bd0_0 .net "PCPlus4W", 31 0, v0x1c9ee60_0;  1 drivers
v0x1ca1ce0_0 .net "RD1_D", 31 0, L_0x1ca4af0;  1 drivers
v0x1ca1e30_0 .net "RD1_E", 31 0, v0x1c8dae0_0;  1 drivers
v0x1ca1ef0_0 .net "RD2_D", 31 0, L_0x1ca4b60;  1 drivers
v0x1ca1fb0_0 .net "RD2_E", 31 0, v0x1c8dd30_0;  1 drivers
v0x1ca20c0_0 .net "RdD", 4 0, L_0x1c966d0;  1 drivers
v0x1ca2180_0 .net "RdE", 4 0, v0x1c8da00_0;  1 drivers
v0x1ca2270_0 .net "ReadDataM", 31 0, L_0x1cb5380;  1 drivers
v0x1ca2380_0 .net "ReadDataW", 31 0, v0x1c9f060_0;  1 drivers
v0x1ca2490_0 .net "RegDstD", 1 0, v0x1c8ad50_0;  1 drivers
v0x1ca25a0_0 .net "RegDstE", 1 0, v0x1c8dfd0_0;  1 drivers
v0x1ca26b0_0 .net "RegWriteD", 0 0, v0x1c8ae30_0;  1 drivers
v0x1ca27a0_0 .net "RegWriteE", 0 0, v0x1c8e1a0_0;  1 drivers
v0x1ca2840_0 .net "RegWriteM", 0 0, v0x1c96e00_0;  1 drivers
v0x1ca28e0_0 .net "RegWriteW", 0 0, v0x1c9f200_0;  1 drivers
v0x1ca2980_0 .net "ResultW", 31 0, v0x1c9bc90_0;  1 drivers
v0x1ca2ad0_0 .net "ResultWCon", 31 0, v0x1c9b5a0_0;  1 drivers
v0x1ca2b90_0 .net "RsD", 4 0, L_0x1ca4500;  1 drivers
v0x1ca2ca0_0 .net "RsE", 4 0, v0x1c8e310_0;  1 drivers
v0x1ca2db0_0 .net "RtD", 4 0, L_0x1ca45a0;  1 drivers
v0x1ca2ec0_0 .net "RtE", 4 0, v0x1c8e4b0_0;  1 drivers
v0x1ca2f80_0 .net "SignImmD", 31 0, v0x1c9e1c0_0;  1 drivers
v0x1ca3090_0 .net "SignImmE", 31 0, v0x1c8e670_0;  1 drivers
v0x1ca31a0_0 .net "SrcAE", 31 0, v0x1c98ab0_0;  1 drivers
v0x1ca32b0_0 .net "SrcBE", 31 0, v0x1c999c0_0;  1 drivers
v0x1ca33c0_0 .net "StallD", 0 0, v0x1c8fde0_0;  1 drivers
v0x1ca34b0_0 .net "StallF", 0 0, v0x1c8fe80_0;  1 drivers
v0x1ca15b0_0 .net "Std_Out", 31 0, L_0x1ca4040;  1 drivers
v0x1ca16c0_0 .net "Std_Out_Address", 31 0, v0x1c9cc10_0;  1 drivers
v0x1ca3960_0 .net "Syscall_Info", 31 0, L_0x1ca4c60;  1 drivers
v0x1ca3a50_0 .net "WriteDataE", 31 0, v0x1c992a0_0;  1 drivers
v0x1ca3af0_0 .net "WriteDataM", 31 0, v0x1c96f70_0;  1 drivers
v0x1ca3be0_0 .net "WriteRegE", 4 0, v0x1c98240_0;  1 drivers
v0x1ca3c80_0 .net "WriteRegM", 4 0, v0x1c970b0_0;  1 drivers
v0x1ca3d20_0 .net "WriteRegW", 4 0, v0x1c9f390_0;  1 drivers
v0x1ca3dc0_0 .net *"_s12", 0 0, L_0x1ca4990;  1 drivers
v0x1ca3e60_0 .net *"_s6", 0 0, L_0x1ca4640;  1 drivers
v0x1ca3f00_0 .net "clk", 0 0, v0x1ca4300_0;  1 drivers
v0x1ca3fa0_0 .net "instrD", 31 0, v0x1c90d00_0;  1 drivers
v0x1ca40d0_0 .net "instrF", 31 0, L_0x1ca4880;  1 drivers
v0x1ca4170_0 .net "syscall", 0 0, v0x1c8b270_0;  1 drivers
v0x1ca4260_0 .var "thirtyone", 4 0;
E_0x1c894a0 .event edge, v0x1c8c090_0;
L_0x1c966d0 .part v0x1c90d00_0, 11, 5;
L_0x1ca4500 .part v0x1c90d00_0, 21, 5;
L_0x1ca45a0 .part v0x1c90d00_0, 16, 5;
L_0x1ca4640 .cmp/eq 32, v0x1c9a180_0, v0x1c9a7c0_0;
L_0x1ca48f0 .part v0x1c91630_0, 2, 30;
L_0x1ca4990 .cmp/eq 32, v0x1c9a180_0, v0x1c9a7c0_0;
L_0x1ca4d40 .part v0x1c90d00_0, 21, 5;
L_0x1ca4ef0 .part v0x1c90d00_0, 16, 5;
L_0x1ca4f90 .part v0x1c90d00_0, 0, 16;
S_0x1c89520 .scope module, "add4" "add4" 5 171, 6 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inval"
    .port_info 1 /OUTPUT 32 "outval"
v0x1c897f0_0 .net "inval", 31 0, v0x1c91630_0;  alias, 1 drivers
v0x1c898f0_0 .var "outval", 31 0;
E_0x1c89770 .event edge, v0x1c897f0_0;
S_0x1c89a30 .scope module, "alu" "ALU" 5 277, 7 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data_1"
    .port_info 1 /INPUT 32 "read_data_2_or_immediate"
    .port_info 2 /INPUT 3 "ALU_control"
    .port_info 3 /OUTPUT 32 "ALU_result"
v0x1c89cd0_0 .net "ALU_control", 2 0, v0x1c8ce10_0;  alias, 1 drivers
v0x1c89dd0_0 .var "ALU_result", 31 0;
v0x1c89eb0_0 .net "read_data_1", 31 0, v0x1c98ab0_0;  alias, 1 drivers
v0x1c89fa0_0 .net "read_data_2_or_immediate", 31 0, v0x1c999c0_0;  alias, 1 drivers
E_0x1c89c70 .event edge, v0x1c89cd0_0, v0x1c89eb0_0, v0x1c89fa0_0;
S_0x1c8a130 .scope module, "control" "control" 5 184, 8 3 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "vreg"
    .port_info 2 /INPUT 32 "str"
    .port_info 3 /OUTPUT 2 "RegDst"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUop"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "ALUSrc"
    .port_info 11 /OUTPUT 1 "MemWrite"
    .port_info 12 /OUTPUT 1 "JumpLink"
    .port_info 13 /OUTPUT 1 "JumpReg"
    .port_info 14 /OUTPUT 1 "syscall"
v0x1c8a560_0 .var "ALUSrc", 0 0;
v0x1c8a640_0 .var "ALUop", 2 0;
v0x1c8a720_0 .var "Branch", 0 0;
v0x1c8a7f0_0 .var "Jump", 0 0;
v0x1c8a8b0_0 .var "JumpLink", 0 0;
v0x1c8a9c0_0 .var "JumpReg", 0 0;
v0x1c8aa80_0 .var "MemRead", 0 0;
v0x1c8ab40_0 .var "MemToReg", 0 0;
v0x1c8ac00_0 .var "MemWrite", 0 0;
v0x1c8ad50_0 .var "RegDst", 1 0;
v0x1c8ae30_0 .var "RegWrite", 0 0;
v0x1c8aef0_0 .var "funct", 5 0;
v0x1c8afd0_0 .net "instr", 31 0, v0x1c90d00_0;  alias, 1 drivers
v0x1c8b0b0_0 .var "opcode", 5 0;
v0x1c8b190_0 .net "str", 31 0, L_0x1ca4040;  alias, 1 drivers
v0x1c8b270_0 .var "syscall", 0 0;
v0x1c8b330_0 .net "vreg", 31 0, L_0x1ca4c60;  alias, 1 drivers
E_0x1c8a4f0/0 .event edge, v0x1c8afd0_0, v0x1c8b0b0_0, v0x1c8aef0_0, v0x1c8b330_0;
E_0x1c8a4f0/1 .event edge, v0x1c8b190_0;
E_0x1c8a4f0 .event/or E_0x1c8a4f0/0, E_0x1c8a4f0/1;
S_0x1c8b700 .scope module, "dm" "data_memory" 5 302, 9 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 32 "std_out_address"
    .port_info 6 /OUTPUT 32 "read_data"
    .port_info 7 /OUTPUT 32 "std_out"
L_0x1ca4040 .functor BUFZ 32, L_0x1cb5470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1c8ba20_0 .net *"_s0", 31 0, L_0x1ca50d0;  1 drivers
L_0x7f5936df9060 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c8bb20_0 .net/2s *"_s10", 31 0, L_0x7f5936df9060;  1 drivers
v0x1c8bc00_0 .net *"_s12", 31 0, L_0x1cb5510;  1 drivers
L_0x7f5936df9018 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c8bcc0_0 .net/2s *"_s2", 31 0, L_0x7f5936df9018;  1 drivers
v0x1c8bda0_0 .net *"_s4", 31 0, L_0x1cb5180;  1 drivers
v0x1c8bed0_0 .net *"_s8", 31 0, L_0x1cb5470;  1 drivers
v0x1c8bfb0_0 .net "address", 31 0, v0x1c96480_0;  alias, 1 drivers
v0x1c8c090_0 .net "clk", 0 0, v0x1ca4300_0;  alias, 1 drivers
v0x1c8c150_0 .net "mem_read", 0 0, v0x1c8aa80_0;  alias, 1 drivers
v0x1c8c280_0 .net "mem_write", 0 0, v0x1c96a90_0;  alias, 1 drivers
v0x1c8c320 .array "mymem", 1052672 1048576, 31 0;
v0x1c8c3e0_0 .net "read_data", 31 0, L_0x1cb5380;  alias, 1 drivers
v0x1c8c4c0_0 .net "std_out", 31 0, L_0x1ca4040;  alias, 1 drivers
v0x1c8c5b0_0 .net "std_out_address", 31 0, v0x1c9cc10_0;  alias, 1 drivers
v0x1c8c670_0 .net "write_data", 31 0, v0x1c96f70_0;  alias, 1 drivers
E_0x1c8b9a0 .event posedge, v0x1c8c090_0;
L_0x1ca50d0 .array/port v0x1c8c320, L_0x1cb5180;
L_0x1cb5180 .arith/sub 32, v0x1c96480_0, L_0x7f5936df9018;
L_0x1cb5380 .functor MUXZ 32, L_0x1ca50d0, v0x1c96f70_0, v0x1c96a90_0, C4<>;
L_0x1cb5470 .array/port v0x1c8c320, L_0x1cb5510;
L_0x1cb5510 .arith/sub 32, v0x1c9cc10_0, L_0x7f5936df9060;
S_0x1c8c850 .scope module, "ex_reg" "ex_reg" 5 226, 10 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rd1d"
    .port_info 2 /INPUT 32 "rd2d"
    .port_info 3 /INPUT 32 "signimmd"
    .port_info 4 /INPUT 1 "flushe"
    .port_info 5 /INPUT 1 "regwrited"
    .port_info 6 /INPUT 1 "memtoregd"
    .port_info 7 /INPUT 1 "memwrited"
    .port_info 8 /INPUT 1 "alusrcd"
    .port_info 9 /INPUT 1 "branchd"
    .port_info 10 /INPUT 2 "regdstd"
    .port_info 11 /INPUT 3 "alucontrold"
    .port_info 12 /INPUT 5 "rsd"
    .port_info 13 /INPUT 5 "rtd"
    .port_info 14 /INPUT 5 "rdd"
    .port_info 15 /INPUT 32 "pcplus4d"
    .port_info 16 /INPUT 1 "jumplinkd"
    .port_info 17 /OUTPUT 1 "regwrite"
    .port_info 18 /OUTPUT 1 "memtoreg"
    .port_info 19 /OUTPUT 1 "memwrite"
    .port_info 20 /OUTPUT 1 "alusrc"
    .port_info 21 /OUTPUT 2 "regdst"
    .port_info 22 /OUTPUT 3 "alucontrol"
    .port_info 23 /OUTPUT 32 "rd1"
    .port_info 24 /OUTPUT 32 "rd2"
    .port_info 25 /OUTPUT 32 "signimm"
    .port_info 26 /OUTPUT 5 "rs"
    .port_info 27 /OUTPUT 5 "rt"
    .port_info 28 /OUTPUT 5 "rd"
    .port_info 29 /OUTPUT 32 "pcplus4"
    .port_info 30 /OUTPUT 1 "jumplink"
v0x1c8ce10_0 .var "alucontrol", 2 0;
v0x1c8cef0_0 .net "alucontrold", 2 0, v0x1c8a640_0;  alias, 1 drivers
v0x1c8cfc0_0 .var "alusrc", 0 0;
v0x1c8d090_0 .net "alusrcd", 0 0, v0x1c8a560_0;  alias, 1 drivers
v0x1c8d160_0 .net "branchd", 0 0, v0x1c8a720_0;  alias, 1 drivers
v0x1c8d250_0 .net "clk", 0 0, v0x1ca4300_0;  alias, 1 drivers
v0x1c8d320_0 .net "flushe", 0 0, v0x1c8f260_0;  alias, 1 drivers
v0x1c8d3c0_0 .var "jumplink", 0 0;
v0x1c8d460_0 .net "jumplinkd", 0 0, v0x1c8a8b0_0;  alias, 1 drivers
v0x1c8d5c0_0 .var "memtoreg", 0 0;
v0x1c8d660_0 .net "memtoregd", 0 0, v0x1c8ab40_0;  alias, 1 drivers
v0x1c8d730_0 .var "memwrite", 0 0;
v0x1c8d7d0_0 .net "memwrited", 0 0, v0x1c8ac00_0;  alias, 1 drivers
v0x1c8d8a0_0 .var "pcplus4", 31 0;
v0x1c8d940_0 .net "pcplus4d", 31 0, v0x1c90dd0_0;  alias, 1 drivers
v0x1c8da00_0 .var "rd", 4 0;
v0x1c8dae0_0 .var "rd1", 31 0;
v0x1c8dc90_0 .net "rd1d", 31 0, L_0x1ca4af0;  alias, 1 drivers
v0x1c8dd30_0 .var "rd2", 31 0;
v0x1c8de10_0 .net "rd2d", 31 0, L_0x1ca4b60;  alias, 1 drivers
v0x1c8def0_0 .net "rdd", 4 0, L_0x1c966d0;  alias, 1 drivers
v0x1c8dfd0_0 .var "regdst", 1 0;
v0x1c8e0b0_0 .net "regdstd", 1 0, v0x1c8ad50_0;  alias, 1 drivers
v0x1c8e1a0_0 .var "regwrite", 0 0;
v0x1c8e240_0 .net "regwrited", 0 0, v0x1c8ae30_0;  alias, 1 drivers
v0x1c8e310_0 .var "rs", 4 0;
v0x1c8e3d0_0 .net "rsd", 4 0, L_0x1ca4500;  alias, 1 drivers
v0x1c8e4b0_0 .var "rt", 4 0;
v0x1c8e590_0 .net "rtd", 4 0, L_0x1ca45a0;  alias, 1 drivers
v0x1c8e670_0 .var "signimm", 31 0;
v0x1c8e750_0 .net "signimmd", 31 0, v0x1c9e1c0_0;  alias, 1 drivers
S_0x1c8ed10 .scope module, "hazard" "hazard" 5 341, 11 4 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BranchD"
    .port_info 1 /INPUT 1 "MemtoRegE"
    .port_info 2 /INPUT 1 "RegWriteE"
    .port_info 3 /INPUT 1 "MemtoRegM"
    .port_info 4 /INPUT 1 "RegWriteM"
    .port_info 5 /INPUT 1 "RegWriteW"
    .port_info 6 /INPUT 5 "RsD"
    .port_info 7 /INPUT 5 "RtD"
    .port_info 8 /INPUT 5 "RsE"
    .port_info 9 /INPUT 5 "RtE"
    .port_info 10 /INPUT 5 "WriteRegE"
    .port_info 11 /INPUT 5 "WriteRegM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /INPUT 1 "syscall"
    .port_info 14 /OUTPUT 1 "StallF"
    .port_info 15 /OUTPUT 1 "StallD"
    .port_info 16 /OUTPUT 1 "ForwardAD"
    .port_info 17 /OUTPUT 1 "ForwardBD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 2 "ForwardAE"
    .port_info 20 /OUTPUT 2 "ForwardBE"
v0x1c8f150_0 .net "BranchD", 0 0, v0x1c8a720_0;  alias, 1 drivers
v0x1c8f260_0 .var "FlushE", 0 0;
v0x1c8f320_0 .var "ForwardAD", 0 0;
v0x1c8f3f0_0 .var "ForwardAE", 1 0;
v0x1c8f490_0 .var "ForwardBD", 0 0;
v0x1c8f5a0_0 .var "ForwardBE", 1 0;
v0x1c8f680_0 .net "MemtoRegE", 0 0, v0x1c8d5c0_0;  alias, 1 drivers
v0x1c8f720_0 .net "MemtoRegM", 0 0, v0x1c968d0_0;  alias, 1 drivers
v0x1c8f7c0_0 .net "RegWriteE", 0 0, v0x1c8e1a0_0;  alias, 1 drivers
v0x1c8f920_0 .net "RegWriteM", 0 0, v0x1c96e00_0;  alias, 1 drivers
v0x1c8f9c0_0 .net "RegWriteW", 0 0, v0x1c9f200_0;  alias, 1 drivers
v0x1c8fa80_0 .net "RsD", 4 0, L_0x1ca4500;  alias, 1 drivers
v0x1c8fb70_0 .net "RsE", 4 0, v0x1c8e310_0;  alias, 1 drivers
v0x1c8fc40_0 .net "RtD", 4 0, L_0x1ca45a0;  alias, 1 drivers
v0x1c8fd10_0 .net "RtE", 4 0, v0x1c8e4b0_0;  alias, 1 drivers
v0x1c8fde0_0 .var "StallD", 0 0;
v0x1c8fe80_0 .var "StallF", 0 0;
v0x1c90030_0 .net "WriteRegE", 4 0, v0x1c98240_0;  alias, 1 drivers
v0x1c900d0_0 .net "WriteRegM", 4 0, v0x1c970b0_0;  alias, 1 drivers
v0x1c90190_0 .net "WriteRegW", 4 0, v0x1c9f390_0;  alias, 1 drivers
v0x1c90270_0 .var "branchstall", 0 0;
v0x1c90330_0 .var "branchstall_1", 0 0;
v0x1c903f0_0 .var "branchstall_2", 0 0;
v0x1c904b0_0 .var "lwstall", 0 0;
v0x1c90570_0 .net "syscall", 0 0, v0x1c8b270_0;  alias, 1 drivers
E_0x1c8cad0/0 .event edge, v0x1c8e4b0_0, v0x1c8e3d0_0, v0x1c8e590_0, v0x1c8d5c0_0;
E_0x1c8cad0/1 .event edge, v0x1c8a720_0, v0x1c8e1a0_0, v0x1c90030_0, v0x1c8f720_0;
E_0x1c8cad0/2 .event edge, v0x1c900d0_0, v0x1c90330_0, v0x1c903f0_0, v0x1c904b0_0;
E_0x1c8cad0/3 .event edge, v0x1c90270_0, v0x1c8b270_0, v0x1c8f920_0, v0x1c8e310_0;
E_0x1c8cad0/4 .event edge, v0x1c90190_0, v0x1c8f9c0_0;
E_0x1c8cad0 .event/or E_0x1c8cad0/0, E_0x1c8cad0/1, E_0x1c8cad0/2, E_0x1c8cad0/3, E_0x1c8cad0/4;
S_0x1c90970 .scope module, "id_reg" "id_reg" 5 176, 12 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcp4f"
    .port_info 2 /INPUT 32 "rd"
    .port_info 3 /INPUT 1 "stalld"
    .port_info 4 /INPUT 1 "clr"
    .port_info 5 /OUTPUT 32 "instr"
    .port_info 6 /OUTPUT 32 "pcp4"
v0x1c90ba0_0 .net "clk", 0 0, v0x1ca4300_0;  alias, 1 drivers
v0x1c90c40_0 .net "clr", 0 0, L_0x1ca4a30;  1 drivers
v0x1c90d00_0 .var "instr", 31 0;
v0x1c90dd0_0 .var "pcp4", 31 0;
v0x1c90ea0_0 .net "pcp4f", 31 0, v0x1c898f0_0;  alias, 1 drivers
v0x1c90f90_0 .net "rd", 31 0, L_0x1ca4880;  alias, 1 drivers
v0x1c91050_0 .net "stalld", 0 0, v0x1c8fde0_0;  alias, 1 drivers
S_0x1c91220 .scope module, "if_reg" "if_reg" 5 164, 13 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcadd"
    .port_info 2 /INPUT 1 "stallf"
    .port_info 3 /OUTPUT 32 "pcreg"
v0x1c91490_0 .net "clk", 0 0, v0x1ca4300_0;  alias, 1 drivers
v0x1c91550_0 .net "pcadd", 31 0, v0x1c9c3f0_0;  alias, 1 drivers
v0x1c91630_0 .var "pcreg", 31 0;
v0x1c91730_0 .net "stallf", 0 0, v0x1c8fe80_0;  alias, 1 drivers
S_0x1c91870 .scope module, "im" "inst_memory" 5 168, 14 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "read_addr"
    .port_info 1 /OUTPUT 32 "memout"
L_0x1ca4880 .functor BUFZ 32, v0x1c94d50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1c92370_0 .net "memout", 31 0, L_0x1ca4880;  alias, 1 drivers
v0x1c92410 .array "mymem", 1048832 1048576, 31 0;
v0x1c94c60_0 .net "read_addr", 29 0, L_0x1ca48f0;  1 drivers
v0x1c94d50_0 .var "regout", 31 0;
v0x1c92410_0 .array/port v0x1c92410, 0;
v0x1c92410_1 .array/port v0x1c92410, 1;
v0x1c92410_2 .array/port v0x1c92410, 2;
E_0x1c91af0/0 .event edge, v0x1c94c60_0, v0x1c92410_0, v0x1c92410_1, v0x1c92410_2;
v0x1c92410_3 .array/port v0x1c92410, 3;
v0x1c92410_4 .array/port v0x1c92410, 4;
v0x1c92410_5 .array/port v0x1c92410, 5;
v0x1c92410_6 .array/port v0x1c92410, 6;
E_0x1c91af0/1 .event edge, v0x1c92410_3, v0x1c92410_4, v0x1c92410_5, v0x1c92410_6;
v0x1c92410_7 .array/port v0x1c92410, 7;
v0x1c92410_8 .array/port v0x1c92410, 8;
v0x1c92410_9 .array/port v0x1c92410, 9;
v0x1c92410_10 .array/port v0x1c92410, 10;
E_0x1c91af0/2 .event edge, v0x1c92410_7, v0x1c92410_8, v0x1c92410_9, v0x1c92410_10;
v0x1c92410_11 .array/port v0x1c92410, 11;
v0x1c92410_12 .array/port v0x1c92410, 12;
v0x1c92410_13 .array/port v0x1c92410, 13;
v0x1c92410_14 .array/port v0x1c92410, 14;
E_0x1c91af0/3 .event edge, v0x1c92410_11, v0x1c92410_12, v0x1c92410_13, v0x1c92410_14;
v0x1c92410_15 .array/port v0x1c92410, 15;
v0x1c92410_16 .array/port v0x1c92410, 16;
v0x1c92410_17 .array/port v0x1c92410, 17;
v0x1c92410_18 .array/port v0x1c92410, 18;
E_0x1c91af0/4 .event edge, v0x1c92410_15, v0x1c92410_16, v0x1c92410_17, v0x1c92410_18;
v0x1c92410_19 .array/port v0x1c92410, 19;
v0x1c92410_20 .array/port v0x1c92410, 20;
v0x1c92410_21 .array/port v0x1c92410, 21;
v0x1c92410_22 .array/port v0x1c92410, 22;
E_0x1c91af0/5 .event edge, v0x1c92410_19, v0x1c92410_20, v0x1c92410_21, v0x1c92410_22;
v0x1c92410_23 .array/port v0x1c92410, 23;
v0x1c92410_24 .array/port v0x1c92410, 24;
v0x1c92410_25 .array/port v0x1c92410, 25;
v0x1c92410_26 .array/port v0x1c92410, 26;
E_0x1c91af0/6 .event edge, v0x1c92410_23, v0x1c92410_24, v0x1c92410_25, v0x1c92410_26;
v0x1c92410_27 .array/port v0x1c92410, 27;
v0x1c92410_28 .array/port v0x1c92410, 28;
v0x1c92410_29 .array/port v0x1c92410, 29;
v0x1c92410_30 .array/port v0x1c92410, 30;
E_0x1c91af0/7 .event edge, v0x1c92410_27, v0x1c92410_28, v0x1c92410_29, v0x1c92410_30;
v0x1c92410_31 .array/port v0x1c92410, 31;
v0x1c92410_32 .array/port v0x1c92410, 32;
v0x1c92410_33 .array/port v0x1c92410, 33;
v0x1c92410_34 .array/port v0x1c92410, 34;
E_0x1c91af0/8 .event edge, v0x1c92410_31, v0x1c92410_32, v0x1c92410_33, v0x1c92410_34;
v0x1c92410_35 .array/port v0x1c92410, 35;
v0x1c92410_36 .array/port v0x1c92410, 36;
v0x1c92410_37 .array/port v0x1c92410, 37;
v0x1c92410_38 .array/port v0x1c92410, 38;
E_0x1c91af0/9 .event edge, v0x1c92410_35, v0x1c92410_36, v0x1c92410_37, v0x1c92410_38;
v0x1c92410_39 .array/port v0x1c92410, 39;
v0x1c92410_40 .array/port v0x1c92410, 40;
v0x1c92410_41 .array/port v0x1c92410, 41;
v0x1c92410_42 .array/port v0x1c92410, 42;
E_0x1c91af0/10 .event edge, v0x1c92410_39, v0x1c92410_40, v0x1c92410_41, v0x1c92410_42;
v0x1c92410_43 .array/port v0x1c92410, 43;
v0x1c92410_44 .array/port v0x1c92410, 44;
v0x1c92410_45 .array/port v0x1c92410, 45;
v0x1c92410_46 .array/port v0x1c92410, 46;
E_0x1c91af0/11 .event edge, v0x1c92410_43, v0x1c92410_44, v0x1c92410_45, v0x1c92410_46;
v0x1c92410_47 .array/port v0x1c92410, 47;
v0x1c92410_48 .array/port v0x1c92410, 48;
v0x1c92410_49 .array/port v0x1c92410, 49;
v0x1c92410_50 .array/port v0x1c92410, 50;
E_0x1c91af0/12 .event edge, v0x1c92410_47, v0x1c92410_48, v0x1c92410_49, v0x1c92410_50;
v0x1c92410_51 .array/port v0x1c92410, 51;
v0x1c92410_52 .array/port v0x1c92410, 52;
v0x1c92410_53 .array/port v0x1c92410, 53;
v0x1c92410_54 .array/port v0x1c92410, 54;
E_0x1c91af0/13 .event edge, v0x1c92410_51, v0x1c92410_52, v0x1c92410_53, v0x1c92410_54;
v0x1c92410_55 .array/port v0x1c92410, 55;
v0x1c92410_56 .array/port v0x1c92410, 56;
v0x1c92410_57 .array/port v0x1c92410, 57;
v0x1c92410_58 .array/port v0x1c92410, 58;
E_0x1c91af0/14 .event edge, v0x1c92410_55, v0x1c92410_56, v0x1c92410_57, v0x1c92410_58;
v0x1c92410_59 .array/port v0x1c92410, 59;
v0x1c92410_60 .array/port v0x1c92410, 60;
v0x1c92410_61 .array/port v0x1c92410, 61;
v0x1c92410_62 .array/port v0x1c92410, 62;
E_0x1c91af0/15 .event edge, v0x1c92410_59, v0x1c92410_60, v0x1c92410_61, v0x1c92410_62;
v0x1c92410_63 .array/port v0x1c92410, 63;
v0x1c92410_64 .array/port v0x1c92410, 64;
v0x1c92410_65 .array/port v0x1c92410, 65;
v0x1c92410_66 .array/port v0x1c92410, 66;
E_0x1c91af0/16 .event edge, v0x1c92410_63, v0x1c92410_64, v0x1c92410_65, v0x1c92410_66;
v0x1c92410_67 .array/port v0x1c92410, 67;
v0x1c92410_68 .array/port v0x1c92410, 68;
v0x1c92410_69 .array/port v0x1c92410, 69;
v0x1c92410_70 .array/port v0x1c92410, 70;
E_0x1c91af0/17 .event edge, v0x1c92410_67, v0x1c92410_68, v0x1c92410_69, v0x1c92410_70;
v0x1c92410_71 .array/port v0x1c92410, 71;
v0x1c92410_72 .array/port v0x1c92410, 72;
v0x1c92410_73 .array/port v0x1c92410, 73;
v0x1c92410_74 .array/port v0x1c92410, 74;
E_0x1c91af0/18 .event edge, v0x1c92410_71, v0x1c92410_72, v0x1c92410_73, v0x1c92410_74;
v0x1c92410_75 .array/port v0x1c92410, 75;
v0x1c92410_76 .array/port v0x1c92410, 76;
v0x1c92410_77 .array/port v0x1c92410, 77;
v0x1c92410_78 .array/port v0x1c92410, 78;
E_0x1c91af0/19 .event edge, v0x1c92410_75, v0x1c92410_76, v0x1c92410_77, v0x1c92410_78;
v0x1c92410_79 .array/port v0x1c92410, 79;
v0x1c92410_80 .array/port v0x1c92410, 80;
v0x1c92410_81 .array/port v0x1c92410, 81;
v0x1c92410_82 .array/port v0x1c92410, 82;
E_0x1c91af0/20 .event edge, v0x1c92410_79, v0x1c92410_80, v0x1c92410_81, v0x1c92410_82;
v0x1c92410_83 .array/port v0x1c92410, 83;
v0x1c92410_84 .array/port v0x1c92410, 84;
v0x1c92410_85 .array/port v0x1c92410, 85;
v0x1c92410_86 .array/port v0x1c92410, 86;
E_0x1c91af0/21 .event edge, v0x1c92410_83, v0x1c92410_84, v0x1c92410_85, v0x1c92410_86;
v0x1c92410_87 .array/port v0x1c92410, 87;
v0x1c92410_88 .array/port v0x1c92410, 88;
v0x1c92410_89 .array/port v0x1c92410, 89;
v0x1c92410_90 .array/port v0x1c92410, 90;
E_0x1c91af0/22 .event edge, v0x1c92410_87, v0x1c92410_88, v0x1c92410_89, v0x1c92410_90;
v0x1c92410_91 .array/port v0x1c92410, 91;
v0x1c92410_92 .array/port v0x1c92410, 92;
v0x1c92410_93 .array/port v0x1c92410, 93;
v0x1c92410_94 .array/port v0x1c92410, 94;
E_0x1c91af0/23 .event edge, v0x1c92410_91, v0x1c92410_92, v0x1c92410_93, v0x1c92410_94;
v0x1c92410_95 .array/port v0x1c92410, 95;
v0x1c92410_96 .array/port v0x1c92410, 96;
v0x1c92410_97 .array/port v0x1c92410, 97;
v0x1c92410_98 .array/port v0x1c92410, 98;
E_0x1c91af0/24 .event edge, v0x1c92410_95, v0x1c92410_96, v0x1c92410_97, v0x1c92410_98;
v0x1c92410_99 .array/port v0x1c92410, 99;
v0x1c92410_100 .array/port v0x1c92410, 100;
v0x1c92410_101 .array/port v0x1c92410, 101;
v0x1c92410_102 .array/port v0x1c92410, 102;
E_0x1c91af0/25 .event edge, v0x1c92410_99, v0x1c92410_100, v0x1c92410_101, v0x1c92410_102;
v0x1c92410_103 .array/port v0x1c92410, 103;
v0x1c92410_104 .array/port v0x1c92410, 104;
v0x1c92410_105 .array/port v0x1c92410, 105;
v0x1c92410_106 .array/port v0x1c92410, 106;
E_0x1c91af0/26 .event edge, v0x1c92410_103, v0x1c92410_104, v0x1c92410_105, v0x1c92410_106;
v0x1c92410_107 .array/port v0x1c92410, 107;
v0x1c92410_108 .array/port v0x1c92410, 108;
v0x1c92410_109 .array/port v0x1c92410, 109;
v0x1c92410_110 .array/port v0x1c92410, 110;
E_0x1c91af0/27 .event edge, v0x1c92410_107, v0x1c92410_108, v0x1c92410_109, v0x1c92410_110;
v0x1c92410_111 .array/port v0x1c92410, 111;
v0x1c92410_112 .array/port v0x1c92410, 112;
v0x1c92410_113 .array/port v0x1c92410, 113;
v0x1c92410_114 .array/port v0x1c92410, 114;
E_0x1c91af0/28 .event edge, v0x1c92410_111, v0x1c92410_112, v0x1c92410_113, v0x1c92410_114;
v0x1c92410_115 .array/port v0x1c92410, 115;
v0x1c92410_116 .array/port v0x1c92410, 116;
v0x1c92410_117 .array/port v0x1c92410, 117;
v0x1c92410_118 .array/port v0x1c92410, 118;
E_0x1c91af0/29 .event edge, v0x1c92410_115, v0x1c92410_116, v0x1c92410_117, v0x1c92410_118;
v0x1c92410_119 .array/port v0x1c92410, 119;
v0x1c92410_120 .array/port v0x1c92410, 120;
v0x1c92410_121 .array/port v0x1c92410, 121;
v0x1c92410_122 .array/port v0x1c92410, 122;
E_0x1c91af0/30 .event edge, v0x1c92410_119, v0x1c92410_120, v0x1c92410_121, v0x1c92410_122;
v0x1c92410_123 .array/port v0x1c92410, 123;
v0x1c92410_124 .array/port v0x1c92410, 124;
v0x1c92410_125 .array/port v0x1c92410, 125;
v0x1c92410_126 .array/port v0x1c92410, 126;
E_0x1c91af0/31 .event edge, v0x1c92410_123, v0x1c92410_124, v0x1c92410_125, v0x1c92410_126;
v0x1c92410_127 .array/port v0x1c92410, 127;
v0x1c92410_128 .array/port v0x1c92410, 128;
v0x1c92410_129 .array/port v0x1c92410, 129;
v0x1c92410_130 .array/port v0x1c92410, 130;
E_0x1c91af0/32 .event edge, v0x1c92410_127, v0x1c92410_128, v0x1c92410_129, v0x1c92410_130;
v0x1c92410_131 .array/port v0x1c92410, 131;
v0x1c92410_132 .array/port v0x1c92410, 132;
v0x1c92410_133 .array/port v0x1c92410, 133;
v0x1c92410_134 .array/port v0x1c92410, 134;
E_0x1c91af0/33 .event edge, v0x1c92410_131, v0x1c92410_132, v0x1c92410_133, v0x1c92410_134;
v0x1c92410_135 .array/port v0x1c92410, 135;
v0x1c92410_136 .array/port v0x1c92410, 136;
v0x1c92410_137 .array/port v0x1c92410, 137;
v0x1c92410_138 .array/port v0x1c92410, 138;
E_0x1c91af0/34 .event edge, v0x1c92410_135, v0x1c92410_136, v0x1c92410_137, v0x1c92410_138;
v0x1c92410_139 .array/port v0x1c92410, 139;
v0x1c92410_140 .array/port v0x1c92410, 140;
v0x1c92410_141 .array/port v0x1c92410, 141;
v0x1c92410_142 .array/port v0x1c92410, 142;
E_0x1c91af0/35 .event edge, v0x1c92410_139, v0x1c92410_140, v0x1c92410_141, v0x1c92410_142;
v0x1c92410_143 .array/port v0x1c92410, 143;
v0x1c92410_144 .array/port v0x1c92410, 144;
v0x1c92410_145 .array/port v0x1c92410, 145;
v0x1c92410_146 .array/port v0x1c92410, 146;
E_0x1c91af0/36 .event edge, v0x1c92410_143, v0x1c92410_144, v0x1c92410_145, v0x1c92410_146;
v0x1c92410_147 .array/port v0x1c92410, 147;
v0x1c92410_148 .array/port v0x1c92410, 148;
v0x1c92410_149 .array/port v0x1c92410, 149;
v0x1c92410_150 .array/port v0x1c92410, 150;
E_0x1c91af0/37 .event edge, v0x1c92410_147, v0x1c92410_148, v0x1c92410_149, v0x1c92410_150;
v0x1c92410_151 .array/port v0x1c92410, 151;
v0x1c92410_152 .array/port v0x1c92410, 152;
v0x1c92410_153 .array/port v0x1c92410, 153;
v0x1c92410_154 .array/port v0x1c92410, 154;
E_0x1c91af0/38 .event edge, v0x1c92410_151, v0x1c92410_152, v0x1c92410_153, v0x1c92410_154;
v0x1c92410_155 .array/port v0x1c92410, 155;
v0x1c92410_156 .array/port v0x1c92410, 156;
v0x1c92410_157 .array/port v0x1c92410, 157;
v0x1c92410_158 .array/port v0x1c92410, 158;
E_0x1c91af0/39 .event edge, v0x1c92410_155, v0x1c92410_156, v0x1c92410_157, v0x1c92410_158;
v0x1c92410_159 .array/port v0x1c92410, 159;
v0x1c92410_160 .array/port v0x1c92410, 160;
v0x1c92410_161 .array/port v0x1c92410, 161;
v0x1c92410_162 .array/port v0x1c92410, 162;
E_0x1c91af0/40 .event edge, v0x1c92410_159, v0x1c92410_160, v0x1c92410_161, v0x1c92410_162;
v0x1c92410_163 .array/port v0x1c92410, 163;
v0x1c92410_164 .array/port v0x1c92410, 164;
v0x1c92410_165 .array/port v0x1c92410, 165;
v0x1c92410_166 .array/port v0x1c92410, 166;
E_0x1c91af0/41 .event edge, v0x1c92410_163, v0x1c92410_164, v0x1c92410_165, v0x1c92410_166;
v0x1c92410_167 .array/port v0x1c92410, 167;
v0x1c92410_168 .array/port v0x1c92410, 168;
v0x1c92410_169 .array/port v0x1c92410, 169;
v0x1c92410_170 .array/port v0x1c92410, 170;
E_0x1c91af0/42 .event edge, v0x1c92410_167, v0x1c92410_168, v0x1c92410_169, v0x1c92410_170;
v0x1c92410_171 .array/port v0x1c92410, 171;
v0x1c92410_172 .array/port v0x1c92410, 172;
v0x1c92410_173 .array/port v0x1c92410, 173;
v0x1c92410_174 .array/port v0x1c92410, 174;
E_0x1c91af0/43 .event edge, v0x1c92410_171, v0x1c92410_172, v0x1c92410_173, v0x1c92410_174;
v0x1c92410_175 .array/port v0x1c92410, 175;
v0x1c92410_176 .array/port v0x1c92410, 176;
v0x1c92410_177 .array/port v0x1c92410, 177;
v0x1c92410_178 .array/port v0x1c92410, 178;
E_0x1c91af0/44 .event edge, v0x1c92410_175, v0x1c92410_176, v0x1c92410_177, v0x1c92410_178;
v0x1c92410_179 .array/port v0x1c92410, 179;
v0x1c92410_180 .array/port v0x1c92410, 180;
v0x1c92410_181 .array/port v0x1c92410, 181;
v0x1c92410_182 .array/port v0x1c92410, 182;
E_0x1c91af0/45 .event edge, v0x1c92410_179, v0x1c92410_180, v0x1c92410_181, v0x1c92410_182;
v0x1c92410_183 .array/port v0x1c92410, 183;
v0x1c92410_184 .array/port v0x1c92410, 184;
v0x1c92410_185 .array/port v0x1c92410, 185;
v0x1c92410_186 .array/port v0x1c92410, 186;
E_0x1c91af0/46 .event edge, v0x1c92410_183, v0x1c92410_184, v0x1c92410_185, v0x1c92410_186;
v0x1c92410_187 .array/port v0x1c92410, 187;
v0x1c92410_188 .array/port v0x1c92410, 188;
v0x1c92410_189 .array/port v0x1c92410, 189;
v0x1c92410_190 .array/port v0x1c92410, 190;
E_0x1c91af0/47 .event edge, v0x1c92410_187, v0x1c92410_188, v0x1c92410_189, v0x1c92410_190;
v0x1c92410_191 .array/port v0x1c92410, 191;
v0x1c92410_192 .array/port v0x1c92410, 192;
v0x1c92410_193 .array/port v0x1c92410, 193;
v0x1c92410_194 .array/port v0x1c92410, 194;
E_0x1c91af0/48 .event edge, v0x1c92410_191, v0x1c92410_192, v0x1c92410_193, v0x1c92410_194;
v0x1c92410_195 .array/port v0x1c92410, 195;
v0x1c92410_196 .array/port v0x1c92410, 196;
v0x1c92410_197 .array/port v0x1c92410, 197;
v0x1c92410_198 .array/port v0x1c92410, 198;
E_0x1c91af0/49 .event edge, v0x1c92410_195, v0x1c92410_196, v0x1c92410_197, v0x1c92410_198;
v0x1c92410_199 .array/port v0x1c92410, 199;
v0x1c92410_200 .array/port v0x1c92410, 200;
v0x1c92410_201 .array/port v0x1c92410, 201;
v0x1c92410_202 .array/port v0x1c92410, 202;
E_0x1c91af0/50 .event edge, v0x1c92410_199, v0x1c92410_200, v0x1c92410_201, v0x1c92410_202;
v0x1c92410_203 .array/port v0x1c92410, 203;
v0x1c92410_204 .array/port v0x1c92410, 204;
v0x1c92410_205 .array/port v0x1c92410, 205;
v0x1c92410_206 .array/port v0x1c92410, 206;
E_0x1c91af0/51 .event edge, v0x1c92410_203, v0x1c92410_204, v0x1c92410_205, v0x1c92410_206;
v0x1c92410_207 .array/port v0x1c92410, 207;
v0x1c92410_208 .array/port v0x1c92410, 208;
v0x1c92410_209 .array/port v0x1c92410, 209;
v0x1c92410_210 .array/port v0x1c92410, 210;
E_0x1c91af0/52 .event edge, v0x1c92410_207, v0x1c92410_208, v0x1c92410_209, v0x1c92410_210;
v0x1c92410_211 .array/port v0x1c92410, 211;
v0x1c92410_212 .array/port v0x1c92410, 212;
v0x1c92410_213 .array/port v0x1c92410, 213;
v0x1c92410_214 .array/port v0x1c92410, 214;
E_0x1c91af0/53 .event edge, v0x1c92410_211, v0x1c92410_212, v0x1c92410_213, v0x1c92410_214;
v0x1c92410_215 .array/port v0x1c92410, 215;
v0x1c92410_216 .array/port v0x1c92410, 216;
v0x1c92410_217 .array/port v0x1c92410, 217;
v0x1c92410_218 .array/port v0x1c92410, 218;
E_0x1c91af0/54 .event edge, v0x1c92410_215, v0x1c92410_216, v0x1c92410_217, v0x1c92410_218;
v0x1c92410_219 .array/port v0x1c92410, 219;
v0x1c92410_220 .array/port v0x1c92410, 220;
v0x1c92410_221 .array/port v0x1c92410, 221;
v0x1c92410_222 .array/port v0x1c92410, 222;
E_0x1c91af0/55 .event edge, v0x1c92410_219, v0x1c92410_220, v0x1c92410_221, v0x1c92410_222;
v0x1c92410_223 .array/port v0x1c92410, 223;
v0x1c92410_224 .array/port v0x1c92410, 224;
v0x1c92410_225 .array/port v0x1c92410, 225;
v0x1c92410_226 .array/port v0x1c92410, 226;
E_0x1c91af0/56 .event edge, v0x1c92410_223, v0x1c92410_224, v0x1c92410_225, v0x1c92410_226;
v0x1c92410_227 .array/port v0x1c92410, 227;
v0x1c92410_228 .array/port v0x1c92410, 228;
v0x1c92410_229 .array/port v0x1c92410, 229;
v0x1c92410_230 .array/port v0x1c92410, 230;
E_0x1c91af0/57 .event edge, v0x1c92410_227, v0x1c92410_228, v0x1c92410_229, v0x1c92410_230;
v0x1c92410_231 .array/port v0x1c92410, 231;
v0x1c92410_232 .array/port v0x1c92410, 232;
v0x1c92410_233 .array/port v0x1c92410, 233;
v0x1c92410_234 .array/port v0x1c92410, 234;
E_0x1c91af0/58 .event edge, v0x1c92410_231, v0x1c92410_232, v0x1c92410_233, v0x1c92410_234;
v0x1c92410_235 .array/port v0x1c92410, 235;
v0x1c92410_236 .array/port v0x1c92410, 236;
v0x1c92410_237 .array/port v0x1c92410, 237;
v0x1c92410_238 .array/port v0x1c92410, 238;
E_0x1c91af0/59 .event edge, v0x1c92410_235, v0x1c92410_236, v0x1c92410_237, v0x1c92410_238;
v0x1c92410_239 .array/port v0x1c92410, 239;
v0x1c92410_240 .array/port v0x1c92410, 240;
v0x1c92410_241 .array/port v0x1c92410, 241;
v0x1c92410_242 .array/port v0x1c92410, 242;
E_0x1c91af0/60 .event edge, v0x1c92410_239, v0x1c92410_240, v0x1c92410_241, v0x1c92410_242;
v0x1c92410_243 .array/port v0x1c92410, 243;
v0x1c92410_244 .array/port v0x1c92410, 244;
v0x1c92410_245 .array/port v0x1c92410, 245;
v0x1c92410_246 .array/port v0x1c92410, 246;
E_0x1c91af0/61 .event edge, v0x1c92410_243, v0x1c92410_244, v0x1c92410_245, v0x1c92410_246;
v0x1c92410_247 .array/port v0x1c92410, 247;
v0x1c92410_248 .array/port v0x1c92410, 248;
v0x1c92410_249 .array/port v0x1c92410, 249;
v0x1c92410_250 .array/port v0x1c92410, 250;
E_0x1c91af0/62 .event edge, v0x1c92410_247, v0x1c92410_248, v0x1c92410_249, v0x1c92410_250;
v0x1c92410_251 .array/port v0x1c92410, 251;
v0x1c92410_252 .array/port v0x1c92410, 252;
v0x1c92410_253 .array/port v0x1c92410, 253;
v0x1c92410_254 .array/port v0x1c92410, 254;
E_0x1c91af0/63 .event edge, v0x1c92410_251, v0x1c92410_252, v0x1c92410_253, v0x1c92410_254;
v0x1c92410_255 .array/port v0x1c92410, 255;
v0x1c92410_256 .array/port v0x1c92410, 256;
E_0x1c91af0/64 .event edge, v0x1c92410_255, v0x1c92410_256, v0x1c94d50_0;
E_0x1c91af0 .event/or E_0x1c91af0/0, E_0x1c91af0/1, E_0x1c91af0/2, E_0x1c91af0/3, E_0x1c91af0/4, E_0x1c91af0/5, E_0x1c91af0/6, E_0x1c91af0/7, E_0x1c91af0/8, E_0x1c91af0/9, E_0x1c91af0/10, E_0x1c91af0/11, E_0x1c91af0/12, E_0x1c91af0/13, E_0x1c91af0/14, E_0x1c91af0/15, E_0x1c91af0/16, E_0x1c91af0/17, E_0x1c91af0/18, E_0x1c91af0/19, E_0x1c91af0/20, E_0x1c91af0/21, E_0x1c91af0/22, E_0x1c91af0/23, E_0x1c91af0/24, E_0x1c91af0/25, E_0x1c91af0/26, E_0x1c91af0/27, E_0x1c91af0/28, E_0x1c91af0/29, E_0x1c91af0/30, E_0x1c91af0/31, E_0x1c91af0/32, E_0x1c91af0/33, E_0x1c91af0/34, E_0x1c91af0/35, E_0x1c91af0/36, E_0x1c91af0/37, E_0x1c91af0/38, E_0x1c91af0/39, E_0x1c91af0/40, E_0x1c91af0/41, E_0x1c91af0/42, E_0x1c91af0/43, E_0x1c91af0/44, E_0x1c91af0/45, E_0x1c91af0/46, E_0x1c91af0/47, E_0x1c91af0/48, E_0x1c91af0/49, E_0x1c91af0/50, E_0x1c91af0/51, E_0x1c91af0/52, E_0x1c91af0/53, E_0x1c91af0/54, E_0x1c91af0/55, E_0x1c91af0/56, E_0x1c91af0/57, E_0x1c91af0/58, E_0x1c91af0/59, E_0x1c91af0/60, E_0x1c91af0/61, E_0x1c91af0/62, E_0x1c91af0/63, E_0x1c91af0/64;
S_0x1c94e90 .scope module, "j" "jump" 5 151, 2 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0x1c958c0_0 .net "PC", 31 0, v0x1c95670_0;  alias, 1 drivers
v0x1c959a0_0 .net "PCCon", 31 0, v0x1c9aec0_0;  alias, 1 drivers
v0x1c95a70_0 .var "PCHigh", 3 0;
v0x1c95b40_0 .var "PCLow", 27 0;
v0x1c95c20_0 .var "PCNew", 31 0;
v0x1c95d30_0 .net "PCPlus4", 31 0, v0x1c90dd0_0;  alias, 1 drivers
v0x1c95e20_0 .net "instr", 31 0, v0x1c90d00_0;  alias, 1 drivers
v0x1c95f30_0 .net "jump", 0 0, v0x1c8a7f0_0;  alias, 1 drivers
E_0x1c95110 .event edge, v0x1c8d940_0, v0x1c8afd0_0, v0x1c95b40_0, v0x1c95a70_0;
S_0x1c95180 .scope module, "mux" "mux" 2 11, 3 1 0, S_0x1c94e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1c95490_0 .net "in1", 31 0, v0x1c9aec0_0;  alias, 1 drivers
v0x1c95590_0 .net "in2", 31 0, v0x1c95c20_0;  1 drivers
v0x1c95670_0 .var "out", 31 0;
v0x1c95760_0 .net "select", 0 0, v0x1c8a7f0_0;  alias, 1 drivers
E_0x1c95410 .event edge, v0x1c8a7f0_0, v0x1c95490_0, v0x1c95590_0;
S_0x1c96080 .scope module, "mem_reg" "mem_reg" 5 284, 15 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "aluoute"
    .port_info 2 /INPUT 32 "writedatae"
    .port_info 3 /INPUT 1 "regwritee"
    .port_info 4 /INPUT 1 "memtorege"
    .port_info 5 /INPUT 1 "memwritee"
    .port_info 6 /INPUT 5 "writerege"
    .port_info 7 /INPUT 32 "pcplus4e"
    .port_info 8 /INPUT 1 "jumplinke"
    .port_info 9 /OUTPUT 1 "regwrite"
    .port_info 10 /OUTPUT 1 "memtoreg"
    .port_info 11 /OUTPUT 1 "memwrite"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /OUTPUT 5 "writereg"
    .port_info 15 /OUTPUT 32 "pcplus4"
    .port_info 16 /OUTPUT 1 "jumplink"
v0x1c96480_0 .var "aluout", 31 0;
v0x1c96560_0 .net "aluoute", 31 0, v0x1c89dd0_0;  alias, 1 drivers
v0x1c96630_0 .net "clk", 0 0, v0x1ca4300_0;  alias, 1 drivers
v0x1c96790_0 .var "jumplink", 0 0;
v0x1c96830_0 .net "jumplinke", 0 0, v0x1c8d3c0_0;  alias, 1 drivers
v0x1c968d0_0 .var "memtoreg", 0 0;
v0x1c969a0_0 .net "memtorege", 0 0, v0x1c8d5c0_0;  alias, 1 drivers
v0x1c96a90_0 .var "memwrite", 0 0;
v0x1c96b30_0 .net "memwritee", 0 0, v0x1c8d730_0;  alias, 1 drivers
v0x1c96c90_0 .var "pcplus4", 31 0;
v0x1c96d30_0 .net "pcplus4e", 31 0, v0x1c8d8a0_0;  alias, 1 drivers
v0x1c96e00_0 .var "regwrite", 0 0;
v0x1c96ed0_0 .net "regwritee", 0 0, v0x1c8e1a0_0;  alias, 1 drivers
v0x1c96f70_0 .var "writedata", 31 0;
v0x1c97010_0 .net "writedatae", 31 0, v0x1c992a0_0;  alias, 1 drivers
v0x1c970b0_0 .var "writereg", 4 0;
v0x1c97180_0 .net "writerege", 4 0, v0x1c98240_0;  alias, 1 drivers
S_0x1c97540 .scope module, "multi" "idmultipurpose" 5 219, 6 13 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst_low_16"
    .port_info 1 /INPUT 32 "PCPlus4D"
    .port_info 2 /OUTPUT 32 "PCBranchD"
v0x1c97780_0 .var "PCBranchD", 31 0;
v0x1c97880_0 .net "PCPlus4D", 31 0, v0x1c90dd0_0;  alias, 1 drivers
v0x1c97940_0 .net "inst_low_16", 15 0, L_0x1ca4f90;  1 drivers
v0x1c97a30_0 .var "left_shift", 31 0;
v0x1c97b10_0 .var "temp", 31 0;
E_0x1c97710 .event edge, v0x1c97940_0, v0x1c97b10_0, v0x1c97a30_0, v0x1c8d940_0;
S_0x1c97cc0 .scope module, "mux_ex1" "threemux5" 5 258, 3 45 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 5 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 5 "out"
v0x1c97f80_0 .net "in1", 4 0, v0x1c8e4b0_0;  alias, 1 drivers
v0x1c980b0_0 .net "in2", 4 0, v0x1c8da00_0;  alias, 1 drivers
v0x1c98170_0 .net "in3", 4 0, v0x1ca4260_0;  1 drivers
v0x1c98240_0 .var "out", 4 0;
v0x1c98350_0 .net "select", 1 0, v0x1c8dfd0_0;  alias, 1 drivers
E_0x1c97f10 .event edge, v0x1c8dfd0_0, v0x1c8e4b0_0, v0x1c8da00_0, v0x1c98170_0;
S_0x1c984e0 .scope module, "mux_ex2" "threemux" 5 263, 3 59 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x1c987c0_0 .net "in1", 31 0, v0x1c8dae0_0;  alias, 1 drivers
v0x1c988d0_0 .net "in2", 31 0, v0x1c9bc90_0;  alias, 1 drivers
v0x1c98990_0 .net "in3", 31 0, v0x1c96480_0;  alias, 1 drivers
v0x1c98ab0_0 .var "out", 31 0;
v0x1c98b70_0 .net "select", 1 0, v0x1c8f3f0_0;  alias, 1 drivers
E_0x1c98730 .event edge, v0x1c8f3f0_0, v0x1c8dae0_0, v0x1c988d0_0, v0x1c8bfb0_0;
S_0x1c98d10 .scope module, "mux_ex3" "threemux" 5 268, 3 59 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x1c98ff0_0 .net "in1", 31 0, v0x1c8dd30_0;  alias, 1 drivers
v0x1c99100_0 .net "in2", 31 0, v0x1c9bc90_0;  alias, 1 drivers
v0x1c991d0_0 .net "in3", 31 0, v0x1c96480_0;  alias, 1 drivers
v0x1c992a0_0 .var "out", 31 0;
v0x1c99370_0 .net "select", 1 0, v0x1c8f5a0_0;  alias, 1 drivers
E_0x1c98f60 .event edge, v0x1c8f5a0_0, v0x1c8dd30_0, v0x1c988d0_0, v0x1c8bfb0_0;
S_0x1c99510 .scope module, "mux_ex4" "mux" 5 273, 3 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1c997d0_0 .net "in1", 31 0, v0x1c992a0_0;  alias, 1 drivers
v0x1c99900_0 .net "in2", 31 0, v0x1c8e670_0;  alias, 1 drivers
v0x1c999c0_0 .var "out", 31 0;
v0x1c99ac0_0 .net "select", 0 0, v0x1c8cfc0_0;  alias, 1 drivers
E_0x1c99750 .event edge, v0x1c8cfc0_0, v0x1c97010_0, v0x1c8e670_0;
S_0x1c99be0 .scope module, "mux_id1" "mux" 5 211, 3 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1c99f20_0 .net "in1", 31 0, L_0x1ca4af0;  alias, 1 drivers
v0x1c9a030_0 .net "in2", 31 0, v0x1c96480_0;  alias, 1 drivers
v0x1c9a180_0 .var "out", 31 0;
v0x1c9a240_0 .net "select", 0 0, v0x1c8f320_0;  alias, 1 drivers
E_0x1c99ec0 .event edge, v0x1c8f320_0, v0x1c8dc90_0, v0x1c8bfb0_0;
S_0x1c9a3a0 .scope module, "mux_id2" "mux" 5 215, 3 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1c9a610_0 .net "in1", 31 0, L_0x1ca4b60;  alias, 1 drivers
v0x1c9a720_0 .net "in2", 31 0, v0x1c96480_0;  alias, 1 drivers
v0x1c9a7c0_0 .var "out", 31 0;
v0x1c9a8b0_0 .net "select", 0 0, v0x1c8f490_0;  alias, 1 drivers
E_0x1c9a590 .event edge, v0x1c8f490_0, v0x1c8de10_0, v0x1c8bfb0_0;
S_0x1c9aa10 .scope module, "mux_if" "mux_ini" 5 159, 3 25 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1c9acd0_0 .net "in1", 31 0, v0x1c898f0_0;  alias, 1 drivers
v0x1c9ae00_0 .net "in2", 31 0, v0x1c97780_0;  alias, 1 drivers
v0x1c9aec0_0 .var "out", 31 0;
v0x1c9afe0_0 .net "select", 0 0, L_0x1ca4780;  1 drivers
E_0x1c9ac50 .event edge, v0x1c9afe0_0, v0x1c898f0_0, v0x1c97780_0;
S_0x1c9b100 .scope module, "mux_wb" "mux" 5 328, 3 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1c9b3c0_0 .net "in1", 31 0, v0x1c9e880_0;  alias, 1 drivers
v0x1c9b4c0_0 .net "in2", 31 0, v0x1c9f060_0;  alias, 1 drivers
v0x1c9b5a0_0 .var "out", 31 0;
v0x1c9b690_0 .net "select", 0 0, v0x1c9eca0_0;  alias, 1 drivers
E_0x1c9b340 .event edge, v0x1c9b690_0, v0x1c9b3c0_0, v0x1c9b4c0_0;
S_0x1c9b800 .scope module, "mux_wb2" "mux" 5 332, 3 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1c9bac0_0 .net "in1", 31 0, v0x1c9b5a0_0;  alias, 1 drivers
v0x1c9bbd0_0 .net "in2", 31 0, v0x1c9ee60_0;  alias, 1 drivers
v0x1c9bc90_0 .var "out", 31 0;
v0x1c9bdb0_0 .net "select", 0 0, v0x1c9eae0_0;  alias, 1 drivers
E_0x1c9ba40 .event edge, v0x1c9bdb0_0, v0x1c9b5a0_0, v0x1c9bbd0_0;
S_0x1c9bef0 .scope module, "muxnew" "mux" 5 153, 3 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1c9c1b0_0 .net "in1", 31 0, v0x1c95670_0;  alias, 1 drivers
v0x1c9c2e0_0 .net "in2", 31 0, L_0x1ca4af0;  alias, 1 drivers
v0x1c9c3f0_0 .var "out", 31 0;
v0x1c9c490_0 .net "select", 0 0, v0x1c8a9c0_0;  alias, 1 drivers
E_0x1c9c130 .event edge, v0x1c8a9c0_0, v0x1c95670_0, v0x1c8dc90_0;
S_0x1c9c5d0 .scope module, "registers" "registers" 5 200, 16 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read_reg_1"
    .port_info 2 /INPUT 5 "read_reg_2"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 1 "JumpReg"
    .port_info 6 /INPUT 1 "reg_write"
    .port_info 7 /OUTPUT 32 "read_data_1"
    .port_info 8 /OUTPUT 32 "read_data_2"
    .port_info 9 /OUTPUT 32 "sys_call_reg"
    .port_info 10 /OUTPUT 32 "std_out_address"
L_0x1ca4af0 .functor BUFZ 32, v0x1c9cd90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ca4b60 .functor BUFZ 32, v0x1c9ce50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ca4c60 .functor BUFZ 32, v0x1c9db50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1c9cb00_0 .net "JumpReg", 0 0, v0x1c8a9c0_0;  alias, 1 drivers
v0x1c9cc10_0 .var "a0", 31 0;
v0x1c9ccf0_0 .net "clk", 0 0, v0x1ca4300_0;  alias, 1 drivers
v0x1c9cd90_0 .var "data1", 31 0;
v0x1c9ce50_0 .var "data2", 31 0;
v0x1c9cf80_0 .net "read_data_1", 31 0, L_0x1ca4af0;  alias, 1 drivers
v0x1c9d040_0 .net "read_data_2", 31 0, L_0x1ca4b60;  alias, 1 drivers
v0x1c9d150_0 .net "read_reg_1", 4 0, L_0x1ca4d40;  1 drivers
v0x1c9d230_0 .net "read_reg_2", 4 0, L_0x1ca4ef0;  1 drivers
v0x1c9d3a0_0 .net "reg_write", 0 0, v0x1c9f200_0;  alias, 1 drivers
v0x1c9d440 .array "register_file", 0 31, 31 0;
v0x1c9d9f0_0 .net "std_out_address", 31 0, v0x1c9cc10_0;  alias, 1 drivers
v0x1c9dab0_0 .net "sys_call_reg", 31 0, L_0x1ca4c60;  alias, 1 drivers
v0x1c9db50_0 .var "v0", 31 0;
v0x1c9dc10_0 .net "write_data", 31 0, v0x1c9bc90_0;  alias, 1 drivers
v0x1c9dcd0_0 .net "write_reg", 4 0, v0x1c9f390_0;  alias, 1 drivers
E_0x1c9c910/0 .event edge, v0x1c90190_0, v0x1c9d150_0, v0x1c988d0_0, v0x1c9d230_0;
v0x1c9d440_0 .array/port v0x1c9d440, 0;
v0x1c9d440_1 .array/port v0x1c9d440, 1;
v0x1c9d440_2 .array/port v0x1c9d440, 2;
v0x1c9d440_3 .array/port v0x1c9d440, 3;
E_0x1c9c910/1 .event edge, v0x1c9d440_0, v0x1c9d440_1, v0x1c9d440_2, v0x1c9d440_3;
v0x1c9d440_4 .array/port v0x1c9d440, 4;
v0x1c9d440_5 .array/port v0x1c9d440, 5;
v0x1c9d440_6 .array/port v0x1c9d440, 6;
v0x1c9d440_7 .array/port v0x1c9d440, 7;
E_0x1c9c910/2 .event edge, v0x1c9d440_4, v0x1c9d440_5, v0x1c9d440_6, v0x1c9d440_7;
v0x1c9d440_8 .array/port v0x1c9d440, 8;
v0x1c9d440_9 .array/port v0x1c9d440, 9;
v0x1c9d440_10 .array/port v0x1c9d440, 10;
v0x1c9d440_11 .array/port v0x1c9d440, 11;
E_0x1c9c910/3 .event edge, v0x1c9d440_8, v0x1c9d440_9, v0x1c9d440_10, v0x1c9d440_11;
v0x1c9d440_12 .array/port v0x1c9d440, 12;
v0x1c9d440_13 .array/port v0x1c9d440, 13;
v0x1c9d440_14 .array/port v0x1c9d440, 14;
v0x1c9d440_15 .array/port v0x1c9d440, 15;
E_0x1c9c910/4 .event edge, v0x1c9d440_12, v0x1c9d440_13, v0x1c9d440_14, v0x1c9d440_15;
v0x1c9d440_16 .array/port v0x1c9d440, 16;
v0x1c9d440_17 .array/port v0x1c9d440, 17;
v0x1c9d440_18 .array/port v0x1c9d440, 18;
v0x1c9d440_19 .array/port v0x1c9d440, 19;
E_0x1c9c910/5 .event edge, v0x1c9d440_16, v0x1c9d440_17, v0x1c9d440_18, v0x1c9d440_19;
v0x1c9d440_20 .array/port v0x1c9d440, 20;
v0x1c9d440_21 .array/port v0x1c9d440, 21;
v0x1c9d440_22 .array/port v0x1c9d440, 22;
v0x1c9d440_23 .array/port v0x1c9d440, 23;
E_0x1c9c910/6 .event edge, v0x1c9d440_20, v0x1c9d440_21, v0x1c9d440_22, v0x1c9d440_23;
v0x1c9d440_24 .array/port v0x1c9d440, 24;
v0x1c9d440_25 .array/port v0x1c9d440, 25;
v0x1c9d440_26 .array/port v0x1c9d440, 26;
v0x1c9d440_27 .array/port v0x1c9d440, 27;
E_0x1c9c910/7 .event edge, v0x1c9d440_24, v0x1c9d440_25, v0x1c9d440_26, v0x1c9d440_27;
v0x1c9d440_28 .array/port v0x1c9d440, 28;
v0x1c9d440_29 .array/port v0x1c9d440, 29;
v0x1c9d440_30 .array/port v0x1c9d440, 30;
v0x1c9d440_31 .array/port v0x1c9d440, 31;
E_0x1c9c910/8 .event edge, v0x1c9d440_28, v0x1c9d440_29, v0x1c9d440_30, v0x1c9d440_31;
E_0x1c9c910 .event/or E_0x1c9c910/0, E_0x1c9c910/1, E_0x1c9c910/2, E_0x1c9c910/3, E_0x1c9c910/4, E_0x1c9c910/5, E_0x1c9c910/6, E_0x1c9c910/7, E_0x1c9c910/8;
E_0x1c9caa0 .event posedge, v0x1c8a9c0_0;
S_0x1c9df60 .scope module, "smd" "SignImmD" 5 222, 6 6 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "SignImmD"
v0x1c9e1c0_0 .var "SignImmD", 31 0;
v0x1c9e2d0_0 .net "instr", 31 0, v0x1c90d00_0;  alias, 1 drivers
v0x1c9e370_0 .net "temp", 15 0, L_0x1ca5030;  1 drivers
E_0x1c9e140 .event edge, v0x1c8afd0_0, v0x1c9e370_0;
L_0x1ca5030 .part v0x1c90d00_0, 0, 16;
S_0x1c9e4c0 .scope module, "wb" "wb_reg" 5 313, 17 1 0, S_0x1c89270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rdm"
    .port_info 2 /INPUT 32 "aluoutm"
    .port_info 3 /INPUT 1 "regwritem"
    .port_info 4 /INPUT 1 "memtoregm"
    .port_info 5 /INPUT 5 "writeregm"
    .port_info 6 /INPUT 32 "pcplus4m"
    .port_info 7 /INPUT 1 "jumplinkm"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "memtoreg"
    .port_info 10 /OUTPUT 32 "rd"
    .port_info 11 /OUTPUT 32 "aluout"
    .port_info 12 /OUTPUT 5 "writereg"
    .port_info 13 /OUTPUT 32 "pcplus4"
    .port_info 14 /OUTPUT 1 "jumplink"
v0x1c9e880_0 .var "aluout", 31 0;
v0x1c9e970_0 .net "aluoutm", 31 0, v0x1c96480_0;  alias, 1 drivers
v0x1c9ea10_0 .net "clk", 0 0, v0x1ca4300_0;  alias, 1 drivers
v0x1c9eae0_0 .var "jumplink", 0 0;
v0x1c9ebb0_0 .net "jumplinkm", 0 0, v0x1c96790_0;  alias, 1 drivers
v0x1c9eca0_0 .var "memtoreg", 0 0;
v0x1c9ed70_0 .net "memtoregm", 0 0, v0x1c968d0_0;  alias, 1 drivers
v0x1c9ee60_0 .var "pcplus4", 31 0;
v0x1c9ef00_0 .net "pcplus4m", 31 0, v0x1c96c90_0;  alias, 1 drivers
v0x1c9f060_0 .var "rd", 31 0;
v0x1c9f130_0 .net "rdm", 31 0, L_0x1cb5380;  alias, 1 drivers
v0x1c9f200_0 .var "regwrite", 0 0;
v0x1c9f2a0_0 .net "regwritem", 0 0, v0x1c96e00_0;  alias, 1 drivers
v0x1c9f390_0 .var "writereg", 4 0;
v0x1c9f480_0 .net "writeregm", 4 0, v0x1c970b0_0;  alias, 1 drivers
    .scope S_0x1bacc70;
T_0 ;
    %wait E_0x1b7b680;
    %load/vec4 v0x1c88070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x1c604d0_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x1c87ea0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x1c87f80_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1bacaa0;
T_1 ;
    %wait E_0x1bd6560;
    %load/vec4 v0x1c88650_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1c88390_0, 0, 4;
    %load/vec4 v0x1c88710_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0x1c88460_0, 0, 28;
    %load/vec4 v0x1c88460_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1c88460_0, 0, 28;
    %load/vec4 v0x1c88390_0;
    %load/vec4 v0x1c88460_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1c88540_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1c32d00;
T_2 ;
    %pushi/vec4 202375176, 0, 32;
    %store/vec4 v0x1c88c50_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x1c32d00;
T_3 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0x1c88bb0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x1c32d00;
T_4 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0x1c88aa0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x1c32d00;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c88cf0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x1c32d00;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x1c66d40;
T_7 ;
    %wait E_0x1c88e30;
    %load/vec4 v0x1c89130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x1c88e90_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x1c88f90_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x1c89070_0, 0, 5;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1c95180;
T_8 ;
    %wait E_0x1c95410;
    %load/vec4 v0x1c95760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x1c95490_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x1c95590_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x1c95670_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1c94e90;
T_9 ;
    %wait E_0x1c95110;
    %load/vec4 v0x1c95d30_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1c95a70_0, 0, 4;
    %load/vec4 v0x1c95e20_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0x1c95b40_0, 0, 28;
    %load/vec4 v0x1c95b40_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1c95b40_0, 0, 28;
    %load/vec4 v0x1c95a70_0;
    %load/vec4 v0x1c95b40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1c95c20_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1c9bef0;
T_10 ;
    %wait E_0x1c9c130;
    %load/vec4 v0x1c9c490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x1c9c1b0_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x1c9c2e0_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x1c9c3f0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1c9aa10;
T_11 ;
    %pushi/vec4 4194352, 0, 32;
    %assign/vec4 v0x1c9aec0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x1c9aa10;
T_12 ;
    %wait E_0x1c9ac50;
    %load/vec4 v0x1c9afe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x1c9acd0_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x1c9ae00_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x1c9aec0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1c91220;
T_13 ;
    %pushi/vec4 4194352, 0, 32;
    %store/vec4 v0x1c91630_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x1c91220;
T_14 ;
    %wait E_0x1c8b9a0;
    %load/vec4 v0x1c91730_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x1c91550_0;
    %assign/vec4 v0x1c91630_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1c91630_0;
    %assign/vec4 v0x1c91630_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1c91870;
T_15 ;
    %vpi_call 14 12 "$readmemh", "hello.v", v0x1c92410 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x1c91870;
T_16 ;
    %wait E_0x1c91af0;
    %load/vec4 v0x1c94c60_0;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x1c92410, 4;
    %store/vec4 v0x1c94d50_0, 0, 32;
    %vpi_call 14 18 "$display", "Read Address: %x, regout = %x", v0x1c94c60_0, v0x1c94d50_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1c89520;
T_17 ;
    %wait E_0x1c89770;
    %load/vec4 v0x1c897f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1c898f0_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1c90970;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c90d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c90dd0_0, 0;
    %end;
    .thread T_18;
    .scope S_0x1c90970;
T_19 ;
    %wait E_0x1c8b9a0;
    %vpi_call 12 17 "$display", $time, " id posedgewrite " {0 0 0};
    %load/vec4 v0x1c91050_0;
    %nor/r;
    %load/vec4 v0x1c90c40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1c90f90_0;
    %assign/vec4 v0x1c90d00_0, 0;
    %load/vec4 v0x1c90ea0_0;
    %assign/vec4 v0x1c90dd0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1c91050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x1c90d00_0;
    %assign/vec4 v0x1c90d00_0, 0;
    %load/vec4 v0x1c90dd0_0;
    %assign/vec4 v0x1c90dd0_0, 0;
T_19.2 ;
T_19.1 ;
    %load/vec4 v0x1c90c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c90d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c90dd0_0, 0;
T_19.4 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1c8a130;
T_20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1c8ad50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8ab40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8ac00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8b270_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x1c8a130;
T_21 ;
    %wait E_0x1c8a4f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1c8ad50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8aa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8ab40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8ac00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8b270_0, 0, 1;
    %load/vec4 v0x1c8afd0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x1c8b0b0_0, 0, 6;
    %load/vec4 v0x1c8afd0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x1c8aef0_0, 0, 6;
    %vpi_call 8 56 "$display", $time, " control module: instruction being decoded: %x", v0x1c8afd0_0 {0 0 0};
    %load/vec4 v0x1c8b0b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %vpi_call 8 209 "$display", "%b: That's not a supported instruction!", v0x1c8b0b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %jmp T_21.13;
T_21.0 ;
    %vpi_call 8 59 "$display", "%b: ADDI", v0x1c8b0b0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %jmp T_21.13;
T_21.1 ;
    %vpi_call 8 66 "$display", "%b: ORI", v0x1c8b0b0_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a8b0_0, 0, 1;
    %jmp T_21.13;
T_21.2 ;
    %vpi_call 8 74 "$display", "%b: LW", v0x1c8b0b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8aa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ab40_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %jmp T_21.13;
T_21.3 ;
    %vpi_call 8 83 "$display", "%b: SW", v0x1c8b0b0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8a560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ac00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %jmp T_21.13;
T_21.4 ;
    %vpi_call 8 90 "$display", "%b: BEQ", v0x1c8b0b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8a720_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %jmp T_21.13;
T_21.5 ;
    %vpi_call 8 96 "$display", "%b: BNE", v0x1c8b0b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8a720_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %jmp T_21.13;
T_21.6 ;
    %vpi_call 8 102 "$display", "%b: J", v0x1c8b0b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %jmp T_21.13;
T_21.7 ;
    %vpi_call 8 106 "$display", "%b: JAL", v0x1c8b0b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8a8b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1c8ad50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %jmp T_21.13;
T_21.8 ;
    %vpi_call 8 114 "$display", "%b: ADDIU", v0x1c8b0b0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %jmp T_21.13;
T_21.9 ;
    %vpi_call 8 121 "$display", "%b: SLTIU", v0x1c8b0b0_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %jmp T_21.13;
T_21.10 ;
    %vpi_call 8 128 "$display", "%b: LUI", v0x1c8b0b0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %jmp T_21.13;
T_21.11 ;
    %vpi_call 8 135 "$display", "Special instruction detected: %x", v0x1c8afd0_0 {0 0 0};
    %vpi_call 8 136 "$display", "%b: SPECIAL", v0x1c8b0b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %load/vec4 v0x1c8aef0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %vpi_call 8 203 "$display", "funct: %b: That's not a supported funct!", v0x1c8aef0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %jmp T_21.24;
T_21.14 ;
    %vpi_call 8 140 "$display", "funct: %b: ADD", v0x1c8aef0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1c8ad50_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %jmp T_21.24;
T_21.15 ;
    %vpi_call 8 146 "$display", "%b: ADDU", v0x1c8aef0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1c8ad50_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %jmp T_21.24;
T_21.16 ;
    %vpi_call 8 152 "$display", "funct: %b: SUB", v0x1c8aef0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1c8ad50_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %jmp T_21.24;
T_21.17 ;
    %vpi_call 8 158 "$display", "funct: %b: AND", v0x1c8aef0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1c8ad50_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %jmp T_21.24;
T_21.18 ;
    %vpi_call 8 164 "$display", "funct: %b: OR", v0x1c8aef0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1c8ad50_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %jmp T_21.24;
T_21.19 ;
    %vpi_call 8 170 "$display", "funct: %b: SLT", v0x1c8aef0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1c8ad50_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1c8a640_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8ae30_0, 0, 1;
    %jmp T_21.24;
T_21.20 ;
    %vpi_call 8 176 "$display", "funct: %b: JR", v0x1c8aef0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8a9c0_0, 0, 1;
    %jmp T_21.24;
T_21.21 ;
    %vpi_call 8 180 "$display", "funct: %b: NOP", v0x1c8aef0_0 {0 0 0};
    %jmp T_21.24;
T_21.22 ;
    %vpi_call 8 183 "$display", "Syscall: vreg == %x", v0x1c8b330_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8b270_0, 0, 1;
    %vpi_call 8 185 "$display", "Syscall Wait", $time {0 0 0};
    %delay 40, 0;
    %vpi_call 8 187 "$display", "Syscall Start", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8b270_0, 0, 1;
    %load/vec4 v0x1c8b330_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %vpi_call 8 197 "$display", "vreg = %x, Syscall, but not a supported one!", v0x1c8b330_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8a7f0_0, 0, 1;
    %jmp T_21.27;
T_21.25 ;
    %vpi_call 8 191 "$display", "areg = %x", v0x1c8b190_0 {0 0 0};
    %vpi_call 8 193 "$display", "syscall puts %s", v0x1c8b190_0 {0 0 0};
    %jmp T_21.27;
T_21.27 ;
    %pop/vec4 1;
    %jmp T_21.24;
T_21.24 ;
    %pop/vec4 1;
    %jmp T_21.13;
T_21.13 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1c9c5d0;
T_22 ;
    %wait E_0x1c9caa0;
    %load/vec4 v0x1c9d150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1c9d440, 4;
    %store/vec4 v0x1c9cd90_0, 0, 32;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1c9c5d0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1c9d440, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c9cd90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c9ce50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c9db50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c9cc10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c9cd90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c9ce50_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x1c9c5d0;
T_24 ;
    %wait E_0x1c8b9a0;
    %load/vec4 v0x1c9d3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1c9dc10_0;
    %load/vec4 v0x1c9dcd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1c9d440, 4, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1c9c5d0;
T_25 ;
    %wait E_0x1c9c910;
    %load/vec4 v0x1c9dcd0_0;
    %load/vec4 v0x1c9d150_0;
    %cmp/e;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x1c9dc10_0;
    %assign/vec4 v0x1c9cd90_0, 0;
    %load/vec4 v0x1c9d230_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1c9d440, 4;
    %assign/vec4 v0x1c9ce50_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1c9dcd0_0;
    %load/vec4 v0x1c9d230_0;
    %cmp/e;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0x1c9d150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1c9d440, 4;
    %assign/vec4 v0x1c9cd90_0, 0;
    %load/vec4 v0x1c9dc10_0;
    %assign/vec4 v0x1c9ce50_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x1c9d150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1c9d440, 4;
    %assign/vec4 v0x1c9cd90_0, 0;
    %load/vec4 v0x1c9d230_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1c9d440, 4;
    %assign/vec4 v0x1c9ce50_0, 0;
T_25.3 ;
T_25.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1c9d440, 4;
    %store/vec4 v0x1c9db50_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1c9d440, 4;
    %store/vec4 v0x1c9cc10_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1c99be0;
T_26 ;
    %wait E_0x1c99ec0;
    %load/vec4 v0x1c9a240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v0x1c99f20_0;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x1c9a030_0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x1c9a180_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1c9a3a0;
T_27 ;
    %wait E_0x1c9a590;
    %load/vec4 v0x1c9a8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v0x1c9a610_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x1c9a720_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x1c9a7c0_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1c97540;
T_28 ;
    %wait E_0x1c97710;
    %load/vec4 v0x1c97940_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1c97940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1c97b10_0, 0;
    %load/vec4 v0x1c97b10_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x1c97a30_0, 0;
    %load/vec4 v0x1c97a30_0;
    %load/vec4 v0x1c97880_0;
    %add;
    %assign/vec4 v0x1c97780_0, 0;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1c9df60;
T_29 ;
    %wait E_0x1c9e140;
    %load/vec4 v0x1c9e2d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1c9e370_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1c9e1c0_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1c8c850;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c8dae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c8dd30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c8e670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c8e1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c8d5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c8d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c8cfc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1c8dfd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c8ce10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c8e310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c8e4b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c8da00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c8d8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c8d3c0_0, 0;
    %end;
    .thread T_30;
    .scope S_0x1c8c850;
T_31 ;
    %wait E_0x1c8b9a0;
    %load/vec4 v0x1c8d320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1c8e240_0;
    %assign/vec4 v0x1c8e1a0_0, 0;
    %load/vec4 v0x1c8d660_0;
    %assign/vec4 v0x1c8d5c0_0, 0;
    %load/vec4 v0x1c8d7d0_0;
    %assign/vec4 v0x1c8d730_0, 0;
    %load/vec4 v0x1c8d090_0;
    %assign/vec4 v0x1c8cfc0_0, 0;
    %load/vec4 v0x1c8e0b0_0;
    %assign/vec4 v0x1c8dfd0_0, 0;
    %load/vec4 v0x1c8cef0_0;
    %assign/vec4 v0x1c8ce10_0, 0;
    %load/vec4 v0x1c8dc90_0;
    %assign/vec4 v0x1c8dae0_0, 0;
    %load/vec4 v0x1c8de10_0;
    %assign/vec4 v0x1c8dd30_0, 0;
    %load/vec4 v0x1c8e750_0;
    %assign/vec4 v0x1c8e670_0, 0;
    %load/vec4 v0x1c8e3d0_0;
    %assign/vec4 v0x1c8e310_0, 0;
    %load/vec4 v0x1c8e590_0;
    %assign/vec4 v0x1c8e4b0_0, 0;
    %load/vec4 v0x1c8def0_0;
    %assign/vec4 v0x1c8da00_0, 0;
    %load/vec4 v0x1c8d940_0;
    %assign/vec4 v0x1c8d8a0_0, 0;
    %load/vec4 v0x1c8d460_0;
    %assign/vec4 v0x1c8d3c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c8e1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c8d5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c8d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c8cfc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1c8dfd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c8ce10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c8dae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c8dd30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c8e670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c8e310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c8e4b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c8da00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c8d8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c8d3c0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1c97cc0;
T_32 ;
    %wait E_0x1c97f10;
    %load/vec4 v0x1c98350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %vpi_call 3 55 "$display", "Error in threemux" {0 0 0};
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0x1c97f80_0;
    %store/vec4 v0x1c98240_0, 0, 5;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0x1c980b0_0;
    %store/vec4 v0x1c98240_0, 0, 5;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0x1c98170_0;
    %store/vec4 v0x1c98240_0, 0, 5;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1c984e0;
T_33 ;
    %wait E_0x1c98730;
    %load/vec4 v0x1c98b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux" {0 0 0};
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0x1c987c0_0;
    %store/vec4 v0x1c98ab0_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0x1c988d0_0;
    %store/vec4 v0x1c98ab0_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0x1c98990_0;
    %store/vec4 v0x1c98ab0_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1c98d10;
T_34 ;
    %wait E_0x1c98f60;
    %load/vec4 v0x1c99370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux" {0 0 0};
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0x1c98ff0_0;
    %store/vec4 v0x1c992a0_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0x1c99100_0;
    %store/vec4 v0x1c992a0_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0x1c991d0_0;
    %store/vec4 v0x1c992a0_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x1c99510;
T_35 ;
    %wait E_0x1c99750;
    %load/vec4 v0x1c99ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %load/vec4 v0x1c997d0_0;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v0x1c99900_0;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v0x1c999c0_0, 0, 32;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1c89a30;
T_36 ;
    %wait E_0x1c89c70;
    %load/vec4 v0x1c89cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %vpi_call 7 22 "$display", "That's not a supported ALUop!" {0 0 0};
    %jmp T_36.6;
T_36.0 ;
    %load/vec4 v0x1c89eb0_0;
    %load/vec4 v0x1c89fa0_0;
    %and;
    %store/vec4 v0x1c89dd0_0, 0, 32;
    %jmp T_36.6;
T_36.1 ;
    %load/vec4 v0x1c89eb0_0;
    %load/vec4 v0x1c89fa0_0;
    %or;
    %store/vec4 v0x1c89dd0_0, 0, 32;
    %jmp T_36.6;
T_36.2 ;
    %load/vec4 v0x1c89eb0_0;
    %load/vec4 v0x1c89fa0_0;
    %add;
    %store/vec4 v0x1c89dd0_0, 0, 32;
    %jmp T_36.6;
T_36.3 ;
    %load/vec4 v0x1c89eb0_0;
    %load/vec4 v0x1c89fa0_0;
    %sub;
    %store/vec4 v0x1c89dd0_0, 0, 32;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v0x1c89eb0_0;
    %load/vec4 v0x1c89fa0_0;
    %cmp/u;
    %jmp/0xz  T_36.7, 5;
    %load/vec4 v0x1c89eb0_0;
    %store/vec4 v0x1c89dd0_0, 0, 32;
    %jmp T_36.8;
T_36.7 ;
    %load/vec4 v0x1c89fa0_0;
    %store/vec4 v0x1c89dd0_0, 0, 32;
T_36.8 ;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1c96080;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c96480_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c970b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c96e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c968d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c96a90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c970b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c96c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c96790_0, 0;
    %end;
    .thread T_37;
    .scope S_0x1c96080;
T_38 ;
    %wait E_0x1c8b9a0;
    %load/vec4 v0x1c96ed0_0;
    %assign/vec4 v0x1c96e00_0, 0;
    %load/vec4 v0x1c969a0_0;
    %assign/vec4 v0x1c968d0_0, 0;
    %load/vec4 v0x1c96b30_0;
    %assign/vec4 v0x1c96a90_0, 0;
    %load/vec4 v0x1c96560_0;
    %assign/vec4 v0x1c96480_0, 0;
    %load/vec4 v0x1c97010_0;
    %assign/vec4 v0x1c96f70_0, 0;
    %load/vec4 v0x1c97180_0;
    %assign/vec4 v0x1c970b0_0, 0;
    %load/vec4 v0x1c96d30_0;
    %assign/vec4 v0x1c96c90_0, 0;
    %load/vec4 v0x1c96830_0;
    %assign/vec4 v0x1c96790_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1c8b700;
T_39 ;
    %vpi_call 9 14 "$readmemh", "hello.v", v0x1c8c320 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x1c8b700;
T_40 ;
    %wait E_0x1c8b9a0;
    %load/vec4 v0x1c8c280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x1c8c670_0;
    %load/vec4 v0x1c8bfb0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1c8c320, 0, 4;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1c9e4c0;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c9e880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c9f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c9f200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c9eca0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1c9f390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c9ee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c9eae0_0, 0;
    %end;
    .thread T_41;
    .scope S_0x1c9e4c0;
T_42 ;
    %wait E_0x1c8b9a0;
    %vpi_call 17 37 "$display", $time, "posedgewrite wbreg aluoutm <= %x aluout <= %x", v0x1c9e970_0, v0x1c9e880_0 {0 0 0};
    %load/vec4 v0x1c9f2a0_0;
    %assign/vec4 v0x1c9f200_0, 0;
    %load/vec4 v0x1c9ed70_0;
    %assign/vec4 v0x1c9eca0_0, 0;
    %load/vec4 v0x1c9e970_0;
    %assign/vec4 v0x1c9e880_0, 0;
    %load/vec4 v0x1c9f130_0;
    %assign/vec4 v0x1c9f060_0, 0;
    %load/vec4 v0x1c9f480_0;
    %assign/vec4 v0x1c9f390_0, 0;
    %load/vec4 v0x1c9ef00_0;
    %assign/vec4 v0x1c9ee60_0, 0;
    %load/vec4 v0x1c9ebb0_0;
    %assign/vec4 v0x1c9eae0_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1c9b100;
T_43 ;
    %wait E_0x1c9b340;
    %load/vec4 v0x1c9b690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_43.0, 8;
    %load/vec4 v0x1c9b3c0_0;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0x1c9b4c0_0;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0x1c9b5a0_0, 0, 32;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1c9b800;
T_44 ;
    %wait E_0x1c9ba40;
    %load/vec4 v0x1c9bdb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %load/vec4 v0x1c9bac0_0;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0x1c9bbd0_0;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %store/vec4 v0x1c9bc90_0, 0, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1c8ed10;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c904b0_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x1c8ed10;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c90270_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x1c8ed10;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c90330_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x1c8ed10;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c903f0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x1c8ed10;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8fde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8f320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8f490_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1c8f3f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1c8f5a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8f260_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x1c8ed10;
T_50 ;
    %wait E_0x1c8cad0;
    %load/vec4 v0x1c8fd10_0;
    %load/vec4 v0x1c8fa80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1c8fd10_0;
    %load/vec4 v0x1c8fc40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x1c8f680_0;
    %and;
    %store/vec4 v0x1c904b0_0, 0, 1;
    %load/vec4 v0x1c8f150_0;
    %load/vec4 v0x1c8f7c0_0;
    %and;
    %load/vec4 v0x1c90030_0;
    %load/vec4 v0x1c8fa80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1c90030_0;
    %load/vec4 v0x1c8fc40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x1c90330_0, 0, 1;
    %load/vec4 v0x1c8f150_0;
    %load/vec4 v0x1c8f720_0;
    %and;
    %load/vec4 v0x1c900d0_0;
    %load/vec4 v0x1c8fa80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1c900d0_0;
    %load/vec4 v0x1c8fc40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x1c903f0_0, 0, 1;
    %load/vec4 v0x1c90330_0;
    %load/vec4 v0x1c903f0_0;
    %or;
    %store/vec4 v0x1c90270_0, 0, 1;
    %load/vec4 v0x1c904b0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1c90270_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x1c90570_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8fe80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8fde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c8f260_0, 0, 1;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8fe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8fde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c8f260_0, 0, 1;
T_50.1 ;
    %load/vec4 v0x1c8fa80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1c8fa80_0;
    %load/vec4 v0x1c900d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1c8f920_0;
    %and;
    %store/vec4 v0x1c8f320_0, 0, 1;
    %load/vec4 v0x1c8fc40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1c8fc40_0;
    %load/vec4 v0x1c900d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1c8f920_0;
    %and;
    %store/vec4 v0x1c8f490_0, 0, 1;
    %load/vec4 v0x1c8fb70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1c8fb70_0;
    %load/vec4 v0x1c900d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1c8f920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1c8f3f0_0, 0, 2;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x1c8fb70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1c8fb70_0;
    %load/vec4 v0x1c90190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1c8f9c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1c8f3f0_0, 0, 2;
    %jmp T_50.5;
T_50.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1c8f3f0_0, 0, 2;
T_50.5 ;
T_50.3 ;
    %load/vec4 v0x1c8fd10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1c8fd10_0;
    %load/vec4 v0x1c900d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1c8f920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1c8f5a0_0, 0, 2;
    %jmp T_50.7;
T_50.6 ;
    %load/vec4 v0x1c8fd10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1c8fd10_0;
    %load/vec4 v0x1c90190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1c8f9c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1c8f5a0_0, 0, 2;
    %jmp T_50.9;
T_50.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1c8f5a0_0, 0, 2;
T_50.9 ;
T_50.7 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1c89270;
T_51 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x1ca4260_0, 0, 5;
    %end;
    .thread T_51;
    .scope S_0x1c89270;
T_52 ;
    %end;
    .thread T_52;
    .scope S_0x1c89270;
T_53 ;
    %wait E_0x1c894a0;
    %vpi_call 5 134 "$display", $time, "cpudisplay: PCF = %x InstrF = %x aluoutw = %x, readdataw = %x, MemtoRegW = %x, jumplinkw = %x", v0x1ca0730_0, v0x1ca40d0_0, v0x1c9fb80_0, v0x1ca2380_0, v0x1ca1180_0, v0x1ca0a00_0 {0 0 0};
    %vpi_call 5 136 "$display", $time, "cpudisplay: instrD = %x", v0x1ca3fa0_0 {0 0 0};
    %vpi_call 5 137 "$display", $time, "cpudisplay: SrcAE = %x, SrcBE = %x", v0x1ca31a0_0, v0x1ca32b0_0 {0 0 0};
    %vpi_call 5 138 "$display", $time, "cpudisplay: RD1_D = %x, RD1_E = %x", v0x1ca1ce0_0, v0x1ca1e30_0 {0 0 0};
    %vpi_call 5 139 "$display", $time, "cpudisplay: RD2_D = %x, RD2_E = %x", v0x1ca1ef0_0, v0x1ca1fb0_0 {0 0 0};
    %vpi_call 5 140 "$display", $time, "cpudisplay: ReadReg1 = %x, ReadReg2 = %x", &PV<v0x1ca3fa0_0, 21, 5>, &PV<v0x1ca3fa0_0, 16, 5> {0 0 0};
    %vpi_call 5 141 "$display", $time, "SignImmD = %x SignImmE = %x instrD[15:0] = %x", v0x1ca2f80_0, v0x1ca3090_0, &PV<v0x1ca3fa0_0, 0, 16> {0 0 0};
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x1c278b0;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ca4300_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x1c278b0;
T_55 ;
    %load/vec4 v0x1ca4300_0;
    %inv;
    %assign/vec4 v0x1ca4300_0, 0;
    %delay 5, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1c278b0;
T_56 ;
    %delay 250, 0;
    %vpi_call 4 14 "$finish" {0 0 0};
    %end;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./jump.v";
    "./mux.v";
    "test_cpu.v";
    "./cpu.v";
    "./add4.v";
    "./ALU.v";
    "./control.v";
    "./data_memory.v";
    "./ex_reg.v";
    "./hazard_unit.v";
    "./id_reg.v";
    "./if_reg.v";
    "./inst_memory.v";
    "./mem_reg.v";
    "./registers.v";
    "./wb_reg.v";
