

================================================================
== Vivado HLS Report for 'mod_data'
================================================================
* Date:           Wed Apr 01 15:53:54 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        simple_ACP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     63|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     618|    748|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      7|
|Register         |        -|      -|      74|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     692|    818|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |mod_data_AXILiteS_s_axi_U  |mod_data_AXILiteS_s_axi  |        0|      0|  106|  168|
    |mod_data_A_BUS_m_axi_U     |mod_data_A_BUS_m_axi     |        2|      0|  512|  580|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|      0|  618|  748|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |a2_sum_fu_82_p2  |     +    |      0|  0|  31|          31|          16|
    |ap_return        |     +    |      0|  0|  32|          32|           7|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  63|          63|          23|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_BUS_blk_n_AR                |   1|          2|    1|          2|
    |A_BUS_blk_n_R                 |   1|          2|    1|          2|
    |ap_NS_fsm                     |   4|         11|    1|         11|
    |ap_sig_ioackin_A_BUS_ARREADY  |   1|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |   7|         17|    4|         17|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |A_BUS_addr_read_reg_114       |  32|   0|   32|          0|
    |a2_sum_reg_103                |  31|   0|   31|          0|
    |ap_CS_fsm                     |  10|   0|   10|          0|
    |ap_reg_ioackin_A_BUS_ARREADY  |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  74|   0|   74|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   mod_data   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   mod_data   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   mod_data   | return value |
|m_axi_A_BUS_AWVALID     | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWREADY     |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWADDR      | out |   32|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWID        | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWLEN       | out |    8|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWSIZE      | out |    3|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWBURST     | out |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWLOCK      | out |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWCACHE     | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWPROT      | out |    3|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWQOS       | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWREGION    | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWUSER      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WVALID      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WREADY      |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WDATA       | out |   32|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WSTRB       | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WLAST       | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WID         | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WUSER       | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARVALID     | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARREADY     |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARADDR      | out |   32|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARID        | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARLEN       | out |    8|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARSIZE      | out |    3|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARBURST     | out |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARLOCK      | out |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARCACHE     | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARPROT      | out |    3|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARQOS       | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARREGION    | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARUSER      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RVALID      |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RREADY      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RDATA       |  in |   32|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RLAST       |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RID         |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RUSER       |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RRESP       |  in |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BVALID      |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BREADY      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BRESP       |  in |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BID         |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BUSER       |  in |    1|    m_axi   |     A_BUS    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

