0.6
2019.1
May 24 2019
15:06:07
C:/project_posit_mult_dsp/project_posit_mult.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/project_posit_mult_dsp/project_posit_mult.srcs/sim_1/imports/Posit-HDL-Arithmetic-master/Floating-Point_to_Posit_Convertor/FP_to_Posit.v,1560477736,verilog,,C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v,,FP_to_posit,,,../../../../project_posit_mult.srcs/sources_1/imports,,,,,
C:/project_posit_mult_dsp/project_posit_mult.srcs/sim_1/imports/Posit-HDL-Arithmetic-master/Posit_to_Floating-Point_Convertor/Posit_to_FP.v,1560477736,verilog,,C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v,,Posit_to_FP,,,../../../../project_posit_mult.srcs/sources_1/imports,,,,,
C:/project_posit_mult_dsp/project_posit_mult.srcs/sim_1/new/tb.v,1689514768,verilog,,,,posit_mult_8bit_tb_v,,,../../../../project_posit_mult.srcs/sources_1/imports,,,,,
C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/CSA.v,1617464926,verilog,,C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/DSR_left_N_S.v,C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/defines.v,CSA,,,../../../../project_posit_mult.srcs/sources_1/imports,,,,,
C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/FA.v,1617464926,verilog,,C:/project_posit_mult_dsp/project_posit_mult.srcs/sim_1/imports/Posit-HDL-Arithmetic-master/Floating-Point_to_Posit_Convertor/FP_to_Posit.v,C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/defines.v,FA,,,../../../../project_posit_mult.srcs/sources_1/imports,,,,,
C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/DSR_left_N_S.v,1560477736,verilog,,C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/DSR_right_N_S.v,,DSR_left_N_S,,,../../../../project_posit_mult.srcs/sources_1/imports,,,,,
C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/DSR_right_N_S.v,1560477736,verilog,,C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/FA.v,,DSR_right_N_S,,,../../../../project_posit_mult.srcs/sources_1/imports,,,,,
C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LOD_N.v,1560477736,verilog,,C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v,,LOD;LOD_N,,,../../../../project_posit_mult.srcs/sources_1/imports,,,,,
C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/LZD_N.v,1560477736,verilog,,C:/project_posit_mult_dsp/project_posit_mult.srcs/sim_1/imports/Posit-HDL-Arithmetic-master/Posit_to_Floating-Point_Convertor/Posit_to_FP.v,,LZD;LZD_N,,,../../../../project_posit_mult.srcs/sources_1/imports,,,,,
C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/data_extract.v,1560477736,verilog,,C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/intMult.v,,data_extract,,,../../../../project_posit_mult.srcs/sources_1/imports,,,,,
C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/posit_mult.v,1689514711,verilog,,C:/project_posit_mult_dsp/project_posit_mult.srcs/sim_1/new/tb.v,,posit_mult,,,../../../../project_posit_mult.srcs/sources_1/imports,,,,,
C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/defines.v,1689189077,verilog,,,,,,,,,,,,
C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/intMult.v,1689189156,verilog,,C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/Posit-Multiplier/posit_mult.v,C:/project_posit_mult_dsp/project_posit_mult.srcs/sources_1/imports/defines.v,intMult,,,../../../../project_posit_mult.srcs/sources_1/imports,,,,,
