# Compile of FIFO.v was successful.
# Compile of mac.sv was successful.
# Compile of memory.v was successful.
# Compile of Minilab1.sv was successful.
# Compile of Minilab1_tb.sv was successful.
# Compile of rom.v was successful.
# 6 compiles, 0 failed with no errors.
vsim work.Minilab1_tb -L C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf -voptargs="+acc"
# vsim work.Minilab1_tb -L C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf -voptargs=""+acc"" 
# Start time: 17:02:16 on Feb 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/memory.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/rom.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/rom.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/FIFO.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error: I:/ECE554/Minilab1/ECE554_Minilab1/rom.v(59): Module 'altsyncram' is not defined.
#  For instance 'altsyncram_component' at path 'Minilab1_tb.iDUT.iMEM.memory'
# ** Error: I:/ECE554/Minilab1/ECE554_Minilab1/FIFO.v(75): Module 'dcfifo' is not defined.
#  For instance 'dcfifo_component' at path 'Minilab1_tb.iDUT.input_fifo_B'
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/FIFO.v(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/mac.sv(1): (vopt-2669) Unable to find library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf'.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=68, Warnings=23.
# Error loading design
# End time: 17:02:20 on Feb 05,2025, Elapsed time: 0:00:04
# Errors: 68, Warnings: 25
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.testbench_tb -voptargs=+acc
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.testbench_tb -voptargs="+acc" 
# Start time: 17:07:51 on Feb 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: (vopt-13130) Failed to find design unit 'testbench_tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf
#             C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 17:07:54 on Feb 05,2025, Elapsed time: 0:00:03
# Errors: 1, Warnings: 2
vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.Minilab1_tb -voptargs=+acc
# vsim -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/220model -vopt work.Minilab1_tb -voptargs="+acc" 
# Start time: 17:08:05 on Feb 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2685) [TFMPC] - Too few port connections for 'DCFIFO_MW'.  Expected 14, found 13.
# ** Warning: $MODEL_TECH/../intel/verilog/src/altera_mf.v(31792): (vopt-2718) [TFMPC] - Missing connection for port 'eccstatus'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mem_wrapper(fast)".
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2685) [TFMPC] - Too few port connections for 'iDUT'.  Expected 13, found 2.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'SW'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Note: (vopt-143) Recognized 1 FSM in module "Minilab1(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=15.
# Loading sv_std.std
# Loading work.Minilab1_tb(fast)
# Loading work.Minilab1(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.MAC(fast)
# Loading work.FIFO(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'KEY'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT File: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT/iMEM/memory File: I:/ECE554/Minilab1/ECE554_Minilab1/memory.v Line: 25
add wave -position insertpoint  \
sim:/Minilab1_tb/iDUT/MATRIX_COLUMNS_A \
sim:/Minilab1_tb/iDUT/DATA_WIDTH \
sim:/Minilab1_tb/iDUT/IDLE \
sim:/Minilab1_tb/iDUT/FILL_BUF \
sim:/Minilab1_tb/iDUT/FILL_FIFO \
sim:/Minilab1_tb/iDUT/CALC \
sim:/Minilab1_tb/iDUT/WAIT \
sim:/Minilab1_tb/iDUT/DONE \
sim:/Minilab1_tb/iDUT/HEX_0 \
sim:/Minilab1_tb/iDUT/HEX_1 \
sim:/Minilab1_tb/iDUT/HEX_2 \
sim:/Minilab1_tb/iDUT/HEX_3 \
sim:/Minilab1_tb/iDUT/HEX_4 \
sim:/Minilab1_tb/iDUT/HEX_5 \
sim:/Minilab1_tb/iDUT/HEX_6 \
sim:/Minilab1_tb/iDUT/HEX_7 \
sim:/Minilab1_tb/iDUT/HEX_8 \
sim:/Minilab1_tb/iDUT/HEX_9 \
sim:/Minilab1_tb/iDUT/HEX_10 \
sim:/Minilab1_tb/iDUT/HEX_11 \
sim:/Minilab1_tb/iDUT/HEX_12 \
sim:/Minilab1_tb/iDUT/HEX_13 \
sim:/Minilab1_tb/iDUT/HEX_14 \
sim:/Minilab1_tb/iDUT/HEX_15 \
sim:/Minilab1_tb/iDUT/OFF \
sim:/Minilab1_tb/iDUT/CLOCK2_50 \
sim:/Minilab1_tb/iDUT/CLOCK3_50 \
sim:/Minilab1_tb/iDUT/CLOCK4_50 \
sim:/Minilab1_tb/iDUT/CLOCK_50 \
sim:/Minilab1_tb/iDUT/HEX0 \
sim:/Minilab1_tb/iDUT/HEX1 \
sim:/Minilab1_tb/iDUT/HEX2 \
sim:/Minilab1_tb/iDUT/HEX3 \
sim:/Minilab1_tb/iDUT/HEX4 \
sim:/Minilab1_tb/iDUT/HEX5 \
sim:/Minilab1_tb/iDUT/LEDR \
sim:/Minilab1_tb/iDUT/KEY \
sim:/Minilab1_tb/iDUT/SW \
sim:/Minilab1_tb/iDUT/clk \
sim:/Minilab1_tb/iDUT/rst_n \
sim:/Minilab1_tb/iDUT/datain_A \
sim:/Minilab1_tb/iDUT/datain_B \
sim:/Minilab1_tb/iDUT/buf_rd_addr \
sim:/Minilab1_tb/iDUT/buf_rd_addr_ff \
sim:/Minilab1_tb/iDUT/datain_FIFOA \
sim:/Minilab1_tb/iDUT/datain_FIFOA_ff \
sim:/Minilab1_tb/iDUT/datain_FIFOB_ff \
sim:/Minilab1_tb/iDUT/datain_FIFOB \
sim:/Minilab1_tb/iDUT/wrreq_A \
sim:/Minilab1_tb/iDUT/wrreq_A_ff \
sim:/Minilab1_tb/iDUT/wwreq_B \
sim:/Minilab1_tb/iDUT/wrreq_B_ff \
sim:/Minilab1_tb/iDUT/a_col_sel \
sim:/Minilab1_tb/iDUT/b_col_sel \
sim:/Minilab1_tb/iDUT/col_counter \
sim:/Minilab1_tb/iDUT/clear_col_counter \
sim:/Minilab1_tb/iDUT/clear_col_counter_ff \
sim:/Minilab1_tb/iDUT/buffer_a_or_b \
sim:/Minilab1_tb/iDUT/A_read_sel \
sim:/Minilab1_tb/iDUT/a_out \
sim:/Minilab1_tb/iDUT/a_out_ff \
sim:/Minilab1_tb/iDUT/preread \
sim:/Minilab1_tb/iDUT/rdreq_A \
sim:/Minilab1_tb/iDUT/rdempty_A \
sim:/Minilab1_tb/iDUT/wrfull_A \
sim:/Minilab1_tb/iDUT/rdreq_B \
sim:/Minilab1_tb/iDUT/rdempty_B \
sim:/Minilab1_tb/iDUT/wrfull_B \
sim:/Minilab1_tb/iDUT/state \
sim:/Minilab1_tb/iDUT/next_state \
sim:/Minilab1_tb/iDUT/all_full \
sim:/Minilab1_tb/iDUT/all_empty \
sim:/Minilab1_tb/iDUT/buf_begin_fill \
sim:/Minilab1_tb/iDUT/buf_all_full \
sim:/Minilab1_tb/iDUT/fifo_begin_fill \
sim:/Minilab1_tb/iDUT/fifo_all_full \
sim:/Minilab1_tb/iDUT/start_calc \
sim:/Minilab1_tb/iDUT/start_read \
sim:/Minilab1_tb/iDUT/rd_addr \
sim:/Minilab1_tb/iDUT/rd_mem \
sim:/Minilab1_tb/iDUT/rd_data \
sim:/Minilab1_tb/iDUT/rd_valid \
sim:/Minilab1_tb/iDUT/wait_req \
sim:/Minilab1_tb/iDUT/En \
sim:/Minilab1_tb/iDUT/Ain \
sim:/Minilab1_tb/iDUT/Bin \
sim:/Minilab1_tb/iDUT/Couts \
sim:/Minilab1_tb/iDUT/read_B \
sim:/Minilab1_tb/iDUT/read_A \
sim:/Minilab1_tb/iDUT/rdempty_0_ff \
sim:/Minilab1_tb/iDUT/rdempty_0_ff2 \
sim:/Minilab1_tb/iDUT/rdempty_1_ff \
sim:/Minilab1_tb/iDUT/rdempty_2_ff \
sim:/Minilab1_tb/iDUT/rdempty_3_ff \
sim:/Minilab1_tb/iDUT/rdempty_4_ff \
sim:/Minilab1_tb/iDUT/rdempty_5_ff \
sim:/Minilab1_tb/iDUT/rdempty_6_ff \
sim:/Minilab1_tb/iDUT/rdempty_7_ff \
sim:/Minilab1_tb/iDUT/fifo_all_empty \
sim:/Minilab1_tb/iDUT/macout \
sim:/Minilab1_tb/iDUT/SW_pushed
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jneau  Hostname: WIN-8115  ProcessID: 12060
#           Attempting to use alternate WLF file "./wlft72gfr4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft72gfr4
run -all
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(32)
#    Time: 2735 ps  Iteration: 0  Instance: /Minilab1_tb
# Break in Module Minilab1_tb at I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv line 32
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=15.
# Loading work.Minilab1_tb(fast)
# Loading work.Minilab1(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.MAC(fast)
# Loading work.FIFO(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'KEY'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT File: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT/iMEM/memory File: I:/ECE554/Minilab1/ECE554_Minilab1/memory.v Line: 25
run -all
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(32)
#    Time: 2735 ps  Iteration: 0  Instance: /Minilab1_tb
# Break in Module Minilab1_tb at I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv line 32
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=15.
# Loading work.Minilab1_tb(fast)
# Loading work.Minilab1(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.MAC(fast)
# Loading work.FIFO(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'KEY'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT File: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT/iMEM/memory File: I:/ECE554/Minilab1/ECE554_Minilab1/memory.v Line: 25
# Compile of FIFO.v was successful.
# Compile of mac.sv was successful.
# Compile of memory.v was successful.
# Compile of Minilab1.sv was successful.
# Compile of Minilab1_tb.sv failed with 8 errors.
# Compile of rom.v was successful.
# 6 compiles, 1 failed with 8 errors.
# Compile of FIFO.v was successful.
# Compile of mac.sv was successful.
# Compile of memory.v was successful.
# Compile of Minilab1.sv was successful.
# Compile of Minilab1_tb.sv was successful.
# Compile of rom.v was successful.
# 6 compiles, 0 failed with no errors.
run -all
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(32)
#    Time: 2735 ps  Iteration: 0  Instance: /Minilab1_tb
# Break in Module Minilab1_tb at I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv line 32
# Compile of FIFO.v was successful.
# Compile of mac.sv was successful.
# Compile of memory.v was successful.
# Compile of Minilab1.sv was successful.
# Compile of Minilab1_tb.sv was successful.
# Compile of rom.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "Minilab1(fast)".
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2685) [TFMPC] - Too few port connections for 'iDUT'.  Expected 13, found 2.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'SW'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=13.
# Loading sv_std.std
# Loading work.Minilab1_tb(fast)
# Loading work.Minilab1(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.MAC(fast)
# Loading work.FIFO(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'KEY'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT File: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT/iMEM/memory File: I:/ECE554/Minilab1/ECE554_Minilab1/memory.v Line: 25
run -all
# Testing matrix multiplier with example memory loaded
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(33)
#    Time: 2735 ps  Iteration: 0  Instance: /Minilab1_tb
# Break in Module Minilab1_tb at I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv line 33
# Compile of FIFO.v was successful.
# Compile of mac.sv was successful.
# Compile of memory.v was successful.
# Compile of Minilab1.sv was successful.
# Compile of Minilab1_tb.sv was successful.
# Compile of rom.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2685) [TFMPC] - Too few port connections for 'iDUT'.  Expected 13, found 2.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'SW'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=13.
# Loading sv_std.std
# Loading work.Minilab1_tb(fast)
# Loading work.Minilab1(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.MAC(fast)
# Loading work.FIFO(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'KEY'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT File: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT/iMEM/memory File: I:/ECE554/Minilab1/ECE554_Minilab1/memory.v Line: 25
run -all
# Testing matrix multiplier with example memory loaded
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# Test 1: First vector element expected to be 0x30C
# Test 1 Passed
# 
# Test 2: Second vector element expected to be 0x54C
# Test 2 Passed
# 
# Test 3: Third vector element expected to be 0x78C
# Test 3 Passed
# 
# Test 4: Fourth vector element expected to be 0x9CC
# Test 4 Passed
# 
# Test 5: Fifth vector element expected to be 0xC0C
# Test 5 Passed
# 
# Test 6: Sixth vector element expected to be 0xE4C
# Test 6 Passed
# 
# Test 7: Seventh vector element expected to be 0x108C
# Test 7 Passed
# 
# Test 8: Eigth vector element expected to be 0x12CC
# Test 8 Passed
# 
# ** Note: $stop    : I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(89)
#    Time: 2735 ps  Iteration: 0  Instance: /Minilab1_tb
# Break in Module Minilab1_tb at I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv line 89
# Compile of FIFO.v was successful.
# Compile of mac.sv was successful.
# Compile of memory.v was successful.
# Compile of Minilab1.sv was successful.
# Compile of Minilab1_tb.sv was successful.
# Compile of rom.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2685) [TFMPC] - Too few port connections for 'iDUT'.  Expected 13, found 2.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'SW'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(14): (vopt-2718) [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=13.
# Loading sv_std.std
# Loading work.Minilab1_tb(fast)
# Loading work.Minilab1(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.MAC(fast)
# Loading work.FIFO(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'KEY'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT File: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT/iMEM/memory File: I:/ECE554/Minilab1/ECE554_Minilab1/memory.v Line: 25
run -all
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# Testing matrix multiplier with example memory loaded
# Test 1: First vector element expected to be 0x30C
# Test 1 Passed
# 
# Test 2: Second vector element expected to be 0x54C
# Test 2 Passed
# 
# Test 3: Third vector element expected to be 0x78C
# Test 3 Passed
# 
# Test 4: Fourth vector element expected to be 0x9CC
# Test 4 Passed
# 
# Test 5: Fifth vector element expected to be 0xC0C
# Test 5 Passed
# 
# Test 6: Sixth vector element expected to be 0xE4C
# Test 6 Passed
# 
# Test 7: Seventh vector element expected to be 0x108C
# Test 7 Passed
# 
# Test 8: Eigth vector element expected to be 0x12CC
# Test 8 Passed
# 
# ** Note: $stop    : I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(81)
#    Time: 2735 ps  Iteration: 0  Instance: /Minilab1_tb
# Break in Module Minilab1_tb at I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv line 81
# Compile of FIFO.v was successful.
# Compile of mac.sv was successful.
# Compile of memory.v was successful.
# Compile of Minilab1.sv was successful.
# Compile of Minilab1_tb.sv was successful.
# Compile of rom.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "Minilab1(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Minilab1_tb(fast)
# Loading work.Minilab1(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.MAC(fast)
# Loading work.FIFO(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'KEY'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT File: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT/iMEM/memory File: I:/ECE554/Minilab1/ECE554_Minilab1/memory.v Line: 25
run -all
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# Testing matrix multiplier with example memory loaded
# Test 1: First vector element expected to be 0x30C
# Test 1 Passed
# 
# Test 2: Second vector element expected to be 0x54C
# Test 2 Passed
# 
# Test 3: Third vector element expected to be 0x78C
# Test 3 Passed
# 
# Test 4: Fourth vector element expected to be 0x9CC
# Test 4 Passed
# 
# Test 5: Fifth vector element expected to be 0xC0C
# Test 5 Passed
# 
# Test 6: Sixth vector element expected to be 0xE4C
# Test 6 Passed
# 
# Test 7: Seventh vector element expected to be 0x108C
# Test 7 Passed
# 
# Test 8: Eigth vector element expected to be 0x12CC
# Test 8 Passed
# 
# ** Note: $stop    : I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(81)
#    Time: 2735 ps  Iteration: 0  Instance: /Minilab1_tb
# Break in Module Minilab1_tb at I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv line 81
# Compile of FIFO.v was successful.
# Compile of mac.sv was successful.
# Compile of memory.v was successful.
# Compile of Minilab1.sv was successful.
# Compile of Minilab1_tb.sv was successful.
# Compile of rom.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "Minilab1(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Minilab1_tb(fast)
# Loading work.Minilab1(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.MAC(fast)
# Loading work.FIFO(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'KEY'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT File: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT/iMEM/memory File: I:/ECE554/Minilab1/ECE554_Minilab1/memory.v Line: 25
run -all
# Compile of FIFO.v was successful.
# Compile of mac.sv was successful.
# Compile of memory.v was successful.
# Compile of Minilab1.sv was successful.
# Compile of Minilab1_tb.sv was successful.
# Compile of rom.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "Minilab1(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.Minilab1_tb(fast)
# Loading work.Minilab1(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.MAC(fast)
# Loading work.FIFO(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'KEY'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT File: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT/iMEM/memory File: I:/ECE554/Minilab1/ECE554_Minilab1/memory.v Line: 25
# Warning in wave window restart: (vish-4014) No objects found matching '/Minilab1_tb/iDUT/buf_rd_addr_ff'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/Minilab1_tb/iDUT/datain_FIFOA'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/Minilab1_tb/iDUT/datain_FIFOA_ff'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/Minilab1_tb/iDUT/datain_FIFOB_ff'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/Minilab1_tb/iDUT/datain_FIFOB'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/Minilab1_tb/iDUT/wrreq_A_ff'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/Minilab1_tb/iDUT/wrreq_B_ff'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/Minilab1_tb/iDUT/a_out_ff'. 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Minilab1_tb(fast)
# Loading work.Minilab1(fast)
# Loading work.mem_wrapper(fast)
# Loading work.rom(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.MAC(fast)
# Loading work.FIFO(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_mixed_widths(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_async(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__2)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_fefifo(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_low_latency(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast__3)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_HINT_EVALUATION(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.dcfifo_dffpipe(fast__3)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'KEY'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT File: I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: I:/ECE554/Minilab1/ECE554_Minilab1/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /Minilab1_tb/iDUT/iMEM/memory File: I:/ECE554/Minilab1/ECE554_Minilab1/memory.v Line: 25
run -all
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1375  Instance: Minilab1_tb.iDUT.iMEM.memory.altsyncram_component.m_default.altsyncram_inst
# Testing matrix multiplier with example memory loaded
# Test 1: First vector element expected to be 0x30C
# Test 1 Passed
# 
# Test 2: Second vector element expected to be 0x54C
# Test 2 Passed
# 
# Test 3: Third vector element expected to be 0x78C
# Test 3 Passed
# 
# Test 4: Fourth vector element expected to be 0x9CC
# Test 4 Passed
# 
# Test 5: Fifth vector element expected to be 0xC0C
# Test 5 Passed
# 
# Test 6: Sixth vector element expected to be 0xE4C
# Test 6 Passed
# 
# Test 7: Seventh vector element expected to be 0x108C
# Test 7 Passed
# 
# Test 8: Eigth vector element expected to be 0x12CC
# Test 8 Passed
# 
# ** Note: $stop    : I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv(81)
#    Time: 2805 ps  Iteration: 0  Instance: /Minilab1_tb
# Break in Module Minilab1_tb at I:/ECE554/Minilab1/ECE554_Minilab1/Minilab1_tb.sv line 81
