// Seed: 2213084007
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output wand id_2,
    output wire id_3
    , id_38,
    output wor id_4,
    input wor id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wand id_8,
    output uwire id_9,
    input tri0 id_10,
    output supply1 id_11,
    input wand id_12,
    input wand id_13,
    input supply0 id_14,
    input tri1 id_15,
    input wire id_16,
    input wor id_17,
    input supply1 id_18,
    input wand id_19,
    input tri1 id_20,
    input tri id_21,
    output uwire id_22,
    input wand id_23,
    input uwire id_24,
    input wand id_25,
    output tri1 id_26,
    input tri0 id_27,
    output supply1 id_28,
    input tri id_29
    , id_39,
    input uwire id_30,
    input tri0 id_31,
    output supply0 id_32,
    output wand id_33,
    input wire id_34,
    output supply0 id_35,
    input uwire id_36
);
endmodule
module module_0 (
    input wor id_0,
    input wand id_1,
    input wor id_2,
    input wire id_3,
    output tri0 id_4,
    output wand id_5,
    input wand id_6,
    output tri id_7,
    output uwire id_8,
    input wire id_9,
    input uwire id_10,
    input tri1 id_11,
    input wand id_12
    , id_27,
    output supply1 id_13,
    input uwire id_14,
    input wand id_15,
    output tri id_16,
    input wand id_17,
    output wand id_18,
    output wire id_19,
    input wor id_20,
    input supply1 id_21,
    input tri0 module_1,
    output tri0 id_23,
    output uwire id_24
    , id_28,
    output wire id_25
);
  assign id_27 = 1'b0 == id_15;
  assign id_27 = id_22 !=? id_9;
  module_0(
      id_20,
      id_11,
      id_4,
      id_23,
      id_16,
      id_17,
      id_11,
      id_14,
      id_10,
      id_7,
      id_17,
      id_23,
      id_17,
      id_2,
      id_2,
      id_2,
      id_6,
      id_0,
      id_20,
      id_1,
      id_0,
      id_2,
      id_4,
      id_11,
      id_17,
      id_11,
      id_16,
      id_17,
      id_24,
      id_0,
      id_15,
      id_0,
      id_19,
      id_13,
      id_1,
      id_25,
      id_1
  );
  wire id_29;
  wire id_30;
  wire id_31;
  id_32(
      .id_0(1), .id_1(id_8), .id_2(1), .id_3(id_14)
  );
endmodule
