Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: control_ram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "control_ram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "control_ram"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : control_ram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Dropbox\TEC\Semestres\XI Semestre-PdG\Github\BootSiRPA\FPGA_Projects\bootstrap\control_sram.v" into library work
Parsing module <control_ram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <control_ram>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <control_ram>.
    Related source file is "D:\Dropbox\TEC\Semestres\XI Semestre-PdG\Github\BootSiRPA\FPGA_Projects\bootstrap\control_sram.v".
        ADDRESS_WIDTH = 13
        DATA_WIDTH = 32
    Found 13-bit register for signal <sram_address>.
    Found 2-bit register for signal <write_init_counter>.
    Found 2-bit adder for signal <write_init_counter[1]_GND_1_o_add_2_OUT> created at line 45.
    Found 13-bit adder for signal <sram_address[12]_GND_1_o_add_3_OUT> created at line 47.
    Found 4x2-bit Read Only RAM for signal <_n0049>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <control_ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x2-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 13-bit adder                                          : 1
 2-bit adder                                           : 1
# Registers                                            : 2
 13-bit register                                       : 1
 2-bit register                                        : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 6
 13-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <control_ram>.
The following registers are absorbed into counter <sram_address>: 1 register on signal <sram_address>.
The following registers are absorbed into counter <write_init_counter>: 1 register on signal <write_init_counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0049> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <write_init_counter> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <control_ram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x2-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 2
 13-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 6
 13-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <control_ram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block control_ram, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : control_ram.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 91
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 12
#      LUT2                        : 2
#      LUT3                        : 46
#      LUT4                        : 1
#      LUT5                        : 2
#      MUXCY                       : 12
#      VCC                         : 1
#      XORCY                       : 13
# FlipFlops/Latches                : 15
#      FDC                         : 2
#      FDCE                        : 13
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 131
#      IBUF                        : 83
#      OBUF                        : 48

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              15  out of  126800     0%  
 Number of Slice LUTs:                   64  out of  63400     0%  
    Number used as Logic:                64  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     64
   Number with an unused Flip Flop:      49  out of     64    76%  
   Number with an unused LUT:             0  out of     64     0%  
   Number of fully used LUT-FF pairs:    15  out of     64    23%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         132
 Number of bonded IOBs:                 132  out of    210    62%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
control_mem_clk_i                  | BUFGP                  | 15    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.363ns (Maximum Frequency: 423.236MHz)
   Minimum input arrival time before clock: 1.533ns
   Maximum output required time after clock: 1.810ns
   Maximum combinational path delay: 1.599ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'control_mem_clk_i'
  Clock period: 2.363ns (frequency: 423.236MHz)
  Total number of paths / destination ports: 120 / 28
-------------------------------------------------------------------------
Delay:               2.363ns (Levels of Logic = 14)
  Source:            sram_address_0 (FF)
  Destination:       sram_address_12 (FF)
  Source Clock:      control_mem_clk_i rising
  Destination Clock: control_mem_clk_i rising

  Data Path: sram_address_0 to sram_address_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.478   0.405  sram_address_0 (sram_address_0)
     INV:I->O              1   0.146   0.000  Mcount_sram_address_lut<0>_INV_0 (Mcount_sram_address_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Mcount_sram_address_cy<0> (Mcount_sram_address_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_sram_address_cy<1> (Mcount_sram_address_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_sram_address_cy<2> (Mcount_sram_address_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_sram_address_cy<3> (Mcount_sram_address_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_sram_address_cy<4> (Mcount_sram_address_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_sram_address_cy<5> (Mcount_sram_address_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_sram_address_cy<6> (Mcount_sram_address_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_sram_address_cy<7> (Mcount_sram_address_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_sram_address_cy<8> (Mcount_sram_address_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_sram_address_cy<9> (Mcount_sram_address_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_sram_address_cy<10> (Mcount_sram_address_cy<10>)
     MUXCY:CI->O           0   0.029   0.000  Mcount_sram_address_cy<11> (Mcount_sram_address_cy<11>)
     XORCY:CI->O           1   0.510   0.000  Mcount_sram_address_xor<12> (Result<12>)
     FDCE:D                    0.030          sram_address_12
    ----------------------------------------
    Total                      2.363ns (1.958ns logic, 0.405ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control_mem_clk_i'
  Total number of paths / destination ports: 43 / 30
-------------------------------------------------------------------------
Offset:              1.533ns (Levels of Logic = 2)
  Source:            write_enable_i<0> (PAD)
  Destination:       sram_address_0 (FF)
  Destination Clock: control_mem_clk_i rising

  Data Path: write_enable_i<0> to sram_address_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.790  write_enable_i_0_IBUF (write_enable_i_0_IBUF)
     LUT4:I0->O           13   0.124   0.479  _n0043_inv11 (_n0043_inv)
     FDCE:CE                   0.139          sram_address_0
    ----------------------------------------
    Total                      1.533ns (0.264ns logic, 1.269ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control_mem_clk_i'
  Total number of paths / destination ports: 19 / 16
-------------------------------------------------------------------------
Offset:              1.810ns (Levels of Logic = 2)
  Source:            write_init_counter_0 (FF)
  Destination:       sram_cs_o (PAD)
  Source Clock:      control_mem_clk_i rising

  Data Path: write_init_counter_0 to sram_cs_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.478   0.809  write_init_counter_0 (write_init_counter_0)
     LUT5:I1->O            1   0.124   0.399  sram_we_o1 (sram_we_o_OBUF)
     OBUF:I->O                 0.000          sram_we_o_OBUF (sram_we_o)
    ----------------------------------------
    Total                      1.810ns (0.602ns logic, 1.208ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 128 / 47
-------------------------------------------------------------------------
Delay:               1.599ns (Levels of Logic = 3)
  Source:            micro_control (PAD)
  Destination:       sram_cs_o (PAD)

  Data Path: micro_control to sram_cs_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            47   0.001   1.075  micro_control_IBUF (micro_control_IBUF)
     LUT5:I0->O            1   0.124   0.399  sram_we_o1 (sram_we_o_OBUF)
     OBUF:I->O                 0.000          sram_we_o_OBUF (sram_we_o)
    ----------------------------------------
    Total                      1.599ns (0.125ns logic, 1.474ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock control_mem_clk_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
control_mem_clk_i|    2.363|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.39 secs
 
--> 

Total memory usage is 320476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

