<root><simulation><result_generated_time />2023-05-16 17:58:56<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 150, 'OX': 150, 'IY': 299, 'IX': 299, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />184320000<total_data_size_element />{'W': 8192, 'I': 5721664, 'O': 2880000}<total_data_reuse />{'W': 22500, 'I': 32.214404760573146, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />10/133</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [8, 1, 1], 'I': [75, 1, 1], 'O': [600, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], [('OY', 3)]], [[], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('OY', 25)], [('OY', 3)]], [], []]<O />[[], [[('OY', 25)], [('OY', 3), ('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4)], [('C', 64), ('K', 4), ('OX', 150), ('OY', 2)], []]<I />[[('K', 4), ('C', 64), ('K', 4)], [('OX', 150)], [('OY', 2)]]<O />[[('K', 4), ('C', 64)], [('K', 4), ('OX', 150)], [('OY', 2)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [75.0, 1, 300, 1], 'I': [8.0, 16.0, 1.0, 1.0], 'O': [1.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 65536, 65536], 'I': [512, 5760000, 11520000], 'O': [32, 11520000, 23040000], 'O_partial': [32, 0, 0], 'O_final': [0, 11520000, 23040000]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [1.0, 0.17, 0.0], 'O': [0.06, 0.34, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.52, 0.0], 'I': [1.0, 0.52, 0.0], 'O': [0.06, 0.52, 0.0]}<effective_mem_size_bit />{'W': [8, 65536, 65536], 'I': [512, 5760000, 11520000], 'O': [32, 2880000, 11520000], 'O_partial': [32, 0, 0], 'O_final': [0, 2880000, 11520000]}<total_unit_count />{'W': [600, 8, 1, 1], 'I': [600, 75, 1, 1], 'O': [600, 600, 1, 1]}<unique_unit_count />{'W': [8, 8, 1, 1], 'I': [75, 75, 1, 1], 'O': [600, 600, 1, 1]}<duplicate_unit_count />{'W': [75.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2457600, 2457600], [2457600, 8192], [8192, 0]]<I />[[22886656, 5721664], [5721664, 5721664], [5721664, 0]]<O />[[(181440000, 184320000), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]<O_partial />[[(181440000, 184320000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[307200, 307200], [38400, 128], [32, 0]]<I />[[2860832, 715208], [89401, 89401], [22350, 0]]<O />[[(22680000, 23040000), (360000, 0)], [(0, 45000), (45000, 0)], [(0, 11250), (0, 0)]]<O_partial />[([22680000, 23040000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [360000, 0]), ([0, 45000], [45000, 0]), ([0, 11250], [0, 0])]</mem_access_count_word><mac_count><active />184320000<idle />130252800</mac_count></basic_info><energy><total_energy />409529223.0<mem_energy_breakdown><W />[215.2, 4054.6, 42.6]<I />[1222.0, 17718.2, 29767.2]<O />[16141.4, 8918.4, 14983.3]</mem_energy_breakdown><MAC_energy><active_MAC />402923520.0<idle_MAC />6512640.0<total />409436160.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.565<utilization_without_data_loading />0.5859<utilization_spatial />0.5859<utilization_temporal_with_data_loading />0.9643<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />318579<latency_cycle_without_data_loading />307200<ideal_computing_cycle />307200<data_loading><load_cycle_total />11379<load_cycle_individual />{'W': [1, 128, 0], 'I': [75, 11250, 0]}<load_cycle_combined />{'W': 128, 'I': 11250}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-307199], [-307196, -307196], [-307200, -307200]], 'I': [[-307199], [-74152, -54119], [-142350, -150788]], 'O': [[-307200], [-307200, -261600], [-262200, -295950]]}<mem_stall_cycle_shared />{'W': [[-307199], [-307196, 0], [0, 0]], 'I': [[-307199], [-74152, 0], [0, 0]], 'O': [[-307200], [-307200, -261600], [-262200, -295950]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 65536, 65536], 'I': [512, 5760000, 11520000], 'O': [32, 11520000, 23040000], 'O_partial': [32, 0, 0], 'O_final': [0, 11520000, 23040000]}<data_size_each_level_total />{'W': [256, 65536, 65536], 'I': [38400, 5760000, 11520000], 'O': [19200, 11520000, 23040000]}<loop_cycles_each_level />{'W': [4, 307200, 307200], 'I': [1024, 153600, 307200], 'O': [256, 153600, 307200]}<top_ir_loop_size />{'W': [1, 300, 1], 'I': [4, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [64.0, 0.2], [0.2, 0.2]], 'I': [[8.0, 0.5], [37.5, 37.5], [37.5, 37.5]], 'O': [[8.0, 0.1], [75.0, 75.0], [75.0, 75.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [64.0, 64.0], [64.0, 0.2]], 'I': [[8.0, 2.0], [150.0, 37.5], [37.5, 37.5]], 'O': [[8.0, 8.0], [4800.0, 75.0], [75.0, 75.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [64.0, 0.2], [0.2, 0]], 'I': [[8.0, 2.0], [150.0, 37.5], [37.5, 0]], 'O': [[8.0, 0.1], [75.0, 75.0], [75.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [289.0, 112.7], [37.7, 75.0]], 'I': [[8.0, 2.0], [289.0, 112.7], [37.7, 75.0]], 'O': [[8.0, 0.1], [289.0, 112.7], [37.7, 75.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 307200], [4, 4, 76800], [307200, 307200, 1]], 'I': [[1, 1, 307200], [256, 1024, 300], [153600, 153600, 2]], 'O': [[1, 1, 307200], [256, 256, 1200], [153600, 153600, 2]]}<trans_time_real />{'W': [[0, 1, 307200], [[0, 4, 76800], [0, 4, 76800]], [[128, 307200, 1], [32, 307200, 1]]], 'I': [[0, 1, 307200], [[8, 1024, 300], [75, 1024, 300]], [[11250, 153600, 2], [2812, 153600, 2]]], 'O': [[0, 1, 307200], [[0, 256, 1200], [38, 256, 1200]], [[22500, 153600, 2], [5625, 153600, 2]]]}<single_stall_cycle />{'W': [[-1], [-4, -4], [-307072, -307168]], 'I': [[-1], [-248, -181], [-142350, -150788]], 'O': [[-1], [-256, -218], [-131100, -147975]]}<single_stall_count />{'W': [307199, 76799, 0], 'I': [307199, 299, 1], 'O': [307200, 1200, 2]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [11250, 0], 'O': [45000, 0]}, 1: {'W': [0, 0], 'I': [22425, 11250], 'O': [45600, 45000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-295950, -307200], [-262200, -307200]], 1: [[-284775, -295950], [-261600, -262200]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.8<mem_area_percentage />99.7 %</area></results><elapsed_time_second />1</simulation></root>