# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Xilinx/2025.2/data/rsb/busdef" --include "../../../../rtl" \
"../../../../rtl/weight_rom.v" \
"../../../../rtl/weight_store.v" \
"../../../../tb/tb_weight_store.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
