Five-stage 32-bit pipelined RISC CPU implementation The five stages are: Instruction Fetch (IF), Register File (RF), ALU (A), Data Memory (DM) and Write Back (WB). Fixed-point ALU instructions: 15 register to register type, 5 immediate type, data movement and program control.

NOP
ADD
SUB
STORE
LOAD
MOVE
SGE
SLE
SGT
SLT
SEQ
SNE
AND
OR
XOR
NOT
MOVEI
SLI
SRI
ADDI
SUBI
JUMP
BRA
Floating-point ALU instructions:

ADDF
MULF
