\hypertarget{structLPC__SYSCTL__T}{\section{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T Struct Reference}
\label{structLPC__SYSCTL__T}\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
}


L\-P\-C17\-X\-X/40\-X\-X Clock and Power register block structure.  




{\ttfamily \#include $<$sysctl\-\_\-17xx\-\_\-40xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a8dcbc2e1c89d7bd42dbd19f66e2ddd8e}{F\-L\-A\-S\-H\-C\-F\-G}
\item 
uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_aba8b07e1d5fe15516928f19d739f700e}{R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}15\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a5a5d2dc160a256a110878af0c2757a64}{M\-E\-M\-M\-A\-P}
\item 
uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a794708954b13d73772d88570372b7e31}{R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}15\mbox{]}
\item 
\hyperlink{structSYSCTL__PLL__REGS__T}{S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T} \hyperlink{structLPC__SYSCTL__T_aabc2ad04761cf7c1cbfa8a43ddc91c84}{P\-L\-L} \mbox{[}\hyperlink{group__SYSCTL__17XX__40XX_gga5f5478a201b021ed04a0724bff524c4ba5ee38509163556b883664d7259c43dfd}{S\-Y\-S\-C\-T\-L\-\_\-\-U\-S\-B\-\_\-\-P\-L\-L}+1\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a92e2ea242fb2d75af44c1979a8cf9ce4}{P\-C\-O\-N}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a27650e24e19bd3b8db140db39d9ab1c4}{P\-C\-O\-N\-P}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a7e1241849ab9c934991342896ba7c296}{P\-C\-O\-N\-P1}
\item 
uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a2832f1458683513b2c4c017670c2193c}{R\-E\-S\-E\-R\-V\-E\-D2} \mbox{[}13\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a23152315a7ac650737bf1b3852bab194}{E\-M\-C\-C\-L\-K\-S\-E\-L}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a5cebc138aa8f8591199efafea7bc316f}{C\-C\-L\-K\-S\-E\-L}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a6d004c6e6657a7fe78e75bd3e3ea00c4}{U\-S\-B\-C\-L\-K\-S\-E\-L}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a0ddcaa3fe7ae45dfee7e17f6ec93138e}{C\-L\-K\-S\-R\-C\-S\-E\-L}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_aa6166dc2b9f99af318dfb44c259cff81}{C\-A\-N\-S\-L\-E\-E\-P\-C\-L\-R}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a4fee9b64e430f37988fe1fb566f6577e}{C\-A\-N\-W\-A\-K\-E\-F\-L\-A\-G\-S}
\item 
uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a5daf9fed4694c5fdd04d46858de11e8e}{R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}10\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_ac394af46f7dc8a036a574980c62ff769}{E\-X\-T\-I\-N\-T}
\item 
uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a53453664006957e4e8c6d479adcadcef}{R\-E\-S\-E\-R\-V\-E\-D4}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a22607cf2c4669efe70eae5746f74a33c}{E\-X\-T\-M\-O\-D\-E}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a7d0423c5e3f7482182c229bbc4b2b83b}{E\-X\-T\-P\-O\-L\-A\-R}
\item 
uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_abca81e13877281a3a264db320587dd01}{R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}12\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a50cd4f8d03ea4b39516add82ac2dfd1a}{R\-S\-I\-D}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a90bf168dbcc04b27d230b74b5e4d17a6}{S\-C\-S}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a0cd1931e0f0768d7d450f68b734a7b16}{R\-E\-S\-E\-R\-V\-E\-D7}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a55111e26d098f9e4ee0dbfd5b243a014}{P\-C\-L\-K\-S\-E\-L}
\item 
uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a12fa7b1279b627ede2d98fc594ef12e8}{R\-E\-S\-E\-R\-V\-E\-D9}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_acc912b84bbe8dc170fdf50300d341acb}{P\-B\-O\-O\-S\-T}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a8b3afcd7f261d6efbaa9756a14b2172f}{S\-P\-I\-F\-I\-C\-L\-K\-S\-E\-L}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_aef5d629c590fd35e8da2e061ddcdf17e}{L\-C\-D\-\_\-\-C\-F\-G}
\item 
uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a98f4753990deb2f55da89740b07b0c71}{R\-E\-S\-E\-R\-V\-E\-D10}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a0505fe464c77b1421ebbd8f9d1cd9f2a}{U\-S\-B\-Int\-St}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a1915d9b403571a380a581c82352b8e4a}{D\-M\-A\-R\-E\-Q\-S\-E\-L}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_aebd09c67da35ee48eb53ef129aa2b76e}{C\-L\-K\-O\-U\-T\-C\-F\-G}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_ae7fbeba7b7acf3f7759d1de9eaf39ea1}{R\-S\-T\-C\-O\-N} \mbox{[}2\mbox{]}
\item 
uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a48f144f097b79ab5a32878b62eb34c1b}{R\-E\-S\-E\-R\-V\-E\-D11} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_a3976afa12c3ebc2e7acfe59aef82acc4}{E\-M\-C\-D\-L\-Y\-C\-T\-L}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{structLPC__SYSCTL__T_aa7c40eaca1081f3133eda04395be6fa6}{E\-M\-C\-C\-A\-L}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\-P\-C17\-X\-X/40\-X\-X Clock and Power register block structure. 

\subsection{Field Documentation}
\hypertarget{structLPC__SYSCTL__T_aa6166dc2b9f99af318dfb44c259cff81}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!C\-A\-N\-S\-L\-E\-E\-P\-C\-L\-R@{C\-A\-N\-S\-L\-E\-E\-P\-C\-L\-R}}
\index{C\-A\-N\-S\-L\-E\-E\-P\-C\-L\-R@{C\-A\-N\-S\-L\-E\-E\-P\-C\-L\-R}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{C\-A\-N\-S\-L\-E\-E\-P\-C\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-C\-A\-N\-S\-L\-E\-E\-P\-C\-L\-R}}\label{structLPC__SYSCTL__T_aa6166dc2b9f99af318dfb44c259cff81}
Offset\-: 0x110 (R/\-W) C\-A\-N Sleep Clear Register \hypertarget{structLPC__SYSCTL__T_a4fee9b64e430f37988fe1fb566f6577e}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!C\-A\-N\-W\-A\-K\-E\-F\-L\-A\-G\-S@{C\-A\-N\-W\-A\-K\-E\-F\-L\-A\-G\-S}}
\index{C\-A\-N\-W\-A\-K\-E\-F\-L\-A\-G\-S@{C\-A\-N\-W\-A\-K\-E\-F\-L\-A\-G\-S}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{C\-A\-N\-W\-A\-K\-E\-F\-L\-A\-G\-S}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-C\-A\-N\-W\-A\-K\-E\-F\-L\-A\-G\-S}}\label{structLPC__SYSCTL__T_a4fee9b64e430f37988fe1fb566f6577e}
Offset\-: 0x114 (R/\-W) C\-A\-N Wake-\/up Flags Register \hypertarget{structLPC__SYSCTL__T_a5cebc138aa8f8591199efafea7bc316f}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!C\-C\-L\-K\-S\-E\-L@{C\-C\-L\-K\-S\-E\-L}}
\index{C\-C\-L\-K\-S\-E\-L@{C\-C\-L\-K\-S\-E\-L}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{C\-C\-L\-K\-S\-E\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-C\-C\-L\-K\-S\-E\-L}}\label{structLPC__SYSCTL__T_a5cebc138aa8f8591199efafea7bc316f}
Offset\-: 0x104 (R/\-W) C\-P\-U Clock Selection Register \hypertarget{structLPC__SYSCTL__T_aebd09c67da35ee48eb53ef129aa2b76e}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!C\-L\-K\-O\-U\-T\-C\-F\-G@{C\-L\-K\-O\-U\-T\-C\-F\-G}}
\index{C\-L\-K\-O\-U\-T\-C\-F\-G@{C\-L\-K\-O\-U\-T\-C\-F\-G}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{C\-L\-K\-O\-U\-T\-C\-F\-G}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-C\-L\-K\-O\-U\-T\-C\-F\-G}}\label{structLPC__SYSCTL__T_aebd09c67da35ee48eb53ef129aa2b76e}
Offset\-: 0x1\-C8 (R/\-W) Clock Output Configuration Register \hypertarget{structLPC__SYSCTL__T_a0ddcaa3fe7ae45dfee7e17f6ec93138e}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!C\-L\-K\-S\-R\-C\-S\-E\-L@{C\-L\-K\-S\-R\-C\-S\-E\-L}}
\index{C\-L\-K\-S\-R\-C\-S\-E\-L@{C\-L\-K\-S\-R\-C\-S\-E\-L}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{C\-L\-K\-S\-R\-C\-S\-E\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-C\-L\-K\-S\-R\-C\-S\-E\-L}}\label{structLPC__SYSCTL__T_a0ddcaa3fe7ae45dfee7e17f6ec93138e}
Offset\-: 0x10\-C (R/\-W) Clock Source Select Register \hypertarget{structLPC__SYSCTL__T_a1915d9b403571a380a581c82352b8e4a}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!D\-M\-A\-R\-E\-Q\-S\-E\-L@{D\-M\-A\-R\-E\-Q\-S\-E\-L}}
\index{D\-M\-A\-R\-E\-Q\-S\-E\-L@{D\-M\-A\-R\-E\-Q\-S\-E\-L}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{D\-M\-A\-R\-E\-Q\-S\-E\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-D\-M\-A\-R\-E\-Q\-S\-E\-L}}\label{structLPC__SYSCTL__T_a1915d9b403571a380a581c82352b8e4a}
Offset\-: 0x1\-C4 (R/\-W) D\-M\-A Request Select Register \hypertarget{structLPC__SYSCTL__T_aa7c40eaca1081f3133eda04395be6fa6}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!E\-M\-C\-C\-A\-L@{E\-M\-C\-C\-A\-L}}
\index{E\-M\-C\-C\-A\-L@{E\-M\-C\-C\-A\-L}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{E\-M\-C\-C\-A\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-E\-M\-C\-C\-A\-L}}\label{structLPC__SYSCTL__T_aa7c40eaca1081f3133eda04395be6fa6}
Offset\-: 0x1\-E0 (R/\-W) Calibration of programmable delays \hypertarget{structLPC__SYSCTL__T_a23152315a7ac650737bf1b3852bab194}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!E\-M\-C\-C\-L\-K\-S\-E\-L@{E\-M\-C\-C\-L\-K\-S\-E\-L}}
\index{E\-M\-C\-C\-L\-K\-S\-E\-L@{E\-M\-C\-C\-L\-K\-S\-E\-L}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{E\-M\-C\-C\-L\-K\-S\-E\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-E\-M\-C\-C\-L\-K\-S\-E\-L}}\label{structLPC__SYSCTL__T_a23152315a7ac650737bf1b3852bab194}
Offset\-: 0x100 (R/\-W) External Memory Controller Clock Selection Register \hypertarget{structLPC__SYSCTL__T_a3976afa12c3ebc2e7acfe59aef82acc4}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!E\-M\-C\-D\-L\-Y\-C\-T\-L@{E\-M\-C\-D\-L\-Y\-C\-T\-L}}
\index{E\-M\-C\-D\-L\-Y\-C\-T\-L@{E\-M\-C\-D\-L\-Y\-C\-T\-L}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{E\-M\-C\-D\-L\-Y\-C\-T\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-E\-M\-C\-D\-L\-Y\-C\-T\-L}}\label{structLPC__SYSCTL__T_a3976afa12c3ebc2e7acfe59aef82acc4}
Offset\-: 0x1\-D\-C (R/\-W) S\-D\-R\-A\-M programmable delays \hypertarget{structLPC__SYSCTL__T_ac394af46f7dc8a036a574980c62ff769}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!E\-X\-T\-I\-N\-T@{E\-X\-T\-I\-N\-T}}
\index{E\-X\-T\-I\-N\-T@{E\-X\-T\-I\-N\-T}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{E\-X\-T\-I\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-E\-X\-T\-I\-N\-T}}\label{structLPC__SYSCTL__T_ac394af46f7dc8a036a574980c62ff769}
Offset\-: 0x140 (R/\-W) External Interrupt Flag Register \hypertarget{structLPC__SYSCTL__T_a22607cf2c4669efe70eae5746f74a33c}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!E\-X\-T\-M\-O\-D\-E@{E\-X\-T\-M\-O\-D\-E}}
\index{E\-X\-T\-M\-O\-D\-E@{E\-X\-T\-M\-O\-D\-E}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{E\-X\-T\-M\-O\-D\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-E\-X\-T\-M\-O\-D\-E}}\label{structLPC__SYSCTL__T_a22607cf2c4669efe70eae5746f74a33c}
Offset\-: 0x148 (R/\-W) External Interrupt Mode Register \hypertarget{structLPC__SYSCTL__T_a7d0423c5e3f7482182c229bbc4b2b83b}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!E\-X\-T\-P\-O\-L\-A\-R@{E\-X\-T\-P\-O\-L\-A\-R}}
\index{E\-X\-T\-P\-O\-L\-A\-R@{E\-X\-T\-P\-O\-L\-A\-R}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{E\-X\-T\-P\-O\-L\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-E\-X\-T\-P\-O\-L\-A\-R}}\label{structLPC__SYSCTL__T_a7d0423c5e3f7482182c229bbc4b2b83b}
Offset\-: 0x14\-C (R/\-W) External Interrupt Polarity Register \hypertarget{structLPC__SYSCTL__T_a8dcbc2e1c89d7bd42dbd19f66e2ddd8e}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!F\-L\-A\-S\-H\-C\-F\-G@{F\-L\-A\-S\-H\-C\-F\-G}}
\index{F\-L\-A\-S\-H\-C\-F\-G@{F\-L\-A\-S\-H\-C\-F\-G}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{F\-L\-A\-S\-H\-C\-F\-G}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-F\-L\-A\-S\-H\-C\-F\-G}}\label{structLPC__SYSCTL__T_a8dcbc2e1c89d7bd42dbd19f66e2ddd8e}
Offset\-: 0x000 (R/\-W) Flash Accelerator Configuration Register \hypertarget{structLPC__SYSCTL__T_aef5d629c590fd35e8da2e061ddcdf17e}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!L\-C\-D\-\_\-\-C\-F\-G@{L\-C\-D\-\_\-\-C\-F\-G}}
\index{L\-C\-D\-\_\-\-C\-F\-G@{L\-C\-D\-\_\-\-C\-F\-G}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{L\-C\-D\-\_\-\-C\-F\-G}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-L\-C\-D\-\_\-\-C\-F\-G}}\label{structLPC__SYSCTL__T_aef5d629c590fd35e8da2e061ddcdf17e}
Offset\-: 0x1\-B8 (R/\-W) L\-C\-D Configuration and clocking control Register \hypertarget{structLPC__SYSCTL__T_a5a5d2dc160a256a110878af0c2757a64}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!M\-E\-M\-M\-A\-P@{M\-E\-M\-M\-A\-P}}
\index{M\-E\-M\-M\-A\-P@{M\-E\-M\-M\-A\-P}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{M\-E\-M\-M\-A\-P}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-M\-E\-M\-M\-A\-P}}\label{structLPC__SYSCTL__T_a5a5d2dc160a256a110878af0c2757a64}
Offset\-: 0x000 (R/\-W) Flash Accelerator Configuration Register \hypertarget{structLPC__SYSCTL__T_acc912b84bbe8dc170fdf50300d341acb}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!P\-B\-O\-O\-S\-T@{P\-B\-O\-O\-S\-T}}
\index{P\-B\-O\-O\-S\-T@{P\-B\-O\-O\-S\-T}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{P\-B\-O\-O\-S\-T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-P\-B\-O\-O\-S\-T}}\label{structLPC__SYSCTL__T_acc912b84bbe8dc170fdf50300d341acb}
Offset\-: 0x1\-B0 (R/\-W) Power Boost control register \hypertarget{structLPC__SYSCTL__T_a55111e26d098f9e4ee0dbfd5b243a014}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!P\-C\-L\-K\-S\-E\-L@{P\-C\-L\-K\-S\-E\-L}}
\index{P\-C\-L\-K\-S\-E\-L@{P\-C\-L\-K\-S\-E\-L}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{P\-C\-L\-K\-S\-E\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-P\-C\-L\-K\-S\-E\-L}}\label{structLPC__SYSCTL__T_a55111e26d098f9e4ee0dbfd5b243a014}
Offset\-: 0x1\-A8 (R/\-W) Peripheral Clock Selection Register \hypertarget{structLPC__SYSCTL__T_a92e2ea242fb2d75af44c1979a8cf9ce4}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!P\-C\-O\-N@{P\-C\-O\-N}}
\index{P\-C\-O\-N@{P\-C\-O\-N}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{P\-C\-O\-N}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-P\-C\-O\-N}}\label{structLPC__SYSCTL__T_a92e2ea242fb2d75af44c1979a8cf9ce4}
Offset\-: 0x0\-C0 (R/\-W) Power Control Register \hypertarget{structLPC__SYSCTL__T_a27650e24e19bd3b8db140db39d9ab1c4}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!P\-C\-O\-N\-P@{P\-C\-O\-N\-P}}
\index{P\-C\-O\-N\-P@{P\-C\-O\-N\-P}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{P\-C\-O\-N\-P}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-P\-C\-O\-N\-P}}\label{structLPC__SYSCTL__T_a27650e24e19bd3b8db140db39d9ab1c4}
Offset\-: 0x0\-C4 (R/\-W) Power Control for Peripherals Register \hypertarget{structLPC__SYSCTL__T_a7e1241849ab9c934991342896ba7c296}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!P\-C\-O\-N\-P1@{P\-C\-O\-N\-P1}}
\index{P\-C\-O\-N\-P1@{P\-C\-O\-N\-P1}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{P\-C\-O\-N\-P1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-P\-C\-O\-N\-P1}}\label{structLPC__SYSCTL__T_a7e1241849ab9c934991342896ba7c296}
Offset\-: 0x0\-C8 (R/\-W) Power Control 1 for Peripherals Register \hypertarget{structLPC__SYSCTL__T_aabc2ad04761cf7c1cbfa8a43ddc91c84}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!P\-L\-L@{P\-L\-L}}
\index{P\-L\-L@{P\-L\-L}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{P\-L\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\-Y\-S\-C\-T\-L\-\_\-\-P\-L\-L\-\_\-\-R\-E\-G\-S\-\_\-\-T} L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-P\-L\-L\mbox{[}{\bf S\-Y\-S\-C\-T\-L\-\_\-\-U\-S\-B\-\_\-\-P\-L\-L}+1\mbox{]}}}\label{structLPC__SYSCTL__T_aabc2ad04761cf7c1cbfa8a43ddc91c84}
Offset\-: 0x080\-: P\-L\-L0 and P\-L\-L1 \hypertarget{structLPC__SYSCTL__T_aba8b07e1d5fe15516928f19d739f700e}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D0\mbox{[}15\mbox{]}}}\label{structLPC__SYSCTL__T_aba8b07e1d5fe15516928f19d739f700e}
\hypertarget{structLPC__SYSCTL__T_a794708954b13d73772d88570372b7e31}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D1\mbox{[}15\mbox{]}}}\label{structLPC__SYSCTL__T_a794708954b13d73772d88570372b7e31}
\hypertarget{structLPC__SYSCTL__T_a98f4753990deb2f55da89740b07b0c71}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D10@{R\-E\-S\-E\-R\-V\-E\-D10}}
\index{R\-E\-S\-E\-R\-V\-E\-D10@{R\-E\-S\-E\-R\-V\-E\-D10}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D10}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D10}}\label{structLPC__SYSCTL__T_a98f4753990deb2f55da89740b07b0c71}
\hypertarget{structLPC__SYSCTL__T_a48f144f097b79ab5a32878b62eb34c1b}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D11@{R\-E\-S\-E\-R\-V\-E\-D11}}
\index{R\-E\-S\-E\-R\-V\-E\-D11@{R\-E\-S\-E\-R\-V\-E\-D11}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D11}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D11\mbox{[}2\mbox{]}}}\label{structLPC__SYSCTL__T_a48f144f097b79ab5a32878b62eb34c1b}
\hypertarget{structLPC__SYSCTL__T_a2832f1458683513b2c4c017670c2193c}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D2\mbox{[}13\mbox{]}}}\label{structLPC__SYSCTL__T_a2832f1458683513b2c4c017670c2193c}
\hypertarget{structLPC__SYSCTL__T_a5daf9fed4694c5fdd04d46858de11e8e}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D3\mbox{[}10\mbox{]}}}\label{structLPC__SYSCTL__T_a5daf9fed4694c5fdd04d46858de11e8e}
\hypertarget{structLPC__SYSCTL__T_a53453664006957e4e8c6d479adcadcef}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D4}}\label{structLPC__SYSCTL__T_a53453664006957e4e8c6d479adcadcef}
\hypertarget{structLPC__SYSCTL__T_abca81e13877281a3a264db320587dd01}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D5\mbox{[}12\mbox{]}}}\label{structLPC__SYSCTL__T_abca81e13877281a3a264db320587dd01}
\hypertarget{structLPC__SYSCTL__T_a0cd1931e0f0768d7d450f68b734a7b16}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}}
\index{R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D7}}\label{structLPC__SYSCTL__T_a0cd1931e0f0768d7d450f68b734a7b16}
\hypertarget{structLPC__SYSCTL__T_a12fa7b1279b627ede2d98fc594ef12e8}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!R\-E\-S\-E\-R\-V\-E\-D9@{R\-E\-S\-E\-R\-V\-E\-D9}}
\index{R\-E\-S\-E\-R\-V\-E\-D9@{R\-E\-S\-E\-R\-V\-E\-D9}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D9}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-R\-E\-S\-E\-R\-V\-E\-D9}}\label{structLPC__SYSCTL__T_a12fa7b1279b627ede2d98fc594ef12e8}
\hypertarget{structLPC__SYSCTL__T_a50cd4f8d03ea4b39516add82ac2dfd1a}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!R\-S\-I\-D@{R\-S\-I\-D}}
\index{R\-S\-I\-D@{R\-S\-I\-D}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{R\-S\-I\-D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-R\-S\-I\-D}}\label{structLPC__SYSCTL__T_a50cd4f8d03ea4b39516add82ac2dfd1a}
Offset\-: 0x180 (R/\-W) Reset Source Identification Register \hypertarget{structLPC__SYSCTL__T_ae7fbeba7b7acf3f7759d1de9eaf39ea1}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!R\-S\-T\-C\-O\-N@{R\-S\-T\-C\-O\-N}}
\index{R\-S\-T\-C\-O\-N@{R\-S\-T\-C\-O\-N}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{R\-S\-T\-C\-O\-N}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-R\-S\-T\-C\-O\-N\mbox{[}2\mbox{]}}}\label{structLPC__SYSCTL__T_ae7fbeba7b7acf3f7759d1de9eaf39ea1}
Offset\-: 0x1\-C\-C (R/\-W) R\-E\-S\-E\-T Control0/1 Registers \hypertarget{structLPC__SYSCTL__T_a90bf168dbcc04b27d230b74b5e4d17a6}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!S\-C\-S@{S\-C\-S}}
\index{S\-C\-S@{S\-C\-S}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{S\-C\-S}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-S\-C\-S}}\label{structLPC__SYSCTL__T_a90bf168dbcc04b27d230b74b5e4d17a6}
Offset\-: 0x1\-A0 (R/\-W) System Controls and Status Register \hypertarget{structLPC__SYSCTL__T_a8b3afcd7f261d6efbaa9756a14b2172f}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!S\-P\-I\-F\-I\-C\-L\-K\-S\-E\-L@{S\-P\-I\-F\-I\-C\-L\-K\-S\-E\-L}}
\index{S\-P\-I\-F\-I\-C\-L\-K\-S\-E\-L@{S\-P\-I\-F\-I\-C\-L\-K\-S\-E\-L}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{S\-P\-I\-F\-I\-C\-L\-K\-S\-E\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-S\-P\-I\-F\-I\-C\-L\-K\-S\-E\-L}}\label{structLPC__SYSCTL__T_a8b3afcd7f261d6efbaa9756a14b2172f}
\hypertarget{structLPC__SYSCTL__T_a6d004c6e6657a7fe78e75bd3e3ea00c4}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!U\-S\-B\-C\-L\-K\-S\-E\-L@{U\-S\-B\-C\-L\-K\-S\-E\-L}}
\index{U\-S\-B\-C\-L\-K\-S\-E\-L@{U\-S\-B\-C\-L\-K\-S\-E\-L}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{U\-S\-B\-C\-L\-K\-S\-E\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-U\-S\-B\-C\-L\-K\-S\-E\-L}}\label{structLPC__SYSCTL__T_a6d004c6e6657a7fe78e75bd3e3ea00c4}
Offset\-: 0x108 (R/\-W) U\-S\-B Clock Selection Register \hypertarget{structLPC__SYSCTL__T_a0505fe464c77b1421ebbd8f9d1cd9f2a}{\index{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}!U\-S\-B\-Int\-St@{U\-S\-B\-Int\-St}}
\index{U\-S\-B\-Int\-St@{U\-S\-B\-Int\-St}!LPC_SYSCTL_T@{L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T}}
\subsubsection[{U\-S\-B\-Int\-St}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t L\-P\-C\-\_\-\-S\-Y\-S\-C\-T\-L\-\_\-\-T\-::\-U\-S\-B\-Int\-St}}\label{structLPC__SYSCTL__T_a0505fe464c77b1421ebbd8f9d1cd9f2a}
Offset\-: 0x1\-C0 (R/\-W) U\-S\-B Interrupt Status Register 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/henrique/rep/open\-M\-M\-C/port/ucontroller/nxp/lpc17xx/lpcopen/inc/\hyperlink{sysctl__17xx__40xx_8h}{sysctl\-\_\-17xx\-\_\-40xx.\-h}\end{DoxyCompactItemize}
