0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.ip_user_files/ip/ctr_fft_0/ctr_ofdm.srcs/sources_1/new/ctr_ofdm.v,1762987070,verilog,,D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.ip_user_files/ip/ctr_fft_0/sim/ctr_fft_0.v,,ctr_fft;extend_valid_4096,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.ip_user_files/ip/ctr_fft_0/sim/ctr_fft_0.v,1762987070,verilog,,D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.srcs/sources_1/new/fft.v,,ctr_fft_0,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.srcs/sim_1/new/tb.v,1762993415,verilog,,,,tb,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.srcs/sources_1/ip/xfft_0/sim/xfft_0.vhd,1762813518,vhdl,,,,xfft_0,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.srcs/sources_1/new/fft.v,1763000410,verilog,,D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/fft/project_1/project_1.srcs/sim_1/new/tb.v,,fft,,,,,,,,
