$date
	Sun Feb 19 12:51:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module control_unit_tb $end
$var wire 1 ! t_RegWrite $end
$var wire 1 " t_Branch $end
$var wire 1 # t_ALUSrc $end
$var wire 2 $ t_ALUControl [1:0] $end
$var reg 4 % t_opcode [3:0] $end
$scope module dut $end
$var wire 4 & opcode [3:0] $end
$var reg 2 ' ALUControl [1:0] $end
$var reg 1 # ALUSrc $end
$var reg 1 " Branch $end
$var reg 1 ! RegWrite $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
0#
0"
1!
$end
#20
b1 $
b1 '
b1 %
b1 &
#40
b10 $
b10 '
b10 %
b10 &
#60
b11 $
b11 '
b11 %
b11 &
#80
b0 $
b0 '
1#
b100 %
b100 &
#100
b1 $
b1 '
b101 %
b101 &
#120
b10 $
b10 '
b110 %
b110 &
#140
1"
b11 $
b11 '
0#
0!
b111 %
b111 &
