// Seed: 4073760983
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wire id_3,
    output wand id_4,
    input wand id_5,
    input tri id_6,
    input wand id_7,
    output tri0 id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    input supply1 id_12,
    output wor id_13,
    input wire id_14,
    output supply1 id_15
);
  supply1 id_17 = 1, id_18 = id_17, id_19;
  and (id_4, id_17, id_2, id_11, id_6, id_3, id_7, id_10, id_19, id_0, id_14, id_12);
  module_0(
      id_19, id_19, id_17, id_18
  );
endmodule
