
Tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f18  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  080060b8  080060b8  000070b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800621c  0800621c  00008074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800621c  0800621c  0000721c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006224  08006224  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006224  08006224  00007224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006228  08006228  00007228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0800622c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ec  20000074  080062a0  00008074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000360  080062a0  00008360  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e428  00000000  00000000  000080a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028f4  00000000  00000000  000164cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d68  00000000  00000000  00018dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a3c  00000000  00000000  00019b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001908d  00000000  00000000  0001a564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013178  00000000  00000000  000335f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000974d2  00000000  00000000  00046769  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ddc3b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f74  00000000  00000000  000ddc80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e1bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080060a0 	.word	0x080060a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080060a0 	.word	0x080060a0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005b2:	463b      	mov	r3, r7
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	609a      	str	r2, [r3, #8]
 80005bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005be:	4b21      	ldr	r3, [pc, #132]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005c0:	4a21      	ldr	r2, [pc, #132]	@ (8000648 <MX_ADC1_Init+0x9c>)
 80005c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80005c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005ca:	4b1e      	ldr	r3, [pc, #120]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005d8:	2200      	movs	r2, #0
 80005da:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005dc:	4b19      	ldr	r3, [pc, #100]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005de:	2200      	movs	r2, #0
 80005e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005e4:	4b17      	ldr	r3, [pc, #92]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005ea:	4b16      	ldr	r3, [pc, #88]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005ec:	4a17      	ldr	r2, [pc, #92]	@ (800064c <MX_ADC1_Init+0xa0>)
 80005ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005f0:	4b14      	ldr	r3, [pc, #80]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005f6:	4b13      	ldr	r3, [pc, #76]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005fc:	4b11      	ldr	r3, [pc, #68]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005fe:	2200      	movs	r2, #0
 8000600:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000604:	4b0f      	ldr	r3, [pc, #60]	@ (8000644 <MX_ADC1_Init+0x98>)
 8000606:	2201      	movs	r2, #1
 8000608:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800060a:	480e      	ldr	r0, [pc, #56]	@ (8000644 <MX_ADC1_Init+0x98>)
 800060c:	f001 fbcc 	bl	8001da8 <HAL_ADC_Init>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000616:	f001 f953 	bl	80018c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800061a:	2301      	movs	r3, #1
 800061c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800061e:	2301      	movs	r3, #1
 8000620:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000622:	2300      	movs	r3, #0
 8000624:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000626:	463b      	mov	r3, r7
 8000628:	4619      	mov	r1, r3
 800062a:	4806      	ldr	r0, [pc, #24]	@ (8000644 <MX_ADC1_Init+0x98>)
 800062c:	f001 fd80 	bl	8002130 <HAL_ADC_ConfigChannel>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000636:	f001 f943 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800063a:	bf00      	nop
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000090 	.word	0x20000090
 8000648:	40012000 	.word	0x40012000
 800064c:	0f000001 	.word	0x0f000001

08000650 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b08a      	sub	sp, #40	@ 0x28
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000658:	f107 0314 	add.w	r3, r7, #20
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a17      	ldr	r2, [pc, #92]	@ (80006cc <HAL_ADC_MspInit+0x7c>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d127      	bne.n	80006c2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]
 8000676:	4b16      	ldr	r3, [pc, #88]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 8000678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800067a:	4a15      	ldr	r2, [pc, #84]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 800067c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000680:	6453      	str	r3, [r2, #68]	@ 0x44
 8000682:	4b13      	ldr	r3, [pc, #76]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 8000684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800068a:	613b      	str	r3, [r7, #16]
 800068c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800068e:	2300      	movs	r3, #0
 8000690:	60fb      	str	r3, [r7, #12]
 8000692:	4b0f      	ldr	r3, [pc, #60]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	4a0e      	ldr	r2, [pc, #56]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	6313      	str	r3, [r2, #48]	@ 0x30
 800069e:	4b0c      	ldr	r3, [pc, #48]	@ (80006d0 <HAL_ADC_MspInit+0x80>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80006aa:	2306      	movs	r3, #6
 80006ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ae:	2303      	movs	r3, #3
 80006b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b6:	f107 0314 	add.w	r3, r7, #20
 80006ba:	4619      	mov	r1, r3
 80006bc:	4805      	ldr	r0, [pc, #20]	@ (80006d4 <HAL_ADC_MspInit+0x84>)
 80006be:	f002 f84b 	bl	8002758 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006c2:	bf00      	nop
 80006c4:	3728      	adds	r7, #40	@ 0x28
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40012000 	.word	0x40012000
 80006d0:	40023800 	.word	0x40023800
 80006d4:	40020000 	.word	0x40020000

080006d8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b08a      	sub	sp, #40	@ 0x28
 80006dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006de:	f107 0314 	add.w	r3, r7, #20
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
 80006e6:	605a      	str	r2, [r3, #4]
 80006e8:	609a      	str	r2, [r3, #8]
 80006ea:	60da      	str	r2, [r3, #12]
 80006ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	613b      	str	r3, [r7, #16]
 80006f2:	4b36      	ldr	r3, [pc, #216]	@ (80007cc <MX_GPIO_Init+0xf4>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	4a35      	ldr	r2, [pc, #212]	@ (80007cc <MX_GPIO_Init+0xf4>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fe:	4b33      	ldr	r3, [pc, #204]	@ (80007cc <MX_GPIO_Init+0xf4>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	f003 0301 	and.w	r3, r3, #1
 8000706:	613b      	str	r3, [r7, #16]
 8000708:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	60fb      	str	r3, [r7, #12]
 800070e:	4b2f      	ldr	r3, [pc, #188]	@ (80007cc <MX_GPIO_Init+0xf4>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000712:	4a2e      	ldr	r2, [pc, #184]	@ (80007cc <MX_GPIO_Init+0xf4>)
 8000714:	f043 0304 	orr.w	r3, r3, #4
 8000718:	6313      	str	r3, [r2, #48]	@ 0x30
 800071a:	4b2c      	ldr	r3, [pc, #176]	@ (80007cc <MX_GPIO_Init+0xf4>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071e:	f003 0304 	and.w	r3, r3, #4
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000726:	2300      	movs	r3, #0
 8000728:	60bb      	str	r3, [r7, #8]
 800072a:	4b28      	ldr	r3, [pc, #160]	@ (80007cc <MX_GPIO_Init+0xf4>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	4a27      	ldr	r2, [pc, #156]	@ (80007cc <MX_GPIO_Init+0xf4>)
 8000730:	f043 0308 	orr.w	r3, r3, #8
 8000734:	6313      	str	r3, [r2, #48]	@ 0x30
 8000736:	4b25      	ldr	r3, [pc, #148]	@ (80007cc <MX_GPIO_Init+0xf4>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	f003 0308 	and.w	r3, r3, #8
 800073e:	60bb      	str	r3, [r7, #8]
 8000740:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	4b21      	ldr	r3, [pc, #132]	@ (80007cc <MX_GPIO_Init+0xf4>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	4a20      	ldr	r2, [pc, #128]	@ (80007cc <MX_GPIO_Init+0xf4>)
 800074c:	f043 0302 	orr.w	r3, r3, #2
 8000750:	6313      	str	r3, [r2, #48]	@ 0x30
 8000752:	4b1e      	ldr	r3, [pc, #120]	@ (80007cc <MX_GPIO_Init+0xf4>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	f003 0302 	and.w	r3, r3, #2
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800075e:	2200      	movs	r2, #0
 8000760:	2140      	movs	r1, #64	@ 0x40
 8000762:	481b      	ldr	r0, [pc, #108]	@ (80007d0 <MX_GPIO_Init+0xf8>)
 8000764:	f002 f994 	bl	8002a90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8000768:	2200      	movs	r2, #0
 800076a:	2110      	movs	r1, #16
 800076c:	4819      	ldr	r0, [pc, #100]	@ (80007d4 <MX_GPIO_Init+0xfc>)
 800076e:	f002 f98f 	bl	8002a90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000772:	2308      	movs	r3, #8
 8000774:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000776:	2300      	movs	r3, #0
 8000778:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800077a:	2301      	movs	r3, #1
 800077c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800077e:	f107 0314 	add.w	r3, r7, #20
 8000782:	4619      	mov	r1, r3
 8000784:	4812      	ldr	r0, [pc, #72]	@ (80007d0 <MX_GPIO_Init+0xf8>)
 8000786:	f001 ffe7 	bl	8002758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800078a:	2340      	movs	r3, #64	@ 0x40
 800078c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078e:	2301      	movs	r3, #1
 8000790:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	2300      	movs	r3, #0
 8000794:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000796:	2300      	movs	r3, #0
 8000798:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079a:	f107 0314 	add.w	r3, r7, #20
 800079e:	4619      	mov	r1, r3
 80007a0:	480b      	ldr	r0, [pc, #44]	@ (80007d0 <MX_GPIO_Init+0xf8>)
 80007a2:	f001 ffd9 	bl	8002758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80007a6:	2310      	movs	r3, #16
 80007a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007aa:	2301      	movs	r3, #1
 80007ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ae:	2300      	movs	r3, #0
 80007b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b2:	2300      	movs	r3, #0
 80007b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007b6:	f107 0314 	add.w	r3, r7, #20
 80007ba:	4619      	mov	r1, r3
 80007bc:	4805      	ldr	r0, [pc, #20]	@ (80007d4 <MX_GPIO_Init+0xfc>)
 80007be:	f001 ffcb 	bl	8002758 <HAL_GPIO_Init>

}
 80007c2:	bf00      	nop
 80007c4:	3728      	adds	r7, #40	@ 0x28
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40023800 	.word	0x40023800
 80007d0:	40020000 	.word	0x40020000
 80007d4:	40020c00 	.word	0x40020c00

080007d8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007dc:	4b12      	ldr	r3, [pc, #72]	@ (8000828 <MX_I2C1_Init+0x50>)
 80007de:	4a13      	ldr	r2, [pc, #76]	@ (800082c <MX_I2C1_Init+0x54>)
 80007e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007e2:	4b11      	ldr	r3, [pc, #68]	@ (8000828 <MX_I2C1_Init+0x50>)
 80007e4:	4a12      	ldr	r2, [pc, #72]	@ (8000830 <MX_I2C1_Init+0x58>)
 80007e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000828 <MX_I2C1_Init+0x50>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000828 <MX_I2C1_Init+0x50>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000828 <MX_I2C1_Init+0x50>)
 80007f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000828 <MX_I2C1_Init+0x50>)
 80007fe:	2200      	movs	r2, #0
 8000800:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000802:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <MX_I2C1_Init+0x50>)
 8000804:	2200      	movs	r2, #0
 8000806:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000808:	4b07      	ldr	r3, [pc, #28]	@ (8000828 <MX_I2C1_Init+0x50>)
 800080a:	2200      	movs	r2, #0
 800080c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800080e:	4b06      	ldr	r3, [pc, #24]	@ (8000828 <MX_I2C1_Init+0x50>)
 8000810:	2200      	movs	r2, #0
 8000812:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000814:	4804      	ldr	r0, [pc, #16]	@ (8000828 <MX_I2C1_Init+0x50>)
 8000816:	f002 f955 	bl	8002ac4 <HAL_I2C_Init>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000820:	f001 f84e 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000824:	bf00      	nop
 8000826:	bd80      	pop	{r7, pc}
 8000828:	200000d8 	.word	0x200000d8
 800082c:	40005400 	.word	0x40005400
 8000830:	000186a0 	.word	0x000186a0

08000834 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08a      	sub	sp, #40	@ 0x28
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083c:	f107 0314 	add.w	r3, r7, #20
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
 8000844:	605a      	str	r2, [r3, #4]
 8000846:	609a      	str	r2, [r3, #8]
 8000848:	60da      	str	r2, [r3, #12]
 800084a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a19      	ldr	r2, [pc, #100]	@ (80008b8 <HAL_I2C_MspInit+0x84>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d12c      	bne.n	80008b0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	613b      	str	r3, [r7, #16]
 800085a:	4b18      	ldr	r3, [pc, #96]	@ (80008bc <HAL_I2C_MspInit+0x88>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	4a17      	ldr	r2, [pc, #92]	@ (80008bc <HAL_I2C_MspInit+0x88>)
 8000860:	f043 0302 	orr.w	r3, r3, #2
 8000864:	6313      	str	r3, [r2, #48]	@ 0x30
 8000866:	4b15      	ldr	r3, [pc, #84]	@ (80008bc <HAL_I2C_MspInit+0x88>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	f003 0302 	and.w	r3, r3, #2
 800086e:	613b      	str	r3, [r7, #16]
 8000870:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8000872:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000876:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000878:	2312      	movs	r3, #18
 800087a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000880:	2303      	movs	r3, #3
 8000882:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000884:	2304      	movs	r3, #4
 8000886:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000888:	f107 0314 	add.w	r3, r7, #20
 800088c:	4619      	mov	r1, r3
 800088e:	480c      	ldr	r0, [pc, #48]	@ (80008c0 <HAL_I2C_MspInit+0x8c>)
 8000890:	f001 ff62 	bl	8002758 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000894:	2300      	movs	r3, #0
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	4b08      	ldr	r3, [pc, #32]	@ (80008bc <HAL_I2C_MspInit+0x88>)
 800089a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800089c:	4a07      	ldr	r2, [pc, #28]	@ (80008bc <HAL_I2C_MspInit+0x88>)
 800089e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80008a4:	4b05      	ldr	r3, [pc, #20]	@ (80008bc <HAL_I2C_MspInit+0x88>)
 80008a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80008ac:	60fb      	str	r3, [r7, #12]
 80008ae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80008b0:	bf00      	nop
 80008b2:	3728      	adds	r7, #40	@ 0x28
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40005400 	.word	0x40005400
 80008bc:	40023800 	.word	0x40023800
 80008c0:	40020400 	.word	0x40020400

080008c4 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80008c8:	4b13      	ldr	r3, [pc, #76]	@ (8000918 <MX_I2S3_Init+0x54>)
 80008ca:	4a14      	ldr	r2, [pc, #80]	@ (800091c <MX_I2S3_Init+0x58>)
 80008cc:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80008ce:	4b12      	ldr	r3, [pc, #72]	@ (8000918 <MX_I2S3_Init+0x54>)
 80008d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008d4:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80008d6:	4b10      	ldr	r3, [pc, #64]	@ (8000918 <MX_I2S3_Init+0x54>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 80008dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <MX_I2S3_Init+0x54>)
 80008de:	2201      	movs	r2, #1
 80008e0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80008e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000918 <MX_I2S3_Init+0x54>)
 80008e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008e8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 80008ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000918 <MX_I2S3_Init+0x54>)
 80008ec:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80008f0:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <MX_I2S3_Init+0x54>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80008f8:	4b07      	ldr	r3, [pc, #28]	@ (8000918 <MX_I2S3_Init+0x54>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80008fe:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <MX_I2S3_Init+0x54>)
 8000900:	2200      	movs	r2, #0
 8000902:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000904:	4804      	ldr	r0, [pc, #16]	@ (8000918 <MX_I2S3_Init+0x54>)
 8000906:	f002 fd7b 	bl	8003400 <HAL_I2S_Init>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8000910:	f000 ffd6 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000914:	bf00      	nop
 8000916:	bd80      	pop	{r7, pc}
 8000918:	2000012c 	.word	0x2000012c
 800091c:	40003c00 	.word	0x40003c00

08000920 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b090      	sub	sp, #64	@ 0x40
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000928:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]
 8000930:	605a      	str	r2, [r3, #4]
 8000932:	609a      	str	r2, [r3, #8]
 8000934:	60da      	str	r2, [r3, #12]
 8000936:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000938:	f107 0314 	add.w	r3, r7, #20
 800093c:	2200      	movs	r2, #0
 800093e:	601a      	str	r2, [r3, #0]
 8000940:	605a      	str	r2, [r3, #4]
 8000942:	609a      	str	r2, [r3, #8]
 8000944:	60da      	str	r2, [r3, #12]
 8000946:	611a      	str	r2, [r3, #16]
 8000948:	615a      	str	r2, [r3, #20]
  if(i2sHandle->Instance==SPI3)
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a32      	ldr	r2, [pc, #200]	@ (8000a18 <HAL_I2S_MspInit+0xf8>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d15c      	bne.n	8000a0e <HAL_I2S_MspInit+0xee>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000954:	2301      	movs	r3, #1
 8000956:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000958:	23c0      	movs	r3, #192	@ 0xc0
 800095a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 800095c:	2310      	movs	r3, #16
 800095e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 4;
 8000960:	2304      	movs	r3, #4
 8000962:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000964:	f107 0314 	add.w	r3, r7, #20
 8000968:	4618      	mov	r0, r3
 800096a:	f003 ff93 	bl	8004894 <HAL_RCCEx_PeriphCLKConfig>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 8000974:	f000 ffa4 	bl	80018c0 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000978:	2300      	movs	r3, #0
 800097a:	613b      	str	r3, [r7, #16]
 800097c:	4b27      	ldr	r3, [pc, #156]	@ (8000a1c <HAL_I2S_MspInit+0xfc>)
 800097e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000980:	4a26      	ldr	r2, [pc, #152]	@ (8000a1c <HAL_I2S_MspInit+0xfc>)
 8000982:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000986:	6413      	str	r3, [r2, #64]	@ 0x40
 8000988:	4b24      	ldr	r3, [pc, #144]	@ (8000a1c <HAL_I2S_MspInit+0xfc>)
 800098a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800098c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000990:	613b      	str	r3, [r7, #16]
 8000992:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000994:	2300      	movs	r3, #0
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	4b20      	ldr	r3, [pc, #128]	@ (8000a1c <HAL_I2S_MspInit+0xfc>)
 800099a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099c:	4a1f      	ldr	r2, [pc, #124]	@ (8000a1c <HAL_I2S_MspInit+0xfc>)
 800099e:	f043 0301 	orr.w	r3, r3, #1
 80009a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a4:	4b1d      	ldr	r3, [pc, #116]	@ (8000a1c <HAL_I2S_MspInit+0xfc>)
 80009a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a8:	f003 0301 	and.w	r3, r3, #1
 80009ac:	60fb      	str	r3, [r7, #12]
 80009ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b0:	2300      	movs	r3, #0
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	4b19      	ldr	r3, [pc, #100]	@ (8000a1c <HAL_I2S_MspInit+0xfc>)
 80009b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b8:	4a18      	ldr	r2, [pc, #96]	@ (8000a1c <HAL_I2S_MspInit+0xfc>)
 80009ba:	f043 0304 	orr.w	r3, r3, #4
 80009be:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c0:	4b16      	ldr	r3, [pc, #88]	@ (8000a1c <HAL_I2S_MspInit+0xfc>)
 80009c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c4:	f003 0304 	and.w	r3, r3, #4
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80009cc:	2310      	movs	r3, #16
 80009ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d0:	2302      	movs	r3, #2
 80009d2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d8:	2300      	movs	r3, #0
 80009da:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009dc:	2306      	movs	r3, #6
 80009de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009e4:	4619      	mov	r1, r3
 80009e6:	480e      	ldr	r0, [pc, #56]	@ (8000a20 <HAL_I2S_MspInit+0x100>)
 80009e8:	f001 feb6 	bl	8002758 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 80009ec:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80009f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f2:	2302      	movs	r3, #2
 80009f4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	2300      	movs	r3, #0
 80009f8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fa:	2300      	movs	r3, #0
 80009fc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009fe:	2306      	movs	r3, #6
 8000a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a02:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a06:	4619      	mov	r1, r3
 8000a08:	4806      	ldr	r0, [pc, #24]	@ (8000a24 <HAL_I2S_MspInit+0x104>)
 8000a0a:	f001 fea5 	bl	8002758 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000a0e:	bf00      	nop
 8000a10:	3740      	adds	r7, #64	@ 0x40
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40003c00 	.word	0x40003c00
 8000a1c:	40023800 	.word	0x40023800
 8000a20:	40020000 	.word	0x40020000
 8000a24:	40020800 	.word	0x40020800

08000a28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a28:	b590      	push	{r4, r7, lr}
 8000a2a:	b085      	sub	sp, #20
 8000a2c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a2e:	f001 f925 	bl	8001c7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a32:	f000 f9a3 	bl	8000d7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a36:	f7ff fe4f 	bl	80006d8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000a3a:	f000 ff47 	bl	80018cc <MX_SPI1_Init>
  MX_ADC1_Init();
 8000a3e:	f7ff fdb5 	bl	80005ac <MX_ADC1_Init>
  MX_I2C1_Init();
 8000a42:	f7ff fec9 	bl	80007d8 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000a46:	f7ff ff3d 	bl	80008c4 <MX_I2S3_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      // --- EMERGENCY STOP (Blue Button PA0) ---
      if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) {
 8000a4a:	2101      	movs	r1, #1
 8000a4c:	48a1      	ldr	r0, [pc, #644]	@ (8000cd4 <main+0x2ac>)
 8000a4e:	f002 f807 	bl	8002a60 <HAL_GPIO_ReadPin>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b01      	cmp	r3, #1
 8000a56:	d106      	bne.n	8000a66 <main+0x3e>
          current_state = STATE_STOPPED;
 8000a58:	4b9f      	ldr	r3, [pc, #636]	@ (8000cd8 <main+0x2b0>)
 8000a5a:	2204      	movs	r2, #4
 8000a5c:	701a      	strb	r2, [r3, #0]
          HAL_Delay(500);
 8000a5e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a62:	f001 f97d 	bl	8001d60 <HAL_Delay>
      }

      switch (current_state)
 8000a66:	4b9c      	ldr	r3, [pc, #624]	@ (8000cd8 <main+0x2b0>)
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	2b05      	cmp	r3, #5
 8000a6c:	d8ed      	bhi.n	8000a4a <main+0x22>
 8000a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8000a74 <main+0x4c>)
 8000a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a74:	08000a8d 	.word	0x08000a8d
 8000a78:	08000ae1 	.word	0x08000ae1
 8000a7c:	08000b41 	.word	0x08000b41
 8000a80:	08000cbd 	.word	0x08000cbd
 8000a84:	08000cc9 	.word	0x08000cc9
 8000a88:	08000d0d 	.word	0x08000d0d
      {
          case STATE_INIT:
              Screen_Init();
 8000a8c:	f000 fabc 	bl	8001008 <Screen_Init>
              Audio_Init();
 8000a90:	f000 f9de 	bl	8000e50 <Audio_Init>
              Audio_Beep(350);
 8000a94:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8000a98:	f000 fa30 	bl	8000efc <Audio_Beep>

              MAX7219_Clear(locked_buffer);
 8000a9c:	488f      	ldr	r0, [pc, #572]	@ (8000cdc <main+0x2b4>)
 8000a9e:	f000 fbc9 	bl	8001234 <MAX7219_Clear>
              MAX7219_Clear(display_buffer);
 8000aa2:	488f      	ldr	r0, [pc, #572]	@ (8000ce0 <main+0x2b8>)
 8000aa4:	f000 fbc6 	bl	8001234 <MAX7219_Clear>

              // Seed random with ADC noise
              srand(HAL_GetTick() + Read_ADC_Channel(ADC_CHANNEL_1));
 8000aa8:	f001 f94e 	bl	8001d48 <HAL_GetTick>
 8000aac:	4604      	mov	r4, r0
 8000aae:	2001      	movs	r0, #1
 8000ab0:	f000 fecc 	bl	800184c <Read_ADC_Channel>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	4423      	add	r3, r4
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f004 fae7 	bl	800508c <srand>

              game_score = 0;
 8000abe:	4b89      	ldr	r3, [pc, #548]	@ (8000ce4 <main+0x2bc>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
              game_level = 1;
 8000ac4:	4b88      	ldr	r3, [pc, #544]	@ (8000ce8 <main+0x2c0>)
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	701a      	strb	r2, [r3, #0]
              lines_cleared = 0;
 8000aca:	4b88      	ldr	r3, [pc, #544]	@ (8000cec <main+0x2c4>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
              gravity_speed = 500;
 8000ad0:	4b87      	ldr	r3, [pc, #540]	@ (8000cf0 <main+0x2c8>)
 8000ad2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000ad6:	601a      	str	r2, [r3, #0]
              current_state = STATE_SPAWN;
 8000ad8:	4b7f      	ldr	r3, [pc, #508]	@ (8000cd8 <main+0x2b0>)
 8000ada:	2201      	movs	r2, #1
 8000adc:	701a      	strb	r2, [r3, #0]
              break;
 8000ade:	e141      	b.n	8000d64 <main+0x33c>

          case STATE_SPAWN:
              Tetromino_Spawn(rand() % NUM_SHAPES);
 8000ae0:	f004 fb02 	bl	80050e8 <rand>
 8000ae4:	4602      	mov	r2, r0
 8000ae6:	4b83      	ldr	r3, [pc, #524]	@ (8000cf4 <main+0x2cc>)
 8000ae8:	fb83 1302 	smull	r1, r3, r3, r2
 8000aec:	4413      	add	r3, r2
 8000aee:	1099      	asrs	r1, r3, #2
 8000af0:	17d3      	asrs	r3, r2, #31
 8000af2:	1ac9      	subs	r1, r1, r3
 8000af4:	460b      	mov	r3, r1
 8000af6:	00db      	lsls	r3, r3, #3
 8000af8:	1a5b      	subs	r3, r3, r1
 8000afa:	1ad1      	subs	r1, r2, r3
 8000afc:	b2cb      	uxtb	r3, r1
 8000afe:	4618      	mov	r0, r3
 8000b00:	f000 fd3c 	bl	800157c <Tetromino_Spawn>

              if (Tetromino_CheckCollision(pivot_x, pivot_y)) {
 8000b04:	4b7c      	ldr	r3, [pc, #496]	@ (8000cf8 <main+0x2d0>)
 8000b06:	f993 3000 	ldrsb.w	r3, [r3]
 8000b0a:	4a7c      	ldr	r2, [pc, #496]	@ (8000cfc <main+0x2d4>)
 8000b0c:	f992 2000 	ldrsb.w	r2, [r2]
 8000b10:	4611      	mov	r1, r2
 8000b12:	4618      	mov	r0, r3
 8000b14:	f000 fd5e 	bl	80015d4 <Tetromino_CheckCollision>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d007      	beq.n	8000b2e <main+0x106>
            	  Audio_Beep(350);
 8000b1e:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8000b22:	f000 f9eb 	bl	8000efc <Audio_Beep>
            	  current_state = STATE_GAMEOVER;
 8000b26:	4b6c      	ldr	r3, [pc, #432]	@ (8000cd8 <main+0x2b0>)
 8000b28:	2205      	movs	r2, #5
 8000b2a:	701a      	strb	r2, [r3, #0]
              } else {
                  last_gravity_time = HAL_GetTick();
                  current_state = STATE_PLAYING;
              }
              break;
 8000b2c:	e11a      	b.n	8000d64 <main+0x33c>
                  last_gravity_time = HAL_GetTick();
 8000b2e:	f001 f90b 	bl	8001d48 <HAL_GetTick>
 8000b32:	4603      	mov	r3, r0
 8000b34:	4a72      	ldr	r2, [pc, #456]	@ (8000d00 <main+0x2d8>)
 8000b36:	6013      	str	r3, [r2, #0]
                  current_state = STATE_PLAYING;
 8000b38:	4b67      	ldr	r3, [pc, #412]	@ (8000cd8 <main+0x2b0>)
 8000b3a:	2202      	movs	r2, #2
 8000b3c:	701a      	strb	r2, [r3, #0]
              break;
 8000b3e:	e111      	b.n	8000d64 <main+0x33c>

          case STATE_PLAYING:
          {
              uint32_t now = HAL_GetTick();
 8000b40:	f001 f902 	bl	8001d48 <HAL_GetTick>
 8000b44:	60b8      	str	r0, [r7, #8]

              // 1. Gravity
              if (now - last_gravity_time > gravity_speed) {
 8000b46:	4b6e      	ldr	r3, [pc, #440]	@ (8000d00 <main+0x2d8>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	68ba      	ldr	r2, [r7, #8]
 8000b4c:	1ad2      	subs	r2, r2, r3
 8000b4e:	4b68      	ldr	r3, [pc, #416]	@ (8000cf0 <main+0x2c8>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	429a      	cmp	r2, r3
 8000b54:	d92a      	bls.n	8000bac <main+0x184>
                  if (!Tetromino_CheckCollision(pivot_x, pivot_y + 1)) {
 8000b56:	4b68      	ldr	r3, [pc, #416]	@ (8000cf8 <main+0x2d0>)
 8000b58:	f993 2000 	ldrsb.w	r2, [r3]
 8000b5c:	4b67      	ldr	r3, [pc, #412]	@ (8000cfc <main+0x2d4>)
 8000b5e:	f993 3000 	ldrsb.w	r3, [r3]
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	3301      	adds	r3, #1
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	b25b      	sxtb	r3, r3
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4610      	mov	r0, r2
 8000b6e:	f000 fd31 	bl	80015d4 <Tetromino_CheckCollision>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d10e      	bne.n	8000b96 <main+0x16e>
                      pivot_y++;
 8000b78:	4b60      	ldr	r3, [pc, #384]	@ (8000cfc <main+0x2d4>)
 8000b7a:	f993 3000 	ldrsb.w	r3, [r3]
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	3301      	adds	r3, #1
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	b25a      	sxtb	r2, r3
 8000b86:	4b5d      	ldr	r3, [pc, #372]	@ (8000cfc <main+0x2d4>)
 8000b88:	701a      	strb	r2, [r3, #0]
                      game_score += DROP_POINTS;
 8000b8a:	4b56      	ldr	r3, [pc, #344]	@ (8000ce4 <main+0x2bc>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	4a54      	ldr	r2, [pc, #336]	@ (8000ce4 <main+0x2bc>)
 8000b92:	6013      	str	r3, [r2, #0]
 8000b94:	e007      	b.n	8000ba6 <main+0x17e>
                  } else {
                      Tetromino_Lock();
 8000b96:	f000 fd5d 	bl	8001654 <Tetromino_Lock>
                      Audio_Beep(150); // Lock Sound
 8000b9a:	2096      	movs	r0, #150	@ 0x96
 8000b9c:	f000 f9ae 	bl	8000efc <Audio_Beep>
                      current_state = STATE_CHECK_LINES;
 8000ba0:	4b4d      	ldr	r3, [pc, #308]	@ (8000cd8 <main+0x2b0>)
 8000ba2:	2203      	movs	r2, #3
 8000ba4:	701a      	strb	r2, [r3, #0]
                  }
                  last_gravity_time = now;
 8000ba6:	4a56      	ldr	r2, [pc, #344]	@ (8000d00 <main+0x2d8>)
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	6013      	str	r3, [r2, #0]
              }

              // 2. Input
              if (now - last_input_time > INPUT_DELAY) {
 8000bac:	4b55      	ldr	r3, [pc, #340]	@ (8000d04 <main+0x2dc>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	68ba      	ldr	r2, [r7, #8]
 8000bb2:	1ad3      	subs	r3, r2, r3
 8000bb4:	2b64      	cmp	r3, #100	@ 0x64
 8000bb6:	d975      	bls.n	8000ca4 <main+0x27c>
                  uint32_t val_x = Read_ADC_Channel(ADC_CHANNEL_1);
 8000bb8:	2001      	movs	r0, #1
 8000bba:	f000 fe47 	bl	800184c <Read_ADC_Channel>
 8000bbe:	6078      	str	r0, [r7, #4]
                  uint32_t val_y = Read_ADC_Channel(ADC_CHANNEL_2);
 8000bc0:	2002      	movs	r0, #2
 8000bc2:	f000 fe43 	bl	800184c <Read_ADC_Channel>
 8000bc6:	6038      	str	r0, [r7, #0]
                  int8_t next_x = pivot_x;
 8000bc8:	4b4b      	ldr	r3, [pc, #300]	@ (8000cf8 <main+0x2d0>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	73fb      	strb	r3, [r7, #15]

                  // X Movement
                  if (val_x < JOY_LOW) next_x--;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2bc7      	cmp	r3, #199	@ 0xc7
 8000bd2:	d806      	bhi.n	8000be2 <main+0x1ba>
 8000bd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bd8:	b2db      	uxtb	r3, r3
 8000bda:	3b01      	subs	r3, #1
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	73fb      	strb	r3, [r7, #15]
 8000be0:	e00a      	b.n	8000bf8 <main+0x1d0>
                  else if (val_x > JOY_HIGH) next_x++;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d905      	bls.n	8000bf8 <main+0x1d0>
 8000bec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	73fb      	strb	r3, [r7, #15]

                  if(next_x < 0) next_x = TOTAL_COLS - 1;
 8000bf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	da01      	bge.n	8000c04 <main+0x1dc>
 8000c00:	2307      	movs	r3, #7
 8000c02:	73fb      	strb	r3, [r7, #15]
                  if(next_x >= TOTAL_COLS) next_x = 0;
 8000c04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c08:	2b07      	cmp	r3, #7
 8000c0a:	dd01      	ble.n	8000c10 <main+0x1e8>
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	73fb      	strb	r3, [r7, #15]

                  if (!Tetromino_CheckCollision(next_x, pivot_y)) pivot_x = next_x;
 8000c10:	4b3a      	ldr	r3, [pc, #232]	@ (8000cfc <main+0x2d4>)
 8000c12:	f993 2000 	ldrsb.w	r2, [r3]
 8000c16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c1a:	4611      	mov	r1, r2
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f000 fcd9 	bl	80015d4 <Tetromino_CheckCollision>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d102      	bne.n	8000c2e <main+0x206>
 8000c28:	4a33      	ldr	r2, [pc, #204]	@ (8000cf8 <main+0x2d0>)
 8000c2a:	7bfb      	ldrb	r3, [r7, #15]
 8000c2c:	7013      	strb	r3, [r2, #0]

                  // Drop
                  if (val_y > JOY_HIGH) {
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d91e      	bls.n	8000c76 <main+0x24e>
                      if (!Tetromino_CheckCollision(pivot_x, pivot_y + 1)) {
 8000c38:	4b2f      	ldr	r3, [pc, #188]	@ (8000cf8 <main+0x2d0>)
 8000c3a:	f993 2000 	ldrsb.w	r2, [r3]
 8000c3e:	4b2f      	ldr	r3, [pc, #188]	@ (8000cfc <main+0x2d4>)
 8000c40:	f993 3000 	ldrsb.w	r3, [r3]
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	3301      	adds	r3, #1
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	b25b      	sxtb	r3, r3
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	4610      	mov	r0, r2
 8000c50:	f000 fcc0 	bl	80015d4 <Tetromino_CheckCollision>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d10d      	bne.n	8000c76 <main+0x24e>
                          pivot_y++;
 8000c5a:	4b28      	ldr	r3, [pc, #160]	@ (8000cfc <main+0x2d4>)
 8000c5c:	f993 3000 	ldrsb.w	r3, [r3]
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	3301      	adds	r3, #1
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	b25a      	sxtb	r2, r3
 8000c68:	4b24      	ldr	r3, [pc, #144]	@ (8000cfc <main+0x2d4>)
 8000c6a:	701a      	strb	r2, [r3, #0]
                          game_score += DROP_POINTS;
 8000c6c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ce4 <main+0x2bc>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	3301      	adds	r3, #1
 8000c72:	4a1c      	ldr	r2, [pc, #112]	@ (8000ce4 <main+0x2bc>)
 8000c74:	6013      	str	r3, [r2, #0]
                      }
                  }

                  // Rotation (PA3)
                  static uint8_t rot_pressed = 0;
                  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == GPIO_PIN_RESET) {
 8000c76:	2108      	movs	r1, #8
 8000c78:	4816      	ldr	r0, [pc, #88]	@ (8000cd4 <main+0x2ac>)
 8000c7a:	f001 fef1 	bl	8002a60 <HAL_GPIO_ReadPin>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d109      	bne.n	8000c98 <main+0x270>
                      if (rot_pressed == 0) {
 8000c84:	4b20      	ldr	r3, [pc, #128]	@ (8000d08 <main+0x2e0>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d108      	bne.n	8000c9e <main+0x276>
                          Tetromino_Rotate();
 8000c8c:	f000 fd64 	bl	8001758 <Tetromino_Rotate>
                          rot_pressed = 1;
 8000c90:	4b1d      	ldr	r3, [pc, #116]	@ (8000d08 <main+0x2e0>)
 8000c92:	2201      	movs	r2, #1
 8000c94:	701a      	strb	r2, [r3, #0]
 8000c96:	e002      	b.n	8000c9e <main+0x276>
                      }
                  } else {
                      rot_pressed = 0;
 8000c98:	4b1b      	ldr	r3, [pc, #108]	@ (8000d08 <main+0x2e0>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	701a      	strb	r2, [r3, #0]
                  }
                  last_input_time = now;
 8000c9e:	4a19      	ldr	r2, [pc, #100]	@ (8000d04 <main+0x2dc>)
 8000ca0:	68bb      	ldr	r3, [r7, #8]
 8000ca2:	6013      	str	r3, [r2, #0]
              }

              // 3. Render
              memcpy(display_buffer, locked_buffer, sizeof(locked_buffer));
 8000ca4:	4a0e      	ldr	r2, [pc, #56]	@ (8000ce0 <main+0x2b8>)
 8000ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8000cdc <main+0x2b4>)
 8000ca8:	4614      	mov	r4, r2
 8000caa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
              Tetromino_Draw(display_buffer);
 8000cb0:	480b      	ldr	r0, [pc, #44]	@ (8000ce0 <main+0x2b8>)
 8000cb2:	f000 fd11 	bl	80016d8 <Tetromino_Draw>
              MAX7219_Flush();
 8000cb6:	f000 f9e9 	bl	800108c <MAX7219_Flush>
              break;
 8000cba:	e053      	b.n	8000d64 <main+0x33c>
          }

          case STATE_CHECK_LINES:
              Check_Full_Rows();
 8000cbc:	f000 fbbe 	bl	800143c <Check_Full_Rows>
              current_state = STATE_SPAWN;
 8000cc0:	4b05      	ldr	r3, [pc, #20]	@ (8000cd8 <main+0x2b0>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	701a      	strb	r2, [r3, #0]
              break;
 8000cc6:	e04d      	b.n	8000d64 <main+0x33c>

          case STATE_STOPPED:
              MAX7219_Clear(display_buffer);
 8000cc8:	4805      	ldr	r0, [pc, #20]	@ (8000ce0 <main+0x2b8>)
 8000cca:	f000 fab3 	bl	8001234 <MAX7219_Clear>
              MAX7219_Flush();
 8000cce:	f000 f9dd 	bl	800108c <MAX7219_Flush>
              break;
 8000cd2:	e047      	b.n	8000d64 <main+0x33c>
 8000cd4:	40020000 	.word	0x40020000
 8000cd8:	20000174 	.word	0x20000174
 8000cdc:	20000190 	.word	0x20000190
 8000ce0:	20000180 	.word	0x20000180
 8000ce4:	200001a8 	.word	0x200001a8
 8000ce8:	20000008 	.word	0x20000008
 8000cec:	200001ac 	.word	0x200001ac
 8000cf0:	20000004 	.word	0x20000004
 8000cf4:	92492493 	.word	0x92492493
 8000cf8:	20000175 	.word	0x20000175
 8000cfc:	20000176 	.word	0x20000176
 8000d00:	200001a4 	.word	0x200001a4
 8000d04:	200001a0 	.word	0x200001a0
 8000d08:	200001b0 	.word	0x200001b0

          case STATE_GAMEOVER:
        	  memcpy(&display_buffer[0], GAME_OVER_ICON, 8);
 8000d0c:	4b16      	ldr	r3, [pc, #88]	@ (8000d68 <main+0x340>)
 8000d0e:	4a17      	ldr	r2, [pc, #92]	@ (8000d6c <main+0x344>)
 8000d10:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d14:	e883 0003 	stmia.w	r3, {r0, r1}
              memcpy(&display_buffer[8], GAME_OVER_ICON, 8);
 8000d18:	4b13      	ldr	r3, [pc, #76]	@ (8000d68 <main+0x340>)
 8000d1a:	4a14      	ldr	r2, [pc, #80]	@ (8000d6c <main+0x344>)
 8000d1c:	3308      	adds	r3, #8
 8000d1e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d22:	e883 0003 	stmia.w	r3, {r0, r1}
              MAX7219_Flush();
 8000d26:	f000 f9b1 	bl	800108c <MAX7219_Flush>

              // Restart Logic (Wait for Release -> Then Wait for Press)
              static uint8_t can_restart = 0;

              // Check if button is released (HIGH)
              if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == GPIO_PIN_SET) {
 8000d2a:	2108      	movs	r1, #8
 8000d2c:	4810      	ldr	r0, [pc, #64]	@ (8000d70 <main+0x348>)
 8000d2e:	f001 fe97 	bl	8002a60 <HAL_GPIO_ReadPin>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d102      	bne.n	8000d3e <main+0x316>
            	  can_restart = 1; // Armed and ready
 8000d38:	4b0e      	ldr	r3, [pc, #56]	@ (8000d74 <main+0x34c>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	701a      	strb	r2, [r3, #0]
              }

              // Check if button is pressed (LOW) AND we are ready
              if (can_restart && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == GPIO_PIN_RESET) {
 8000d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d74 <main+0x34c>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d00c      	beq.n	8000d60 <main+0x338>
 8000d46:	2108      	movs	r1, #8
 8000d48:	4809      	ldr	r0, [pc, #36]	@ (8000d70 <main+0x348>)
 8000d4a:	f001 fe89 	bl	8002a60 <HAL_GPIO_ReadPin>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d105      	bne.n	8000d60 <main+0x338>
            	  can_restart = 0; // Reset flag
 8000d54:	4b07      	ldr	r3, [pc, #28]	@ (8000d74 <main+0x34c>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	701a      	strb	r2, [r3, #0]
                  current_state = STATE_INIT;
 8000d5a:	4b07      	ldr	r3, [pc, #28]	@ (8000d78 <main+0x350>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	701a      	strb	r2, [r3, #0]
              }
              break;
 8000d60:	bf00      	nop
 8000d62:	e672      	b.n	8000a4a <main+0x22>
      if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) {
 8000d64:	e671      	b.n	8000a4a <main+0x22>
 8000d66:	bf00      	nop
 8000d68:	20000180 	.word	0x20000180
 8000d6c:	0800611c 	.word	0x0800611c
 8000d70:	40020000 	.word	0x40020000
 8000d74:	200001b1 	.word	0x200001b1
 8000d78:	20000174 	.word	0x20000174

08000d7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b094      	sub	sp, #80	@ 0x50
 8000d80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d82:	f107 0320 	add.w	r3, r7, #32
 8000d86:	2230      	movs	r2, #48	@ 0x30
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f004 faef 	bl	800536e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d90:	f107 030c 	add.w	r3, r7, #12
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
 8000d98:	605a      	str	r2, [r3, #4]
 8000d9a:	609a      	str	r2, [r3, #8]
 8000d9c:	60da      	str	r2, [r3, #12]
 8000d9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000da0:	2300      	movs	r3, #0
 8000da2:	60bb      	str	r3, [r7, #8]
 8000da4:	4b28      	ldr	r3, [pc, #160]	@ (8000e48 <SystemClock_Config+0xcc>)
 8000da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da8:	4a27      	ldr	r2, [pc, #156]	@ (8000e48 <SystemClock_Config+0xcc>)
 8000daa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dae:	6413      	str	r3, [r2, #64]	@ 0x40
 8000db0:	4b25      	ldr	r3, [pc, #148]	@ (8000e48 <SystemClock_Config+0xcc>)
 8000db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000db8:	60bb      	str	r3, [r7, #8]
 8000dba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	607b      	str	r3, [r7, #4]
 8000dc0:	4b22      	ldr	r3, [pc, #136]	@ (8000e4c <SystemClock_Config+0xd0>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a21      	ldr	r2, [pc, #132]	@ (8000e4c <SystemClock_Config+0xd0>)
 8000dc6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000dca:	6013      	str	r3, [r2, #0]
 8000dcc:	4b1f      	ldr	r3, [pc, #124]	@ (8000e4c <SystemClock_Config+0xd0>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000dd4:	607b      	str	r3, [r7, #4]
 8000dd6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dd8:	2302      	movs	r3, #2
 8000dda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000de0:	2310      	movs	r3, #16
 8000de2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000de4:	2302      	movs	r3, #2
 8000de6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000de8:	2300      	movs	r3, #0
 8000dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000dec:	2310      	movs	r3, #16
 8000dee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000df0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000df4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000df6:	2304      	movs	r3, #4
 8000df8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000dfa:	2308      	movs	r3, #8
 8000dfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dfe:	f107 0320 	add.w	r3, r7, #32
 8000e02:	4618      	mov	r0, r3
 8000e04:	f003 f8c2 	bl	8003f8c <HAL_RCC_OscConfig>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000e0e:	f000 fd57 	bl	80018c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e12:	230f      	movs	r3, #15
 8000e14:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e16:	2302      	movs	r3, #2
 8000e18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e1e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000e22:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e28:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e2a:	f107 030c 	add.w	r3, r7, #12
 8000e2e:	2102      	movs	r1, #2
 8000e30:	4618      	mov	r0, r3
 8000e32:	f003 fb23 	bl	800447c <HAL_RCC_ClockConfig>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000e3c:	f000 fd40 	bl	80018c0 <Error_Handler>
  }
}
 8000e40:	bf00      	nop
 8000e42:	3750      	adds	r7, #80	@ 0x50
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	40023800 	.word	0x40023800
 8000e4c:	40007000 	.word	0x40007000

08000e50 <Audio_Init>:

/* USER CODE BEGIN 4 */

/* --- HELPER FUNCTIONS --- */

void Audio_Init(void) {
 8000e50:	b5b0      	push	{r4, r5, r7, lr}
 8000e52:	b08c      	sub	sp, #48	@ 0x30
 8000e54:	af02      	add	r7, sp, #8
    uint32_t start_tick;

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2110      	movs	r1, #16
 8000e5a:	4825      	ldr	r0, [pc, #148]	@ (8000ef0 <Audio_Init+0xa0>)
 8000e5c:	f001 fe18 	bl	8002a90 <HAL_GPIO_WritePin>
    start_tick = HAL_GetTick();
 8000e60:	f000 ff72 	bl	8001d48 <HAL_GetTick>
 8000e64:	6238      	str	r0, [r7, #32]
    while((HAL_GetTick() - start_tick) < 50);
 8000e66:	bf00      	nop
 8000e68:	f000 ff6e 	bl	8001d48 <HAL_GetTick>
 8000e6c:	4602      	mov	r2, r0
 8000e6e:	6a3b      	ldr	r3, [r7, #32]
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	2b31      	cmp	r3, #49	@ 0x31
 8000e74:	d9f8      	bls.n	8000e68 <Audio_Init+0x18>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 8000e76:	2201      	movs	r2, #1
 8000e78:	2110      	movs	r1, #16
 8000e7a:	481d      	ldr	r0, [pc, #116]	@ (8000ef0 <Audio_Init+0xa0>)
 8000e7c:	f001 fe08 	bl	8002a90 <HAL_GPIO_WritePin>
    start_tick = HAL_GetTick();
 8000e80:	f000 ff62 	bl	8001d48 <HAL_GetTick>
 8000e84:	6238      	str	r0, [r7, #32]
    while((HAL_GetTick() - start_tick) < 50);
 8000e86:	bf00      	nop
 8000e88:	f000 ff5e 	bl	8001d48 <HAL_GetTick>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	6a3b      	ldr	r3, [r7, #32]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	2b31      	cmp	r3, #49	@ 0x31
 8000e94:	d9f8      	bls.n	8000e88 <Audio_Init+0x38>

    // Init Sequence (Starts Muted)
    uint8_t cmds[][2] = {
 8000e96:	4b17      	ldr	r3, [pc, #92]	@ (8000ef4 <Audio_Init+0xa4>)
 8000e98:	463c      	mov	r4, r7
 8000e9a:	461d      	mov	r5, r3
 8000e9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ea0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000ea4:	c407      	stmia	r4!, {r0, r1, r2}
 8000ea6:	8023      	strh	r3, [r4, #0]
        {0x20, 0x10}, {0x21, 0x10},

        {0x02, 0x9E}  // Power UP
    };

    for (int i = 0; i < 16; i++) {
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8000eac:	e018      	b.n	8000ee0 <Audio_Init+0x90>
        HAL_I2C_Master_Transmit(&hi2c1, CS43L22_ADDR, cmds[i], 2, 100);
 8000eae:	463a      	mov	r2, r7
 8000eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	441a      	add	r2, r3
 8000eb6:	2364      	movs	r3, #100	@ 0x64
 8000eb8:	9300      	str	r3, [sp, #0]
 8000eba:	2302      	movs	r3, #2
 8000ebc:	2194      	movs	r1, #148	@ 0x94
 8000ebe:	480e      	ldr	r0, [pc, #56]	@ (8000ef8 <Audio_Init+0xa8>)
 8000ec0:	f001 ff44 	bl	8002d4c <HAL_I2C_Master_Transmit>
        start_tick = HAL_GetTick();
 8000ec4:	f000 ff40 	bl	8001d48 <HAL_GetTick>
 8000ec8:	6238      	str	r0, [r7, #32]
        while((HAL_GetTick() - start_tick) < 5);
 8000eca:	bf00      	nop
 8000ecc:	f000 ff3c 	bl	8001d48 <HAL_GetTick>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	6a3b      	ldr	r3, [r7, #32]
 8000ed4:	1ad3      	subs	r3, r2, r3
 8000ed6:	2b04      	cmp	r3, #4
 8000ed8:	d9f8      	bls.n	8000ecc <Audio_Init+0x7c>
    for (int i = 0; i < 16; i++) {
 8000eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000edc:	3301      	adds	r3, #1
 8000ede:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ee2:	2b0f      	cmp	r3, #15
 8000ee4:	dde3      	ble.n	8000eae <Audio_Init+0x5e>
    }
}
 8000ee6:	bf00      	nop
 8000ee8:	bf00      	nop
 8000eea:	3728      	adds	r7, #40	@ 0x28
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bdb0      	pop	{r4, r5, r7, pc}
 8000ef0:	40020c00 	.word	0x40020c00
 8000ef4:	080060b8 	.word	0x080060b8
 8000ef8:	200000d8 	.word	0x200000d8

08000efc <Audio_Beep>:

void Audio_Beep(uint16_t duration_ms) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b0ec      	sub	sp, #432	@ 0x1b0
 8000f00:	af02      	add	r7, sp, #8
 8000f02:	4602      	mov	r2, r0
 8000f04:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8000f08:	f5a3 73d1 	sub.w	r3, r3, #418	@ 0x1a2
 8000f0c:	801a      	strh	r2, [r3, #0]
    // Prepare 500Hz Square Wave
    int16_t tone_buffer[192];
    for (int i = 0; i < 192; i++) {
 8000f0e:	2300      	movs	r3, #0
 8000f10:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000f14:	e014      	b.n	8000f40 <Audio_Beep+0x44>
        tone_buffer[i] = (i < 96) ? 32000 : -32000;
 8000f16:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8000f1a:	2b5f      	cmp	r3, #95	@ 0x5f
 8000f1c:	dc02      	bgt.n	8000f24 <Audio_Beep+0x28>
 8000f1e:	f44f 41fa 	mov.w	r1, #32000	@ 0x7d00
 8000f22:	e000      	b.n	8000f26 <Audio_Beep+0x2a>
 8000f24:	4935      	ldr	r1, [pc, #212]	@ (8000ffc <Audio_Beep+0x100>)
 8000f26:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8000f2a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8000f2e:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8000f32:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for (int i = 0; i < 192; i++) {
 8000f36:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000f40:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8000f44:	2bbf      	cmp	r3, #191	@ 0xbf
 8000f46:	dde6      	ble.n	8000f16 <Audio_Beep+0x1a>
    }

    // UNMUTE (Register 0x06 -> 0x04)
    uint8_t unmute_cmd[] = {0x06, 0x04};
 8000f48:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8000f4c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8000f50:	f240 4206 	movw	r2, #1030	@ 0x406
 8000f54:	801a      	strh	r2, [r3, #0]
    HAL_I2C_Master_Transmit(&hi2c1, CS43L22_ADDR, unmute_cmd, 2, 10);
 8000f56:	f107 0218 	add.w	r2, r7, #24
 8000f5a:	230a      	movs	r3, #10
 8000f5c:	9300      	str	r3, [sp, #0]
 8000f5e:	2302      	movs	r3, #2
 8000f60:	2194      	movs	r1, #148	@ 0x94
 8000f62:	4827      	ldr	r0, [pc, #156]	@ (8001000 <Audio_Beep+0x104>)
 8000f64:	f001 fef2 	bl	8002d4c <HAL_I2C_Master_Transmit>

    // Play Tone
    uint32_t cycles = duration_ms / 2;
 8000f68:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8000f6c:	f5a3 73d1 	sub.w	r3, r3, #418	@ 0x1a2
 8000f70:	881b      	ldrh	r3, [r3, #0]
 8000f72:	085b      	lsrs	r3, r3, #1
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    if (cycles == 0) cycles = 1;
 8000f7a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d102      	bne.n	8000f88 <Audio_Beep+0x8c>
 8000f82:	2301      	movs	r3, #1
 8000f84:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    for (uint32_t c = 0; c < cycles; c++) {
 8000f88:	2300      	movs	r3, #0
 8000f8a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000f8e:	e00b      	b.n	8000fa8 <Audio_Beep+0xac>
        HAL_I2S_Transmit(&hi2s3, (uint16_t*)tone_buffer, 192, 10);
 8000f90:	f107 011c 	add.w	r1, r7, #28
 8000f94:	230a      	movs	r3, #10
 8000f96:	22c0      	movs	r2, #192	@ 0xc0
 8000f98:	481a      	ldr	r0, [pc, #104]	@ (8001004 <Audio_Beep+0x108>)
 8000f9a:	f002 fb71 	bl	8003680 <HAL_I2S_Transmit>
    for (uint32_t c = 0; c < cycles; c++) {
 8000f9e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000fa8:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8000fac:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d3ed      	bcc.n	8000f90 <Audio_Beep+0x94>
    }

    // Play tiny silence to bring voltage to Zero (Prevents "Pop")
    int16_t zero_buffer[4] = {0, 0, 0, 0};
 8000fb4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8000fb8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	6013      	str	r3, [r2, #0]
 8000fc2:	6053      	str	r3, [r2, #4]
    HAL_I2S_Transmit(&hi2s3, (uint16_t*)zero_buffer, 4, 10);
 8000fc4:	f107 0110 	add.w	r1, r7, #16
 8000fc8:	230a      	movs	r3, #10
 8000fca:	2204      	movs	r2, #4
 8000fcc:	480d      	ldr	r0, [pc, #52]	@ (8001004 <Audio_Beep+0x108>)
 8000fce:	f002 fb57 	bl	8003680 <HAL_I2S_Transmit>

    // MUTE (Register 0x06 -> 0x44)
    uint8_t mute_cmd[] = {0x06, 0x44};
 8000fd2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8000fd6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8000fda:	f244 4206 	movw	r2, #17414	@ 0x4406
 8000fde:	801a      	strh	r2, [r3, #0]
    HAL_I2C_Master_Transmit(&hi2c1, CS43L22_ADDR, mute_cmd, 2, 10);
 8000fe0:	f107 020c 	add.w	r2, r7, #12
 8000fe4:	230a      	movs	r3, #10
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	2302      	movs	r3, #2
 8000fea:	2194      	movs	r1, #148	@ 0x94
 8000fec:	4804      	ldr	r0, [pc, #16]	@ (8001000 <Audio_Beep+0x104>)
 8000fee:	f001 fead 	bl	8002d4c <HAL_I2C_Master_Transmit>
}
 8000ff2:	bf00      	nop
 8000ff4:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	ffff8300 	.word	0xffff8300
 8001000:	200000d8 	.word	0x200000d8
 8001004:	2000012c 	.word	0x2000012c

08001008 <Screen_Init>:

void Screen_Init(void) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af00      	add	r7, sp, #0
    uint8_t commands[][2] = {
 800100e:	4a1c      	ldr	r2, [pc, #112]	@ (8001080 <Screen_Init+0x78>)
 8001010:	1d3b      	adds	r3, r7, #4
 8001012:	ca07      	ldmia	r2, {r0, r1, r2}
 8001014:	c303      	stmia	r3!, {r0, r1}
 8001016:	801a      	strh	r2, [r3, #0]
		// 0x00 = Min
		// 0x02 = Medium
		// 0x04 = High
        {REG_INTENSITY, 0x01}
    };
    for (int c = 0; c < 5; c++) {
 8001018:	2300      	movs	r3, #0
 800101a:	617b      	str	r3, [r7, #20]
 800101c:	e028      	b.n	8001070 <Screen_Init+0x68>
        // NOTE: USING PD0 for CS (Based on latest fix)
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800101e:	2200      	movs	r2, #0
 8001020:	2140      	movs	r1, #64	@ 0x40
 8001022:	4818      	ldr	r0, [pc, #96]	@ (8001084 <Screen_Init+0x7c>)
 8001024:	f001 fd34 	bl	8002a90 <HAL_GPIO_WritePin>
        for(int m=0; m<NUM_MODULES; m++) {
 8001028:	2300      	movs	r3, #0
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	e015      	b.n	800105a <Screen_Init+0x52>
            HAL_SPI_Transmit(&hspi1, &commands[c][0], 1, 10);
 800102e:	1d3a      	adds	r2, r7, #4
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	18d1      	adds	r1, r2, r3
 8001036:	230a      	movs	r3, #10
 8001038:	2201      	movs	r2, #1
 800103a:	4813      	ldr	r0, [pc, #76]	@ (8001088 <Screen_Init+0x80>)
 800103c:	f003 fe05 	bl	8004c4a <HAL_SPI_Transmit>
            HAL_SPI_Transmit(&hspi1, &commands[c][1], 1, 10);
 8001040:	1d3a      	adds	r2, r7, #4
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	3301      	adds	r3, #1
 8001048:	18d1      	adds	r1, r2, r3
 800104a:	230a      	movs	r3, #10
 800104c:	2201      	movs	r2, #1
 800104e:	480e      	ldr	r0, [pc, #56]	@ (8001088 <Screen_Init+0x80>)
 8001050:	f003 fdfb 	bl	8004c4a <HAL_SPI_Transmit>
        for(int m=0; m<NUM_MODULES; m++) {
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	3301      	adds	r3, #1
 8001058:	613b      	str	r3, [r7, #16]
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	2b01      	cmp	r3, #1
 800105e:	dde6      	ble.n	800102e <Screen_Init+0x26>
        }
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001060:	2201      	movs	r2, #1
 8001062:	2140      	movs	r1, #64	@ 0x40
 8001064:	4807      	ldr	r0, [pc, #28]	@ (8001084 <Screen_Init+0x7c>)
 8001066:	f001 fd13 	bl	8002a90 <HAL_GPIO_WritePin>
    for (int c = 0; c < 5; c++) {
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	3301      	adds	r3, #1
 800106e:	617b      	str	r3, [r7, #20]
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	2b04      	cmp	r3, #4
 8001074:	ddd3      	ble.n	800101e <Screen_Init+0x16>
    }
}
 8001076:	bf00      	nop
 8001078:	bf00      	nop
 800107a:	3718      	adds	r7, #24
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	080060d8 	.word	0x080060d8
 8001084:	40020000 	.word	0x40020000
 8001088:	200001b4 	.word	0x200001b4

0800108c <MAX7219_Flush>:

void MAX7219_Flush(void) {
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	@ 0x28
 8001090:	af00      	add	r7, sp, #0
    uint8_t cfg0[] = {REG_DISPLAY_TEST, 0x00};
 8001092:	230f      	movs	r3, #15
 8001094:	82bb      	strh	r3, [r7, #20]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001096:	2200      	movs	r2, #0
 8001098:	2140      	movs	r1, #64	@ 0x40
 800109a:	4863      	ldr	r0, [pc, #396]	@ (8001228 <MAX7219_Flush+0x19c>)
 800109c:	f001 fcf8 	bl	8002a90 <HAL_GPIO_WritePin>
    for(int m=0; m<NUM_MODULES; m++) {
 80010a0:	2300      	movs	r3, #0
 80010a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80010a4:	e011      	b.n	80010ca <MAX7219_Flush+0x3e>
        HAL_SPI_Transmit(&hspi1, &cfg0[0], 1, 10);
 80010a6:	f107 0114 	add.w	r1, r7, #20
 80010aa:	230a      	movs	r3, #10
 80010ac:	2201      	movs	r2, #1
 80010ae:	485f      	ldr	r0, [pc, #380]	@ (800122c <MAX7219_Flush+0x1a0>)
 80010b0:	f003 fdcb 	bl	8004c4a <HAL_SPI_Transmit>
        HAL_SPI_Transmit(&hspi1, &cfg0[1], 1, 10);
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	1c59      	adds	r1, r3, #1
 80010ba:	230a      	movs	r3, #10
 80010bc:	2201      	movs	r2, #1
 80010be:	485b      	ldr	r0, [pc, #364]	@ (800122c <MAX7219_Flush+0x1a0>)
 80010c0:	f003 fdc3 	bl	8004c4a <HAL_SPI_Transmit>
    for(int m=0; m<NUM_MODULES; m++) {
 80010c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010c6:	3301      	adds	r3, #1
 80010c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80010ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010cc:	2b01      	cmp	r3, #1
 80010ce:	ddea      	ble.n	80010a6 <MAX7219_Flush+0x1a>
    }
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80010d0:	2201      	movs	r2, #1
 80010d2:	2140      	movs	r1, #64	@ 0x40
 80010d4:	4854      	ldr	r0, [pc, #336]	@ (8001228 <MAX7219_Flush+0x19c>)
 80010d6:	f001 fcdb 	bl	8002a90 <HAL_GPIO_WritePin>

    uint8_t cfg1[] = {REG_SCAN_LIMIT, 0x07};
 80010da:	f240 730b 	movw	r3, #1803	@ 0x70b
 80010de:	823b      	strh	r3, [r7, #16]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80010e0:	2200      	movs	r2, #0
 80010e2:	2140      	movs	r1, #64	@ 0x40
 80010e4:	4850      	ldr	r0, [pc, #320]	@ (8001228 <MAX7219_Flush+0x19c>)
 80010e6:	f001 fcd3 	bl	8002a90 <HAL_GPIO_WritePin>
    for(int m=0; m<NUM_MODULES; m++) {
 80010ea:	2300      	movs	r3, #0
 80010ec:	623b      	str	r3, [r7, #32]
 80010ee:	e011      	b.n	8001114 <MAX7219_Flush+0x88>
        HAL_SPI_Transmit(&hspi1, &cfg1[0], 1, 10);
 80010f0:	f107 0110 	add.w	r1, r7, #16
 80010f4:	230a      	movs	r3, #10
 80010f6:	2201      	movs	r2, #1
 80010f8:	484c      	ldr	r0, [pc, #304]	@ (800122c <MAX7219_Flush+0x1a0>)
 80010fa:	f003 fda6 	bl	8004c4a <HAL_SPI_Transmit>
        HAL_SPI_Transmit(&hspi1, &cfg1[1], 1, 10);
 80010fe:	f107 0310 	add.w	r3, r7, #16
 8001102:	1c59      	adds	r1, r3, #1
 8001104:	230a      	movs	r3, #10
 8001106:	2201      	movs	r2, #1
 8001108:	4848      	ldr	r0, [pc, #288]	@ (800122c <MAX7219_Flush+0x1a0>)
 800110a:	f003 fd9e 	bl	8004c4a <HAL_SPI_Transmit>
    for(int m=0; m<NUM_MODULES; m++) {
 800110e:	6a3b      	ldr	r3, [r7, #32]
 8001110:	3301      	adds	r3, #1
 8001112:	623b      	str	r3, [r7, #32]
 8001114:	6a3b      	ldr	r3, [r7, #32]
 8001116:	2b01      	cmp	r3, #1
 8001118:	ddea      	ble.n	80010f0 <MAX7219_Flush+0x64>
    }
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800111a:	2201      	movs	r2, #1
 800111c:	2140      	movs	r1, #64	@ 0x40
 800111e:	4842      	ldr	r0, [pc, #264]	@ (8001228 <MAX7219_Flush+0x19c>)
 8001120:	f001 fcb6 	bl	8002a90 <HAL_GPIO_WritePin>

    uint8_t cfg2[] = {REG_DECODE_MODE, 0x00};
 8001124:	2309      	movs	r3, #9
 8001126:	81bb      	strh	r3, [r7, #12]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	2140      	movs	r1, #64	@ 0x40
 800112c:	483e      	ldr	r0, [pc, #248]	@ (8001228 <MAX7219_Flush+0x19c>)
 800112e:	f001 fcaf 	bl	8002a90 <HAL_GPIO_WritePin>
    for(int m=0; m<NUM_MODULES; m++) {
 8001132:	2300      	movs	r3, #0
 8001134:	61fb      	str	r3, [r7, #28]
 8001136:	e011      	b.n	800115c <MAX7219_Flush+0xd0>
        HAL_SPI_Transmit(&hspi1, &cfg2[0], 1, 10);
 8001138:	f107 010c 	add.w	r1, r7, #12
 800113c:	230a      	movs	r3, #10
 800113e:	2201      	movs	r2, #1
 8001140:	483a      	ldr	r0, [pc, #232]	@ (800122c <MAX7219_Flush+0x1a0>)
 8001142:	f003 fd82 	bl	8004c4a <HAL_SPI_Transmit>
        HAL_SPI_Transmit(&hspi1, &cfg2[1], 1, 10);
 8001146:	f107 030c 	add.w	r3, r7, #12
 800114a:	1c59      	adds	r1, r3, #1
 800114c:	230a      	movs	r3, #10
 800114e:	2201      	movs	r2, #1
 8001150:	4836      	ldr	r0, [pc, #216]	@ (800122c <MAX7219_Flush+0x1a0>)
 8001152:	f003 fd7a 	bl	8004c4a <HAL_SPI_Transmit>
    for(int m=0; m<NUM_MODULES; m++) {
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3301      	adds	r3, #1
 800115a:	61fb      	str	r3, [r7, #28]
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	2b01      	cmp	r3, #1
 8001160:	ddea      	ble.n	8001138 <MAX7219_Flush+0xac>
    }
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001162:	2201      	movs	r2, #1
 8001164:	2140      	movs	r1, #64	@ 0x40
 8001166:	4830      	ldr	r0, [pc, #192]	@ (8001228 <MAX7219_Flush+0x19c>)
 8001168:	f001 fc92 	bl	8002a90 <HAL_GPIO_WritePin>

    // Force Wakeup
    uint8_t cfg3[] = {REG_SHUTDOWN, 0x01};
 800116c:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8001170:	813b      	strh	r3, [r7, #8]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001172:	2200      	movs	r2, #0
 8001174:	2140      	movs	r1, #64	@ 0x40
 8001176:	482c      	ldr	r0, [pc, #176]	@ (8001228 <MAX7219_Flush+0x19c>)
 8001178:	f001 fc8a 	bl	8002a90 <HAL_GPIO_WritePin>
    for(int m=0; m<NUM_MODULES; m++) {
 800117c:	2300      	movs	r3, #0
 800117e:	61bb      	str	r3, [r7, #24]
 8001180:	e011      	b.n	80011a6 <MAX7219_Flush+0x11a>
        HAL_SPI_Transmit(&hspi1, &cfg3[0], 1, 10);
 8001182:	f107 0108 	add.w	r1, r7, #8
 8001186:	230a      	movs	r3, #10
 8001188:	2201      	movs	r2, #1
 800118a:	4828      	ldr	r0, [pc, #160]	@ (800122c <MAX7219_Flush+0x1a0>)
 800118c:	f003 fd5d 	bl	8004c4a <HAL_SPI_Transmit>
        HAL_SPI_Transmit(&hspi1, &cfg3[1], 1, 10);
 8001190:	f107 0308 	add.w	r3, r7, #8
 8001194:	1c59      	adds	r1, r3, #1
 8001196:	230a      	movs	r3, #10
 8001198:	2201      	movs	r2, #1
 800119a:	4824      	ldr	r0, [pc, #144]	@ (800122c <MAX7219_Flush+0x1a0>)
 800119c:	f003 fd55 	bl	8004c4a <HAL_SPI_Transmit>
    for(int m=0; m<NUM_MODULES; m++) {
 80011a0:	69bb      	ldr	r3, [r7, #24]
 80011a2:	3301      	adds	r3, #1
 80011a4:	61bb      	str	r3, [r7, #24]
 80011a6:	69bb      	ldr	r3, [r7, #24]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	ddea      	ble.n	8001182 <MAX7219_Flush+0xf6>
    }
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80011ac:	2201      	movs	r2, #1
 80011ae:	2140      	movs	r1, #64	@ 0x40
 80011b0:	481d      	ldr	r0, [pc, #116]	@ (8001228 <MAX7219_Flush+0x19c>)
 80011b2:	f001 fc6d 	bl	8002a90 <HAL_GPIO_WritePin>

    // Pixel Data
    for (uint8_t i = 0; i < 8; i++) {
 80011b6:	2300      	movs	r3, #0
 80011b8:	75fb      	strb	r3, [r7, #23]
 80011ba:	e02d      	b.n	8001218 <MAX7219_Flush+0x18c>
        uint8_t addr = i + 1;
 80011bc:	7dfb      	ldrb	r3, [r7, #23]
 80011be:	3301      	adds	r3, #1
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	71fb      	strb	r3, [r7, #7]
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80011c4:	2200      	movs	r2, #0
 80011c6:	2140      	movs	r1, #64	@ 0x40
 80011c8:	4817      	ldr	r0, [pc, #92]	@ (8001228 <MAX7219_Flush+0x19c>)
 80011ca:	f001 fc61 	bl	8002a90 <HAL_GPIO_WritePin>
        HAL_SPI_Transmit(&hspi1, &addr, 1, 10);
 80011ce:	1df9      	adds	r1, r7, #7
 80011d0:	230a      	movs	r3, #10
 80011d2:	2201      	movs	r2, #1
 80011d4:	4815      	ldr	r0, [pc, #84]	@ (800122c <MAX7219_Flush+0x1a0>)
 80011d6:	f003 fd38 	bl	8004c4a <HAL_SPI_Transmit>
        HAL_SPI_Transmit(&hspi1, &display_buffer[8 + i], 1, 10);
 80011da:	7dfb      	ldrb	r3, [r7, #23]
 80011dc:	3308      	adds	r3, #8
 80011de:	4a14      	ldr	r2, [pc, #80]	@ (8001230 <MAX7219_Flush+0x1a4>)
 80011e0:	1899      	adds	r1, r3, r2
 80011e2:	230a      	movs	r3, #10
 80011e4:	2201      	movs	r2, #1
 80011e6:	4811      	ldr	r0, [pc, #68]	@ (800122c <MAX7219_Flush+0x1a0>)
 80011e8:	f003 fd2f 	bl	8004c4a <HAL_SPI_Transmit>
        HAL_SPI_Transmit(&hspi1, &addr, 1, 10);
 80011ec:	1df9      	adds	r1, r7, #7
 80011ee:	230a      	movs	r3, #10
 80011f0:	2201      	movs	r2, #1
 80011f2:	480e      	ldr	r0, [pc, #56]	@ (800122c <MAX7219_Flush+0x1a0>)
 80011f4:	f003 fd29 	bl	8004c4a <HAL_SPI_Transmit>
        HAL_SPI_Transmit(&hspi1, &display_buffer[i], 1, 10);
 80011f8:	7dfb      	ldrb	r3, [r7, #23]
 80011fa:	4a0d      	ldr	r2, [pc, #52]	@ (8001230 <MAX7219_Flush+0x1a4>)
 80011fc:	1899      	adds	r1, r3, r2
 80011fe:	230a      	movs	r3, #10
 8001200:	2201      	movs	r2, #1
 8001202:	480a      	ldr	r0, [pc, #40]	@ (800122c <MAX7219_Flush+0x1a0>)
 8001204:	f003 fd21 	bl	8004c4a <HAL_SPI_Transmit>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001208:	2201      	movs	r2, #1
 800120a:	2140      	movs	r1, #64	@ 0x40
 800120c:	4806      	ldr	r0, [pc, #24]	@ (8001228 <MAX7219_Flush+0x19c>)
 800120e:	f001 fc3f 	bl	8002a90 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 8; i++) {
 8001212:	7dfb      	ldrb	r3, [r7, #23]
 8001214:	3301      	adds	r3, #1
 8001216:	75fb      	strb	r3, [r7, #23]
 8001218:	7dfb      	ldrb	r3, [r7, #23]
 800121a:	2b07      	cmp	r3, #7
 800121c:	d9ce      	bls.n	80011bc <MAX7219_Flush+0x130>
    }
}
 800121e:	bf00      	nop
 8001220:	bf00      	nop
 8001222:	3728      	adds	r7, #40	@ 0x28
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40020000 	.word	0x40020000
 800122c:	200001b4 	.word	0x200001b4
 8001230:	20000180 	.word	0x20000180

08001234 <MAX7219_Clear>:

void MAX7219_Clear(uint8_t* buffer) { memset(buffer, 0, TOTAL_ROWS); }
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	2210      	movs	r2, #16
 800123e:	2100      	movs	r1, #0
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f004 f894 	bl	800536e <memset>
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <MAX7219_SetPixel>:

void MAX7219_SetPixel(uint8_t* buffer, int8_t x, int8_t y, uint8_t state) {
 800124e:	b480      	push	{r7}
 8001250:	b085      	sub	sp, #20
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
 8001256:	4608      	mov	r0, r1
 8001258:	4611      	mov	r1, r2
 800125a:	461a      	mov	r2, r3
 800125c:	4603      	mov	r3, r0
 800125e:	70fb      	strb	r3, [r7, #3]
 8001260:	460b      	mov	r3, r1
 8001262:	70bb      	strb	r3, [r7, #2]
 8001264:	4613      	mov	r3, r2
 8001266:	707b      	strb	r3, [r7, #1]
    if (x < 0 || x >= TOTAL_COLS || y < 0 || y >= TOTAL_ROWS) return;
 8001268:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800126c:	2b00      	cmp	r3, #0
 800126e:	db5a      	blt.n	8001326 <MAX7219_SetPixel+0xd8>
 8001270:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001274:	2b07      	cmp	r3, #7
 8001276:	dc56      	bgt.n	8001326 <MAX7219_SetPixel+0xd8>
 8001278:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800127c:	2b00      	cmp	r3, #0
 800127e:	db52      	blt.n	8001326 <MAX7219_SetPixel+0xd8>
 8001280:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001284:	2b0f      	cmp	r3, #15
 8001286:	dc4e      	bgt.n	8001326 <MAX7219_SetPixel+0xd8>
    uint8_t module_offset = (y < 8) ? 8 : 0;
 8001288:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800128c:	2b07      	cmp	r3, #7
 800128e:	dc01      	bgt.n	8001294 <MAX7219_SetPixel+0x46>
 8001290:	2308      	movs	r3, #8
 8001292:	e000      	b.n	8001296 <MAX7219_SetPixel+0x48>
 8001294:	2300      	movs	r3, #0
 8001296:	73fb      	strb	r3, [r7, #15]
    int8_t local_y = (y < 8) ? y : y - 8;
 8001298:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800129c:	2b07      	cmp	r3, #7
 800129e:	dd04      	ble.n	80012aa <MAX7219_SetPixel+0x5c>
 80012a0:	78bb      	ldrb	r3, [r7, #2]
 80012a2:	3b08      	subs	r3, #8
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	b25b      	sxtb	r3, r3
 80012a8:	e001      	b.n	80012ae <MAX7219_SetPixel+0x60>
 80012aa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80012ae:	73bb      	strb	r3, [r7, #14]
    if (state) buffer[module_offset + x] |= (1 << local_y);
 80012b0:	787b      	ldrb	r3, [r7, #1]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d01a      	beq.n	80012ec <MAX7219_SetPixel+0x9e>
 80012b6:	7bfa      	ldrb	r2, [r7, #15]
 80012b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012bc:	4413      	add	r3, r2
 80012be:	461a      	mov	r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4413      	add	r3, r2
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	b25a      	sxtb	r2, r3
 80012c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80012cc:	2101      	movs	r1, #1
 80012ce:	fa01 f303 	lsl.w	r3, r1, r3
 80012d2:	b25b      	sxtb	r3, r3
 80012d4:	4313      	orrs	r3, r2
 80012d6:	b259      	sxtb	r1, r3
 80012d8:	7bfa      	ldrb	r2, [r7, #15]
 80012da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012de:	4413      	add	r3, r2
 80012e0:	461a      	mov	r2, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4413      	add	r3, r2
 80012e6:	b2ca      	uxtb	r2, r1
 80012e8:	701a      	strb	r2, [r3, #0]
 80012ea:	e01d      	b.n	8001328 <MAX7219_SetPixel+0xda>
    else       buffer[module_offset + x] &= ~(1 << local_y);
 80012ec:	7bfa      	ldrb	r2, [r7, #15]
 80012ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012f2:	4413      	add	r3, r2
 80012f4:	461a      	mov	r2, r3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4413      	add	r3, r2
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	b25a      	sxtb	r2, r3
 80012fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001302:	2101      	movs	r1, #1
 8001304:	fa01 f303 	lsl.w	r3, r1, r3
 8001308:	b25b      	sxtb	r3, r3
 800130a:	43db      	mvns	r3, r3
 800130c:	b25b      	sxtb	r3, r3
 800130e:	4013      	ands	r3, r2
 8001310:	b259      	sxtb	r1, r3
 8001312:	7bfa      	ldrb	r2, [r7, #15]
 8001314:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001318:	4413      	add	r3, r2
 800131a:	461a      	mov	r2, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4413      	add	r3, r2
 8001320:	b2ca      	uxtb	r2, r1
 8001322:	701a      	strb	r2, [r3, #0]
 8001324:	e000      	b.n	8001328 <MAX7219_SetPixel+0xda>
    if (x < 0 || x >= TOTAL_COLS || y < 0 || y >= TOTAL_ROWS) return;
 8001326:	bf00      	nop
}
 8001328:	3714      	adds	r7, #20
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <MAX7219_GetPixel>:

uint8_t MAX7219_GetPixel(uint8_t* buffer, int8_t x, int8_t y) {
 8001332:	b480      	push	{r7}
 8001334:	b085      	sub	sp, #20
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
 800133a:	460b      	mov	r3, r1
 800133c:	70fb      	strb	r3, [r7, #3]
 800133e:	4613      	mov	r3, r2
 8001340:	70bb      	strb	r3, [r7, #2]
    if (x < 0 || x >= TOTAL_COLS || y < 0 || y >= TOTAL_ROWS) return 0;
 8001342:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001346:	2b00      	cmp	r3, #0
 8001348:	db0b      	blt.n	8001362 <MAX7219_GetPixel+0x30>
 800134a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800134e:	2b07      	cmp	r3, #7
 8001350:	dc07      	bgt.n	8001362 <MAX7219_GetPixel+0x30>
 8001352:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001356:	2b00      	cmp	r3, #0
 8001358:	db03      	blt.n	8001362 <MAX7219_GetPixel+0x30>
 800135a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800135e:	2b0f      	cmp	r3, #15
 8001360:	dd01      	ble.n	8001366 <MAX7219_GetPixel+0x34>
 8001362:	2300      	movs	r3, #0
 8001364:	e024      	b.n	80013b0 <MAX7219_GetPixel+0x7e>
    uint8_t module_offset = (y < 8) ? 8 : 0;
 8001366:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800136a:	2b07      	cmp	r3, #7
 800136c:	dc01      	bgt.n	8001372 <MAX7219_GetPixel+0x40>
 800136e:	2308      	movs	r3, #8
 8001370:	e000      	b.n	8001374 <MAX7219_GetPixel+0x42>
 8001372:	2300      	movs	r3, #0
 8001374:	73fb      	strb	r3, [r7, #15]
    int8_t local_y = (y < 8) ? y : y - 8;
 8001376:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800137a:	2b07      	cmp	r3, #7
 800137c:	dd04      	ble.n	8001388 <MAX7219_GetPixel+0x56>
 800137e:	78bb      	ldrb	r3, [r7, #2]
 8001380:	3b08      	subs	r3, #8
 8001382:	b2db      	uxtb	r3, r3
 8001384:	b25b      	sxtb	r3, r3
 8001386:	e001      	b.n	800138c <MAX7219_GetPixel+0x5a>
 8001388:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800138c:	73bb      	strb	r3, [r7, #14]
    return (buffer[module_offset + x] & (1 << local_y)) ? 1 : 0;
 800138e:	7bfa      	ldrb	r2, [r7, #15]
 8001390:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001394:	4413      	add	r3, r2
 8001396:	461a      	mov	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	4413      	add	r3, r2
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	461a      	mov	r2, r3
 80013a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80013a4:	fa42 f303 	asr.w	r3, r2, r3
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	b2db      	uxtb	r3, r3
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3714      	adds	r7, #20
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <Wrap_Coordinate>:

int8_t Wrap_Coordinate(int8_t x) {
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	71fb      	strb	r3, [r7, #7]
    return (x % TOTAL_COLS + TOTAL_COLS) % TOTAL_COLS;
 80013c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ca:	425a      	negs	r2, r3
 80013cc:	f003 0307 	and.w	r3, r3, #7
 80013d0:	f002 0207 	and.w	r2, r2, #7
 80013d4:	bf58      	it	pl
 80013d6:	4253      	negpl	r3, r2
 80013d8:	b25b      	sxtb	r3, r3
 80013da:	3308      	adds	r3, #8
 80013dc:	425a      	negs	r2, r3
 80013de:	f003 0307 	and.w	r3, r3, #7
 80013e2:	f002 0207 	and.w	r2, r2, #7
 80013e6:	bf58      	it	pl
 80013e8:	4253      	negpl	r3, r2
 80013ea:	b25b      	sxtb	r3, r3
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr

080013f8 <Check_Pixel_Collision>:

uint8_t Check_Pixel_Collision(int8_t x, int8_t y) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	460a      	mov	r2, r1
 8001402:	71fb      	strb	r3, [r7, #7]
 8001404:	4613      	mov	r3, r2
 8001406:	71bb      	strb	r3, [r7, #6]
    if (y >= TOTAL_ROWS) return 1;
 8001408:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800140c:	2b0f      	cmp	r3, #15
 800140e:	dd01      	ble.n	8001414 <Check_Pixel_Collision+0x1c>
 8001410:	2301      	movs	r3, #1
 8001412:	e00d      	b.n	8001430 <Check_Pixel_Collision+0x38>
    if (MAX7219_GetPixel(locked_buffer, x, y)) return 1;
 8001414:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8001418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141c:	4619      	mov	r1, r3
 800141e:	4806      	ldr	r0, [pc, #24]	@ (8001438 <Check_Pixel_Collision+0x40>)
 8001420:	f7ff ff87 	bl	8001332 <MAX7219_GetPixel>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <Check_Pixel_Collision+0x36>
 800142a:	2301      	movs	r3, #1
 800142c:	e000      	b.n	8001430 <Check_Pixel_Collision+0x38>
    return 0;
 800142e:	2300      	movs	r3, #0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20000190 	.word	0x20000190

0800143c <Check_Full_Rows>:

void Check_Full_Rows(void) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b088      	sub	sp, #32
 8001440:	af00      	add	r7, sp, #0
    for (int y = TOTAL_ROWS - 1; y >= 0; y--) {
 8001442:	230f      	movs	r3, #15
 8001444:	61fb      	str	r3, [r7, #28]
 8001446:	e085      	b.n	8001554 <Check_Full_Rows+0x118>
        uint8_t is_full = 1;
 8001448:	2301      	movs	r3, #1
 800144a:	76fb      	strb	r3, [r7, #27]
        for (int x = 0; x < TOTAL_COLS; x++) {
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]
 8001450:	e010      	b.n	8001474 <Check_Full_Rows+0x38>
            if (MAX7219_GetPixel(locked_buffer, x, y) == 0) {
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	b25b      	sxtb	r3, r3
 8001456:	69fa      	ldr	r2, [r7, #28]
 8001458:	b252      	sxtb	r2, r2
 800145a:	4619      	mov	r1, r3
 800145c:	4842      	ldr	r0, [pc, #264]	@ (8001568 <Check_Full_Rows+0x12c>)
 800145e:	f7ff ff68 	bl	8001332 <MAX7219_GetPixel>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d102      	bne.n	800146e <Check_Full_Rows+0x32>
                is_full = 0;
 8001468:	2300      	movs	r3, #0
 800146a:	76fb      	strb	r3, [r7, #27]
                break;
 800146c:	e005      	b.n	800147a <Check_Full_Rows+0x3e>
        for (int x = 0; x < TOTAL_COLS; x++) {
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	3301      	adds	r3, #1
 8001472:	617b      	str	r3, [r7, #20]
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	2b07      	cmp	r3, #7
 8001478:	ddeb      	ble.n	8001452 <Check_Full_Rows+0x16>
            }
        }
        if (is_full) {
 800147a:	7efb      	ldrb	r3, [r7, #27]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d066      	beq.n	800154e <Check_Full_Rows+0x112>
            Audio_Beep(400);
 8001480:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001484:	f7ff fd3a 	bl	8000efc <Audio_Beep>
            game_score += (FULLROW_POINTS * game_level);
 8001488:	4b38      	ldr	r3, [pc, #224]	@ (800156c <Check_Full_Rows+0x130>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	461a      	mov	r2, r3
 8001490:	4613      	mov	r3, r2
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	4413      	add	r3, r2
 8001496:	00db      	lsls	r3, r3, #3
 8001498:	461a      	mov	r2, r3
 800149a:	4b35      	ldr	r3, [pc, #212]	@ (8001570 <Check_Full_Rows+0x134>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4413      	add	r3, r2
 80014a0:	4a33      	ldr	r2, [pc, #204]	@ (8001570 <Check_Full_Rows+0x134>)
 80014a2:	6013      	str	r3, [r2, #0]
            lines_cleared++;
 80014a4:	4b33      	ldr	r3, [pc, #204]	@ (8001574 <Check_Full_Rows+0x138>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	3301      	adds	r3, #1
 80014aa:	4a32      	ldr	r2, [pc, #200]	@ (8001574 <Check_Full_Rows+0x138>)
 80014ac:	6013      	str	r3, [r2, #0]
            if (lines_cleared % LNS_CLR_NXT_LVL == 0) {
 80014ae:	4b31      	ldr	r3, [pc, #196]	@ (8001574 <Check_Full_Rows+0x138>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 0303 	and.w	r3, r3, #3
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d10f      	bne.n	80014da <Check_Full_Rows+0x9e>
                game_level++;
 80014ba:	4b2c      	ldr	r3, [pc, #176]	@ (800156c <Check_Full_Rows+0x130>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	3301      	adds	r3, #1
 80014c2:	b2da      	uxtb	r2, r3
 80014c4:	4b29      	ldr	r3, [pc, #164]	@ (800156c <Check_Full_Rows+0x130>)
 80014c6:	701a      	strb	r2, [r3, #0]
                if (gravity_speed > 100) gravity_speed -= 50;
 80014c8:	4b2b      	ldr	r3, [pc, #172]	@ (8001578 <Check_Full_Rows+0x13c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	2b64      	cmp	r3, #100	@ 0x64
 80014ce:	d904      	bls.n	80014da <Check_Full_Rows+0x9e>
 80014d0:	4b29      	ldr	r3, [pc, #164]	@ (8001578 <Check_Full_Rows+0x13c>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	3b32      	subs	r3, #50	@ 0x32
 80014d6:	4a28      	ldr	r2, [pc, #160]	@ (8001578 <Check_Full_Rows+0x13c>)
 80014d8:	6013      	str	r3, [r2, #0]
            }
            for (int k = y; k > 0; k--) {
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	613b      	str	r3, [r7, #16]
 80014de:	e020      	b.n	8001522 <Check_Full_Rows+0xe6>
                for (int x = 0; x < TOTAL_COLS; x++) {
 80014e0:	2300      	movs	r3, #0
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	e017      	b.n	8001516 <Check_Full_Rows+0xda>
                    uint8_t pixel_above = MAX7219_GetPixel(locked_buffer, x, k - 1);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	b259      	sxtb	r1, r3
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	3b01      	subs	r3, #1
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	b25b      	sxtb	r3, r3
 80014f4:	461a      	mov	r2, r3
 80014f6:	481c      	ldr	r0, [pc, #112]	@ (8001568 <Check_Full_Rows+0x12c>)
 80014f8:	f7ff ff1b 	bl	8001332 <MAX7219_GetPixel>
 80014fc:	4603      	mov	r3, r0
 80014fe:	71fb      	strb	r3, [r7, #7]
                    MAX7219_SetPixel(locked_buffer, x, k, pixel_above);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	b259      	sxtb	r1, r3
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	b25a      	sxtb	r2, r3
 8001508:	79fb      	ldrb	r3, [r7, #7]
 800150a:	4817      	ldr	r0, [pc, #92]	@ (8001568 <Check_Full_Rows+0x12c>)
 800150c:	f7ff fe9f 	bl	800124e <MAX7219_SetPixel>
                for (int x = 0; x < TOTAL_COLS; x++) {
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	3301      	adds	r3, #1
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2b07      	cmp	r3, #7
 800151a:	dde4      	ble.n	80014e6 <Check_Full_Rows+0xaa>
            for (int k = y; k > 0; k--) {
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	3b01      	subs	r3, #1
 8001520:	613b      	str	r3, [r7, #16]
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	2b00      	cmp	r3, #0
 8001526:	dcdb      	bgt.n	80014e0 <Check_Full_Rows+0xa4>
                }
            }
            for (int x = 0; x < TOTAL_COLS; x++) MAX7219_SetPixel(locked_buffer, x, 0, 0);
 8001528:	2300      	movs	r3, #0
 800152a:	60bb      	str	r3, [r7, #8]
 800152c:	e009      	b.n	8001542 <Check_Full_Rows+0x106>
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	b259      	sxtb	r1, r3
 8001532:	2300      	movs	r3, #0
 8001534:	2200      	movs	r2, #0
 8001536:	480c      	ldr	r0, [pc, #48]	@ (8001568 <Check_Full_Rows+0x12c>)
 8001538:	f7ff fe89 	bl	800124e <MAX7219_SetPixel>
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	3301      	adds	r3, #1
 8001540:	60bb      	str	r3, [r7, #8]
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	2b07      	cmp	r3, #7
 8001546:	ddf2      	ble.n	800152e <Check_Full_Rows+0xf2>
            y++;
 8001548:	69fb      	ldr	r3, [r7, #28]
 800154a:	3301      	adds	r3, #1
 800154c:	61fb      	str	r3, [r7, #28]
    for (int y = TOTAL_ROWS - 1; y >= 0; y--) {
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	3b01      	subs	r3, #1
 8001552:	61fb      	str	r3, [r7, #28]
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	2b00      	cmp	r3, #0
 8001558:	f6bf af76 	bge.w	8001448 <Check_Full_Rows+0xc>
        }
    }
}
 800155c:	bf00      	nop
 800155e:	bf00      	nop
 8001560:	3720      	adds	r7, #32
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000190 	.word	0x20000190
 800156c:	20000008 	.word	0x20000008
 8001570:	200001a8 	.word	0x200001a8
 8001574:	200001ac 	.word	0x200001ac
 8001578:	20000004 	.word	0x20000004

0800157c <Tetromino_Spawn>:

void Tetromino_Spawn(uint8_t shape_id) {
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	71fb      	strb	r3, [r7, #7]
    if (shape_id >= NUM_SHAPES) shape_id = 0;
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	2b06      	cmp	r3, #6
 800158a:	d901      	bls.n	8001590 <Tetromino_Spawn+0x14>
 800158c:	2300      	movs	r3, #0
 800158e:	71fb      	strb	r3, [r7, #7]
    memcpy(active_shape_coords, SHAPES[shape_id], COORDS_PER_SHAPE);
 8001590:	79fb      	ldrb	r3, [r7, #7]
 8001592:	00db      	lsls	r3, r3, #3
 8001594:	4a0a      	ldr	r2, [pc, #40]	@ (80015c0 <Tetromino_Spawn+0x44>)
 8001596:	441a      	add	r2, r3
 8001598:	4b0a      	ldr	r3, [pc, #40]	@ (80015c4 <Tetromino_Spawn+0x48>)
 800159a:	6810      	ldr	r0, [r2, #0]
 800159c:	6851      	ldr	r1, [r2, #4]
 800159e:	c303      	stmia	r3!, {r0, r1}
    pivot_x = 3; pivot_y = 0; current_shape_id = shape_id;
 80015a0:	4b09      	ldr	r3, [pc, #36]	@ (80015c8 <Tetromino_Spawn+0x4c>)
 80015a2:	2203      	movs	r2, #3
 80015a4:	701a      	strb	r2, [r3, #0]
 80015a6:	4b09      	ldr	r3, [pc, #36]	@ (80015cc <Tetromino_Spawn+0x50>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	701a      	strb	r2, [r3, #0]
 80015ac:	4a08      	ldr	r2, [pc, #32]	@ (80015d0 <Tetromino_Spawn+0x54>)
 80015ae:	79fb      	ldrb	r3, [r7, #7]
 80015b0:	7013      	strb	r3, [r2, #0]
}
 80015b2:	bf00      	nop
 80015b4:	370c      	adds	r7, #12
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	080060e4 	.word	0x080060e4
 80015c4:	20000178 	.word	0x20000178
 80015c8:	20000175 	.word	0x20000175
 80015cc:	20000176 	.word	0x20000176
 80015d0:	20000000 	.word	0x20000000

080015d4 <Tetromino_CheckCollision>:

uint8_t Tetromino_CheckCollision(int8_t target_pivot_x, int8_t target_pivot_y) {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	460a      	mov	r2, r1
 80015de:	71fb      	strb	r3, [r7, #7]
 80015e0:	4613      	mov	r3, r2
 80015e2:	71bb      	strb	r3, [r7, #6]
    for (int i = 0; i < 4; i++) {
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	e029      	b.n	800163e <Tetromino_CheckCollision+0x6a>
        int8_t raw_x = target_pivot_x + active_shape_coords[i*2];
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	005b      	lsls	r3, r3, #1
 80015ee:	4a18      	ldr	r2, [pc, #96]	@ (8001650 <Tetromino_CheckCollision+0x7c>)
 80015f0:	56d3      	ldrsb	r3, [r2, r3]
 80015f2:	b2da      	uxtb	r2, r3
 80015f4:	79fb      	ldrb	r3, [r7, #7]
 80015f6:	4413      	add	r3, r2
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	72fb      	strb	r3, [r7, #11]
        int8_t block_y = target_pivot_y + active_shape_coords[i*2 + 1];
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	3301      	adds	r3, #1
 8001602:	4a13      	ldr	r2, [pc, #76]	@ (8001650 <Tetromino_CheckCollision+0x7c>)
 8001604:	56d3      	ldrsb	r3, [r2, r3]
 8001606:	b2da      	uxtb	r2, r3
 8001608:	79bb      	ldrb	r3, [r7, #6]
 800160a:	4413      	add	r3, r2
 800160c:	b2db      	uxtb	r3, r3
 800160e:	72bb      	strb	r3, [r7, #10]
        int8_t block_x = Wrap_Coordinate(raw_x);
 8001610:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff fed1 	bl	80013bc <Wrap_Coordinate>
 800161a:	4603      	mov	r3, r0
 800161c:	727b      	strb	r3, [r7, #9]
        if (Check_Pixel_Collision(block_x, block_y)) return 1;
 800161e:	f997 200a 	ldrsb.w	r2, [r7, #10]
 8001622:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8001626:	4611      	mov	r1, r2
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff fee5 	bl	80013f8 <Check_Pixel_Collision>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <Tetromino_CheckCollision+0x64>
 8001634:	2301      	movs	r3, #1
 8001636:	e006      	b.n	8001646 <Tetromino_CheckCollision+0x72>
    for (int i = 0; i < 4; i++) {
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	3301      	adds	r3, #1
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	2b03      	cmp	r3, #3
 8001642:	ddd2      	ble.n	80015ea <Tetromino_CheckCollision+0x16>
    }
    return 0;
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000178 	.word	0x20000178

08001654 <Tetromino_Lock>:

void Tetromino_Lock(void) {
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
    for (int i = 0; i < 4; i++) {
 800165a:	2300      	movs	r3, #0
 800165c:	607b      	str	r3, [r7, #4]
 800165e:	e02a      	b.n	80016b6 <Tetromino_Lock+0x62>
        int8_t raw_x = pivot_x + active_shape_coords[i*2];
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	4a18      	ldr	r2, [pc, #96]	@ (80016c8 <Tetromino_Lock+0x74>)
 8001666:	56d3      	ldrsb	r3, [r2, r3]
 8001668:	b2da      	uxtb	r2, r3
 800166a:	4b18      	ldr	r3, [pc, #96]	@ (80016cc <Tetromino_Lock+0x78>)
 800166c:	f993 3000 	ldrsb.w	r3, [r3]
 8001670:	b2db      	uxtb	r3, r3
 8001672:	4413      	add	r3, r2
 8001674:	b2db      	uxtb	r3, r3
 8001676:	70fb      	strb	r3, [r7, #3]
        int8_t block_y = pivot_y + active_shape_coords[i*2 + 1];
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	3301      	adds	r3, #1
 800167e:	4a12      	ldr	r2, [pc, #72]	@ (80016c8 <Tetromino_Lock+0x74>)
 8001680:	56d3      	ldrsb	r3, [r2, r3]
 8001682:	b2da      	uxtb	r2, r3
 8001684:	4b12      	ldr	r3, [pc, #72]	@ (80016d0 <Tetromino_Lock+0x7c>)
 8001686:	f993 3000 	ldrsb.w	r3, [r3]
 800168a:	b2db      	uxtb	r3, r3
 800168c:	4413      	add	r3, r2
 800168e:	b2db      	uxtb	r3, r3
 8001690:	70bb      	strb	r3, [r7, #2]
        int8_t block_x = Wrap_Coordinate(raw_x);
 8001692:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff fe90 	bl	80013bc <Wrap_Coordinate>
 800169c:	4603      	mov	r3, r0
 800169e:	707b      	strb	r3, [r7, #1]
        MAX7219_SetPixel(locked_buffer, block_x, block_y, 1);
 80016a0:	f997 2002 	ldrsb.w	r2, [r7, #2]
 80016a4:	f997 1001 	ldrsb.w	r1, [r7, #1]
 80016a8:	2301      	movs	r3, #1
 80016aa:	480a      	ldr	r0, [pc, #40]	@ (80016d4 <Tetromino_Lock+0x80>)
 80016ac:	f7ff fdcf 	bl	800124e <MAX7219_SetPixel>
    for (int i = 0; i < 4; i++) {
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	3301      	adds	r3, #1
 80016b4:	607b      	str	r3, [r7, #4]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2b03      	cmp	r3, #3
 80016ba:	ddd1      	ble.n	8001660 <Tetromino_Lock+0xc>
    }
}
 80016bc:	bf00      	nop
 80016be:	bf00      	nop
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000178 	.word	0x20000178
 80016cc:	20000175 	.word	0x20000175
 80016d0:	20000176 	.word	0x20000176
 80016d4:	20000190 	.word	0x20000190

080016d8 <Tetromino_Draw>:

void Tetromino_Draw(uint8_t* buffer) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 4; i++) {
 80016e0:	2300      	movs	r3, #0
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	e02a      	b.n	800173c <Tetromino_Draw+0x64>
        int8_t raw_x = pivot_x + active_shape_coords[i*2];
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	4a18      	ldr	r2, [pc, #96]	@ (800174c <Tetromino_Draw+0x74>)
 80016ec:	56d3      	ldrsb	r3, [r2, r3]
 80016ee:	b2da      	uxtb	r2, r3
 80016f0:	4b17      	ldr	r3, [pc, #92]	@ (8001750 <Tetromino_Draw+0x78>)
 80016f2:	f993 3000 	ldrsb.w	r3, [r3]
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	4413      	add	r3, r2
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	72fb      	strb	r3, [r7, #11]
        int8_t block_y = pivot_y + active_shape_coords[i*2 + 1];
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	3301      	adds	r3, #1
 8001704:	4a11      	ldr	r2, [pc, #68]	@ (800174c <Tetromino_Draw+0x74>)
 8001706:	56d3      	ldrsb	r3, [r2, r3]
 8001708:	b2da      	uxtb	r2, r3
 800170a:	4b12      	ldr	r3, [pc, #72]	@ (8001754 <Tetromino_Draw+0x7c>)
 800170c:	f993 3000 	ldrsb.w	r3, [r3]
 8001710:	b2db      	uxtb	r3, r3
 8001712:	4413      	add	r3, r2
 8001714:	b2db      	uxtb	r3, r3
 8001716:	72bb      	strb	r3, [r7, #10]
        int8_t block_x = Wrap_Coordinate(raw_x);
 8001718:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff fe4d 	bl	80013bc <Wrap_Coordinate>
 8001722:	4603      	mov	r3, r0
 8001724:	727b      	strb	r3, [r7, #9]
        MAX7219_SetPixel(buffer, block_x, block_y, 1);
 8001726:	f997 200a 	ldrsb.w	r2, [r7, #10]
 800172a:	f997 1009 	ldrsb.w	r1, [r7, #9]
 800172e:	2301      	movs	r3, #1
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f7ff fd8c 	bl	800124e <MAX7219_SetPixel>
    for (int i = 0; i < 4; i++) {
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	3301      	adds	r3, #1
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	2b03      	cmp	r3, #3
 8001740:	ddd1      	ble.n	80016e6 <Tetromino_Draw+0xe>
    }
}
 8001742:	bf00      	nop
 8001744:	bf00      	nop
 8001746:	3710      	adds	r7, #16
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20000178 	.word	0x20000178
 8001750:	20000175 	.word	0x20000175
 8001754:	20000176 	.word	0x20000176

08001758 <Tetromino_Rotate>:

void Tetromino_Rotate(void) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b088      	sub	sp, #32
 800175c:	af00      	add	r7, sp, #0
    int8_t temp_coords[COORDS_PER_SHAPE];
    for (int i = 0; i < 4; i++) {
 800175e:	2300      	movs	r3, #0
 8001760:	61fb      	str	r3, [r7, #28]
 8001762:	e01f      	b.n	80017a4 <Tetromino_Rotate+0x4c>
        int8_t old_x = active_shape_coords[i * 2];
 8001764:	69fb      	ldr	r3, [r7, #28]
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	4a35      	ldr	r2, [pc, #212]	@ (8001840 <Tetromino_Rotate+0xe8>)
 800176a:	5cd3      	ldrb	r3, [r2, r3]
 800176c:	743b      	strb	r3, [r7, #16]
        int8_t old_y = active_shape_coords[i * 2 + 1];
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	3301      	adds	r3, #1
 8001774:	4a32      	ldr	r2, [pc, #200]	@ (8001840 <Tetromino_Rotate+0xe8>)
 8001776:	5cd3      	ldrb	r3, [r2, r3]
 8001778:	73fb      	strb	r3, [r7, #15]
        temp_coords[i * 2]     = old_y;
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	3320      	adds	r3, #32
 8001780:	443b      	add	r3, r7
 8001782:	7bfa      	ldrb	r2, [r7, #15]
 8001784:	f803 2c1c 	strb.w	r2, [r3, #-28]
        temp_coords[i * 2 + 1] = -old_x;
 8001788:	7c3b      	ldrb	r3, [r7, #16]
 800178a:	425b      	negs	r3, r3
 800178c:	b2da      	uxtb	r2, r3
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	3301      	adds	r3, #1
 8001794:	b252      	sxtb	r2, r2
 8001796:	3320      	adds	r3, #32
 8001798:	443b      	add	r3, r7
 800179a:	f803 2c1c 	strb.w	r2, [r3, #-28]
    for (int i = 0; i < 4; i++) {
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	3301      	adds	r3, #1
 80017a2:	61fb      	str	r3, [r7, #28]
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	2b03      	cmp	r3, #3
 80017a8:	dddc      	ble.n	8001764 <Tetromino_Rotate+0xc>
    }
    uint8_t possible = 1;
 80017aa:	2301      	movs	r3, #1
 80017ac:	76fb      	strb	r3, [r7, #27]
    for (int i = 0; i < 4; i++) {
 80017ae:	2300      	movs	r3, #0
 80017b0:	617b      	str	r3, [r7, #20]
 80017b2:	e034      	b.n	800181e <Tetromino_Rotate+0xc6>
        int8_t raw_x = pivot_x + temp_coords[i*2];
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	3320      	adds	r3, #32
 80017ba:	443b      	add	r3, r7
 80017bc:	f913 3c1c 	ldrsb.w	r3, [r3, #-28]
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	4b20      	ldr	r3, [pc, #128]	@ (8001844 <Tetromino_Rotate+0xec>)
 80017c4:	f993 3000 	ldrsb.w	r3, [r3]
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	4413      	add	r3, r2
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	74fb      	strb	r3, [r7, #19]
        int8_t block_y = pivot_y + temp_coords[i*2 + 1];
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	3301      	adds	r3, #1
 80017d6:	3320      	adds	r3, #32
 80017d8:	443b      	add	r3, r7
 80017da:	f913 3c1c 	ldrsb.w	r3, [r3, #-28]
 80017de:	b2da      	uxtb	r2, r3
 80017e0:	4b19      	ldr	r3, [pc, #100]	@ (8001848 <Tetromino_Rotate+0xf0>)
 80017e2:	f993 3000 	ldrsb.w	r3, [r3]
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	4413      	add	r3, r2
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	74bb      	strb	r3, [r7, #18]
        int8_t block_x = Wrap_Coordinate(raw_x);
 80017ee:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff fde2 	bl	80013bc <Wrap_Coordinate>
 80017f8:	4603      	mov	r3, r0
 80017fa:	747b      	strb	r3, [r7, #17]
        if (Check_Pixel_Collision(block_x, block_y)) {
 80017fc:	f997 2012 	ldrsb.w	r2, [r7, #18]
 8001800:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8001804:	4611      	mov	r1, r2
 8001806:	4618      	mov	r0, r3
 8001808:	f7ff fdf6 	bl	80013f8 <Check_Pixel_Collision>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d002      	beq.n	8001818 <Tetromino_Rotate+0xc0>
            possible = 0;
 8001812:	2300      	movs	r3, #0
 8001814:	76fb      	strb	r3, [r7, #27]
            break;
 8001816:	e005      	b.n	8001824 <Tetromino_Rotate+0xcc>
    for (int i = 0; i < 4; i++) {
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	3301      	adds	r3, #1
 800181c:	617b      	str	r3, [r7, #20]
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	2b03      	cmp	r3, #3
 8001822:	ddc7      	ble.n	80017b4 <Tetromino_Rotate+0x5c>
        }
    }
    if (possible) memcpy(active_shape_coords, temp_coords, COORDS_PER_SHAPE);
 8001824:	7efb      	ldrb	r3, [r7, #27]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d006      	beq.n	8001838 <Tetromino_Rotate+0xe0>
 800182a:	4b05      	ldr	r3, [pc, #20]	@ (8001840 <Tetromino_Rotate+0xe8>)
 800182c:	461a      	mov	r2, r3
 800182e:	1d3b      	adds	r3, r7, #4
 8001830:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001834:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8001838:	bf00      	nop
 800183a:	3720      	adds	r7, #32
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20000178 	.word	0x20000178
 8001844:	20000175 	.word	0x20000175
 8001848:	20000176 	.word	0x20000176

0800184c <Read_ADC_Channel>:

uint32_t Read_ADC_Channel(uint32_t channel) {
 800184c:	b580      	push	{r7, lr}
 800184e:	b088      	sub	sp, #32
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001854:	f107 030c 	add.w	r3, r7, #12
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
    sConfig.Channel = channel;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 8001866:	2301      	movs	r3, #1
 8001868:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800186a:	2300      	movs	r3, #0
 800186c:	617b      	str	r3, [r7, #20]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) Error_Handler();
 800186e:	f107 030c 	add.w	r3, r7, #12
 8001872:	4619      	mov	r1, r3
 8001874:	4811      	ldr	r0, [pc, #68]	@ (80018bc <Read_ADC_Channel+0x70>)
 8001876:	f000 fc5b 	bl	8002130 <HAL_ADC_ConfigChannel>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <Read_ADC_Channel+0x38>
 8001880:	f000 f81e 	bl	80018c0 <Error_Handler>
    HAL_ADC_Start(&hadc1);
 8001884:	480d      	ldr	r0, [pc, #52]	@ (80018bc <Read_ADC_Channel+0x70>)
 8001886:	f000 fad3 	bl	8001e30 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 800188a:	210a      	movs	r1, #10
 800188c:	480b      	ldr	r0, [pc, #44]	@ (80018bc <Read_ADC_Channel+0x70>)
 800188e:	f000 fbb6 	bl	8001ffe <HAL_ADC_PollForConversion>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d108      	bne.n	80018aa <Read_ADC_Channel+0x5e>
        uint32_t val = HAL_ADC_GetValue(&hadc1);
 8001898:	4808      	ldr	r0, [pc, #32]	@ (80018bc <Read_ADC_Channel+0x70>)
 800189a:	f000 fc3b 	bl	8002114 <HAL_ADC_GetValue>
 800189e:	61f8      	str	r0, [r7, #28]
        HAL_ADC_Stop(&hadc1);
 80018a0:	4806      	ldr	r0, [pc, #24]	@ (80018bc <Read_ADC_Channel+0x70>)
 80018a2:	f000 fb79 	bl	8001f98 <HAL_ADC_Stop>
        return val;
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	e004      	b.n	80018b4 <Read_ADC_Channel+0x68>
    }
    HAL_ADC_Stop(&hadc1);
 80018aa:	4804      	ldr	r0, [pc, #16]	@ (80018bc <Read_ADC_Channel+0x70>)
 80018ac:	f000 fb74 	bl	8001f98 <HAL_ADC_Stop>
    return 2048;
 80018b0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3720      	adds	r7, #32
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20000090 	.word	0x20000090

080018c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018c4:	b672      	cpsid	i
}
 80018c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 80018c8:	bf00      	nop
 80018ca:	e7fd      	b.n	80018c8 <Error_Handler+0x8>

080018cc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018d0:	4b17      	ldr	r3, [pc, #92]	@ (8001930 <MX_SPI1_Init+0x64>)
 80018d2:	4a18      	ldr	r2, [pc, #96]	@ (8001934 <MX_SPI1_Init+0x68>)
 80018d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018d6:	4b16      	ldr	r3, [pc, #88]	@ (8001930 <MX_SPI1_Init+0x64>)
 80018d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018de:	4b14      	ldr	r3, [pc, #80]	@ (8001930 <MX_SPI1_Init+0x64>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018e4:	4b12      	ldr	r3, [pc, #72]	@ (8001930 <MX_SPI1_Init+0x64>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018ea:	4b11      	ldr	r3, [pc, #68]	@ (8001930 <MX_SPI1_Init+0x64>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001930 <MX_SPI1_Init+0x64>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001930 <MX_SPI1_Init+0x64>)
 80018f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80018fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001930 <MX_SPI1_Init+0x64>)
 8001900:	2220      	movs	r2, #32
 8001902:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001904:	4b0a      	ldr	r3, [pc, #40]	@ (8001930 <MX_SPI1_Init+0x64>)
 8001906:	2200      	movs	r2, #0
 8001908:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800190a:	4b09      	ldr	r3, [pc, #36]	@ (8001930 <MX_SPI1_Init+0x64>)
 800190c:	2200      	movs	r2, #0
 800190e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001910:	4b07      	ldr	r3, [pc, #28]	@ (8001930 <MX_SPI1_Init+0x64>)
 8001912:	2200      	movs	r2, #0
 8001914:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001916:	4b06      	ldr	r3, [pc, #24]	@ (8001930 <MX_SPI1_Init+0x64>)
 8001918:	220a      	movs	r2, #10
 800191a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800191c:	4804      	ldr	r0, [pc, #16]	@ (8001930 <MX_SPI1_Init+0x64>)
 800191e:	f003 f90b 	bl	8004b38 <HAL_SPI_Init>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001928:	f7ff ffca 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800192c:	bf00      	nop
 800192e:	bd80      	pop	{r7, pc}
 8001930:	200001b4 	.word	0x200001b4
 8001934:	40013000 	.word	0x40013000

08001938 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08a      	sub	sp, #40	@ 0x28
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001940:	f107 0314 	add.w	r3, r7, #20
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	609a      	str	r2, [r3, #8]
 800194c:	60da      	str	r2, [r3, #12]
 800194e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a19      	ldr	r2, [pc, #100]	@ (80019bc <HAL_SPI_MspInit+0x84>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d12b      	bne.n	80019b2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	613b      	str	r3, [r7, #16]
 800195e:	4b18      	ldr	r3, [pc, #96]	@ (80019c0 <HAL_SPI_MspInit+0x88>)
 8001960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001962:	4a17      	ldr	r2, [pc, #92]	@ (80019c0 <HAL_SPI_MspInit+0x88>)
 8001964:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001968:	6453      	str	r3, [r2, #68]	@ 0x44
 800196a:	4b15      	ldr	r3, [pc, #84]	@ (80019c0 <HAL_SPI_MspInit+0x88>)
 800196c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001972:	613b      	str	r3, [r7, #16]
 8001974:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	4b11      	ldr	r3, [pc, #68]	@ (80019c0 <HAL_SPI_MspInit+0x88>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800197e:	4a10      	ldr	r2, [pc, #64]	@ (80019c0 <HAL_SPI_MspInit+0x88>)
 8001980:	f043 0301 	orr.w	r3, r3, #1
 8001984:	6313      	str	r3, [r2, #48]	@ 0x30
 8001986:	4b0e      	ldr	r3, [pc, #56]	@ (80019c0 <HAL_SPI_MspInit+0x88>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	f003 0301 	and.w	r3, r3, #1
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001992:	23a0      	movs	r3, #160	@ 0xa0
 8001994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001996:	2302      	movs	r3, #2
 8001998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199e:	2303      	movs	r3, #3
 80019a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019a2:	2305      	movs	r3, #5
 80019a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a6:	f107 0314 	add.w	r3, r7, #20
 80019aa:	4619      	mov	r1, r3
 80019ac:	4805      	ldr	r0, [pc, #20]	@ (80019c4 <HAL_SPI_MspInit+0x8c>)
 80019ae:	f000 fed3 	bl	8002758 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80019b2:	bf00      	nop
 80019b4:	3728      	adds	r7, #40	@ 0x28
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40013000 	.word	0x40013000
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40020000 	.word	0x40020000

080019c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	607b      	str	r3, [r7, #4]
 80019d2:	4b10      	ldr	r3, [pc, #64]	@ (8001a14 <HAL_MspInit+0x4c>)
 80019d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001a14 <HAL_MspInit+0x4c>)
 80019d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80019de:	4b0d      	ldr	r3, [pc, #52]	@ (8001a14 <HAL_MspInit+0x4c>)
 80019e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019e6:	607b      	str	r3, [r7, #4]
 80019e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	603b      	str	r3, [r7, #0]
 80019ee:	4b09      	ldr	r3, [pc, #36]	@ (8001a14 <HAL_MspInit+0x4c>)
 80019f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f2:	4a08      	ldr	r2, [pc, #32]	@ (8001a14 <HAL_MspInit+0x4c>)
 80019f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80019fa:	4b06      	ldr	r3, [pc, #24]	@ (8001a14 <HAL_MspInit+0x4c>)
 80019fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a02:	603b      	str	r3, [r7, #0]
 8001a04:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a06:	2007      	movs	r0, #7
 8001a08:	f000 fe72 	bl	80026f0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a0c:	bf00      	nop
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40023800 	.word	0x40023800

08001a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <NMI_Handler+0x4>

08001a20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a24:	bf00      	nop
 8001a26:	e7fd      	b.n	8001a24 <HardFault_Handler+0x4>

08001a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a2c:	bf00      	nop
 8001a2e:	e7fd      	b.n	8001a2c <MemManage_Handler+0x4>

08001a30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a34:	bf00      	nop
 8001a36:	e7fd      	b.n	8001a34 <BusFault_Handler+0x4>

08001a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a3c:	bf00      	nop
 8001a3e:	e7fd      	b.n	8001a3c <UsageFault_Handler+0x4>

08001a40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a52:	bf00      	nop
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr

08001a5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a6e:	f000 f957 	bl	8001d20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0
  return 1;
 8001a7a:	2301      	movs	r3, #1
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <_kill>:

int _kill(int pid, int sig)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
 8001a8e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a90:	f003 fcbc 	bl	800540c <__errno>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2216      	movs	r2, #22
 8001a98:	601a      	str	r2, [r3, #0]
  return -1;
 8001a9a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <_exit>:

void _exit (int status)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b082      	sub	sp, #8
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001aae:	f04f 31ff 	mov.w	r1, #4294967295
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff ffe7 	bl	8001a86 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <_exit+0x12>

08001abc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ac8:	2300      	movs	r3, #0
 8001aca:	617b      	str	r3, [r7, #20]
 8001acc:	e00a      	b.n	8001ae4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ace:	f3af 8000 	nop.w
 8001ad2:	4601      	mov	r1, r0
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	1c5a      	adds	r2, r3, #1
 8001ad8:	60ba      	str	r2, [r7, #8]
 8001ada:	b2ca      	uxtb	r2, r1
 8001adc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	617b      	str	r3, [r7, #20]
 8001ae4:	697a      	ldr	r2, [r7, #20]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	dbf0      	blt.n	8001ace <_read+0x12>
  }

  return len;
 8001aec:	687b      	ldr	r3, [r7, #4]
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3718      	adds	r7, #24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b086      	sub	sp, #24
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	60f8      	str	r0, [r7, #12]
 8001afe:	60b9      	str	r1, [r7, #8]
 8001b00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
 8001b06:	e009      	b.n	8001b1c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	1c5a      	adds	r2, r3, #1
 8001b0c:	60ba      	str	r2, [r7, #8]
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	617b      	str	r3, [r7, #20]
 8001b1c:	697a      	ldr	r2, [r7, #20]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	dbf1      	blt.n	8001b08 <_write+0x12>
  }
  return len;
 8001b24:	687b      	ldr	r3, [r7, #4]
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3718      	adds	r7, #24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <_close>:

int _close(int file)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	b083      	sub	sp, #12
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
 8001b4e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b56:	605a      	str	r2, [r3, #4]
  return 0;
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <_isatty>:

int _isatty(int file)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b083      	sub	sp, #12
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b6e:	2301      	movs	r3, #1
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3714      	adds	r7, #20
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
	...

08001b98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b086      	sub	sp, #24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ba0:	4a14      	ldr	r2, [pc, #80]	@ (8001bf4 <_sbrk+0x5c>)
 8001ba2:	4b15      	ldr	r3, [pc, #84]	@ (8001bf8 <_sbrk+0x60>)
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bac:	4b13      	ldr	r3, [pc, #76]	@ (8001bfc <_sbrk+0x64>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d102      	bne.n	8001bba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bb4:	4b11      	ldr	r3, [pc, #68]	@ (8001bfc <_sbrk+0x64>)
 8001bb6:	4a12      	ldr	r2, [pc, #72]	@ (8001c00 <_sbrk+0x68>)
 8001bb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bba:	4b10      	ldr	r3, [pc, #64]	@ (8001bfc <_sbrk+0x64>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d207      	bcs.n	8001bd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bc8:	f003 fc20 	bl	800540c <__errno>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	220c      	movs	r2, #12
 8001bd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd6:	e009      	b.n	8001bec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bd8:	4b08      	ldr	r3, [pc, #32]	@ (8001bfc <_sbrk+0x64>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bde:	4b07      	ldr	r3, [pc, #28]	@ (8001bfc <_sbrk+0x64>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4413      	add	r3, r2
 8001be6:	4a05      	ldr	r2, [pc, #20]	@ (8001bfc <_sbrk+0x64>)
 8001be8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bea:	68fb      	ldr	r3, [r7, #12]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3718      	adds	r7, #24
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	20020000 	.word	0x20020000
 8001bf8:	00000400 	.word	0x00000400
 8001bfc:	2000020c 	.word	0x2000020c
 8001c00:	20000360 	.word	0x20000360

08001c04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c08:	4b06      	ldr	r3, [pc, #24]	@ (8001c24 <SystemInit+0x20>)
 8001c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c0e:	4a05      	ldr	r2, [pc, #20]	@ (8001c24 <SystemInit+0x20>)
 8001c10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c18:	bf00      	nop
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	e000ed00 	.word	0xe000ed00

08001c28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c60 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c2c:	f7ff ffea 	bl	8001c04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c30:	480c      	ldr	r0, [pc, #48]	@ (8001c64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c32:	490d      	ldr	r1, [pc, #52]	@ (8001c68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c34:	4a0d      	ldr	r2, [pc, #52]	@ (8001c6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c38:	e002      	b.n	8001c40 <LoopCopyDataInit>

08001c3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c3e:	3304      	adds	r3, #4

08001c40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c44:	d3f9      	bcc.n	8001c3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c46:	4a0a      	ldr	r2, [pc, #40]	@ (8001c70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c48:	4c0a      	ldr	r4, [pc, #40]	@ (8001c74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c4c:	e001      	b.n	8001c52 <LoopFillZerobss>

08001c4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c50:	3204      	adds	r2, #4

08001c52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c54:	d3fb      	bcc.n	8001c4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c56:	f003 fbdf 	bl	8005418 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c5a:	f7fe fee5 	bl	8000a28 <main>
  bx  lr    
 8001c5e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c68:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001c6c:	0800622c 	.word	0x0800622c
  ldr r2, =_sbss
 8001c70:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001c74:	20000360 	.word	0x20000360

08001c78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c78:	e7fe      	b.n	8001c78 <ADC_IRQHandler>
	...

08001c7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c80:	4b0e      	ldr	r3, [pc, #56]	@ (8001cbc <HAL_Init+0x40>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a0d      	ldr	r2, [pc, #52]	@ (8001cbc <HAL_Init+0x40>)
 8001c86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001cbc <HAL_Init+0x40>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a0a      	ldr	r2, [pc, #40]	@ (8001cbc <HAL_Init+0x40>)
 8001c92:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c98:	4b08      	ldr	r3, [pc, #32]	@ (8001cbc <HAL_Init+0x40>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a07      	ldr	r2, [pc, #28]	@ (8001cbc <HAL_Init+0x40>)
 8001c9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ca2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ca4:	2003      	movs	r0, #3
 8001ca6:	f000 fd23 	bl	80026f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001caa:	2000      	movs	r0, #0
 8001cac:	f000 f808 	bl	8001cc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cb0:	f7ff fe8a 	bl	80019c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	40023c00 	.word	0x40023c00

08001cc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cc8:	4b12      	ldr	r3, [pc, #72]	@ (8001d14 <HAL_InitTick+0x54>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	4b12      	ldr	r3, [pc, #72]	@ (8001d18 <HAL_InitTick+0x58>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f000 fd2d 	bl	800273e <HAL_SYSTICK_Config>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e00e      	b.n	8001d0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2b0f      	cmp	r3, #15
 8001cf2:	d80a      	bhi.n	8001d0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	6879      	ldr	r1, [r7, #4]
 8001cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cfc:	f000 fd03 	bl	8002706 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d00:	4a06      	ldr	r2, [pc, #24]	@ (8001d1c <HAL_InitTick+0x5c>)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d06:	2300      	movs	r3, #0
 8001d08:	e000      	b.n	8001d0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3708      	adds	r7, #8
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	2000000c 	.word	0x2000000c
 8001d18:	20000014 	.word	0x20000014
 8001d1c:	20000010 	.word	0x20000010

08001d20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d24:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <HAL_IncTick+0x20>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	4b06      	ldr	r3, [pc, #24]	@ (8001d44 <HAL_IncTick+0x24>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4413      	add	r3, r2
 8001d30:	4a04      	ldr	r2, [pc, #16]	@ (8001d44 <HAL_IncTick+0x24>)
 8001d32:	6013      	str	r3, [r2, #0]
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	20000014 	.word	0x20000014
 8001d44:	20000210 	.word	0x20000210

08001d48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d4c:	4b03      	ldr	r3, [pc, #12]	@ (8001d5c <HAL_GetTick+0x14>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	20000210 	.word	0x20000210

08001d60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d68:	f7ff ffee 	bl	8001d48 <HAL_GetTick>
 8001d6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d78:	d005      	beq.n	8001d86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001da4 <HAL_Delay+0x44>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	461a      	mov	r2, r3
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	4413      	add	r3, r2
 8001d84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d86:	bf00      	nop
 8001d88:	f7ff ffde 	bl	8001d48 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	68fa      	ldr	r2, [r7, #12]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d8f7      	bhi.n	8001d88 <HAL_Delay+0x28>
  {
  }
}
 8001d98:	bf00      	nop
 8001d9a:	bf00      	nop
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	20000014 	.word	0x20000014

08001da8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001db0:	2300      	movs	r3, #0
 8001db2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d101      	bne.n	8001dbe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e033      	b.n	8001e26 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d109      	bne.n	8001dda <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f7fe fc42 	bl	8000650 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dde:	f003 0310 	and.w	r3, r3, #16
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d118      	bne.n	8001e18 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001dee:	f023 0302 	bic.w	r3, r3, #2
 8001df2:	f043 0202 	orr.w	r2, r3, #2
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 faca 	bl	8002394 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0a:	f023 0303 	bic.w	r3, r3, #3
 8001e0e:	f043 0201 	orr.w	r2, r3, #1
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e16:	e001      	b.n	8001e1c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3710      	adds	r7, #16
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
	...

08001e30 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b085      	sub	sp, #20
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d101      	bne.n	8001e4a <HAL_ADC_Start+0x1a>
 8001e46:	2302      	movs	r3, #2
 8001e48:	e097      	b.n	8001f7a <HAL_ADC_Start+0x14a>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f003 0301 	and.w	r3, r3, #1
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d018      	beq.n	8001e92 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	689a      	ldr	r2, [r3, #8]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f042 0201 	orr.w	r2, r2, #1
 8001e6e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e70:	4b45      	ldr	r3, [pc, #276]	@ (8001f88 <HAL_ADC_Start+0x158>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a45      	ldr	r2, [pc, #276]	@ (8001f8c <HAL_ADC_Start+0x15c>)
 8001e76:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7a:	0c9a      	lsrs	r2, r3, #18
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	4413      	add	r3, r2
 8001e82:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001e84:	e002      	b.n	8001e8c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	3b01      	subs	r3, #1
 8001e8a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d1f9      	bne.n	8001e86 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d15f      	bne.n	8001f60 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001ea8:	f023 0301 	bic.w	r3, r3, #1
 8001eac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d007      	beq.n	8001ed2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001eca:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001eda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ede:	d106      	bne.n	8001eee <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee4:	f023 0206 	bic.w	r2, r3, #6
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	645a      	str	r2, [r3, #68]	@ 0x44
 8001eec:	e002      	b.n	8001ef4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001efc:	4b24      	ldr	r3, [pc, #144]	@ (8001f90 <HAL_ADC_Start+0x160>)
 8001efe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001f08:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f003 031f 	and.w	r3, r3, #31
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d10f      	bne.n	8001f36 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d129      	bne.n	8001f78 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	689a      	ldr	r2, [r3, #8]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f32:	609a      	str	r2, [r3, #8]
 8001f34:	e020      	b.n	8001f78 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a16      	ldr	r2, [pc, #88]	@ (8001f94 <HAL_ADC_Start+0x164>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d11b      	bne.n	8001f78 <HAL_ADC_Start+0x148>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d114      	bne.n	8001f78 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	689a      	ldr	r2, [r3, #8]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f5c:	609a      	str	r2, [r3, #8]
 8001f5e:	e00b      	b.n	8001f78 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f64:	f043 0210 	orr.w	r2, r3, #16
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f70:	f043 0201 	orr.w	r2, r3, #1
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3714      	adds	r7, #20
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	2000000c 	.word	0x2000000c
 8001f8c:	431bde83 	.word	0x431bde83
 8001f90:	40012300 	.word	0x40012300
 8001f94:	40012000 	.word	0x40012000

08001f98 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d101      	bne.n	8001fae <HAL_ADC_Stop+0x16>
 8001faa:	2302      	movs	r3, #2
 8001fac:	e021      	b.n	8001ff2 <HAL_ADC_Stop+0x5a>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	689a      	ldr	r2, [r3, #8]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f022 0201 	bic.w	r2, r2, #1
 8001fc4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	f003 0301 	and.w	r3, r3, #1
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d109      	bne.n	8001fe8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001fdc:	f023 0301 	bic.w	r3, r3, #1
 8001fe0:	f043 0201 	orr.w	r2, r3, #1
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b084      	sub	sp, #16
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
 8002006:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002008:	2300      	movs	r3, #0
 800200a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002016:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800201a:	d113      	bne.n	8002044 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002026:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800202a:	d10b      	bne.n	8002044 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002030:	f043 0220 	orr.w	r2, r3, #32
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e063      	b.n	800210c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002044:	f7ff fe80 	bl	8001d48 <HAL_GetTick>
 8002048:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800204a:	e021      	b.n	8002090 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002052:	d01d      	beq.n	8002090 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d007      	beq.n	800206a <HAL_ADC_PollForConversion+0x6c>
 800205a:	f7ff fe75 	bl	8001d48 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	683a      	ldr	r2, [r7, #0]
 8002066:	429a      	cmp	r2, r3
 8002068:	d212      	bcs.n	8002090 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b02      	cmp	r3, #2
 8002076:	d00b      	beq.n	8002090 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207c:	f043 0204 	orr.w	r2, r3, #4
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e03d      	b.n	800210c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b02      	cmp	r3, #2
 800209c:	d1d6      	bne.n	800204c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f06f 0212 	mvn.w	r2, #18
 80020a6:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d123      	bne.n	800210a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d11f      	bne.n	800210a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d006      	beq.n	80020e6 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d111      	bne.n	800210a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ea:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d105      	bne.n	800210a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002102:	f043 0201 	orr.w	r2, r3, #1
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800210a:	2300      	movs	r3, #0
}
 800210c:	4618      	mov	r0, r3
 800210e:	3710      	adds	r7, #16
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002122:	4618      	mov	r0, r3
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
	...

08002130 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800213a:	2300      	movs	r3, #0
 800213c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002144:	2b01      	cmp	r3, #1
 8002146:	d101      	bne.n	800214c <HAL_ADC_ConfigChannel+0x1c>
 8002148:	2302      	movs	r3, #2
 800214a:	e113      	b.n	8002374 <HAL_ADC_ConfigChannel+0x244>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2201      	movs	r2, #1
 8002150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2b09      	cmp	r3, #9
 800215a:	d925      	bls.n	80021a8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	68d9      	ldr	r1, [r3, #12]
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	b29b      	uxth	r3, r3
 8002168:	461a      	mov	r2, r3
 800216a:	4613      	mov	r3, r2
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	4413      	add	r3, r2
 8002170:	3b1e      	subs	r3, #30
 8002172:	2207      	movs	r2, #7
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43da      	mvns	r2, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	400a      	ands	r2, r1
 8002180:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68d9      	ldr	r1, [r3, #12]
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	689a      	ldr	r2, [r3, #8]
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	b29b      	uxth	r3, r3
 8002192:	4618      	mov	r0, r3
 8002194:	4603      	mov	r3, r0
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	4403      	add	r3, r0
 800219a:	3b1e      	subs	r3, #30
 800219c:	409a      	lsls	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	430a      	orrs	r2, r1
 80021a4:	60da      	str	r2, [r3, #12]
 80021a6:	e022      	b.n	80021ee <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6919      	ldr	r1, [r3, #16]
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	461a      	mov	r2, r3
 80021b6:	4613      	mov	r3, r2
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	4413      	add	r3, r2
 80021bc:	2207      	movs	r2, #7
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	43da      	mvns	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	400a      	ands	r2, r1
 80021ca:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6919      	ldr	r1, [r3, #16]
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	b29b      	uxth	r3, r3
 80021dc:	4618      	mov	r0, r3
 80021de:	4603      	mov	r3, r0
 80021e0:	005b      	lsls	r3, r3, #1
 80021e2:	4403      	add	r3, r0
 80021e4:	409a      	lsls	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	430a      	orrs	r2, r1
 80021ec:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	2b06      	cmp	r3, #6
 80021f4:	d824      	bhi.n	8002240 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685a      	ldr	r2, [r3, #4]
 8002200:	4613      	mov	r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	3b05      	subs	r3, #5
 8002208:	221f      	movs	r2, #31
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	43da      	mvns	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	400a      	ands	r2, r1
 8002216:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	b29b      	uxth	r3, r3
 8002224:	4618      	mov	r0, r3
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685a      	ldr	r2, [r3, #4]
 800222a:	4613      	mov	r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	4413      	add	r3, r2
 8002230:	3b05      	subs	r3, #5
 8002232:	fa00 f203 	lsl.w	r2, r0, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	430a      	orrs	r2, r1
 800223c:	635a      	str	r2, [r3, #52]	@ 0x34
 800223e:	e04c      	b.n	80022da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	2b0c      	cmp	r3, #12
 8002246:	d824      	bhi.n	8002292 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	685a      	ldr	r2, [r3, #4]
 8002252:	4613      	mov	r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	4413      	add	r3, r2
 8002258:	3b23      	subs	r3, #35	@ 0x23
 800225a:	221f      	movs	r2, #31
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	43da      	mvns	r2, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	400a      	ands	r2, r1
 8002268:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	b29b      	uxth	r3, r3
 8002276:	4618      	mov	r0, r3
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685a      	ldr	r2, [r3, #4]
 800227c:	4613      	mov	r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	4413      	add	r3, r2
 8002282:	3b23      	subs	r3, #35	@ 0x23
 8002284:	fa00 f203 	lsl.w	r2, r0, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	430a      	orrs	r2, r1
 800228e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002290:	e023      	b.n	80022da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685a      	ldr	r2, [r3, #4]
 800229c:	4613      	mov	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	4413      	add	r3, r2
 80022a2:	3b41      	subs	r3, #65	@ 0x41
 80022a4:	221f      	movs	r2, #31
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	43da      	mvns	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	400a      	ands	r2, r1
 80022b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	b29b      	uxth	r3, r3
 80022c0:	4618      	mov	r0, r3
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	4613      	mov	r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4413      	add	r3, r2
 80022cc:	3b41      	subs	r3, #65	@ 0x41
 80022ce:	fa00 f203 	lsl.w	r2, r0, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022da:	4b29      	ldr	r3, [pc, #164]	@ (8002380 <HAL_ADC_ConfigChannel+0x250>)
 80022dc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a28      	ldr	r2, [pc, #160]	@ (8002384 <HAL_ADC_ConfigChannel+0x254>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d10f      	bne.n	8002308 <HAL_ADC_ConfigChannel+0x1d8>
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b12      	cmp	r3, #18
 80022ee:	d10b      	bne.n	8002308 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a1d      	ldr	r2, [pc, #116]	@ (8002384 <HAL_ADC_ConfigChannel+0x254>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d12b      	bne.n	800236a <HAL_ADC_ConfigChannel+0x23a>
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a1c      	ldr	r2, [pc, #112]	@ (8002388 <HAL_ADC_ConfigChannel+0x258>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d003      	beq.n	8002324 <HAL_ADC_ConfigChannel+0x1f4>
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2b11      	cmp	r3, #17
 8002322:	d122      	bne.n	800236a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a11      	ldr	r2, [pc, #68]	@ (8002388 <HAL_ADC_ConfigChannel+0x258>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d111      	bne.n	800236a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002346:	4b11      	ldr	r3, [pc, #68]	@ (800238c <HAL_ADC_ConfigChannel+0x25c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a11      	ldr	r2, [pc, #68]	@ (8002390 <HAL_ADC_ConfigChannel+0x260>)
 800234c:	fba2 2303 	umull	r2, r3, r2, r3
 8002350:	0c9a      	lsrs	r2, r3, #18
 8002352:	4613      	mov	r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	4413      	add	r3, r2
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800235c:	e002      	b.n	8002364 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	3b01      	subs	r3, #1
 8002362:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f9      	bne.n	800235e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr
 8002380:	40012300 	.word	0x40012300
 8002384:	40012000 	.word	0x40012000
 8002388:	10000012 	.word	0x10000012
 800238c:	2000000c 	.word	0x2000000c
 8002390:	431bde83 	.word	0x431bde83

08002394 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800239c:	4b79      	ldr	r3, [pc, #484]	@ (8002584 <ADC_Init+0x1f0>)
 800239e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	431a      	orrs	r2, r3
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	6859      	ldr	r1, [r3, #4]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	021a      	lsls	r2, r3, #8
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	685a      	ldr	r2, [r3, #4]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80023ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	6859      	ldr	r1, [r3, #4]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	430a      	orrs	r2, r1
 80023fe:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	689a      	ldr	r2, [r3, #8]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800240e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	6899      	ldr	r1, [r3, #8]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	68da      	ldr	r2, [r3, #12]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	430a      	orrs	r2, r1
 8002420:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002426:	4a58      	ldr	r2, [pc, #352]	@ (8002588 <ADC_Init+0x1f4>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d022      	beq.n	8002472 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	689a      	ldr	r2, [r3, #8]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800243a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	6899      	ldr	r1, [r3, #8]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	430a      	orrs	r2, r1
 800244c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800245c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6899      	ldr	r1, [r3, #8]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	430a      	orrs	r2, r1
 800246e:	609a      	str	r2, [r3, #8]
 8002470:	e00f      	b.n	8002492 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002480:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689a      	ldr	r2, [r3, #8]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002490:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	689a      	ldr	r2, [r3, #8]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f022 0202 	bic.w	r2, r2, #2
 80024a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	6899      	ldr	r1, [r3, #8]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	7e1b      	ldrb	r3, [r3, #24]
 80024ac:	005a      	lsls	r2, r3, #1
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	430a      	orrs	r2, r1
 80024b4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d01b      	beq.n	80024f8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024ce:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	685a      	ldr	r2, [r3, #4]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80024de:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6859      	ldr	r1, [r3, #4]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ea:	3b01      	subs	r3, #1
 80024ec:	035a      	lsls	r2, r3, #13
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	430a      	orrs	r2, r1
 80024f4:	605a      	str	r2, [r3, #4]
 80024f6:	e007      	b.n	8002508 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	685a      	ldr	r2, [r3, #4]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002506:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002516:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	69db      	ldr	r3, [r3, #28]
 8002522:	3b01      	subs	r3, #1
 8002524:	051a      	lsls	r2, r3, #20
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	430a      	orrs	r2, r1
 800252c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689a      	ldr	r2, [r3, #8]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800253c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	6899      	ldr	r1, [r3, #8]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800254a:	025a      	lsls	r2, r3, #9
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	430a      	orrs	r2, r1
 8002552:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689a      	ldr	r2, [r3, #8]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002562:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	6899      	ldr	r1, [r3, #8]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	029a      	lsls	r2, r3, #10
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	430a      	orrs	r2, r1
 8002576:	609a      	str	r2, [r3, #8]
}
 8002578:	bf00      	nop
 800257a:	3714      	adds	r7, #20
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	40012300 	.word	0x40012300
 8002588:	0f000001 	.word	0x0f000001

0800258c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800258c:	b480      	push	{r7}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f003 0307 	and.w	r3, r3, #7
 800259a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800259c:	4b0c      	ldr	r3, [pc, #48]	@ (80025d0 <__NVIC_SetPriorityGrouping+0x44>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025a8:	4013      	ands	r3, r2
 80025aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025be:	4a04      	ldr	r2, [pc, #16]	@ (80025d0 <__NVIC_SetPriorityGrouping+0x44>)
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	60d3      	str	r3, [r2, #12]
}
 80025c4:	bf00      	nop
 80025c6:	3714      	adds	r7, #20
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	e000ed00 	.word	0xe000ed00

080025d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025d8:	4b04      	ldr	r3, [pc, #16]	@ (80025ec <__NVIC_GetPriorityGrouping+0x18>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	0a1b      	lsrs	r3, r3, #8
 80025de:	f003 0307 	and.w	r3, r3, #7
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	e000ed00 	.word	0xe000ed00

080025f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	6039      	str	r1, [r7, #0]
 80025fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002600:	2b00      	cmp	r3, #0
 8002602:	db0a      	blt.n	800261a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	b2da      	uxtb	r2, r3
 8002608:	490c      	ldr	r1, [pc, #48]	@ (800263c <__NVIC_SetPriority+0x4c>)
 800260a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260e:	0112      	lsls	r2, r2, #4
 8002610:	b2d2      	uxtb	r2, r2
 8002612:	440b      	add	r3, r1
 8002614:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002618:	e00a      	b.n	8002630 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	b2da      	uxtb	r2, r3
 800261e:	4908      	ldr	r1, [pc, #32]	@ (8002640 <__NVIC_SetPriority+0x50>)
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	f003 030f 	and.w	r3, r3, #15
 8002626:	3b04      	subs	r3, #4
 8002628:	0112      	lsls	r2, r2, #4
 800262a:	b2d2      	uxtb	r2, r2
 800262c:	440b      	add	r3, r1
 800262e:	761a      	strb	r2, [r3, #24]
}
 8002630:	bf00      	nop
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr
 800263c:	e000e100 	.word	0xe000e100
 8002640:	e000ed00 	.word	0xe000ed00

08002644 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002644:	b480      	push	{r7}
 8002646:	b089      	sub	sp, #36	@ 0x24
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f003 0307 	and.w	r3, r3, #7
 8002656:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	f1c3 0307 	rsb	r3, r3, #7
 800265e:	2b04      	cmp	r3, #4
 8002660:	bf28      	it	cs
 8002662:	2304      	movcs	r3, #4
 8002664:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	3304      	adds	r3, #4
 800266a:	2b06      	cmp	r3, #6
 800266c:	d902      	bls.n	8002674 <NVIC_EncodePriority+0x30>
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	3b03      	subs	r3, #3
 8002672:	e000      	b.n	8002676 <NVIC_EncodePriority+0x32>
 8002674:	2300      	movs	r3, #0
 8002676:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002678:	f04f 32ff 	mov.w	r2, #4294967295
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	43da      	mvns	r2, r3
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	401a      	ands	r2, r3
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800268c:	f04f 31ff 	mov.w	r1, #4294967295
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	fa01 f303 	lsl.w	r3, r1, r3
 8002696:	43d9      	mvns	r1, r3
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800269c:	4313      	orrs	r3, r2
         );
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3724      	adds	r7, #36	@ 0x24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
	...

080026ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	3b01      	subs	r3, #1
 80026b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026bc:	d301      	bcc.n	80026c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026be:	2301      	movs	r3, #1
 80026c0:	e00f      	b.n	80026e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026c2:	4a0a      	ldr	r2, [pc, #40]	@ (80026ec <SysTick_Config+0x40>)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	3b01      	subs	r3, #1
 80026c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026ca:	210f      	movs	r1, #15
 80026cc:	f04f 30ff 	mov.w	r0, #4294967295
 80026d0:	f7ff ff8e 	bl	80025f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026d4:	4b05      	ldr	r3, [pc, #20]	@ (80026ec <SysTick_Config+0x40>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026da:	4b04      	ldr	r3, [pc, #16]	@ (80026ec <SysTick_Config+0x40>)
 80026dc:	2207      	movs	r2, #7
 80026de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	e000e010 	.word	0xe000e010

080026f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026f8:	6878      	ldr	r0, [r7, #4]
 80026fa:	f7ff ff47 	bl	800258c <__NVIC_SetPriorityGrouping>
}
 80026fe:	bf00      	nop
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002706:	b580      	push	{r7, lr}
 8002708:	b086      	sub	sp, #24
 800270a:	af00      	add	r7, sp, #0
 800270c:	4603      	mov	r3, r0
 800270e:	60b9      	str	r1, [r7, #8]
 8002710:	607a      	str	r2, [r7, #4]
 8002712:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002714:	2300      	movs	r3, #0
 8002716:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002718:	f7ff ff5c 	bl	80025d4 <__NVIC_GetPriorityGrouping>
 800271c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	68b9      	ldr	r1, [r7, #8]
 8002722:	6978      	ldr	r0, [r7, #20]
 8002724:	f7ff ff8e 	bl	8002644 <NVIC_EncodePriority>
 8002728:	4602      	mov	r2, r0
 800272a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800272e:	4611      	mov	r1, r2
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff ff5d 	bl	80025f0 <__NVIC_SetPriority>
}
 8002736:	bf00      	nop
 8002738:	3718      	adds	r7, #24
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b082      	sub	sp, #8
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f7ff ffb0 	bl	80026ac <SysTick_Config>
 800274c:	4603      	mov	r3, r0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
	...

08002758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002758:	b480      	push	{r7}
 800275a:	b089      	sub	sp, #36	@ 0x24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002762:	2300      	movs	r3, #0
 8002764:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002766:	2300      	movs	r3, #0
 8002768:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800276a:	2300      	movs	r3, #0
 800276c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800276e:	2300      	movs	r3, #0
 8002770:	61fb      	str	r3, [r7, #28]
 8002772:	e159      	b.n	8002a28 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002774:	2201      	movs	r2, #1
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	fa02 f303 	lsl.w	r3, r2, r3
 800277c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	697a      	ldr	r2, [r7, #20]
 8002784:	4013      	ands	r3, r2
 8002786:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002788:	693a      	ldr	r2, [r7, #16]
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	429a      	cmp	r2, r3
 800278e:	f040 8148 	bne.w	8002a22 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	2b01      	cmp	r3, #1
 800279c:	d005      	beq.n	80027aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d130      	bne.n	800280c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	2203      	movs	r2, #3
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	43db      	mvns	r3, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4013      	ands	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027e0:	2201      	movs	r2, #1
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	43db      	mvns	r3, r3
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	4013      	ands	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	091b      	lsrs	r3, r3, #4
 80027f6:	f003 0201 	and.w	r2, r3, #1
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4313      	orrs	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f003 0303 	and.w	r3, r3, #3
 8002814:	2b03      	cmp	r3, #3
 8002816:	d017      	beq.n	8002848 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	2203      	movs	r2, #3
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	43db      	mvns	r3, r3
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	4013      	ands	r3, r2
 800282e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	4313      	orrs	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 0303 	and.w	r3, r3, #3
 8002850:	2b02      	cmp	r3, #2
 8002852:	d123      	bne.n	800289c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	08da      	lsrs	r2, r3, #3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	3208      	adds	r2, #8
 800285c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002860:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	f003 0307 	and.w	r3, r3, #7
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	220f      	movs	r2, #15
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	43db      	mvns	r3, r3
 8002872:	69ba      	ldr	r2, [r7, #24]
 8002874:	4013      	ands	r3, r2
 8002876:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	691a      	ldr	r2, [r3, #16]
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	f003 0307 	and.w	r3, r3, #7
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4313      	orrs	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	08da      	lsrs	r2, r3, #3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	3208      	adds	r2, #8
 8002896:	69b9      	ldr	r1, [r7, #24]
 8002898:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	2203      	movs	r2, #3
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	43db      	mvns	r3, r3
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	4013      	ands	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f003 0203 	and.w	r2, r3, #3
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	005b      	lsls	r3, r3, #1
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	69ba      	ldr	r2, [r7, #24]
 80028ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	f000 80a2 	beq.w	8002a22 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028de:	2300      	movs	r3, #0
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	4b57      	ldr	r3, [pc, #348]	@ (8002a40 <HAL_GPIO_Init+0x2e8>)
 80028e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e6:	4a56      	ldr	r2, [pc, #344]	@ (8002a40 <HAL_GPIO_Init+0x2e8>)
 80028e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80028ee:	4b54      	ldr	r3, [pc, #336]	@ (8002a40 <HAL_GPIO_Init+0x2e8>)
 80028f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028fa:	4a52      	ldr	r2, [pc, #328]	@ (8002a44 <HAL_GPIO_Init+0x2ec>)
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	089b      	lsrs	r3, r3, #2
 8002900:	3302      	adds	r3, #2
 8002902:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002906:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	f003 0303 	and.w	r3, r3, #3
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	220f      	movs	r2, #15
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	43db      	mvns	r3, r3
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	4013      	ands	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a49      	ldr	r2, [pc, #292]	@ (8002a48 <HAL_GPIO_Init+0x2f0>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d019      	beq.n	800295a <HAL_GPIO_Init+0x202>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a48      	ldr	r2, [pc, #288]	@ (8002a4c <HAL_GPIO_Init+0x2f4>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d013      	beq.n	8002956 <HAL_GPIO_Init+0x1fe>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a47      	ldr	r2, [pc, #284]	@ (8002a50 <HAL_GPIO_Init+0x2f8>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d00d      	beq.n	8002952 <HAL_GPIO_Init+0x1fa>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a46      	ldr	r2, [pc, #280]	@ (8002a54 <HAL_GPIO_Init+0x2fc>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d007      	beq.n	800294e <HAL_GPIO_Init+0x1f6>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a45      	ldr	r2, [pc, #276]	@ (8002a58 <HAL_GPIO_Init+0x300>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d101      	bne.n	800294a <HAL_GPIO_Init+0x1f2>
 8002946:	2304      	movs	r3, #4
 8002948:	e008      	b.n	800295c <HAL_GPIO_Init+0x204>
 800294a:	2307      	movs	r3, #7
 800294c:	e006      	b.n	800295c <HAL_GPIO_Init+0x204>
 800294e:	2303      	movs	r3, #3
 8002950:	e004      	b.n	800295c <HAL_GPIO_Init+0x204>
 8002952:	2302      	movs	r3, #2
 8002954:	e002      	b.n	800295c <HAL_GPIO_Init+0x204>
 8002956:	2301      	movs	r3, #1
 8002958:	e000      	b.n	800295c <HAL_GPIO_Init+0x204>
 800295a:	2300      	movs	r3, #0
 800295c:	69fa      	ldr	r2, [r7, #28]
 800295e:	f002 0203 	and.w	r2, r2, #3
 8002962:	0092      	lsls	r2, r2, #2
 8002964:	4093      	lsls	r3, r2
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	4313      	orrs	r3, r2
 800296a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800296c:	4935      	ldr	r1, [pc, #212]	@ (8002a44 <HAL_GPIO_Init+0x2ec>)
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	089b      	lsrs	r3, r3, #2
 8002972:	3302      	adds	r3, #2
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800297a:	4b38      	ldr	r3, [pc, #224]	@ (8002a5c <HAL_GPIO_Init+0x304>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	43db      	mvns	r3, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4013      	ands	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	4313      	orrs	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800299e:	4a2f      	ldr	r2, [pc, #188]	@ (8002a5c <HAL_GPIO_Init+0x304>)
 80029a0:	69bb      	ldr	r3, [r7, #24]
 80029a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029a4:	4b2d      	ldr	r3, [pc, #180]	@ (8002a5c <HAL_GPIO_Init+0x304>)
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	43db      	mvns	r3, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4013      	ands	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d003      	beq.n	80029c8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029c8:	4a24      	ldr	r2, [pc, #144]	@ (8002a5c <HAL_GPIO_Init+0x304>)
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029ce:	4b23      	ldr	r3, [pc, #140]	@ (8002a5c <HAL_GPIO_Init+0x304>)
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	43db      	mvns	r3, r3
 80029d8:	69ba      	ldr	r2, [r7, #24]
 80029da:	4013      	ands	r3, r2
 80029dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029f2:	4a1a      	ldr	r2, [pc, #104]	@ (8002a5c <HAL_GPIO_Init+0x304>)
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029f8:	4b18      	ldr	r3, [pc, #96]	@ (8002a5c <HAL_GPIO_Init+0x304>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	43db      	mvns	r3, r3
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	4013      	ands	r3, r2
 8002a06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002a14:	69ba      	ldr	r2, [r7, #24]
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a1c:	4a0f      	ldr	r2, [pc, #60]	@ (8002a5c <HAL_GPIO_Init+0x304>)
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	3301      	adds	r3, #1
 8002a26:	61fb      	str	r3, [r7, #28]
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	2b0f      	cmp	r3, #15
 8002a2c:	f67f aea2 	bls.w	8002774 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a30:	bf00      	nop
 8002a32:	bf00      	nop
 8002a34:	3724      	adds	r7, #36	@ 0x24
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	40023800 	.word	0x40023800
 8002a44:	40013800 	.word	0x40013800
 8002a48:	40020000 	.word	0x40020000
 8002a4c:	40020400 	.word	0x40020400
 8002a50:	40020800 	.word	0x40020800
 8002a54:	40020c00 	.word	0x40020c00
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	40013c00 	.word	0x40013c00

08002a60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b085      	sub	sp, #20
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	460b      	mov	r3, r1
 8002a6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	691a      	ldr	r2, [r3, #16]
 8002a70:	887b      	ldrh	r3, [r7, #2]
 8002a72:	4013      	ands	r3, r2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d002      	beq.n	8002a7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	73fb      	strb	r3, [r7, #15]
 8002a7c:	e001      	b.n	8002a82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3714      	adds	r7, #20
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	460b      	mov	r3, r1
 8002a9a:	807b      	strh	r3, [r7, #2]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002aa0:	787b      	ldrb	r3, [r7, #1]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d003      	beq.n	8002aae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002aa6:	887a      	ldrh	r2, [r7, #2]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002aac:	e003      	b.n	8002ab6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002aae:	887b      	ldrh	r3, [r7, #2]
 8002ab0:	041a      	lsls	r2, r3, #16
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	619a      	str	r2, [r3, #24]
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
	...

08002ac4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e12b      	b.n	8002d2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d106      	bne.n	8002af0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f7fd fea2 	bl	8000834 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2224      	movs	r2, #36	@ 0x24
 8002af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f022 0201 	bic.w	r2, r2, #1
 8002b06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b28:	f001 fea0 	bl	800486c <HAL_RCC_GetPCLK1Freq>
 8002b2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	4a81      	ldr	r2, [pc, #516]	@ (8002d38 <HAL_I2C_Init+0x274>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d807      	bhi.n	8002b48 <HAL_I2C_Init+0x84>
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	4a80      	ldr	r2, [pc, #512]	@ (8002d3c <HAL_I2C_Init+0x278>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	bf94      	ite	ls
 8002b40:	2301      	movls	r3, #1
 8002b42:	2300      	movhi	r3, #0
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	e006      	b.n	8002b56 <HAL_I2C_Init+0x92>
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	4a7d      	ldr	r2, [pc, #500]	@ (8002d40 <HAL_I2C_Init+0x27c>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	bf94      	ite	ls
 8002b50:	2301      	movls	r3, #1
 8002b52:	2300      	movhi	r3, #0
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e0e7      	b.n	8002d2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	4a78      	ldr	r2, [pc, #480]	@ (8002d44 <HAL_I2C_Init+0x280>)
 8002b62:	fba2 2303 	umull	r2, r3, r2, r3
 8002b66:	0c9b      	lsrs	r3, r3, #18
 8002b68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6a1b      	ldr	r3, [r3, #32]
 8002b84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	4a6a      	ldr	r2, [pc, #424]	@ (8002d38 <HAL_I2C_Init+0x274>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d802      	bhi.n	8002b98 <HAL_I2C_Init+0xd4>
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	3301      	adds	r3, #1
 8002b96:	e009      	b.n	8002bac <HAL_I2C_Init+0xe8>
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ba2:	4a69      	ldr	r2, [pc, #420]	@ (8002d48 <HAL_I2C_Init+0x284>)
 8002ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba8:	099b      	lsrs	r3, r3, #6
 8002baa:	3301      	adds	r3, #1
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	6812      	ldr	r2, [r2, #0]
 8002bb0:	430b      	orrs	r3, r1
 8002bb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	69db      	ldr	r3, [r3, #28]
 8002bba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002bbe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	495c      	ldr	r1, [pc, #368]	@ (8002d38 <HAL_I2C_Init+0x274>)
 8002bc8:	428b      	cmp	r3, r1
 8002bca:	d819      	bhi.n	8002c00 <HAL_I2C_Init+0x13c>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	1e59      	subs	r1, r3, #1
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bda:	1c59      	adds	r1, r3, #1
 8002bdc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002be0:	400b      	ands	r3, r1
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00a      	beq.n	8002bfc <HAL_I2C_Init+0x138>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	1e59      	subs	r1, r3, #1
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bfa:	e051      	b.n	8002ca0 <HAL_I2C_Init+0x1dc>
 8002bfc:	2304      	movs	r3, #4
 8002bfe:	e04f      	b.n	8002ca0 <HAL_I2C_Init+0x1dc>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d111      	bne.n	8002c2c <HAL_I2C_Init+0x168>
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	1e58      	subs	r0, r3, #1
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6859      	ldr	r1, [r3, #4]
 8002c10:	460b      	mov	r3, r1
 8002c12:	005b      	lsls	r3, r3, #1
 8002c14:	440b      	add	r3, r1
 8002c16:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	bf0c      	ite	eq
 8002c24:	2301      	moveq	r3, #1
 8002c26:	2300      	movne	r3, #0
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	e012      	b.n	8002c52 <HAL_I2C_Init+0x18e>
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	1e58      	subs	r0, r3, #1
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6859      	ldr	r1, [r3, #4]
 8002c34:	460b      	mov	r3, r1
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	440b      	add	r3, r1
 8002c3a:	0099      	lsls	r1, r3, #2
 8002c3c:	440b      	add	r3, r1
 8002c3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c42:	3301      	adds	r3, #1
 8002c44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	bf0c      	ite	eq
 8002c4c:	2301      	moveq	r3, #1
 8002c4e:	2300      	movne	r3, #0
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <HAL_I2C_Init+0x196>
 8002c56:	2301      	movs	r3, #1
 8002c58:	e022      	b.n	8002ca0 <HAL_I2C_Init+0x1dc>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d10e      	bne.n	8002c80 <HAL_I2C_Init+0x1bc>
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	1e58      	subs	r0, r3, #1
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6859      	ldr	r1, [r3, #4]
 8002c6a:	460b      	mov	r3, r1
 8002c6c:	005b      	lsls	r3, r3, #1
 8002c6e:	440b      	add	r3, r1
 8002c70:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c74:	3301      	adds	r3, #1
 8002c76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c7e:	e00f      	b.n	8002ca0 <HAL_I2C_Init+0x1dc>
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	1e58      	subs	r0, r3, #1
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6859      	ldr	r1, [r3, #4]
 8002c88:	460b      	mov	r3, r1
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	440b      	add	r3, r1
 8002c8e:	0099      	lsls	r1, r3, #2
 8002c90:	440b      	add	r3, r1
 8002c92:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c96:	3301      	adds	r3, #1
 8002c98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ca0:	6879      	ldr	r1, [r7, #4]
 8002ca2:	6809      	ldr	r1, [r1, #0]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	69da      	ldr	r2, [r3, #28]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a1b      	ldr	r3, [r3, #32]
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002cce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	6911      	ldr	r1, [r2, #16]
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	68d2      	ldr	r2, [r2, #12]
 8002cda:	4311      	orrs	r1, r2
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6812      	ldr	r2, [r2, #0]
 8002ce0:	430b      	orrs	r3, r1
 8002ce2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	695a      	ldr	r2, [r3, #20]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f042 0201 	orr.w	r2, r2, #1
 8002d0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2220      	movs	r2, #32
 8002d1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	000186a0 	.word	0x000186a0
 8002d3c:	001e847f 	.word	0x001e847f
 8002d40:	003d08ff 	.word	0x003d08ff
 8002d44:	431bde83 	.word	0x431bde83
 8002d48:	10624dd3 	.word	0x10624dd3

08002d4c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b088      	sub	sp, #32
 8002d50:	af02      	add	r7, sp, #8
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	607a      	str	r2, [r7, #4]
 8002d56:	461a      	mov	r2, r3
 8002d58:	460b      	mov	r3, r1
 8002d5a:	817b      	strh	r3, [r7, #10]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d60:	f7fe fff2 	bl	8001d48 <HAL_GetTick>
 8002d64:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b20      	cmp	r3, #32
 8002d70:	f040 80e0 	bne.w	8002f34 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	2319      	movs	r3, #25
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	4970      	ldr	r1, [pc, #448]	@ (8002f40 <HAL_I2C_Master_Transmit+0x1f4>)
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 f964 	bl	800304c <I2C_WaitOnFlagUntilTimeout>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	e0d3      	b.n	8002f36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d101      	bne.n	8002d9c <HAL_I2C_Master_Transmit+0x50>
 8002d98:	2302      	movs	r3, #2
 8002d9a:	e0cc      	b.n	8002f36 <HAL_I2C_Master_Transmit+0x1ea>
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0301 	and.w	r3, r3, #1
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d007      	beq.n	8002dc2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f042 0201 	orr.w	r2, r2, #1
 8002dc0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dd0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2221      	movs	r2, #33	@ 0x21
 8002dd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2210      	movs	r2, #16
 8002dde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	687a      	ldr	r2, [r7, #4]
 8002dec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	893a      	ldrh	r2, [r7, #8]
 8002df2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002df8:	b29a      	uxth	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	4a50      	ldr	r2, [pc, #320]	@ (8002f44 <HAL_I2C_Master_Transmit+0x1f8>)
 8002e02:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e04:	8979      	ldrh	r1, [r7, #10]
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	6a3a      	ldr	r2, [r7, #32]
 8002e0a:	68f8      	ldr	r0, [r7, #12]
 8002e0c:	f000 f89c 	bl	8002f48 <I2C_MasterRequestWrite>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e08d      	b.n	8002f36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	613b      	str	r3, [r7, #16]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	695b      	ldr	r3, [r3, #20]
 8002e24:	613b      	str	r3, [r7, #16]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	613b      	str	r3, [r7, #16]
 8002e2e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002e30:	e066      	b.n	8002f00 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e32:	697a      	ldr	r2, [r7, #20]
 8002e34:	6a39      	ldr	r1, [r7, #32]
 8002e36:	68f8      	ldr	r0, [r7, #12]
 8002e38:	f000 fa22 	bl	8003280 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d00d      	beq.n	8002e5e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e46:	2b04      	cmp	r3, #4
 8002e48:	d107      	bne.n	8002e5a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e58:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e06b      	b.n	8002f36 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e62:	781a      	ldrb	r2, [r3, #0]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6e:	1c5a      	adds	r2, r3, #1
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	b29a      	uxth	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e86:	3b01      	subs	r3, #1
 8002e88:	b29a      	uxth	r2, r3
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	f003 0304 	and.w	r3, r3, #4
 8002e98:	2b04      	cmp	r3, #4
 8002e9a:	d11b      	bne.n	8002ed4 <HAL_I2C_Master_Transmit+0x188>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d017      	beq.n	8002ed4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea8:	781a      	ldrb	r2, [r3, #0]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb4:	1c5a      	adds	r2, r3, #1
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	3b01      	subs	r3, #1
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	6a39      	ldr	r1, [r7, #32]
 8002ed8:	68f8      	ldr	r0, [r7, #12]
 8002eda:	f000 fa19 	bl	8003310 <I2C_WaitOnBTFFlagUntilTimeout>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00d      	beq.n	8002f00 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee8:	2b04      	cmp	r3, #4
 8002eea:	d107      	bne.n	8002efc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002efa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e01a      	b.n	8002f36 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d194      	bne.n	8002e32 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2220      	movs	r2, #32
 8002f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002f30:	2300      	movs	r3, #0
 8002f32:	e000      	b.n	8002f36 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002f34:	2302      	movs	r3, #2
  }
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3718      	adds	r7, #24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	00100002 	.word	0x00100002
 8002f44:	ffff0000 	.word	0xffff0000

08002f48 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b088      	sub	sp, #32
 8002f4c:	af02      	add	r7, sp, #8
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	607a      	str	r2, [r7, #4]
 8002f52:	603b      	str	r3, [r7, #0]
 8002f54:	460b      	mov	r3, r1
 8002f56:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f5c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	2b08      	cmp	r3, #8
 8002f62:	d006      	beq.n	8002f72 <I2C_MasterRequestWrite+0x2a>
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d003      	beq.n	8002f72 <I2C_MasterRequestWrite+0x2a>
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f70:	d108      	bne.n	8002f84 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f80:	601a      	str	r2, [r3, #0]
 8002f82:	e00b      	b.n	8002f9c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f88:	2b12      	cmp	r3, #18
 8002f8a:	d107      	bne.n	8002f9c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f9a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f000 f84f 	bl	800304c <I2C_WaitOnFlagUntilTimeout>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00d      	beq.n	8002fd0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fc2:	d103      	bne.n	8002fcc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e035      	b.n	800303c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002fd8:	d108      	bne.n	8002fec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002fda:	897b      	ldrh	r3, [r7, #10]
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	461a      	mov	r2, r3
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002fe8:	611a      	str	r2, [r3, #16]
 8002fea:	e01b      	b.n	8003024 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002fec:	897b      	ldrh	r3, [r7, #10]
 8002fee:	11db      	asrs	r3, r3, #7
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	f003 0306 	and.w	r3, r3, #6
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	f063 030f 	orn	r3, r3, #15
 8002ffc:	b2da      	uxtb	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	490e      	ldr	r1, [pc, #56]	@ (8003044 <I2C_MasterRequestWrite+0xfc>)
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f000 f898 	bl	8003140 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e010      	b.n	800303c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800301a:	897b      	ldrh	r3, [r7, #10]
 800301c:	b2da      	uxtb	r2, r3
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	4907      	ldr	r1, [pc, #28]	@ (8003048 <I2C_MasterRequestWrite+0x100>)
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f000 f888 	bl	8003140 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e000      	b.n	800303c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800303a:	2300      	movs	r3, #0
}
 800303c:	4618      	mov	r0, r3
 800303e:	3718      	adds	r7, #24
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	00010008 	.word	0x00010008
 8003048:	00010002 	.word	0x00010002

0800304c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	60b9      	str	r1, [r7, #8]
 8003056:	603b      	str	r3, [r7, #0]
 8003058:	4613      	mov	r3, r2
 800305a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800305c:	e048      	b.n	80030f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003064:	d044      	beq.n	80030f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003066:	f7fe fe6f 	bl	8001d48 <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	683a      	ldr	r2, [r7, #0]
 8003072:	429a      	cmp	r2, r3
 8003074:	d302      	bcc.n	800307c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d139      	bne.n	80030f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	0c1b      	lsrs	r3, r3, #16
 8003080:	b2db      	uxtb	r3, r3
 8003082:	2b01      	cmp	r3, #1
 8003084:	d10d      	bne.n	80030a2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	695b      	ldr	r3, [r3, #20]
 800308c:	43da      	mvns	r2, r3
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	4013      	ands	r3, r2
 8003092:	b29b      	uxth	r3, r3
 8003094:	2b00      	cmp	r3, #0
 8003096:	bf0c      	ite	eq
 8003098:	2301      	moveq	r3, #1
 800309a:	2300      	movne	r3, #0
 800309c:	b2db      	uxtb	r3, r3
 800309e:	461a      	mov	r2, r3
 80030a0:	e00c      	b.n	80030bc <I2C_WaitOnFlagUntilTimeout+0x70>
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	43da      	mvns	r2, r3
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	4013      	ands	r3, r2
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	bf0c      	ite	eq
 80030b4:	2301      	moveq	r3, #1
 80030b6:	2300      	movne	r3, #0
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	461a      	mov	r2, r3
 80030bc:	79fb      	ldrb	r3, [r7, #7]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d116      	bne.n	80030f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2200      	movs	r2, #0
 80030c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2220      	movs	r2, #32
 80030cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030dc:	f043 0220 	orr.w	r2, r3, #32
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e023      	b.n	8003138 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	0c1b      	lsrs	r3, r3, #16
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d10d      	bne.n	8003116 <I2C_WaitOnFlagUntilTimeout+0xca>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	695b      	ldr	r3, [r3, #20]
 8003100:	43da      	mvns	r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	4013      	ands	r3, r2
 8003106:	b29b      	uxth	r3, r3
 8003108:	2b00      	cmp	r3, #0
 800310a:	bf0c      	ite	eq
 800310c:	2301      	moveq	r3, #1
 800310e:	2300      	movne	r3, #0
 8003110:	b2db      	uxtb	r3, r3
 8003112:	461a      	mov	r2, r3
 8003114:	e00c      	b.n	8003130 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	43da      	mvns	r2, r3
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	4013      	ands	r3, r2
 8003122:	b29b      	uxth	r3, r3
 8003124:	2b00      	cmp	r3, #0
 8003126:	bf0c      	ite	eq
 8003128:	2301      	moveq	r3, #1
 800312a:	2300      	movne	r3, #0
 800312c:	b2db      	uxtb	r3, r3
 800312e:	461a      	mov	r2, r3
 8003130:	79fb      	ldrb	r3, [r7, #7]
 8003132:	429a      	cmp	r2, r3
 8003134:	d093      	beq.n	800305e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	3710      	adds	r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	60f8      	str	r0, [r7, #12]
 8003148:	60b9      	str	r1, [r7, #8]
 800314a:	607a      	str	r2, [r7, #4]
 800314c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800314e:	e071      	b.n	8003234 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	695b      	ldr	r3, [r3, #20]
 8003156:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800315a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800315e:	d123      	bne.n	80031a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800316e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003178:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2220      	movs	r2, #32
 8003184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003194:	f043 0204 	orr.w	r2, r3, #4
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e067      	b.n	8003278 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ae:	d041      	beq.n	8003234 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031b0:	f7fe fdca 	bl	8001d48 <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d302      	bcc.n	80031c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d136      	bne.n	8003234 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	0c1b      	lsrs	r3, r3, #16
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d10c      	bne.n	80031ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	695b      	ldr	r3, [r3, #20]
 80031d6:	43da      	mvns	r2, r3
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	4013      	ands	r3, r2
 80031dc:	b29b      	uxth	r3, r3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	bf14      	ite	ne
 80031e2:	2301      	movne	r3, #1
 80031e4:	2300      	moveq	r3, #0
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	e00b      	b.n	8003202 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	699b      	ldr	r3, [r3, #24]
 80031f0:	43da      	mvns	r2, r3
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	4013      	ands	r3, r2
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	bf14      	ite	ne
 80031fc:	2301      	movne	r3, #1
 80031fe:	2300      	moveq	r3, #0
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d016      	beq.n	8003234 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2200      	movs	r2, #0
 800320a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2220      	movs	r2, #32
 8003210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003220:	f043 0220 	orr.w	r2, r3, #32
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e021      	b.n	8003278 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	0c1b      	lsrs	r3, r3, #16
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b01      	cmp	r3, #1
 800323c:	d10c      	bne.n	8003258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	695b      	ldr	r3, [r3, #20]
 8003244:	43da      	mvns	r2, r3
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	4013      	ands	r3, r2
 800324a:	b29b      	uxth	r3, r3
 800324c:	2b00      	cmp	r3, #0
 800324e:	bf14      	ite	ne
 8003250:	2301      	movne	r3, #1
 8003252:	2300      	moveq	r3, #0
 8003254:	b2db      	uxtb	r3, r3
 8003256:	e00b      	b.n	8003270 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	43da      	mvns	r2, r3
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	4013      	ands	r3, r2
 8003264:	b29b      	uxth	r3, r3
 8003266:	2b00      	cmp	r3, #0
 8003268:	bf14      	ite	ne
 800326a:	2301      	movne	r3, #1
 800326c:	2300      	moveq	r3, #0
 800326e:	b2db      	uxtb	r3, r3
 8003270:	2b00      	cmp	r3, #0
 8003272:	f47f af6d 	bne.w	8003150 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3710      	adds	r7, #16
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}

08003280 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800328c:	e034      	b.n	80032f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800328e:	68f8      	ldr	r0, [r7, #12]
 8003290:	f000 f886 	bl	80033a0 <I2C_IsAcknowledgeFailed>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e034      	b.n	8003308 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032a4:	d028      	beq.n	80032f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032a6:	f7fe fd4f 	bl	8001d48 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	68ba      	ldr	r2, [r7, #8]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d302      	bcc.n	80032bc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d11d      	bne.n	80032f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032c6:	2b80      	cmp	r3, #128	@ 0x80
 80032c8:	d016      	beq.n	80032f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2220      	movs	r2, #32
 80032d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e4:	f043 0220 	orr.w	r2, r3, #32
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e007      	b.n	8003308 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003302:	2b80      	cmp	r3, #128	@ 0x80
 8003304:	d1c3      	bne.n	800328e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003306:	2300      	movs	r3, #0
}
 8003308:	4618      	mov	r0, r3
 800330a:	3710      	adds	r7, #16
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}

08003310 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800331c:	e034      	b.n	8003388 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f000 f83e 	bl	80033a0 <I2C_IsAcknowledgeFailed>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e034      	b.n	8003398 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003334:	d028      	beq.n	8003388 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003336:	f7fe fd07 	bl	8001d48 <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	68ba      	ldr	r2, [r7, #8]
 8003342:	429a      	cmp	r2, r3
 8003344:	d302      	bcc.n	800334c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d11d      	bne.n	8003388 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	f003 0304 	and.w	r3, r3, #4
 8003356:	2b04      	cmp	r3, #4
 8003358:	d016      	beq.n	8003388 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2200      	movs	r2, #0
 800335e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2220      	movs	r2, #32
 8003364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003374:	f043 0220 	orr.w	r2, r3, #32
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e007      	b.n	8003398 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	695b      	ldr	r3, [r3, #20]
 800338e:	f003 0304 	and.w	r3, r3, #4
 8003392:	2b04      	cmp	r3, #4
 8003394:	d1c3      	bne.n	800331e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3710      	adds	r7, #16
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033b6:	d11b      	bne.n	80033f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2220      	movs	r2, #32
 80033cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033dc:	f043 0204 	orr.w	r2, r3, #4
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e000      	b.n	80033f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	370c      	adds	r7, #12
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
	...

08003400 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b088      	sub	sp, #32
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d101      	bne.n	8003412 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e128      	b.n	8003664 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b00      	cmp	r3, #0
 800341c:	d109      	bne.n	8003432 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a90      	ldr	r2, [pc, #576]	@ (800366c <HAL_I2S_Init+0x26c>)
 800342a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f7fd fa77 	bl	8000920 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2202      	movs	r2, #2
 8003436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	69db      	ldr	r3, [r3, #28]
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	6812      	ldr	r2, [r2, #0]
 8003444:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003448:	f023 030f 	bic.w	r3, r3, #15
 800344c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2202      	movs	r2, #2
 8003454:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	695b      	ldr	r3, [r3, #20]
 800345a:	2b02      	cmp	r3, #2
 800345c:	d060      	beq.n	8003520 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	68db      	ldr	r3, [r3, #12]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d102      	bne.n	800346c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003466:	2310      	movs	r3, #16
 8003468:	617b      	str	r3, [r7, #20]
 800346a:	e001      	b.n	8003470 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800346c:	2320      	movs	r3, #32
 800346e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	2b20      	cmp	r3, #32
 8003476:	d802      	bhi.n	800347e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	005b      	lsls	r3, r3, #1
 800347c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800347e:	2001      	movs	r0, #1
 8003480:	f001 faf8 	bl	8004a74 <HAL_RCCEx_GetPeriphCLKFreq>
 8003484:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800348e:	d125      	bne.n	80034dc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d010      	beq.n	80034ba <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	68fa      	ldr	r2, [r7, #12]
 800349e:	fbb2 f2f3 	udiv	r2, r2, r3
 80034a2:	4613      	mov	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4413      	add	r3, r2
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	461a      	mov	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	695b      	ldr	r3, [r3, #20]
 80034b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034b4:	3305      	adds	r3, #5
 80034b6:	613b      	str	r3, [r7, #16]
 80034b8:	e01f      	b.n	80034fa <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	00db      	lsls	r3, r3, #3
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80034c4:	4613      	mov	r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	4413      	add	r3, r2
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	461a      	mov	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034d6:	3305      	adds	r3, #5
 80034d8:	613b      	str	r3, [r7, #16]
 80034da:	e00e      	b.n	80034fa <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80034dc:	68fa      	ldr	r2, [r7, #12]
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80034e4:	4613      	mov	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	4413      	add	r3, r2
 80034ea:	005b      	lsls	r3, r3, #1
 80034ec:	461a      	mov	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f6:	3305      	adds	r3, #5
 80034f8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	4a5c      	ldr	r2, [pc, #368]	@ (8003670 <HAL_I2S_Init+0x270>)
 80034fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003502:	08db      	lsrs	r3, r3, #3
 8003504:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	f003 0301 	and.w	r3, r3, #1
 800350c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800350e:	693a      	ldr	r2, [r7, #16]
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	085b      	lsrs	r3, r3, #1
 8003516:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	021b      	lsls	r3, r3, #8
 800351c:	61bb      	str	r3, [r7, #24]
 800351e:	e003      	b.n	8003528 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003520:	2302      	movs	r3, #2
 8003522:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003524:	2300      	movs	r3, #0
 8003526:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d902      	bls.n	8003534 <HAL_I2S_Init+0x134>
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	2bff      	cmp	r3, #255	@ 0xff
 8003532:	d907      	bls.n	8003544 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003538:	f043 0210 	orr.w	r2, r3, #16
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e08f      	b.n	8003664 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691a      	ldr	r2, [r3, #16]
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	ea42 0103 	orr.w	r1, r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	69fa      	ldr	r2, [r7, #28]
 8003554:	430a      	orrs	r2, r1
 8003556:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	69db      	ldr	r3, [r3, #28]
 800355e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003562:	f023 030f 	bic.w	r3, r3, #15
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	6851      	ldr	r1, [r2, #4]
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	6892      	ldr	r2, [r2, #8]
 800356e:	4311      	orrs	r1, r2
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	68d2      	ldr	r2, [r2, #12]
 8003574:	4311      	orrs	r1, r2
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	6992      	ldr	r2, [r2, #24]
 800357a:	430a      	orrs	r2, r1
 800357c:	431a      	orrs	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003586:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	2b01      	cmp	r3, #1
 800358e:	d161      	bne.n	8003654 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4a38      	ldr	r2, [pc, #224]	@ (8003674 <HAL_I2S_Init+0x274>)
 8003594:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a37      	ldr	r2, [pc, #220]	@ (8003678 <HAL_I2S_Init+0x278>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d101      	bne.n	80035a4 <HAL_I2S_Init+0x1a4>
 80035a0:	4b36      	ldr	r3, [pc, #216]	@ (800367c <HAL_I2S_Init+0x27c>)
 80035a2:	e001      	b.n	80035a8 <HAL_I2S_Init+0x1a8>
 80035a4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80035a8:	69db      	ldr	r3, [r3, #28]
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	6812      	ldr	r2, [r2, #0]
 80035ae:	4932      	ldr	r1, [pc, #200]	@ (8003678 <HAL_I2S_Init+0x278>)
 80035b0:	428a      	cmp	r2, r1
 80035b2:	d101      	bne.n	80035b8 <HAL_I2S_Init+0x1b8>
 80035b4:	4a31      	ldr	r2, [pc, #196]	@ (800367c <HAL_I2S_Init+0x27c>)
 80035b6:	e001      	b.n	80035bc <HAL_I2S_Init+0x1bc>
 80035b8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80035bc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80035c0:	f023 030f 	bic.w	r3, r3, #15
 80035c4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a2b      	ldr	r2, [pc, #172]	@ (8003678 <HAL_I2S_Init+0x278>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d101      	bne.n	80035d4 <HAL_I2S_Init+0x1d4>
 80035d0:	4b2a      	ldr	r3, [pc, #168]	@ (800367c <HAL_I2S_Init+0x27c>)
 80035d2:	e001      	b.n	80035d8 <HAL_I2S_Init+0x1d8>
 80035d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80035d8:	2202      	movs	r2, #2
 80035da:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a25      	ldr	r2, [pc, #148]	@ (8003678 <HAL_I2S_Init+0x278>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d101      	bne.n	80035ea <HAL_I2S_Init+0x1ea>
 80035e6:	4b25      	ldr	r3, [pc, #148]	@ (800367c <HAL_I2S_Init+0x27c>)
 80035e8:	e001      	b.n	80035ee <HAL_I2S_Init+0x1ee>
 80035ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80035ee:	69db      	ldr	r3, [r3, #28]
 80035f0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035fa:	d003      	beq.n	8003604 <HAL_I2S_Init+0x204>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d103      	bne.n	800360c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003604:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003608:	613b      	str	r3, [r7, #16]
 800360a:	e001      	b.n	8003610 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800360c:	2300      	movs	r3, #0
 800360e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800361a:	4313      	orrs	r3, r2
 800361c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003624:	4313      	orrs	r3, r2
 8003626:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	699b      	ldr	r3, [r3, #24]
 800362c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800362e:	4313      	orrs	r3, r2
 8003630:	b29a      	uxth	r2, r3
 8003632:	897b      	ldrh	r3, [r7, #10]
 8003634:	4313      	orrs	r3, r2
 8003636:	b29b      	uxth	r3, r3
 8003638:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800363c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a0d      	ldr	r2, [pc, #52]	@ (8003678 <HAL_I2S_Init+0x278>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d101      	bne.n	800364c <HAL_I2S_Init+0x24c>
 8003648:	4b0c      	ldr	r3, [pc, #48]	@ (800367c <HAL_I2S_Init+0x27c>)
 800364a:	e001      	b.n	8003650 <HAL_I2S_Init+0x250>
 800364c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003650:	897a      	ldrh	r2, [r7, #10]
 8003652:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2201      	movs	r2, #1
 800365e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	3720      	adds	r7, #32
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}
 800366c:	08003951 	.word	0x08003951
 8003670:	cccccccd 	.word	0xcccccccd
 8003674:	08003ad9 	.word	0x08003ad9
 8003678:	40003800 	.word	0x40003800
 800367c:	40003400 	.word	0x40003400

08003680 <HAL_I2S_Transmit>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	603b      	str	r3, [r7, #0]
 800368c:	4613      	mov	r3, r2
 800368e:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d002      	beq.n	800369c <HAL_I2S_Transmit+0x1c>
 8003696:	88fb      	ldrh	r3, [r7, #6]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <HAL_I2S_Transmit+0x20>
  {
    return  HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e0d8      	b.n	8003852 <HAL_I2S_Transmit+0x1d2>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d001      	beq.n	80036b0 <HAL_I2S_Transmit+0x30>
  {
    return HAL_BUSY;
 80036ac:	2302      	movs	r3, #2
 80036ae:	e0d0      	b.n	8003852 <HAL_I2S_Transmit+0x1d2>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d101      	bne.n	80036c0 <HAL_I2S_Transmit+0x40>
 80036bc:	2302      	movs	r3, #2
 80036be:	e0c8      	b.n	8003852 <HAL_I2S_Transmit+0x1d2>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2203      	movs	r2, #3
 80036cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	68ba      	ldr	r2, [r7, #8]
 80036da:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	69db      	ldr	r3, [r3, #28]
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	2b03      	cmp	r3, #3
 80036ec:	d002      	beq.n	80036f4 <HAL_I2S_Transmit+0x74>
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	2b05      	cmp	r3, #5
 80036f2:	d10a      	bne.n	800370a <HAL_I2S_Transmit+0x8a>
  {
    hi2s->TxXferSize = (Size << 1U);
 80036f4:	88fb      	ldrh	r3, [r7, #6]
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	b29a      	uxth	r2, r3
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 80036fe:	88fb      	ldrh	r3, [r7, #6]
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	b29a      	uxth	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003708:	e005      	b.n	8003716 <HAL_I2S_Transmit+0x96>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	88fa      	ldrh	r2, [r7, #6]
 800370e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	88fa      	ldrh	r2, [r7, #6]
 8003714:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  tmpreg_cfgr = hi2s->Instance->I2SCFGR;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	69db      	ldr	r3, [r3, #28]
 800371c:	617b      	str	r3, [r7, #20]

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	69db      	ldr	r3, [r3, #28]
 8003724:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003728:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800372c:	d007      	beq.n	800373e <HAL_I2S_Transmit+0xbe>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	69da      	ldr	r2, [r3, #28]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800373c:	61da      	str	r2, [r3, #28]
  }

  /* Wait until TXE flag is set */
  if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	2201      	movs	r2, #1
 8003742:	2102      	movs	r1, #2
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f000 f98d 	bl	8003a64 <I2S_WaitFlagStateUntilTimeout>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d04e      	beq.n	80037ee <HAL_I2S_Transmit+0x16e>
  {
    /* Set the error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003754:	f043 0201 	orr.w	r2, r3, #1
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2s);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e070      	b.n	8003852 <HAL_I2S_Transmit+0x1d2>
  }

  while (hi2s->TxXferCount > 0U)
  {
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003774:	881a      	ldrh	r2, [r3, #0]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	60da      	str	r2, [r3, #12]
    hi2s->pTxBuffPtr++;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003780:	1c9a      	adds	r2, r3, #2
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2s->TxXferCount--;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800378a:	b29b      	uxth	r3, r3
 800378c:	3b01      	subs	r3, #1
 800378e:	b29a      	uxth	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	2201      	movs	r2, #1
 8003798:	2102      	movs	r1, #2
 800379a:	68f8      	ldr	r0, [r7, #12]
 800379c:	f000 f962 	bl	8003a64 <I2S_WaitFlagStateUntilTimeout>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00f      	beq.n	80037c6 <HAL_I2S_Transmit+0x146>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037aa:	f043 0201 	orr.w	r2, r3, #1
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      __HAL_UNLOCK(hi2s);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e045      	b.n	8003852 <HAL_I2S_Transmit+0x1d2>
    }

    /* Check if an underrun occurs */
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f003 0308 	and.w	r3, r3, #8
 80037d0:	2b08      	cmp	r3, #8
 80037d2:	d10c      	bne.n	80037ee <HAL_I2S_Transmit+0x16e>
    {
      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80037d4:	2300      	movs	r3, #0
 80037d6:	613b      	str	r3, [r7, #16]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	613b      	str	r3, [r7, #16]
 80037e0:	693b      	ldr	r3, [r7, #16]

      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e6:	f043 0204 	orr.w	r2, r3, #4
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	645a      	str	r2, [r3, #68]	@ 0x44
  while (hi2s->TxXferCount > 0U)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1bb      	bne.n	8003770 <HAL_I2S_Transmit+0xf0>
    }
  }

  /* Check if Slave mode is selected */
  if (((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX)
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d005      	beq.n	800380e <HAL_I2S_Transmit+0x18e>
      || ((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_RX))
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003808:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800380c:	d118      	bne.n	8003840 <HAL_I2S_Transmit+0x1c0>
  {
    /* Wait until Busy flag is reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, Timeout) != HAL_OK)
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	2200      	movs	r2, #0
 8003812:	2180      	movs	r1, #128	@ 0x80
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f000 f925 	bl	8003a64 <I2S_WaitFlagStateUntilTimeout>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00f      	beq.n	8003840 <HAL_I2S_Transmit+0x1c0>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003824:	f043 0201 	orr.w	r2, r3, #1
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      __HAL_UNLOCK(hi2s);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2200      	movs	r2, #0
 8003838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e008      	b.n	8003852 <HAL_I2S_Transmit+0x1d2>
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  __HAL_UNLOCK(hi2s);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3718      	adds	r7, #24
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}

0800385a <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800385a:	b480      	push	{r7}
 800385c:	b083      	sub	sp, #12
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003862:	bf00      	nop
 8003864:	370c      	adds	r7, #12
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr

0800386e <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800386e:	b480      	push	{r7}
 8003870:	b083      	sub	sp, #12
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003876:	bf00      	nop
 8003878:	370c      	adds	r7, #12
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr

08003882 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003882:	b480      	push	{r7}
 8003884:	b083      	sub	sp, #12
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800388a:	bf00      	nop
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr

08003896 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003896:	b580      	push	{r7, lr}
 8003898:	b082      	sub	sp, #8
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a2:	881a      	ldrh	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ae:	1c9a      	adds	r2, r3, #2
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	3b01      	subs	r3, #1
 80038bc:	b29a      	uxth	r2, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d10e      	bne.n	80038ea <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80038da:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f7ff ffb8 	bl	800385a <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80038ea:	bf00      	nop
 80038ec:	3708      	adds	r7, #8
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b082      	sub	sp, #8
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	68da      	ldr	r2, [r3, #12]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003904:	b292      	uxth	r2, r2
 8003906:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800390c:	1c9a      	adds	r2, r3, #2
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003916:	b29b      	uxth	r3, r3
 8003918:	3b01      	subs	r3, #1
 800391a:	b29a      	uxth	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003924:	b29b      	uxth	r3, r3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d10e      	bne.n	8003948 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003938:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f7ff ff93 	bl	800386e <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003948:	bf00      	nop
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b086      	sub	sp, #24
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b04      	cmp	r3, #4
 800396a:	d13a      	bne.n	80039e2 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b01      	cmp	r3, #1
 8003974:	d109      	bne.n	800398a <I2S_IRQHandler+0x3a>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003980:	2b40      	cmp	r3, #64	@ 0x40
 8003982:	d102      	bne.n	800398a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f7ff ffb4 	bl	80038f2 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003990:	2b40      	cmp	r3, #64	@ 0x40
 8003992:	d126      	bne.n	80039e2 <I2S_IRQHandler+0x92>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f003 0320 	and.w	r3, r3, #32
 800399e:	2b20      	cmp	r3, #32
 80039a0:	d11f      	bne.n	80039e2 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80039b0:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80039b2:	2300      	movs	r3, #0
 80039b4:	613b      	str	r3, [r7, #16]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	613b      	str	r3, [r7, #16]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	613b      	str	r3, [r7, #16]
 80039c6:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d4:	f043 0202 	orr.w	r2, r3, #2
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f7ff ff50 	bl	8003882 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	2b03      	cmp	r3, #3
 80039ec:	d136      	bne.n	8003a5c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d109      	bne.n	8003a0c <I2S_IRQHandler+0xbc>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a02:	2b80      	cmp	r3, #128	@ 0x80
 8003a04:	d102      	bne.n	8003a0c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	f7ff ff45 	bl	8003896 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	f003 0308 	and.w	r3, r3, #8
 8003a12:	2b08      	cmp	r3, #8
 8003a14:	d122      	bne.n	8003a5c <I2S_IRQHandler+0x10c>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f003 0320 	and.w	r3, r3, #32
 8003a20:	2b20      	cmp	r3, #32
 8003a22:	d11b      	bne.n	8003a5c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	685a      	ldr	r2, [r3, #4]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003a32:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003a34:	2300      	movs	r3, #0
 8003a36:	60fb      	str	r3, [r7, #12]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	60fb      	str	r3, [r7, #12]
 8003a40:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2201      	movs	r2, #1
 8003a46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a4e:	f043 0204 	orr.w	r2, r3, #4
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f7ff ff13 	bl	8003882 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a5c:	bf00      	nop
 8003a5e:	3718      	adds	r7, #24
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b086      	sub	sp, #24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	603b      	str	r3, [r7, #0]
 8003a70:	4613      	mov	r3, r2
 8003a72:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a74:	f7fe f968 	bl	8001d48 <HAL_GetTick>
 8003a78:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8003a7a:	e018      	b.n	8003aae <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a82:	d014      	beq.n	8003aae <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8003a84:	f7fe f960 	bl	8001d48 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	683a      	ldr	r2, [r7, #0]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d902      	bls.n	8003a9a <I2S_WaitFlagStateUntilTimeout+0x36>
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d109      	bne.n	8003aae <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e00f      	b.n	8003ace <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	689a      	ldr	r2, [r3, #8]
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	68ba      	ldr	r2, [r7, #8]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	bf0c      	ite	eq
 8003abe:	2301      	moveq	r3, #1
 8003ac0:	2300      	movne	r3, #0
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	79fb      	ldrb	r3, [r7, #7]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d1d7      	bne.n	8003a7c <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3718      	adds	r7, #24
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
	...

08003ad8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b088      	sub	sp, #32
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a92      	ldr	r2, [pc, #584]	@ (8003d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d101      	bne.n	8003af6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003af2:	4b92      	ldr	r3, [pc, #584]	@ (8003d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003af4:	e001      	b.n	8003afa <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003af6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a8b      	ldr	r2, [pc, #556]	@ (8003d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d101      	bne.n	8003b14 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003b10:	4b8a      	ldr	r3, [pc, #552]	@ (8003d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003b12:	e001      	b.n	8003b18 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003b14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b24:	d004      	beq.n	8003b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	f040 8099 	bne.w	8003c62 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d107      	bne.n	8003b4a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d002      	beq.n	8003b4a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f000 f925 	bl	8003d94 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	f003 0301 	and.w	r3, r3, #1
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d107      	bne.n	8003b64 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f000 f9c8 	bl	8003ef4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b6a:	2b40      	cmp	r3, #64	@ 0x40
 8003b6c:	d13a      	bne.n	8003be4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	f003 0320 	and.w	r3, r3, #32
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d035      	beq.n	8003be4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a6e      	ldr	r2, [pc, #440]	@ (8003d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d101      	bne.n	8003b86 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003b82:	4b6e      	ldr	r3, [pc, #440]	@ (8003d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003b84:	e001      	b.n	8003b8a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003b86:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4969      	ldr	r1, [pc, #420]	@ (8003d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003b92:	428b      	cmp	r3, r1
 8003b94:	d101      	bne.n	8003b9a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003b96:	4b69      	ldr	r3, [pc, #420]	@ (8003d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003b98:	e001      	b.n	8003b9e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003b9a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b9e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003ba2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003bb2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	60fb      	str	r3, [r7, #12]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	60fb      	str	r3, [r7, #12]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	60fb      	str	r3, [r7, #12]
 8003bc8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd6:	f043 0202 	orr.w	r2, r3, #2
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7ff fe4f 	bl	8003882 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	f003 0308 	and.w	r3, r3, #8
 8003bea:	2b08      	cmp	r3, #8
 8003bec:	f040 80c3 	bne.w	8003d76 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	f003 0320 	and.w	r3, r3, #32
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	f000 80bd 	beq.w	8003d76 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	685a      	ldr	r2, [r3, #4]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003c0a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a49      	ldr	r2, [pc, #292]	@ (8003d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d101      	bne.n	8003c1a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003c16:	4b49      	ldr	r3, [pc, #292]	@ (8003d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003c18:	e001      	b.n	8003c1e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003c1a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c1e:	685a      	ldr	r2, [r3, #4]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4944      	ldr	r1, [pc, #272]	@ (8003d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003c26:	428b      	cmp	r3, r1
 8003c28:	d101      	bne.n	8003c2e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003c2a:	4b44      	ldr	r3, [pc, #272]	@ (8003d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003c2c:	e001      	b.n	8003c32 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003c2e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c32:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003c36:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003c38:	2300      	movs	r3, #0
 8003c3a:	60bb      	str	r3, [r7, #8]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	60bb      	str	r3, [r7, #8]
 8003c44:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c52:	f043 0204 	orr.w	r2, r3, #4
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f7ff fe11 	bl	8003882 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003c60:	e089      	b.n	8003d76 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003c62:	69bb      	ldr	r3, [r7, #24]
 8003c64:	f003 0302 	and.w	r3, r3, #2
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d107      	bne.n	8003c7c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d002      	beq.n	8003c7c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 f8be 	bl	8003df8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	f003 0301 	and.w	r3, r3, #1
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d107      	bne.n	8003c96 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d002      	beq.n	8003c96 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f000 f8fd 	bl	8003e90 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c9c:	2b40      	cmp	r3, #64	@ 0x40
 8003c9e:	d12f      	bne.n	8003d00 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	f003 0320 	and.w	r3, r3, #32
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d02a      	beq.n	8003d00 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003cb8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a1e      	ldr	r2, [pc, #120]	@ (8003d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d101      	bne.n	8003cc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003cc4:	4b1d      	ldr	r3, [pc, #116]	@ (8003d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003cc6:	e001      	b.n	8003ccc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003cc8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ccc:	685a      	ldr	r2, [r3, #4]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4919      	ldr	r1, [pc, #100]	@ (8003d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003cd4:	428b      	cmp	r3, r1
 8003cd6:	d101      	bne.n	8003cdc <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003cd8:	4b18      	ldr	r3, [pc, #96]	@ (8003d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003cda:	e001      	b.n	8003ce0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003cdc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ce0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ce4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf2:	f043 0202 	orr.w	r2, r3, #2
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f7ff fdc1 	bl	8003882 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	f003 0308 	and.w	r3, r3, #8
 8003d06:	2b08      	cmp	r3, #8
 8003d08:	d136      	bne.n	8003d78 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	f003 0320 	and.w	r3, r3, #32
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d031      	beq.n	8003d78 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a07      	ldr	r2, [pc, #28]	@ (8003d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d101      	bne.n	8003d22 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003d1e:	4b07      	ldr	r3, [pc, #28]	@ (8003d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d20:	e001      	b.n	8003d26 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003d22:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d26:	685a      	ldr	r2, [r3, #4]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4902      	ldr	r1, [pc, #8]	@ (8003d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d2e:	428b      	cmp	r3, r1
 8003d30:	d106      	bne.n	8003d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003d32:	4b02      	ldr	r3, [pc, #8]	@ (8003d3c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d34:	e006      	b.n	8003d44 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003d36:	bf00      	nop
 8003d38:	40003800 	.word	0x40003800
 8003d3c:	40003400 	.word	0x40003400
 8003d40:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d44:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d48:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d58:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d66:	f043 0204 	orr.w	r2, r3, #4
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f7ff fd87 	bl	8003882 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003d74:	e000      	b.n	8003d78 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003d76:	bf00      	nop
}
 8003d78:	bf00      	nop
 8003d7a:	3720      	adds	r7, #32
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003d88:	bf00      	nop
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da0:	1c99      	adds	r1, r3, #2
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	6251      	str	r1, [r2, #36]	@ 0x24
 8003da6:	881a      	ldrh	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	3b01      	subs	r3, #1
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d113      	bne.n	8003dee <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003dd4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d106      	bne.n	8003dee <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f7ff ffc9 	bl	8003d80 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003dee:	bf00      	nop
 8003df0:	3708      	adds	r7, #8
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
	...

08003df8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e04:	1c99      	adds	r1, r3, #2
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	6251      	str	r1, [r2, #36]	@ 0x24
 8003e0a:	8819      	ldrh	r1, [r3, #0]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a1d      	ldr	r2, [pc, #116]	@ (8003e88 <I2SEx_TxISR_I2SExt+0x90>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d101      	bne.n	8003e1a <I2SEx_TxISR_I2SExt+0x22>
 8003e16:	4b1d      	ldr	r3, [pc, #116]	@ (8003e8c <I2SEx_TxISR_I2SExt+0x94>)
 8003e18:	e001      	b.n	8003e1e <I2SEx_TxISR_I2SExt+0x26>
 8003e1a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e1e:	460a      	mov	r2, r1
 8003e20:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d121      	bne.n	8003e7e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a12      	ldr	r2, [pc, #72]	@ (8003e88 <I2SEx_TxISR_I2SExt+0x90>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d101      	bne.n	8003e48 <I2SEx_TxISR_I2SExt+0x50>
 8003e44:	4b11      	ldr	r3, [pc, #68]	@ (8003e8c <I2SEx_TxISR_I2SExt+0x94>)
 8003e46:	e001      	b.n	8003e4c <I2SEx_TxISR_I2SExt+0x54>
 8003e48:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e4c:	685a      	ldr	r2, [r3, #4]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	490d      	ldr	r1, [pc, #52]	@ (8003e88 <I2SEx_TxISR_I2SExt+0x90>)
 8003e54:	428b      	cmp	r3, r1
 8003e56:	d101      	bne.n	8003e5c <I2SEx_TxISR_I2SExt+0x64>
 8003e58:	4b0c      	ldr	r3, [pc, #48]	@ (8003e8c <I2SEx_TxISR_I2SExt+0x94>)
 8003e5a:	e001      	b.n	8003e60 <I2SEx_TxISR_I2SExt+0x68>
 8003e5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e60:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e64:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d106      	bne.n	8003e7e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f7ff ff81 	bl	8003d80 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003e7e:	bf00      	nop
 8003e80:	3708      	adds	r7, #8
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop
 8003e88:	40003800 	.word	0x40003800
 8003e8c:	40003400 	.word	0x40003400

08003e90 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	68d8      	ldr	r0, [r3, #12]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ea2:	1c99      	adds	r1, r3, #2
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003ea8:	b282      	uxth	r2, r0
 8003eaa:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d113      	bne.n	8003eec <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	685a      	ldr	r2, [r3, #4]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003ed2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d106      	bne.n	8003eec <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f7ff ff4a 	bl	8003d80 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003eec:	bf00      	nop
 8003eee:	3708      	adds	r7, #8
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a20      	ldr	r2, [pc, #128]	@ (8003f84 <I2SEx_RxISR_I2SExt+0x90>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d101      	bne.n	8003f0a <I2SEx_RxISR_I2SExt+0x16>
 8003f06:	4b20      	ldr	r3, [pc, #128]	@ (8003f88 <I2SEx_RxISR_I2SExt+0x94>)
 8003f08:	e001      	b.n	8003f0e <I2SEx_RxISR_I2SExt+0x1a>
 8003f0a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f0e:	68d8      	ldr	r0, [r3, #12]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f14:	1c99      	adds	r1, r3, #2
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003f1a:	b282      	uxth	r2, r0
 8003f1c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	3b01      	subs	r3, #1
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d121      	bne.n	8003f7a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a12      	ldr	r2, [pc, #72]	@ (8003f84 <I2SEx_RxISR_I2SExt+0x90>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d101      	bne.n	8003f44 <I2SEx_RxISR_I2SExt+0x50>
 8003f40:	4b11      	ldr	r3, [pc, #68]	@ (8003f88 <I2SEx_RxISR_I2SExt+0x94>)
 8003f42:	e001      	b.n	8003f48 <I2SEx_RxISR_I2SExt+0x54>
 8003f44:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f48:	685a      	ldr	r2, [r3, #4]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	490d      	ldr	r1, [pc, #52]	@ (8003f84 <I2SEx_RxISR_I2SExt+0x90>)
 8003f50:	428b      	cmp	r3, r1
 8003f52:	d101      	bne.n	8003f58 <I2SEx_RxISR_I2SExt+0x64>
 8003f54:	4b0c      	ldr	r3, [pc, #48]	@ (8003f88 <I2SEx_RxISR_I2SExt+0x94>)
 8003f56:	e001      	b.n	8003f5c <I2SEx_RxISR_I2SExt+0x68>
 8003f58:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f5c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f60:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d106      	bne.n	8003f7a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f7ff ff03 	bl	8003d80 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f7a:	bf00      	nop
 8003f7c:	3708      	adds	r7, #8
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	40003800 	.word	0x40003800
 8003f88:	40003400 	.word	0x40003400

08003f8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b086      	sub	sp, #24
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e267      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0301 	and.w	r3, r3, #1
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d075      	beq.n	8004096 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003faa:	4b88      	ldr	r3, [pc, #544]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f003 030c 	and.w	r3, r3, #12
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	d00c      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fb6:	4b85      	ldr	r3, [pc, #532]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003fbe:	2b08      	cmp	r3, #8
 8003fc0:	d112      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fc2:	4b82      	ldr	r3, [pc, #520]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fce:	d10b      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fd0:	4b7e      	ldr	r3, [pc, #504]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d05b      	beq.n	8004094 <HAL_RCC_OscConfig+0x108>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d157      	bne.n	8004094 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e242      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ff0:	d106      	bne.n	8004000 <HAL_RCC_OscConfig+0x74>
 8003ff2:	4b76      	ldr	r3, [pc, #472]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a75      	ldr	r2, [pc, #468]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8003ff8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ffc:	6013      	str	r3, [r2, #0]
 8003ffe:	e01d      	b.n	800403c <HAL_RCC_OscConfig+0xb0>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004008:	d10c      	bne.n	8004024 <HAL_RCC_OscConfig+0x98>
 800400a:	4b70      	ldr	r3, [pc, #448]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a6f      	ldr	r2, [pc, #444]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004010:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004014:	6013      	str	r3, [r2, #0]
 8004016:	4b6d      	ldr	r3, [pc, #436]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a6c      	ldr	r2, [pc, #432]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 800401c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004020:	6013      	str	r3, [r2, #0]
 8004022:	e00b      	b.n	800403c <HAL_RCC_OscConfig+0xb0>
 8004024:	4b69      	ldr	r3, [pc, #420]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a68      	ldr	r2, [pc, #416]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 800402a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800402e:	6013      	str	r3, [r2, #0]
 8004030:	4b66      	ldr	r3, [pc, #408]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a65      	ldr	r2, [pc, #404]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004036:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800403a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d013      	beq.n	800406c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004044:	f7fd fe80 	bl	8001d48 <HAL_GetTick>
 8004048:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800404a:	e008      	b.n	800405e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800404c:	f7fd fe7c 	bl	8001d48 <HAL_GetTick>
 8004050:	4602      	mov	r2, r0
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	2b64      	cmp	r3, #100	@ 0x64
 8004058:	d901      	bls.n	800405e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e207      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800405e:	4b5b      	ldr	r3, [pc, #364]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d0f0      	beq.n	800404c <HAL_RCC_OscConfig+0xc0>
 800406a:	e014      	b.n	8004096 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800406c:	f7fd fe6c 	bl	8001d48 <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004072:	e008      	b.n	8004086 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004074:	f7fd fe68 	bl	8001d48 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	2b64      	cmp	r3, #100	@ 0x64
 8004080:	d901      	bls.n	8004086 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e1f3      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004086:	4b51      	ldr	r3, [pc, #324]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d1f0      	bne.n	8004074 <HAL_RCC_OscConfig+0xe8>
 8004092:	e000      	b.n	8004096 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004094:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d063      	beq.n	800416a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80040a2:	4b4a      	ldr	r3, [pc, #296]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f003 030c 	and.w	r3, r3, #12
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00b      	beq.n	80040c6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040ae:	4b47      	ldr	r3, [pc, #284]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80040b6:	2b08      	cmp	r3, #8
 80040b8:	d11c      	bne.n	80040f4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040ba:	4b44      	ldr	r3, [pc, #272]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d116      	bne.n	80040f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040c6:	4b41      	ldr	r3, [pc, #260]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d005      	beq.n	80040de <HAL_RCC_OscConfig+0x152>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d001      	beq.n	80040de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e1c7      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040de:	4b3b      	ldr	r3, [pc, #236]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	4937      	ldr	r1, [pc, #220]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040f2:	e03a      	b.n	800416a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d020      	beq.n	800413e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040fc:	4b34      	ldr	r3, [pc, #208]	@ (80041d0 <HAL_RCC_OscConfig+0x244>)
 80040fe:	2201      	movs	r2, #1
 8004100:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004102:	f7fd fe21 	bl	8001d48 <HAL_GetTick>
 8004106:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004108:	e008      	b.n	800411c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800410a:	f7fd fe1d 	bl	8001d48 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e1a8      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800411c:	4b2b      	ldr	r3, [pc, #172]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0302 	and.w	r3, r3, #2
 8004124:	2b00      	cmp	r3, #0
 8004126:	d0f0      	beq.n	800410a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004128:	4b28      	ldr	r3, [pc, #160]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	691b      	ldr	r3, [r3, #16]
 8004134:	00db      	lsls	r3, r3, #3
 8004136:	4925      	ldr	r1, [pc, #148]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004138:	4313      	orrs	r3, r2
 800413a:	600b      	str	r3, [r1, #0]
 800413c:	e015      	b.n	800416a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800413e:	4b24      	ldr	r3, [pc, #144]	@ (80041d0 <HAL_RCC_OscConfig+0x244>)
 8004140:	2200      	movs	r2, #0
 8004142:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004144:	f7fd fe00 	bl	8001d48 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800414c:	f7fd fdfc 	bl	8001d48 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e187      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800415e:	4b1b      	ldr	r3, [pc, #108]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1f0      	bne.n	800414c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0308 	and.w	r3, r3, #8
 8004172:	2b00      	cmp	r3, #0
 8004174:	d036      	beq.n	80041e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	695b      	ldr	r3, [r3, #20]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d016      	beq.n	80041ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800417e:	4b15      	ldr	r3, [pc, #84]	@ (80041d4 <HAL_RCC_OscConfig+0x248>)
 8004180:	2201      	movs	r2, #1
 8004182:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004184:	f7fd fde0 	bl	8001d48 <HAL_GetTick>
 8004188:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800418a:	e008      	b.n	800419e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800418c:	f7fd fddc 	bl	8001d48 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	2b02      	cmp	r3, #2
 8004198:	d901      	bls.n	800419e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e167      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800419e:	4b0b      	ldr	r3, [pc, #44]	@ (80041cc <HAL_RCC_OscConfig+0x240>)
 80041a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d0f0      	beq.n	800418c <HAL_RCC_OscConfig+0x200>
 80041aa:	e01b      	b.n	80041e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041ac:	4b09      	ldr	r3, [pc, #36]	@ (80041d4 <HAL_RCC_OscConfig+0x248>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041b2:	f7fd fdc9 	bl	8001d48 <HAL_GetTick>
 80041b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041b8:	e00e      	b.n	80041d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041ba:	f7fd fdc5 	bl	8001d48 <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d907      	bls.n	80041d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e150      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
 80041cc:	40023800 	.word	0x40023800
 80041d0:	42470000 	.word	0x42470000
 80041d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041d8:	4b88      	ldr	r3, [pc, #544]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80041da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d1ea      	bne.n	80041ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f000 8097 	beq.w	8004320 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041f2:	2300      	movs	r3, #0
 80041f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041f6:	4b81      	ldr	r3, [pc, #516]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80041f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10f      	bne.n	8004222 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004202:	2300      	movs	r3, #0
 8004204:	60bb      	str	r3, [r7, #8]
 8004206:	4b7d      	ldr	r3, [pc, #500]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420a:	4a7c      	ldr	r2, [pc, #496]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800420c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004210:	6413      	str	r3, [r2, #64]	@ 0x40
 8004212:	4b7a      	ldr	r3, [pc, #488]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004216:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800421a:	60bb      	str	r3, [r7, #8]
 800421c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800421e:	2301      	movs	r3, #1
 8004220:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004222:	4b77      	ldr	r3, [pc, #476]	@ (8004400 <HAL_RCC_OscConfig+0x474>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800422a:	2b00      	cmp	r3, #0
 800422c:	d118      	bne.n	8004260 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800422e:	4b74      	ldr	r3, [pc, #464]	@ (8004400 <HAL_RCC_OscConfig+0x474>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a73      	ldr	r2, [pc, #460]	@ (8004400 <HAL_RCC_OscConfig+0x474>)
 8004234:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004238:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800423a:	f7fd fd85 	bl	8001d48 <HAL_GetTick>
 800423e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004240:	e008      	b.n	8004254 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004242:	f7fd fd81 	bl	8001d48 <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	2b02      	cmp	r3, #2
 800424e:	d901      	bls.n	8004254 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e10c      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004254:	4b6a      	ldr	r3, [pc, #424]	@ (8004400 <HAL_RCC_OscConfig+0x474>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800425c:	2b00      	cmp	r3, #0
 800425e:	d0f0      	beq.n	8004242 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d106      	bne.n	8004276 <HAL_RCC_OscConfig+0x2ea>
 8004268:	4b64      	ldr	r3, [pc, #400]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800426a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800426c:	4a63      	ldr	r2, [pc, #396]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800426e:	f043 0301 	orr.w	r3, r3, #1
 8004272:	6713      	str	r3, [r2, #112]	@ 0x70
 8004274:	e01c      	b.n	80042b0 <HAL_RCC_OscConfig+0x324>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	2b05      	cmp	r3, #5
 800427c:	d10c      	bne.n	8004298 <HAL_RCC_OscConfig+0x30c>
 800427e:	4b5f      	ldr	r3, [pc, #380]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004282:	4a5e      	ldr	r2, [pc, #376]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004284:	f043 0304 	orr.w	r3, r3, #4
 8004288:	6713      	str	r3, [r2, #112]	@ 0x70
 800428a:	4b5c      	ldr	r3, [pc, #368]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800428c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800428e:	4a5b      	ldr	r2, [pc, #364]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004290:	f043 0301 	orr.w	r3, r3, #1
 8004294:	6713      	str	r3, [r2, #112]	@ 0x70
 8004296:	e00b      	b.n	80042b0 <HAL_RCC_OscConfig+0x324>
 8004298:	4b58      	ldr	r3, [pc, #352]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800429a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800429c:	4a57      	ldr	r2, [pc, #348]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800429e:	f023 0301 	bic.w	r3, r3, #1
 80042a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80042a4:	4b55      	ldr	r3, [pc, #340]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80042a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042a8:	4a54      	ldr	r2, [pc, #336]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80042aa:	f023 0304 	bic.w	r3, r3, #4
 80042ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d015      	beq.n	80042e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042b8:	f7fd fd46 	bl	8001d48 <HAL_GetTick>
 80042bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042be:	e00a      	b.n	80042d6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042c0:	f7fd fd42 	bl	8001d48 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e0cb      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042d6:	4b49      	ldr	r3, [pc, #292]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80042d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d0ee      	beq.n	80042c0 <HAL_RCC_OscConfig+0x334>
 80042e2:	e014      	b.n	800430e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042e4:	f7fd fd30 	bl	8001d48 <HAL_GetTick>
 80042e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ea:	e00a      	b.n	8004302 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ec:	f7fd fd2c 	bl	8001d48 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e0b5      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004302:	4b3e      	ldr	r3, [pc, #248]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1ee      	bne.n	80042ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800430e:	7dfb      	ldrb	r3, [r7, #23]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d105      	bne.n	8004320 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004314:	4b39      	ldr	r3, [pc, #228]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004318:	4a38      	ldr	r2, [pc, #224]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800431a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800431e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	699b      	ldr	r3, [r3, #24]
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 80a1 	beq.w	800446c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800432a:	4b34      	ldr	r3, [pc, #208]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f003 030c 	and.w	r3, r3, #12
 8004332:	2b08      	cmp	r3, #8
 8004334:	d05c      	beq.n	80043f0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	2b02      	cmp	r3, #2
 800433c:	d141      	bne.n	80043c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800433e:	4b31      	ldr	r3, [pc, #196]	@ (8004404 <HAL_RCC_OscConfig+0x478>)
 8004340:	2200      	movs	r2, #0
 8004342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004344:	f7fd fd00 	bl	8001d48 <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800434c:	f7fd fcfc 	bl	8001d48 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b02      	cmp	r3, #2
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e087      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800435e:	4b27      	ldr	r3, [pc, #156]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d1f0      	bne.n	800434c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	69da      	ldr	r2, [r3, #28]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	431a      	orrs	r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004378:	019b      	lsls	r3, r3, #6
 800437a:	431a      	orrs	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004380:	085b      	lsrs	r3, r3, #1
 8004382:	3b01      	subs	r3, #1
 8004384:	041b      	lsls	r3, r3, #16
 8004386:	431a      	orrs	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800438c:	061b      	lsls	r3, r3, #24
 800438e:	491b      	ldr	r1, [pc, #108]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 8004390:	4313      	orrs	r3, r2
 8004392:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004394:	4b1b      	ldr	r3, [pc, #108]	@ (8004404 <HAL_RCC_OscConfig+0x478>)
 8004396:	2201      	movs	r2, #1
 8004398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800439a:	f7fd fcd5 	bl	8001d48 <HAL_GetTick>
 800439e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043a0:	e008      	b.n	80043b4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043a2:	f7fd fcd1 	bl	8001d48 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d901      	bls.n	80043b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e05c      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043b4:	4b11      	ldr	r3, [pc, #68]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d0f0      	beq.n	80043a2 <HAL_RCC_OscConfig+0x416>
 80043c0:	e054      	b.n	800446c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043c2:	4b10      	ldr	r3, [pc, #64]	@ (8004404 <HAL_RCC_OscConfig+0x478>)
 80043c4:	2200      	movs	r2, #0
 80043c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043c8:	f7fd fcbe 	bl	8001d48 <HAL_GetTick>
 80043cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ce:	e008      	b.n	80043e2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043d0:	f7fd fcba 	bl	8001d48 <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d901      	bls.n	80043e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e045      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043e2:	4b06      	ldr	r3, [pc, #24]	@ (80043fc <HAL_RCC_OscConfig+0x470>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d1f0      	bne.n	80043d0 <HAL_RCC_OscConfig+0x444>
 80043ee:	e03d      	b.n	800446c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d107      	bne.n	8004408 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e038      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
 80043fc:	40023800 	.word	0x40023800
 8004400:	40007000 	.word	0x40007000
 8004404:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004408:	4b1b      	ldr	r3, [pc, #108]	@ (8004478 <HAL_RCC_OscConfig+0x4ec>)
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	699b      	ldr	r3, [r3, #24]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d028      	beq.n	8004468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004420:	429a      	cmp	r2, r3
 8004422:	d121      	bne.n	8004468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800442e:	429a      	cmp	r2, r3
 8004430:	d11a      	bne.n	8004468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004432:	68fa      	ldr	r2, [r7, #12]
 8004434:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004438:	4013      	ands	r3, r2
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800443e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004440:	4293      	cmp	r3, r2
 8004442:	d111      	bne.n	8004468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800444e:	085b      	lsrs	r3, r3, #1
 8004450:	3b01      	subs	r3, #1
 8004452:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004454:	429a      	cmp	r2, r3
 8004456:	d107      	bne.n	8004468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004462:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004464:	429a      	cmp	r2, r3
 8004466:	d001      	beq.n	800446c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e000      	b.n	800446e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3718      	adds	r7, #24
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	40023800 	.word	0x40023800

0800447c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d101      	bne.n	8004490 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e0cc      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004490:	4b68      	ldr	r3, [pc, #416]	@ (8004634 <HAL_RCC_ClockConfig+0x1b8>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0307 	and.w	r3, r3, #7
 8004498:	683a      	ldr	r2, [r7, #0]
 800449a:	429a      	cmp	r2, r3
 800449c:	d90c      	bls.n	80044b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800449e:	4b65      	ldr	r3, [pc, #404]	@ (8004634 <HAL_RCC_ClockConfig+0x1b8>)
 80044a0:	683a      	ldr	r2, [r7, #0]
 80044a2:	b2d2      	uxtb	r2, r2
 80044a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044a6:	4b63      	ldr	r3, [pc, #396]	@ (8004634 <HAL_RCC_ClockConfig+0x1b8>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0307 	and.w	r3, r3, #7
 80044ae:	683a      	ldr	r2, [r7, #0]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d001      	beq.n	80044b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e0b8      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d020      	beq.n	8004506 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0304 	and.w	r3, r3, #4
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d005      	beq.n	80044dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044d0:	4b59      	ldr	r3, [pc, #356]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	4a58      	ldr	r2, [pc, #352]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80044d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80044da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0308 	and.w	r3, r3, #8
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d005      	beq.n	80044f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044e8:	4b53      	ldr	r3, [pc, #332]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	4a52      	ldr	r2, [pc, #328]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80044ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80044f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044f4:	4b50      	ldr	r3, [pc, #320]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	494d      	ldr	r1, [pc, #308]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 8004502:	4313      	orrs	r3, r2
 8004504:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0301 	and.w	r3, r3, #1
 800450e:	2b00      	cmp	r3, #0
 8004510:	d044      	beq.n	800459c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d107      	bne.n	800452a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800451a:	4b47      	ldr	r3, [pc, #284]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d119      	bne.n	800455a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e07f      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	2b02      	cmp	r3, #2
 8004530:	d003      	beq.n	800453a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004536:	2b03      	cmp	r3, #3
 8004538:	d107      	bne.n	800454a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800453a:	4b3f      	ldr	r3, [pc, #252]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d109      	bne.n	800455a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e06f      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800454a:	4b3b      	ldr	r3, [pc, #236]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b00      	cmp	r3, #0
 8004554:	d101      	bne.n	800455a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e067      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800455a:	4b37      	ldr	r3, [pc, #220]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f023 0203 	bic.w	r2, r3, #3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	4934      	ldr	r1, [pc, #208]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 8004568:	4313      	orrs	r3, r2
 800456a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800456c:	f7fd fbec 	bl	8001d48 <HAL_GetTick>
 8004570:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004572:	e00a      	b.n	800458a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004574:	f7fd fbe8 	bl	8001d48 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004582:	4293      	cmp	r3, r2
 8004584:	d901      	bls.n	800458a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e04f      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800458a:	4b2b      	ldr	r3, [pc, #172]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 020c 	and.w	r2, r3, #12
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	429a      	cmp	r2, r3
 800459a:	d1eb      	bne.n	8004574 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800459c:	4b25      	ldr	r3, [pc, #148]	@ (8004634 <HAL_RCC_ClockConfig+0x1b8>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0307 	and.w	r3, r3, #7
 80045a4:	683a      	ldr	r2, [r7, #0]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d20c      	bcs.n	80045c4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045aa:	4b22      	ldr	r3, [pc, #136]	@ (8004634 <HAL_RCC_ClockConfig+0x1b8>)
 80045ac:	683a      	ldr	r2, [r7, #0]
 80045ae:	b2d2      	uxtb	r2, r2
 80045b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045b2:	4b20      	ldr	r3, [pc, #128]	@ (8004634 <HAL_RCC_ClockConfig+0x1b8>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0307 	and.w	r3, r3, #7
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d001      	beq.n	80045c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e032      	b.n	800462a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0304 	and.w	r3, r3, #4
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d008      	beq.n	80045e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045d0:	4b19      	ldr	r3, [pc, #100]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	4916      	ldr	r1, [pc, #88]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0308 	and.w	r3, r3, #8
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d009      	beq.n	8004602 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045ee:	4b12      	ldr	r3, [pc, #72]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	00db      	lsls	r3, r3, #3
 80045fc:	490e      	ldr	r1, [pc, #56]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 80045fe:	4313      	orrs	r3, r2
 8004600:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004602:	f000 f821 	bl	8004648 <HAL_RCC_GetSysClockFreq>
 8004606:	4602      	mov	r2, r0
 8004608:	4b0b      	ldr	r3, [pc, #44]	@ (8004638 <HAL_RCC_ClockConfig+0x1bc>)
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	091b      	lsrs	r3, r3, #4
 800460e:	f003 030f 	and.w	r3, r3, #15
 8004612:	490a      	ldr	r1, [pc, #40]	@ (800463c <HAL_RCC_ClockConfig+0x1c0>)
 8004614:	5ccb      	ldrb	r3, [r1, r3]
 8004616:	fa22 f303 	lsr.w	r3, r2, r3
 800461a:	4a09      	ldr	r2, [pc, #36]	@ (8004640 <HAL_RCC_ClockConfig+0x1c4>)
 800461c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800461e:	4b09      	ldr	r3, [pc, #36]	@ (8004644 <HAL_RCC_ClockConfig+0x1c8>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4618      	mov	r0, r3
 8004624:	f7fd fb4c 	bl	8001cc0 <HAL_InitTick>

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	40023c00 	.word	0x40023c00
 8004638:	40023800 	.word	0x40023800
 800463c:	08006124 	.word	0x08006124
 8004640:	2000000c 	.word	0x2000000c
 8004644:	20000010 	.word	0x20000010

08004648 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004648:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800464c:	b094      	sub	sp, #80	@ 0x50
 800464e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004650:	2300      	movs	r3, #0
 8004652:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004654:	2300      	movs	r3, #0
 8004656:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004658:	2300      	movs	r3, #0
 800465a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800465c:	2300      	movs	r3, #0
 800465e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004660:	4b79      	ldr	r3, [pc, #484]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x200>)
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f003 030c 	and.w	r3, r3, #12
 8004668:	2b08      	cmp	r3, #8
 800466a:	d00d      	beq.n	8004688 <HAL_RCC_GetSysClockFreq+0x40>
 800466c:	2b08      	cmp	r3, #8
 800466e:	f200 80e1 	bhi.w	8004834 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004672:	2b00      	cmp	r3, #0
 8004674:	d002      	beq.n	800467c <HAL_RCC_GetSysClockFreq+0x34>
 8004676:	2b04      	cmp	r3, #4
 8004678:	d003      	beq.n	8004682 <HAL_RCC_GetSysClockFreq+0x3a>
 800467a:	e0db      	b.n	8004834 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800467c:	4b73      	ldr	r3, [pc, #460]	@ (800484c <HAL_RCC_GetSysClockFreq+0x204>)
 800467e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004680:	e0db      	b.n	800483a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004682:	4b73      	ldr	r3, [pc, #460]	@ (8004850 <HAL_RCC_GetSysClockFreq+0x208>)
 8004684:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004686:	e0d8      	b.n	800483a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004688:	4b6f      	ldr	r3, [pc, #444]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x200>)
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004690:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004692:	4b6d      	ldr	r3, [pc, #436]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x200>)
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d063      	beq.n	8004766 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800469e:	4b6a      	ldr	r3, [pc, #424]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x200>)
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	099b      	lsrs	r3, r3, #6
 80046a4:	2200      	movs	r2, #0
 80046a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80046a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80046aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80046b2:	2300      	movs	r3, #0
 80046b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80046b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80046ba:	4622      	mov	r2, r4
 80046bc:	462b      	mov	r3, r5
 80046be:	f04f 0000 	mov.w	r0, #0
 80046c2:	f04f 0100 	mov.w	r1, #0
 80046c6:	0159      	lsls	r1, r3, #5
 80046c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046cc:	0150      	lsls	r0, r2, #5
 80046ce:	4602      	mov	r2, r0
 80046d0:	460b      	mov	r3, r1
 80046d2:	4621      	mov	r1, r4
 80046d4:	1a51      	subs	r1, r2, r1
 80046d6:	6139      	str	r1, [r7, #16]
 80046d8:	4629      	mov	r1, r5
 80046da:	eb63 0301 	sbc.w	r3, r3, r1
 80046de:	617b      	str	r3, [r7, #20]
 80046e0:	f04f 0200 	mov.w	r2, #0
 80046e4:	f04f 0300 	mov.w	r3, #0
 80046e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046ec:	4659      	mov	r1, fp
 80046ee:	018b      	lsls	r3, r1, #6
 80046f0:	4651      	mov	r1, sl
 80046f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046f6:	4651      	mov	r1, sl
 80046f8:	018a      	lsls	r2, r1, #6
 80046fa:	4651      	mov	r1, sl
 80046fc:	ebb2 0801 	subs.w	r8, r2, r1
 8004700:	4659      	mov	r1, fp
 8004702:	eb63 0901 	sbc.w	r9, r3, r1
 8004706:	f04f 0200 	mov.w	r2, #0
 800470a:	f04f 0300 	mov.w	r3, #0
 800470e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004712:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004716:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800471a:	4690      	mov	r8, r2
 800471c:	4699      	mov	r9, r3
 800471e:	4623      	mov	r3, r4
 8004720:	eb18 0303 	adds.w	r3, r8, r3
 8004724:	60bb      	str	r3, [r7, #8]
 8004726:	462b      	mov	r3, r5
 8004728:	eb49 0303 	adc.w	r3, r9, r3
 800472c:	60fb      	str	r3, [r7, #12]
 800472e:	f04f 0200 	mov.w	r2, #0
 8004732:	f04f 0300 	mov.w	r3, #0
 8004736:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800473a:	4629      	mov	r1, r5
 800473c:	024b      	lsls	r3, r1, #9
 800473e:	4621      	mov	r1, r4
 8004740:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004744:	4621      	mov	r1, r4
 8004746:	024a      	lsls	r2, r1, #9
 8004748:	4610      	mov	r0, r2
 800474a:	4619      	mov	r1, r3
 800474c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800474e:	2200      	movs	r2, #0
 8004750:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004752:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004754:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004758:	f7fb fd92 	bl	8000280 <__aeabi_uldivmod>
 800475c:	4602      	mov	r2, r0
 800475e:	460b      	mov	r3, r1
 8004760:	4613      	mov	r3, r2
 8004762:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004764:	e058      	b.n	8004818 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004766:	4b38      	ldr	r3, [pc, #224]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x200>)
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	099b      	lsrs	r3, r3, #6
 800476c:	2200      	movs	r2, #0
 800476e:	4618      	mov	r0, r3
 8004770:	4611      	mov	r1, r2
 8004772:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004776:	623b      	str	r3, [r7, #32]
 8004778:	2300      	movs	r3, #0
 800477a:	627b      	str	r3, [r7, #36]	@ 0x24
 800477c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004780:	4642      	mov	r2, r8
 8004782:	464b      	mov	r3, r9
 8004784:	f04f 0000 	mov.w	r0, #0
 8004788:	f04f 0100 	mov.w	r1, #0
 800478c:	0159      	lsls	r1, r3, #5
 800478e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004792:	0150      	lsls	r0, r2, #5
 8004794:	4602      	mov	r2, r0
 8004796:	460b      	mov	r3, r1
 8004798:	4641      	mov	r1, r8
 800479a:	ebb2 0a01 	subs.w	sl, r2, r1
 800479e:	4649      	mov	r1, r9
 80047a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80047a4:	f04f 0200 	mov.w	r2, #0
 80047a8:	f04f 0300 	mov.w	r3, #0
 80047ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80047b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80047b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80047b8:	ebb2 040a 	subs.w	r4, r2, sl
 80047bc:	eb63 050b 	sbc.w	r5, r3, fp
 80047c0:	f04f 0200 	mov.w	r2, #0
 80047c4:	f04f 0300 	mov.w	r3, #0
 80047c8:	00eb      	lsls	r3, r5, #3
 80047ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047ce:	00e2      	lsls	r2, r4, #3
 80047d0:	4614      	mov	r4, r2
 80047d2:	461d      	mov	r5, r3
 80047d4:	4643      	mov	r3, r8
 80047d6:	18e3      	adds	r3, r4, r3
 80047d8:	603b      	str	r3, [r7, #0]
 80047da:	464b      	mov	r3, r9
 80047dc:	eb45 0303 	adc.w	r3, r5, r3
 80047e0:	607b      	str	r3, [r7, #4]
 80047e2:	f04f 0200 	mov.w	r2, #0
 80047e6:	f04f 0300 	mov.w	r3, #0
 80047ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047ee:	4629      	mov	r1, r5
 80047f0:	028b      	lsls	r3, r1, #10
 80047f2:	4621      	mov	r1, r4
 80047f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047f8:	4621      	mov	r1, r4
 80047fa:	028a      	lsls	r2, r1, #10
 80047fc:	4610      	mov	r0, r2
 80047fe:	4619      	mov	r1, r3
 8004800:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004802:	2200      	movs	r2, #0
 8004804:	61bb      	str	r3, [r7, #24]
 8004806:	61fa      	str	r2, [r7, #28]
 8004808:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800480c:	f7fb fd38 	bl	8000280 <__aeabi_uldivmod>
 8004810:	4602      	mov	r2, r0
 8004812:	460b      	mov	r3, r1
 8004814:	4613      	mov	r3, r2
 8004816:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004818:	4b0b      	ldr	r3, [pc, #44]	@ (8004848 <HAL_RCC_GetSysClockFreq+0x200>)
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	0c1b      	lsrs	r3, r3, #16
 800481e:	f003 0303 	and.w	r3, r3, #3
 8004822:	3301      	adds	r3, #1
 8004824:	005b      	lsls	r3, r3, #1
 8004826:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004828:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800482a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800482c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004830:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004832:	e002      	b.n	800483a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004834:	4b05      	ldr	r3, [pc, #20]	@ (800484c <HAL_RCC_GetSysClockFreq+0x204>)
 8004836:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004838:	bf00      	nop
    }
  }
  return sysclockfreq;
 800483a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800483c:	4618      	mov	r0, r3
 800483e:	3750      	adds	r7, #80	@ 0x50
 8004840:	46bd      	mov	sp, r7
 8004842:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004846:	bf00      	nop
 8004848:	40023800 	.word	0x40023800
 800484c:	00f42400 	.word	0x00f42400
 8004850:	007a1200 	.word	0x007a1200

08004854 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004854:	b480      	push	{r7}
 8004856:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004858:	4b03      	ldr	r3, [pc, #12]	@ (8004868 <HAL_RCC_GetHCLKFreq+0x14>)
 800485a:	681b      	ldr	r3, [r3, #0]
}
 800485c:	4618      	mov	r0, r3
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	2000000c 	.word	0x2000000c

0800486c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004870:	f7ff fff0 	bl	8004854 <HAL_RCC_GetHCLKFreq>
 8004874:	4602      	mov	r2, r0
 8004876:	4b05      	ldr	r3, [pc, #20]	@ (800488c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	0a9b      	lsrs	r3, r3, #10
 800487c:	f003 0307 	and.w	r3, r3, #7
 8004880:	4903      	ldr	r1, [pc, #12]	@ (8004890 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004882:	5ccb      	ldrb	r3, [r1, r3]
 8004884:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004888:	4618      	mov	r0, r3
 800488a:	bd80      	pop	{r7, pc}
 800488c:	40023800 	.word	0x40023800
 8004890:	08006134 	.word	0x08006134

08004894 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b086      	sub	sp, #24
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800489c:	2300      	movs	r3, #0
 800489e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80048a0:	2300      	movs	r3, #0
 80048a2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0301 	and.w	r3, r3, #1
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d105      	bne.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d038      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80048bc:	4b68      	ldr	r3, [pc, #416]	@ (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80048be:	2200      	movs	r2, #0
 80048c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80048c2:	f7fd fa41 	bl	8001d48 <HAL_GetTick>
 80048c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048c8:	e008      	b.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80048ca:	f7fd fa3d 	bl	8001d48 <HAL_GetTick>
 80048ce:	4602      	mov	r2, r0
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	2b02      	cmp	r3, #2
 80048d6:	d901      	bls.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048d8:	2303      	movs	r3, #3
 80048da:	e0bd      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80048dc:	4b61      	ldr	r3, [pc, #388]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d1f0      	bne.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685a      	ldr	r2, [r3, #4]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	019b      	lsls	r3, r3, #6
 80048f2:	431a      	orrs	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	071b      	lsls	r3, r3, #28
 80048fa:	495a      	ldr	r1, [pc, #360]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048fc:	4313      	orrs	r3, r2
 80048fe:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004902:	4b57      	ldr	r3, [pc, #348]	@ (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004904:	2201      	movs	r2, #1
 8004906:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004908:	f7fd fa1e 	bl	8001d48 <HAL_GetTick>
 800490c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800490e:	e008      	b.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004910:	f7fd fa1a 	bl	8001d48 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b02      	cmp	r3, #2
 800491c:	d901      	bls.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e09a      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004922:	4b50      	ldr	r3, [pc, #320]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d0f0      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0302 	and.w	r3, r3, #2
 8004936:	2b00      	cmp	r3, #0
 8004938:	f000 8083 	beq.w	8004a42 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800493c:	2300      	movs	r3, #0
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	4b48      	ldr	r3, [pc, #288]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004944:	4a47      	ldr	r2, [pc, #284]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004946:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800494a:	6413      	str	r3, [r2, #64]	@ 0x40
 800494c:	4b45      	ldr	r3, [pc, #276]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800494e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004950:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004954:	60fb      	str	r3, [r7, #12]
 8004956:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004958:	4b43      	ldr	r3, [pc, #268]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a42      	ldr	r2, [pc, #264]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800495e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004962:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004964:	f7fd f9f0 	bl	8001d48 <HAL_GetTick>
 8004968:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800496a:	e008      	b.n	800497e <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800496c:	f7fd f9ec 	bl	8001d48 <HAL_GetTick>
 8004970:	4602      	mov	r2, r0
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	2b02      	cmp	r3, #2
 8004978:	d901      	bls.n	800497e <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e06c      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800497e:	4b3a      	ldr	r3, [pc, #232]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004986:	2b00      	cmp	r3, #0
 8004988:	d0f0      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800498a:	4b36      	ldr	r3, [pc, #216]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800498c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800498e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004992:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d02f      	beq.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x166>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049a2:	693a      	ldr	r2, [r7, #16]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d028      	beq.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80049a8:	4b2e      	ldr	r3, [pc, #184]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049b0:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80049b2:	4b2e      	ldr	r3, [pc, #184]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80049b4:	2201      	movs	r2, #1
 80049b6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80049b8:	4b2c      	ldr	r3, [pc, #176]	@ (8004a6c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80049ba:	2200      	movs	r2, #0
 80049bc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80049be:	4a29      	ldr	r2, [pc, #164]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80049c4:	4b27      	ldr	r3, [pc, #156]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049c8:	f003 0301 	and.w	r3, r3, #1
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d114      	bne.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80049d0:	f7fd f9ba 	bl	8001d48 <HAL_GetTick>
 80049d4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049d6:	e00a      	b.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049d8:	f7fd f9b6 	bl	8001d48 <HAL_GetTick>
 80049dc:	4602      	mov	r2, r0
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	1ad3      	subs	r3, r2, r3
 80049e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d901      	bls.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	e034      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049f2:	f003 0302 	and.w	r3, r3, #2
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d0ee      	beq.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a06:	d10d      	bne.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004a08:	4b16      	ldr	r3, [pc, #88]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004a18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a1c:	4911      	ldr	r1, [pc, #68]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	608b      	str	r3, [r1, #8]
 8004a22:	e005      	b.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8004a24:	4b0f      	ldr	r3, [pc, #60]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	4a0e      	ldr	r2, [pc, #56]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a2a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004a2e:	6093      	str	r3, [r2, #8]
 8004a30:	4b0c      	ldr	r3, [pc, #48]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a32:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	691b      	ldr	r3, [r3, #16]
 8004a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a3c:	4909      	ldr	r1, [pc, #36]	@ (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0308 	and.w	r3, r3, #8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	7d1a      	ldrb	r2, [r3, #20]
 8004a52:	4b07      	ldr	r3, [pc, #28]	@ (8004a70 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004a54:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004a56:	2300      	movs	r3, #0
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3718      	adds	r7, #24
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	42470068 	.word	0x42470068
 8004a64:	40023800 	.word	0x40023800
 8004a68:	40007000 	.word	0x40007000
 8004a6c:	42470e40 	.word	0x42470e40
 8004a70:	424711e0 	.word	0x424711e0

08004a74 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b087      	sub	sp, #28
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004a84:	2300      	movs	r3, #0
 8004a86:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d141      	bne.n	8004b16 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004a92:	4b25      	ldr	r3, [pc, #148]	@ (8004b28 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a9a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d006      	beq.n	8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004aa8:	d131      	bne.n	8004b0e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004aaa:	4b20      	ldr	r3, [pc, #128]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004aac:	617b      	str	r3, [r7, #20]
          break;
 8004aae:	e031      	b.n	8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8004b28 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ab8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004abc:	d109      	bne.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004abe:	4b1a      	ldr	r3, [pc, #104]	@ (8004b28 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004ac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ac4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ac8:	4a19      	ldr	r2, [pc, #100]	@ (8004b30 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004aca:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ace:	613b      	str	r3, [r7, #16]
 8004ad0:	e008      	b.n	8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004ad2:	4b15      	ldr	r3, [pc, #84]	@ (8004b28 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004ad4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ad8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004adc:	4a15      	ldr	r2, [pc, #84]	@ (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8004ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ae2:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004ae4:	4b10      	ldr	r3, [pc, #64]	@ (8004b28 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004ae6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004aea:	099b      	lsrs	r3, r3, #6
 8004aec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	fb02 f303 	mul.w	r3, r2, r3
 8004af6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004af8:	4b0b      	ldr	r3, [pc, #44]	@ (8004b28 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004afa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004afe:	0f1b      	lsrs	r3, r3, #28
 8004b00:	f003 0307 	and.w	r3, r3, #7
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b0a:	617b      	str	r3, [r7, #20]
          break;
 8004b0c:	e002      	b.n	8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	617b      	str	r3, [r7, #20]
          break;
 8004b12:	bf00      	nop
        }
      }
      break;
 8004b14:	e000      	b.n	8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8004b16:	bf00      	nop
    }
  }
  return frequency;
 8004b18:	697b      	ldr	r3, [r7, #20]
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	371c      	adds	r7, #28
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	40023800 	.word	0x40023800
 8004b2c:	00bb8000 	.word	0x00bb8000
 8004b30:	007a1200 	.word	0x007a1200
 8004b34:	00f42400 	.word	0x00f42400

08004b38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b082      	sub	sp, #8
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d101      	bne.n	8004b4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e07b      	b.n	8004c42 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d108      	bne.n	8004b64 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b5a:	d009      	beq.n	8004b70 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	61da      	str	r2, [r3, #28]
 8004b62:	e005      	b.n	8004b70 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d106      	bne.n	8004b90 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f7fc fed4 	bl	8001938 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2202      	movs	r2, #2
 8004b94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ba6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bc2:	431a      	orrs	r2, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	691b      	ldr	r3, [r3, #16]
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	431a      	orrs	r2, r3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	f003 0301 	and.w	r3, r3, #1
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004be0:	431a      	orrs	r2, r3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	69db      	ldr	r3, [r3, #28]
 8004be6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bea:	431a      	orrs	r2, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bf4:	ea42 0103 	orr.w	r1, r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bfc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	430a      	orrs	r2, r1
 8004c06:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	699b      	ldr	r3, [r3, #24]
 8004c0c:	0c1b      	lsrs	r3, r3, #16
 8004c0e:	f003 0104 	and.w	r1, r3, #4
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c16:	f003 0210 	and.w	r2, r3, #16
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	69da      	ldr	r2, [r3, #28]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c30:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3708      	adds	r7, #8
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b088      	sub	sp, #32
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	60f8      	str	r0, [r7, #12]
 8004c52:	60b9      	str	r1, [r7, #8]
 8004c54:	603b      	str	r3, [r7, #0]
 8004c56:	4613      	mov	r3, r2
 8004c58:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c5a:	f7fd f875 	bl	8001d48 <HAL_GetTick>
 8004c5e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004c60:	88fb      	ldrh	r3, [r7, #6]
 8004c62:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d001      	beq.n	8004c74 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004c70:	2302      	movs	r3, #2
 8004c72:	e12a      	b.n	8004eca <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d002      	beq.n	8004c80 <HAL_SPI_Transmit+0x36>
 8004c7a:	88fb      	ldrh	r3, [r7, #6]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e122      	b.n	8004eca <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d101      	bne.n	8004c92 <HAL_SPI_Transmit+0x48>
 8004c8e:	2302      	movs	r3, #2
 8004c90:	e11b      	b.n	8004eca <HAL_SPI_Transmit+0x280>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2203      	movs	r2, #3
 8004c9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	68ba      	ldr	r2, [r7, #8]
 8004cac:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	88fa      	ldrh	r2, [r7, #6]
 8004cb2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	88fa      	ldrh	r2, [r7, #6]
 8004cb8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ce0:	d10f      	bne.n	8004d02 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cf0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d00:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d0c:	2b40      	cmp	r3, #64	@ 0x40
 8004d0e:	d007      	beq.n	8004d20 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d1e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d28:	d152      	bne.n	8004dd0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d002      	beq.n	8004d38 <HAL_SPI_Transmit+0xee>
 8004d32:	8b7b      	ldrh	r3, [r7, #26]
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d145      	bne.n	8004dc4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d3c:	881a      	ldrh	r2, [r3, #0]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d48:	1c9a      	adds	r2, r3, #2
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	3b01      	subs	r3, #1
 8004d56:	b29a      	uxth	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004d5c:	e032      	b.n	8004dc4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	f003 0302 	and.w	r3, r3, #2
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d112      	bne.n	8004d92 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d70:	881a      	ldrh	r2, [r3, #0]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d7c:	1c9a      	adds	r2, r3, #2
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	b29a      	uxth	r2, r3
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004d90:	e018      	b.n	8004dc4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d92:	f7fc ffd9 	bl	8001d48 <HAL_GetTick>
 8004d96:	4602      	mov	r2, r0
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	683a      	ldr	r2, [r7, #0]
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d803      	bhi.n	8004daa <HAL_SPI_Transmit+0x160>
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004da8:	d102      	bne.n	8004db0 <HAL_SPI_Transmit+0x166>
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d109      	bne.n	8004dc4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e082      	b.n	8004eca <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1c7      	bne.n	8004d5e <HAL_SPI_Transmit+0x114>
 8004dce:	e053      	b.n	8004e78 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d002      	beq.n	8004dde <HAL_SPI_Transmit+0x194>
 8004dd8:	8b7b      	ldrh	r3, [r7, #26]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d147      	bne.n	8004e6e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	330c      	adds	r3, #12
 8004de8:	7812      	ldrb	r2, [r2, #0]
 8004dea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df0:	1c5a      	adds	r2, r3, #1
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	3b01      	subs	r3, #1
 8004dfe:	b29a      	uxth	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004e04:	e033      	b.n	8004e6e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	f003 0302 	and.w	r3, r3, #2
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d113      	bne.n	8004e3c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	330c      	adds	r3, #12
 8004e1e:	7812      	ldrb	r2, [r2, #0]
 8004e20:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e26:	1c5a      	adds	r2, r3, #1
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	3b01      	subs	r3, #1
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004e3a:	e018      	b.n	8004e6e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e3c:	f7fc ff84 	bl	8001d48 <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	683a      	ldr	r2, [r7, #0]
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d803      	bhi.n	8004e54 <HAL_SPI_Transmit+0x20a>
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e52:	d102      	bne.n	8004e5a <HAL_SPI_Transmit+0x210>
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d109      	bne.n	8004e6e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e02d      	b.n	8004eca <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1c6      	bne.n	8004e06 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e78:	69fa      	ldr	r2, [r7, #28]
 8004e7a:	6839      	ldr	r1, [r7, #0]
 8004e7c:	68f8      	ldr	r0, [r7, #12]
 8004e7e:	f000 f8b1 	bl	8004fe4 <SPI_EndRxTxTransaction>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d002      	beq.n	8004e8e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2220      	movs	r2, #32
 8004e8c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d10a      	bne.n	8004eac <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e96:	2300      	movs	r3, #0
 8004e98:	617b      	str	r3, [r7, #20]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	617b      	str	r3, [r7, #20]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	617b      	str	r3, [r7, #20]
 8004eaa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d001      	beq.n	8004ec8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e000      	b.n	8004eca <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
  }
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3720      	adds	r7, #32
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
	...

08004ed4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b088      	sub	sp, #32
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	603b      	str	r3, [r7, #0]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004ee4:	f7fc ff30 	bl	8001d48 <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eec:	1a9b      	subs	r3, r3, r2
 8004eee:	683a      	ldr	r2, [r7, #0]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ef4:	f7fc ff28 	bl	8001d48 <HAL_GetTick>
 8004ef8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004efa:	4b39      	ldr	r3, [pc, #228]	@ (8004fe0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	015b      	lsls	r3, r3, #5
 8004f00:	0d1b      	lsrs	r3, r3, #20
 8004f02:	69fa      	ldr	r2, [r7, #28]
 8004f04:	fb02 f303 	mul.w	r3, r2, r3
 8004f08:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f0a:	e055      	b.n	8004fb8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f12:	d051      	beq.n	8004fb8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f14:	f7fc ff18 	bl	8001d48 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	69bb      	ldr	r3, [r7, #24]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	69fa      	ldr	r2, [r7, #28]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d902      	bls.n	8004f2a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d13d      	bne.n	8004fa6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	685a      	ldr	r2, [r3, #4]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f38:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f42:	d111      	bne.n	8004f68 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f4c:	d004      	beq.n	8004f58 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f56:	d107      	bne.n	8004f68 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f66:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f70:	d10f      	bne.n	8004f92 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f80:	601a      	str	r2, [r3, #0]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f90:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e018      	b.n	8004fd8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d102      	bne.n	8004fb2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004fac:	2300      	movs	r3, #0
 8004fae:	61fb      	str	r3, [r7, #28]
 8004fb0:	e002      	b.n	8004fb8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	689a      	ldr	r2, [r3, #8]
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	68ba      	ldr	r2, [r7, #8]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	bf0c      	ite	eq
 8004fc8:	2301      	moveq	r3, #1
 8004fca:	2300      	movne	r3, #0
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	461a      	mov	r2, r3
 8004fd0:	79fb      	ldrb	r3, [r7, #7]
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d19a      	bne.n	8004f0c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3720      	adds	r7, #32
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}
 8004fe0:	2000000c 	.word	0x2000000c

08004fe4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b088      	sub	sp, #32
 8004fe8:	af02      	add	r7, sp, #8
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	9300      	str	r3, [sp, #0]
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	2102      	movs	r1, #2
 8004ffa:	68f8      	ldr	r0, [r7, #12]
 8004ffc:	f7ff ff6a 	bl	8004ed4 <SPI_WaitFlagStateUntilTimeout>
 8005000:	4603      	mov	r3, r0
 8005002:	2b00      	cmp	r3, #0
 8005004:	d007      	beq.n	8005016 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800500a:	f043 0220 	orr.w	r2, r3, #32
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e032      	b.n	800507c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005016:	4b1b      	ldr	r3, [pc, #108]	@ (8005084 <SPI_EndRxTxTransaction+0xa0>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a1b      	ldr	r2, [pc, #108]	@ (8005088 <SPI_EndRxTxTransaction+0xa4>)
 800501c:	fba2 2303 	umull	r2, r3, r2, r3
 8005020:	0d5b      	lsrs	r3, r3, #21
 8005022:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005026:	fb02 f303 	mul.w	r3, r2, r3
 800502a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005034:	d112      	bne.n	800505c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	9300      	str	r3, [sp, #0]
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	2200      	movs	r2, #0
 800503e:	2180      	movs	r1, #128	@ 0x80
 8005040:	68f8      	ldr	r0, [r7, #12]
 8005042:	f7ff ff47 	bl	8004ed4 <SPI_WaitFlagStateUntilTimeout>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d016      	beq.n	800507a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005050:	f043 0220 	orr.w	r2, r3, #32
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005058:	2303      	movs	r3, #3
 800505a:	e00f      	b.n	800507c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d00a      	beq.n	8005078 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	3b01      	subs	r3, #1
 8005066:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005072:	2b80      	cmp	r3, #128	@ 0x80
 8005074:	d0f2      	beq.n	800505c <SPI_EndRxTxTransaction+0x78>
 8005076:	e000      	b.n	800507a <SPI_EndRxTxTransaction+0x96>
        break;
 8005078:	bf00      	nop
  }

  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	3718      	adds	r7, #24
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}
 8005084:	2000000c 	.word	0x2000000c
 8005088:	165e9f81 	.word	0x165e9f81

0800508c <srand>:
 800508c:	b538      	push	{r3, r4, r5, lr}
 800508e:	4b10      	ldr	r3, [pc, #64]	@ (80050d0 <srand+0x44>)
 8005090:	681d      	ldr	r5, [r3, #0]
 8005092:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8005094:	4604      	mov	r4, r0
 8005096:	b9b3      	cbnz	r3, 80050c6 <srand+0x3a>
 8005098:	2018      	movs	r0, #24
 800509a:	f000 fa4d 	bl	8005538 <malloc>
 800509e:	4602      	mov	r2, r0
 80050a0:	6328      	str	r0, [r5, #48]	@ 0x30
 80050a2:	b920      	cbnz	r0, 80050ae <srand+0x22>
 80050a4:	4b0b      	ldr	r3, [pc, #44]	@ (80050d4 <srand+0x48>)
 80050a6:	480c      	ldr	r0, [pc, #48]	@ (80050d8 <srand+0x4c>)
 80050a8:	2146      	movs	r1, #70	@ 0x46
 80050aa:	f000 f9dd 	bl	8005468 <__assert_func>
 80050ae:	490b      	ldr	r1, [pc, #44]	@ (80050dc <srand+0x50>)
 80050b0:	4b0b      	ldr	r3, [pc, #44]	@ (80050e0 <srand+0x54>)
 80050b2:	e9c0 1300 	strd	r1, r3, [r0]
 80050b6:	4b0b      	ldr	r3, [pc, #44]	@ (80050e4 <srand+0x58>)
 80050b8:	6083      	str	r3, [r0, #8]
 80050ba:	230b      	movs	r3, #11
 80050bc:	8183      	strh	r3, [r0, #12]
 80050be:	2100      	movs	r1, #0
 80050c0:	2001      	movs	r0, #1
 80050c2:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80050c6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80050c8:	2200      	movs	r2, #0
 80050ca:	611c      	str	r4, [r3, #16]
 80050cc:	615a      	str	r2, [r3, #20]
 80050ce:	bd38      	pop	{r3, r4, r5, pc}
 80050d0:	20000024 	.word	0x20000024
 80050d4:	0800613c 	.word	0x0800613c
 80050d8:	08006153 	.word	0x08006153
 80050dc:	abcd330e 	.word	0xabcd330e
 80050e0:	e66d1234 	.word	0xe66d1234
 80050e4:	0005deec 	.word	0x0005deec

080050e8 <rand>:
 80050e8:	4b16      	ldr	r3, [pc, #88]	@ (8005144 <rand+0x5c>)
 80050ea:	b510      	push	{r4, lr}
 80050ec:	681c      	ldr	r4, [r3, #0]
 80050ee:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80050f0:	b9b3      	cbnz	r3, 8005120 <rand+0x38>
 80050f2:	2018      	movs	r0, #24
 80050f4:	f000 fa20 	bl	8005538 <malloc>
 80050f8:	4602      	mov	r2, r0
 80050fa:	6320      	str	r0, [r4, #48]	@ 0x30
 80050fc:	b920      	cbnz	r0, 8005108 <rand+0x20>
 80050fe:	4b12      	ldr	r3, [pc, #72]	@ (8005148 <rand+0x60>)
 8005100:	4812      	ldr	r0, [pc, #72]	@ (800514c <rand+0x64>)
 8005102:	2152      	movs	r1, #82	@ 0x52
 8005104:	f000 f9b0 	bl	8005468 <__assert_func>
 8005108:	4911      	ldr	r1, [pc, #68]	@ (8005150 <rand+0x68>)
 800510a:	4b12      	ldr	r3, [pc, #72]	@ (8005154 <rand+0x6c>)
 800510c:	e9c0 1300 	strd	r1, r3, [r0]
 8005110:	4b11      	ldr	r3, [pc, #68]	@ (8005158 <rand+0x70>)
 8005112:	6083      	str	r3, [r0, #8]
 8005114:	230b      	movs	r3, #11
 8005116:	8183      	strh	r3, [r0, #12]
 8005118:	2100      	movs	r1, #0
 800511a:	2001      	movs	r0, #1
 800511c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005120:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005122:	480e      	ldr	r0, [pc, #56]	@ (800515c <rand+0x74>)
 8005124:	690b      	ldr	r3, [r1, #16]
 8005126:	694c      	ldr	r4, [r1, #20]
 8005128:	4a0d      	ldr	r2, [pc, #52]	@ (8005160 <rand+0x78>)
 800512a:	4358      	muls	r0, r3
 800512c:	fb02 0004 	mla	r0, r2, r4, r0
 8005130:	fba3 3202 	umull	r3, r2, r3, r2
 8005134:	3301      	adds	r3, #1
 8005136:	eb40 0002 	adc.w	r0, r0, r2
 800513a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800513e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005142:	bd10      	pop	{r4, pc}
 8005144:	20000024 	.word	0x20000024
 8005148:	0800613c 	.word	0x0800613c
 800514c:	08006153 	.word	0x08006153
 8005150:	abcd330e 	.word	0xabcd330e
 8005154:	e66d1234 	.word	0xe66d1234
 8005158:	0005deec 	.word	0x0005deec
 800515c:	5851f42d 	.word	0x5851f42d
 8005160:	4c957f2d 	.word	0x4c957f2d

08005164 <std>:
 8005164:	2300      	movs	r3, #0
 8005166:	b510      	push	{r4, lr}
 8005168:	4604      	mov	r4, r0
 800516a:	e9c0 3300 	strd	r3, r3, [r0]
 800516e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005172:	6083      	str	r3, [r0, #8]
 8005174:	8181      	strh	r1, [r0, #12]
 8005176:	6643      	str	r3, [r0, #100]	@ 0x64
 8005178:	81c2      	strh	r2, [r0, #14]
 800517a:	6183      	str	r3, [r0, #24]
 800517c:	4619      	mov	r1, r3
 800517e:	2208      	movs	r2, #8
 8005180:	305c      	adds	r0, #92	@ 0x5c
 8005182:	f000 f8f4 	bl	800536e <memset>
 8005186:	4b0d      	ldr	r3, [pc, #52]	@ (80051bc <std+0x58>)
 8005188:	6263      	str	r3, [r4, #36]	@ 0x24
 800518a:	4b0d      	ldr	r3, [pc, #52]	@ (80051c0 <std+0x5c>)
 800518c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800518e:	4b0d      	ldr	r3, [pc, #52]	@ (80051c4 <std+0x60>)
 8005190:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005192:	4b0d      	ldr	r3, [pc, #52]	@ (80051c8 <std+0x64>)
 8005194:	6323      	str	r3, [r4, #48]	@ 0x30
 8005196:	4b0d      	ldr	r3, [pc, #52]	@ (80051cc <std+0x68>)
 8005198:	6224      	str	r4, [r4, #32]
 800519a:	429c      	cmp	r4, r3
 800519c:	d006      	beq.n	80051ac <std+0x48>
 800519e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80051a2:	4294      	cmp	r4, r2
 80051a4:	d002      	beq.n	80051ac <std+0x48>
 80051a6:	33d0      	adds	r3, #208	@ 0xd0
 80051a8:	429c      	cmp	r4, r3
 80051aa:	d105      	bne.n	80051b8 <std+0x54>
 80051ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80051b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051b4:	f000 b954 	b.w	8005460 <__retarget_lock_init_recursive>
 80051b8:	bd10      	pop	{r4, pc}
 80051ba:	bf00      	nop
 80051bc:	080052e9 	.word	0x080052e9
 80051c0:	0800530b 	.word	0x0800530b
 80051c4:	08005343 	.word	0x08005343
 80051c8:	08005367 	.word	0x08005367
 80051cc:	20000214 	.word	0x20000214

080051d0 <stdio_exit_handler>:
 80051d0:	4a02      	ldr	r2, [pc, #8]	@ (80051dc <stdio_exit_handler+0xc>)
 80051d2:	4903      	ldr	r1, [pc, #12]	@ (80051e0 <stdio_exit_handler+0x10>)
 80051d4:	4803      	ldr	r0, [pc, #12]	@ (80051e4 <stdio_exit_handler+0x14>)
 80051d6:	f000 b869 	b.w	80052ac <_fwalk_sglue>
 80051da:	bf00      	nop
 80051dc:	20000018 	.word	0x20000018
 80051e0:	080057ad 	.word	0x080057ad
 80051e4:	20000028 	.word	0x20000028

080051e8 <cleanup_stdio>:
 80051e8:	6841      	ldr	r1, [r0, #4]
 80051ea:	4b0c      	ldr	r3, [pc, #48]	@ (800521c <cleanup_stdio+0x34>)
 80051ec:	4299      	cmp	r1, r3
 80051ee:	b510      	push	{r4, lr}
 80051f0:	4604      	mov	r4, r0
 80051f2:	d001      	beq.n	80051f8 <cleanup_stdio+0x10>
 80051f4:	f000 fada 	bl	80057ac <_fflush_r>
 80051f8:	68a1      	ldr	r1, [r4, #8]
 80051fa:	4b09      	ldr	r3, [pc, #36]	@ (8005220 <cleanup_stdio+0x38>)
 80051fc:	4299      	cmp	r1, r3
 80051fe:	d002      	beq.n	8005206 <cleanup_stdio+0x1e>
 8005200:	4620      	mov	r0, r4
 8005202:	f000 fad3 	bl	80057ac <_fflush_r>
 8005206:	68e1      	ldr	r1, [r4, #12]
 8005208:	4b06      	ldr	r3, [pc, #24]	@ (8005224 <cleanup_stdio+0x3c>)
 800520a:	4299      	cmp	r1, r3
 800520c:	d004      	beq.n	8005218 <cleanup_stdio+0x30>
 800520e:	4620      	mov	r0, r4
 8005210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005214:	f000 baca 	b.w	80057ac <_fflush_r>
 8005218:	bd10      	pop	{r4, pc}
 800521a:	bf00      	nop
 800521c:	20000214 	.word	0x20000214
 8005220:	2000027c 	.word	0x2000027c
 8005224:	200002e4 	.word	0x200002e4

08005228 <global_stdio_init.part.0>:
 8005228:	b510      	push	{r4, lr}
 800522a:	4b0b      	ldr	r3, [pc, #44]	@ (8005258 <global_stdio_init.part.0+0x30>)
 800522c:	4c0b      	ldr	r4, [pc, #44]	@ (800525c <global_stdio_init.part.0+0x34>)
 800522e:	4a0c      	ldr	r2, [pc, #48]	@ (8005260 <global_stdio_init.part.0+0x38>)
 8005230:	601a      	str	r2, [r3, #0]
 8005232:	4620      	mov	r0, r4
 8005234:	2200      	movs	r2, #0
 8005236:	2104      	movs	r1, #4
 8005238:	f7ff ff94 	bl	8005164 <std>
 800523c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005240:	2201      	movs	r2, #1
 8005242:	2109      	movs	r1, #9
 8005244:	f7ff ff8e 	bl	8005164 <std>
 8005248:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800524c:	2202      	movs	r2, #2
 800524e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005252:	2112      	movs	r1, #18
 8005254:	f7ff bf86 	b.w	8005164 <std>
 8005258:	2000034c 	.word	0x2000034c
 800525c:	20000214 	.word	0x20000214
 8005260:	080051d1 	.word	0x080051d1

08005264 <__sfp_lock_acquire>:
 8005264:	4801      	ldr	r0, [pc, #4]	@ (800526c <__sfp_lock_acquire+0x8>)
 8005266:	f000 b8fc 	b.w	8005462 <__retarget_lock_acquire_recursive>
 800526a:	bf00      	nop
 800526c:	20000355 	.word	0x20000355

08005270 <__sfp_lock_release>:
 8005270:	4801      	ldr	r0, [pc, #4]	@ (8005278 <__sfp_lock_release+0x8>)
 8005272:	f000 b8f7 	b.w	8005464 <__retarget_lock_release_recursive>
 8005276:	bf00      	nop
 8005278:	20000355 	.word	0x20000355

0800527c <__sinit>:
 800527c:	b510      	push	{r4, lr}
 800527e:	4604      	mov	r4, r0
 8005280:	f7ff fff0 	bl	8005264 <__sfp_lock_acquire>
 8005284:	6a23      	ldr	r3, [r4, #32]
 8005286:	b11b      	cbz	r3, 8005290 <__sinit+0x14>
 8005288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800528c:	f7ff bff0 	b.w	8005270 <__sfp_lock_release>
 8005290:	4b04      	ldr	r3, [pc, #16]	@ (80052a4 <__sinit+0x28>)
 8005292:	6223      	str	r3, [r4, #32]
 8005294:	4b04      	ldr	r3, [pc, #16]	@ (80052a8 <__sinit+0x2c>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1f5      	bne.n	8005288 <__sinit+0xc>
 800529c:	f7ff ffc4 	bl	8005228 <global_stdio_init.part.0>
 80052a0:	e7f2      	b.n	8005288 <__sinit+0xc>
 80052a2:	bf00      	nop
 80052a4:	080051e9 	.word	0x080051e9
 80052a8:	2000034c 	.word	0x2000034c

080052ac <_fwalk_sglue>:
 80052ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052b0:	4607      	mov	r7, r0
 80052b2:	4688      	mov	r8, r1
 80052b4:	4614      	mov	r4, r2
 80052b6:	2600      	movs	r6, #0
 80052b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80052bc:	f1b9 0901 	subs.w	r9, r9, #1
 80052c0:	d505      	bpl.n	80052ce <_fwalk_sglue+0x22>
 80052c2:	6824      	ldr	r4, [r4, #0]
 80052c4:	2c00      	cmp	r4, #0
 80052c6:	d1f7      	bne.n	80052b8 <_fwalk_sglue+0xc>
 80052c8:	4630      	mov	r0, r6
 80052ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052ce:	89ab      	ldrh	r3, [r5, #12]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d907      	bls.n	80052e4 <_fwalk_sglue+0x38>
 80052d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80052d8:	3301      	adds	r3, #1
 80052da:	d003      	beq.n	80052e4 <_fwalk_sglue+0x38>
 80052dc:	4629      	mov	r1, r5
 80052de:	4638      	mov	r0, r7
 80052e0:	47c0      	blx	r8
 80052e2:	4306      	orrs	r6, r0
 80052e4:	3568      	adds	r5, #104	@ 0x68
 80052e6:	e7e9      	b.n	80052bc <_fwalk_sglue+0x10>

080052e8 <__sread>:
 80052e8:	b510      	push	{r4, lr}
 80052ea:	460c      	mov	r4, r1
 80052ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052f0:	f000 f868 	bl	80053c4 <_read_r>
 80052f4:	2800      	cmp	r0, #0
 80052f6:	bfab      	itete	ge
 80052f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80052fa:	89a3      	ldrhlt	r3, [r4, #12]
 80052fc:	181b      	addge	r3, r3, r0
 80052fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005302:	bfac      	ite	ge
 8005304:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005306:	81a3      	strhlt	r3, [r4, #12]
 8005308:	bd10      	pop	{r4, pc}

0800530a <__swrite>:
 800530a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800530e:	461f      	mov	r7, r3
 8005310:	898b      	ldrh	r3, [r1, #12]
 8005312:	05db      	lsls	r3, r3, #23
 8005314:	4605      	mov	r5, r0
 8005316:	460c      	mov	r4, r1
 8005318:	4616      	mov	r6, r2
 800531a:	d505      	bpl.n	8005328 <__swrite+0x1e>
 800531c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005320:	2302      	movs	r3, #2
 8005322:	2200      	movs	r2, #0
 8005324:	f000 f83c 	bl	80053a0 <_lseek_r>
 8005328:	89a3      	ldrh	r3, [r4, #12]
 800532a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800532e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005332:	81a3      	strh	r3, [r4, #12]
 8005334:	4632      	mov	r2, r6
 8005336:	463b      	mov	r3, r7
 8005338:	4628      	mov	r0, r5
 800533a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800533e:	f000 b853 	b.w	80053e8 <_write_r>

08005342 <__sseek>:
 8005342:	b510      	push	{r4, lr}
 8005344:	460c      	mov	r4, r1
 8005346:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800534a:	f000 f829 	bl	80053a0 <_lseek_r>
 800534e:	1c43      	adds	r3, r0, #1
 8005350:	89a3      	ldrh	r3, [r4, #12]
 8005352:	bf15      	itete	ne
 8005354:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005356:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800535a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800535e:	81a3      	strheq	r3, [r4, #12]
 8005360:	bf18      	it	ne
 8005362:	81a3      	strhne	r3, [r4, #12]
 8005364:	bd10      	pop	{r4, pc}

08005366 <__sclose>:
 8005366:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800536a:	f000 b809 	b.w	8005380 <_close_r>

0800536e <memset>:
 800536e:	4402      	add	r2, r0
 8005370:	4603      	mov	r3, r0
 8005372:	4293      	cmp	r3, r2
 8005374:	d100      	bne.n	8005378 <memset+0xa>
 8005376:	4770      	bx	lr
 8005378:	f803 1b01 	strb.w	r1, [r3], #1
 800537c:	e7f9      	b.n	8005372 <memset+0x4>
	...

08005380 <_close_r>:
 8005380:	b538      	push	{r3, r4, r5, lr}
 8005382:	4d06      	ldr	r5, [pc, #24]	@ (800539c <_close_r+0x1c>)
 8005384:	2300      	movs	r3, #0
 8005386:	4604      	mov	r4, r0
 8005388:	4608      	mov	r0, r1
 800538a:	602b      	str	r3, [r5, #0]
 800538c:	f7fc fbcf 	bl	8001b2e <_close>
 8005390:	1c43      	adds	r3, r0, #1
 8005392:	d102      	bne.n	800539a <_close_r+0x1a>
 8005394:	682b      	ldr	r3, [r5, #0]
 8005396:	b103      	cbz	r3, 800539a <_close_r+0x1a>
 8005398:	6023      	str	r3, [r4, #0]
 800539a:	bd38      	pop	{r3, r4, r5, pc}
 800539c:	20000350 	.word	0x20000350

080053a0 <_lseek_r>:
 80053a0:	b538      	push	{r3, r4, r5, lr}
 80053a2:	4d07      	ldr	r5, [pc, #28]	@ (80053c0 <_lseek_r+0x20>)
 80053a4:	4604      	mov	r4, r0
 80053a6:	4608      	mov	r0, r1
 80053a8:	4611      	mov	r1, r2
 80053aa:	2200      	movs	r2, #0
 80053ac:	602a      	str	r2, [r5, #0]
 80053ae:	461a      	mov	r2, r3
 80053b0:	f7fc fbe4 	bl	8001b7c <_lseek>
 80053b4:	1c43      	adds	r3, r0, #1
 80053b6:	d102      	bne.n	80053be <_lseek_r+0x1e>
 80053b8:	682b      	ldr	r3, [r5, #0]
 80053ba:	b103      	cbz	r3, 80053be <_lseek_r+0x1e>
 80053bc:	6023      	str	r3, [r4, #0]
 80053be:	bd38      	pop	{r3, r4, r5, pc}
 80053c0:	20000350 	.word	0x20000350

080053c4 <_read_r>:
 80053c4:	b538      	push	{r3, r4, r5, lr}
 80053c6:	4d07      	ldr	r5, [pc, #28]	@ (80053e4 <_read_r+0x20>)
 80053c8:	4604      	mov	r4, r0
 80053ca:	4608      	mov	r0, r1
 80053cc:	4611      	mov	r1, r2
 80053ce:	2200      	movs	r2, #0
 80053d0:	602a      	str	r2, [r5, #0]
 80053d2:	461a      	mov	r2, r3
 80053d4:	f7fc fb72 	bl	8001abc <_read>
 80053d8:	1c43      	adds	r3, r0, #1
 80053da:	d102      	bne.n	80053e2 <_read_r+0x1e>
 80053dc:	682b      	ldr	r3, [r5, #0]
 80053de:	b103      	cbz	r3, 80053e2 <_read_r+0x1e>
 80053e0:	6023      	str	r3, [r4, #0]
 80053e2:	bd38      	pop	{r3, r4, r5, pc}
 80053e4:	20000350 	.word	0x20000350

080053e8 <_write_r>:
 80053e8:	b538      	push	{r3, r4, r5, lr}
 80053ea:	4d07      	ldr	r5, [pc, #28]	@ (8005408 <_write_r+0x20>)
 80053ec:	4604      	mov	r4, r0
 80053ee:	4608      	mov	r0, r1
 80053f0:	4611      	mov	r1, r2
 80053f2:	2200      	movs	r2, #0
 80053f4:	602a      	str	r2, [r5, #0]
 80053f6:	461a      	mov	r2, r3
 80053f8:	f7fc fb7d 	bl	8001af6 <_write>
 80053fc:	1c43      	adds	r3, r0, #1
 80053fe:	d102      	bne.n	8005406 <_write_r+0x1e>
 8005400:	682b      	ldr	r3, [r5, #0]
 8005402:	b103      	cbz	r3, 8005406 <_write_r+0x1e>
 8005404:	6023      	str	r3, [r4, #0]
 8005406:	bd38      	pop	{r3, r4, r5, pc}
 8005408:	20000350 	.word	0x20000350

0800540c <__errno>:
 800540c:	4b01      	ldr	r3, [pc, #4]	@ (8005414 <__errno+0x8>)
 800540e:	6818      	ldr	r0, [r3, #0]
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	20000024 	.word	0x20000024

08005418 <__libc_init_array>:
 8005418:	b570      	push	{r4, r5, r6, lr}
 800541a:	4d0d      	ldr	r5, [pc, #52]	@ (8005450 <__libc_init_array+0x38>)
 800541c:	4c0d      	ldr	r4, [pc, #52]	@ (8005454 <__libc_init_array+0x3c>)
 800541e:	1b64      	subs	r4, r4, r5
 8005420:	10a4      	asrs	r4, r4, #2
 8005422:	2600      	movs	r6, #0
 8005424:	42a6      	cmp	r6, r4
 8005426:	d109      	bne.n	800543c <__libc_init_array+0x24>
 8005428:	4d0b      	ldr	r5, [pc, #44]	@ (8005458 <__libc_init_array+0x40>)
 800542a:	4c0c      	ldr	r4, [pc, #48]	@ (800545c <__libc_init_array+0x44>)
 800542c:	f000 fe38 	bl	80060a0 <_init>
 8005430:	1b64      	subs	r4, r4, r5
 8005432:	10a4      	asrs	r4, r4, #2
 8005434:	2600      	movs	r6, #0
 8005436:	42a6      	cmp	r6, r4
 8005438:	d105      	bne.n	8005446 <__libc_init_array+0x2e>
 800543a:	bd70      	pop	{r4, r5, r6, pc}
 800543c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005440:	4798      	blx	r3
 8005442:	3601      	adds	r6, #1
 8005444:	e7ee      	b.n	8005424 <__libc_init_array+0xc>
 8005446:	f855 3b04 	ldr.w	r3, [r5], #4
 800544a:	4798      	blx	r3
 800544c:	3601      	adds	r6, #1
 800544e:	e7f2      	b.n	8005436 <__libc_init_array+0x1e>
 8005450:	08006224 	.word	0x08006224
 8005454:	08006224 	.word	0x08006224
 8005458:	08006224 	.word	0x08006224
 800545c:	08006228 	.word	0x08006228

08005460 <__retarget_lock_init_recursive>:
 8005460:	4770      	bx	lr

08005462 <__retarget_lock_acquire_recursive>:
 8005462:	4770      	bx	lr

08005464 <__retarget_lock_release_recursive>:
 8005464:	4770      	bx	lr
	...

08005468 <__assert_func>:
 8005468:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800546a:	4614      	mov	r4, r2
 800546c:	461a      	mov	r2, r3
 800546e:	4b09      	ldr	r3, [pc, #36]	@ (8005494 <__assert_func+0x2c>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4605      	mov	r5, r0
 8005474:	68d8      	ldr	r0, [r3, #12]
 8005476:	b14c      	cbz	r4, 800548c <__assert_func+0x24>
 8005478:	4b07      	ldr	r3, [pc, #28]	@ (8005498 <__assert_func+0x30>)
 800547a:	9100      	str	r1, [sp, #0]
 800547c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005480:	4906      	ldr	r1, [pc, #24]	@ (800549c <__assert_func+0x34>)
 8005482:	462b      	mov	r3, r5
 8005484:	f000 f9ba 	bl	80057fc <fiprintf>
 8005488:	f000 f9da 	bl	8005840 <abort>
 800548c:	4b04      	ldr	r3, [pc, #16]	@ (80054a0 <__assert_func+0x38>)
 800548e:	461c      	mov	r4, r3
 8005490:	e7f3      	b.n	800547a <__assert_func+0x12>
 8005492:	bf00      	nop
 8005494:	20000024 	.word	0x20000024
 8005498:	080061ab 	.word	0x080061ab
 800549c:	080061b8 	.word	0x080061b8
 80054a0:	080061e6 	.word	0x080061e6

080054a4 <_free_r>:
 80054a4:	b538      	push	{r3, r4, r5, lr}
 80054a6:	4605      	mov	r5, r0
 80054a8:	2900      	cmp	r1, #0
 80054aa:	d041      	beq.n	8005530 <_free_r+0x8c>
 80054ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054b0:	1f0c      	subs	r4, r1, #4
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	bfb8      	it	lt
 80054b6:	18e4      	addlt	r4, r4, r3
 80054b8:	f000 f8e8 	bl	800568c <__malloc_lock>
 80054bc:	4a1d      	ldr	r2, [pc, #116]	@ (8005534 <_free_r+0x90>)
 80054be:	6813      	ldr	r3, [r2, #0]
 80054c0:	b933      	cbnz	r3, 80054d0 <_free_r+0x2c>
 80054c2:	6063      	str	r3, [r4, #4]
 80054c4:	6014      	str	r4, [r2, #0]
 80054c6:	4628      	mov	r0, r5
 80054c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80054cc:	f000 b8e4 	b.w	8005698 <__malloc_unlock>
 80054d0:	42a3      	cmp	r3, r4
 80054d2:	d908      	bls.n	80054e6 <_free_r+0x42>
 80054d4:	6820      	ldr	r0, [r4, #0]
 80054d6:	1821      	adds	r1, r4, r0
 80054d8:	428b      	cmp	r3, r1
 80054da:	bf01      	itttt	eq
 80054dc:	6819      	ldreq	r1, [r3, #0]
 80054de:	685b      	ldreq	r3, [r3, #4]
 80054e0:	1809      	addeq	r1, r1, r0
 80054e2:	6021      	streq	r1, [r4, #0]
 80054e4:	e7ed      	b.n	80054c2 <_free_r+0x1e>
 80054e6:	461a      	mov	r2, r3
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	b10b      	cbz	r3, 80054f0 <_free_r+0x4c>
 80054ec:	42a3      	cmp	r3, r4
 80054ee:	d9fa      	bls.n	80054e6 <_free_r+0x42>
 80054f0:	6811      	ldr	r1, [r2, #0]
 80054f2:	1850      	adds	r0, r2, r1
 80054f4:	42a0      	cmp	r0, r4
 80054f6:	d10b      	bne.n	8005510 <_free_r+0x6c>
 80054f8:	6820      	ldr	r0, [r4, #0]
 80054fa:	4401      	add	r1, r0
 80054fc:	1850      	adds	r0, r2, r1
 80054fe:	4283      	cmp	r3, r0
 8005500:	6011      	str	r1, [r2, #0]
 8005502:	d1e0      	bne.n	80054c6 <_free_r+0x22>
 8005504:	6818      	ldr	r0, [r3, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	6053      	str	r3, [r2, #4]
 800550a:	4408      	add	r0, r1
 800550c:	6010      	str	r0, [r2, #0]
 800550e:	e7da      	b.n	80054c6 <_free_r+0x22>
 8005510:	d902      	bls.n	8005518 <_free_r+0x74>
 8005512:	230c      	movs	r3, #12
 8005514:	602b      	str	r3, [r5, #0]
 8005516:	e7d6      	b.n	80054c6 <_free_r+0x22>
 8005518:	6820      	ldr	r0, [r4, #0]
 800551a:	1821      	adds	r1, r4, r0
 800551c:	428b      	cmp	r3, r1
 800551e:	bf04      	itt	eq
 8005520:	6819      	ldreq	r1, [r3, #0]
 8005522:	685b      	ldreq	r3, [r3, #4]
 8005524:	6063      	str	r3, [r4, #4]
 8005526:	bf04      	itt	eq
 8005528:	1809      	addeq	r1, r1, r0
 800552a:	6021      	streq	r1, [r4, #0]
 800552c:	6054      	str	r4, [r2, #4]
 800552e:	e7ca      	b.n	80054c6 <_free_r+0x22>
 8005530:	bd38      	pop	{r3, r4, r5, pc}
 8005532:	bf00      	nop
 8005534:	2000035c 	.word	0x2000035c

08005538 <malloc>:
 8005538:	4b02      	ldr	r3, [pc, #8]	@ (8005544 <malloc+0xc>)
 800553a:	4601      	mov	r1, r0
 800553c:	6818      	ldr	r0, [r3, #0]
 800553e:	f000 b825 	b.w	800558c <_malloc_r>
 8005542:	bf00      	nop
 8005544:	20000024 	.word	0x20000024

08005548 <sbrk_aligned>:
 8005548:	b570      	push	{r4, r5, r6, lr}
 800554a:	4e0f      	ldr	r6, [pc, #60]	@ (8005588 <sbrk_aligned+0x40>)
 800554c:	460c      	mov	r4, r1
 800554e:	6831      	ldr	r1, [r6, #0]
 8005550:	4605      	mov	r5, r0
 8005552:	b911      	cbnz	r1, 800555a <sbrk_aligned+0x12>
 8005554:	f000 f964 	bl	8005820 <_sbrk_r>
 8005558:	6030      	str	r0, [r6, #0]
 800555a:	4621      	mov	r1, r4
 800555c:	4628      	mov	r0, r5
 800555e:	f000 f95f 	bl	8005820 <_sbrk_r>
 8005562:	1c43      	adds	r3, r0, #1
 8005564:	d103      	bne.n	800556e <sbrk_aligned+0x26>
 8005566:	f04f 34ff 	mov.w	r4, #4294967295
 800556a:	4620      	mov	r0, r4
 800556c:	bd70      	pop	{r4, r5, r6, pc}
 800556e:	1cc4      	adds	r4, r0, #3
 8005570:	f024 0403 	bic.w	r4, r4, #3
 8005574:	42a0      	cmp	r0, r4
 8005576:	d0f8      	beq.n	800556a <sbrk_aligned+0x22>
 8005578:	1a21      	subs	r1, r4, r0
 800557a:	4628      	mov	r0, r5
 800557c:	f000 f950 	bl	8005820 <_sbrk_r>
 8005580:	3001      	adds	r0, #1
 8005582:	d1f2      	bne.n	800556a <sbrk_aligned+0x22>
 8005584:	e7ef      	b.n	8005566 <sbrk_aligned+0x1e>
 8005586:	bf00      	nop
 8005588:	20000358 	.word	0x20000358

0800558c <_malloc_r>:
 800558c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005590:	1ccd      	adds	r5, r1, #3
 8005592:	f025 0503 	bic.w	r5, r5, #3
 8005596:	3508      	adds	r5, #8
 8005598:	2d0c      	cmp	r5, #12
 800559a:	bf38      	it	cc
 800559c:	250c      	movcc	r5, #12
 800559e:	2d00      	cmp	r5, #0
 80055a0:	4606      	mov	r6, r0
 80055a2:	db01      	blt.n	80055a8 <_malloc_r+0x1c>
 80055a4:	42a9      	cmp	r1, r5
 80055a6:	d904      	bls.n	80055b2 <_malloc_r+0x26>
 80055a8:	230c      	movs	r3, #12
 80055aa:	6033      	str	r3, [r6, #0]
 80055ac:	2000      	movs	r0, #0
 80055ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005688 <_malloc_r+0xfc>
 80055b6:	f000 f869 	bl	800568c <__malloc_lock>
 80055ba:	f8d8 3000 	ldr.w	r3, [r8]
 80055be:	461c      	mov	r4, r3
 80055c0:	bb44      	cbnz	r4, 8005614 <_malloc_r+0x88>
 80055c2:	4629      	mov	r1, r5
 80055c4:	4630      	mov	r0, r6
 80055c6:	f7ff ffbf 	bl	8005548 <sbrk_aligned>
 80055ca:	1c43      	adds	r3, r0, #1
 80055cc:	4604      	mov	r4, r0
 80055ce:	d158      	bne.n	8005682 <_malloc_r+0xf6>
 80055d0:	f8d8 4000 	ldr.w	r4, [r8]
 80055d4:	4627      	mov	r7, r4
 80055d6:	2f00      	cmp	r7, #0
 80055d8:	d143      	bne.n	8005662 <_malloc_r+0xd6>
 80055da:	2c00      	cmp	r4, #0
 80055dc:	d04b      	beq.n	8005676 <_malloc_r+0xea>
 80055de:	6823      	ldr	r3, [r4, #0]
 80055e0:	4639      	mov	r1, r7
 80055e2:	4630      	mov	r0, r6
 80055e4:	eb04 0903 	add.w	r9, r4, r3
 80055e8:	f000 f91a 	bl	8005820 <_sbrk_r>
 80055ec:	4581      	cmp	r9, r0
 80055ee:	d142      	bne.n	8005676 <_malloc_r+0xea>
 80055f0:	6821      	ldr	r1, [r4, #0]
 80055f2:	1a6d      	subs	r5, r5, r1
 80055f4:	4629      	mov	r1, r5
 80055f6:	4630      	mov	r0, r6
 80055f8:	f7ff ffa6 	bl	8005548 <sbrk_aligned>
 80055fc:	3001      	adds	r0, #1
 80055fe:	d03a      	beq.n	8005676 <_malloc_r+0xea>
 8005600:	6823      	ldr	r3, [r4, #0]
 8005602:	442b      	add	r3, r5
 8005604:	6023      	str	r3, [r4, #0]
 8005606:	f8d8 3000 	ldr.w	r3, [r8]
 800560a:	685a      	ldr	r2, [r3, #4]
 800560c:	bb62      	cbnz	r2, 8005668 <_malloc_r+0xdc>
 800560e:	f8c8 7000 	str.w	r7, [r8]
 8005612:	e00f      	b.n	8005634 <_malloc_r+0xa8>
 8005614:	6822      	ldr	r2, [r4, #0]
 8005616:	1b52      	subs	r2, r2, r5
 8005618:	d420      	bmi.n	800565c <_malloc_r+0xd0>
 800561a:	2a0b      	cmp	r2, #11
 800561c:	d917      	bls.n	800564e <_malloc_r+0xc2>
 800561e:	1961      	adds	r1, r4, r5
 8005620:	42a3      	cmp	r3, r4
 8005622:	6025      	str	r5, [r4, #0]
 8005624:	bf18      	it	ne
 8005626:	6059      	strne	r1, [r3, #4]
 8005628:	6863      	ldr	r3, [r4, #4]
 800562a:	bf08      	it	eq
 800562c:	f8c8 1000 	streq.w	r1, [r8]
 8005630:	5162      	str	r2, [r4, r5]
 8005632:	604b      	str	r3, [r1, #4]
 8005634:	4630      	mov	r0, r6
 8005636:	f000 f82f 	bl	8005698 <__malloc_unlock>
 800563a:	f104 000b 	add.w	r0, r4, #11
 800563e:	1d23      	adds	r3, r4, #4
 8005640:	f020 0007 	bic.w	r0, r0, #7
 8005644:	1ac2      	subs	r2, r0, r3
 8005646:	bf1c      	itt	ne
 8005648:	1a1b      	subne	r3, r3, r0
 800564a:	50a3      	strne	r3, [r4, r2]
 800564c:	e7af      	b.n	80055ae <_malloc_r+0x22>
 800564e:	6862      	ldr	r2, [r4, #4]
 8005650:	42a3      	cmp	r3, r4
 8005652:	bf0c      	ite	eq
 8005654:	f8c8 2000 	streq.w	r2, [r8]
 8005658:	605a      	strne	r2, [r3, #4]
 800565a:	e7eb      	b.n	8005634 <_malloc_r+0xa8>
 800565c:	4623      	mov	r3, r4
 800565e:	6864      	ldr	r4, [r4, #4]
 8005660:	e7ae      	b.n	80055c0 <_malloc_r+0x34>
 8005662:	463c      	mov	r4, r7
 8005664:	687f      	ldr	r7, [r7, #4]
 8005666:	e7b6      	b.n	80055d6 <_malloc_r+0x4a>
 8005668:	461a      	mov	r2, r3
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	42a3      	cmp	r3, r4
 800566e:	d1fb      	bne.n	8005668 <_malloc_r+0xdc>
 8005670:	2300      	movs	r3, #0
 8005672:	6053      	str	r3, [r2, #4]
 8005674:	e7de      	b.n	8005634 <_malloc_r+0xa8>
 8005676:	230c      	movs	r3, #12
 8005678:	6033      	str	r3, [r6, #0]
 800567a:	4630      	mov	r0, r6
 800567c:	f000 f80c 	bl	8005698 <__malloc_unlock>
 8005680:	e794      	b.n	80055ac <_malloc_r+0x20>
 8005682:	6005      	str	r5, [r0, #0]
 8005684:	e7d6      	b.n	8005634 <_malloc_r+0xa8>
 8005686:	bf00      	nop
 8005688:	2000035c 	.word	0x2000035c

0800568c <__malloc_lock>:
 800568c:	4801      	ldr	r0, [pc, #4]	@ (8005694 <__malloc_lock+0x8>)
 800568e:	f7ff bee8 	b.w	8005462 <__retarget_lock_acquire_recursive>
 8005692:	bf00      	nop
 8005694:	20000354 	.word	0x20000354

08005698 <__malloc_unlock>:
 8005698:	4801      	ldr	r0, [pc, #4]	@ (80056a0 <__malloc_unlock+0x8>)
 800569a:	f7ff bee3 	b.w	8005464 <__retarget_lock_release_recursive>
 800569e:	bf00      	nop
 80056a0:	20000354 	.word	0x20000354

080056a4 <__sflush_r>:
 80056a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80056a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056ac:	0716      	lsls	r6, r2, #28
 80056ae:	4605      	mov	r5, r0
 80056b0:	460c      	mov	r4, r1
 80056b2:	d454      	bmi.n	800575e <__sflush_r+0xba>
 80056b4:	684b      	ldr	r3, [r1, #4]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	dc02      	bgt.n	80056c0 <__sflush_r+0x1c>
 80056ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80056bc:	2b00      	cmp	r3, #0
 80056be:	dd48      	ble.n	8005752 <__sflush_r+0xae>
 80056c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056c2:	2e00      	cmp	r6, #0
 80056c4:	d045      	beq.n	8005752 <__sflush_r+0xae>
 80056c6:	2300      	movs	r3, #0
 80056c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80056cc:	682f      	ldr	r7, [r5, #0]
 80056ce:	6a21      	ldr	r1, [r4, #32]
 80056d0:	602b      	str	r3, [r5, #0]
 80056d2:	d030      	beq.n	8005736 <__sflush_r+0x92>
 80056d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80056d6:	89a3      	ldrh	r3, [r4, #12]
 80056d8:	0759      	lsls	r1, r3, #29
 80056da:	d505      	bpl.n	80056e8 <__sflush_r+0x44>
 80056dc:	6863      	ldr	r3, [r4, #4]
 80056de:	1ad2      	subs	r2, r2, r3
 80056e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80056e2:	b10b      	cbz	r3, 80056e8 <__sflush_r+0x44>
 80056e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80056e6:	1ad2      	subs	r2, r2, r3
 80056e8:	2300      	movs	r3, #0
 80056ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056ec:	6a21      	ldr	r1, [r4, #32]
 80056ee:	4628      	mov	r0, r5
 80056f0:	47b0      	blx	r6
 80056f2:	1c43      	adds	r3, r0, #1
 80056f4:	89a3      	ldrh	r3, [r4, #12]
 80056f6:	d106      	bne.n	8005706 <__sflush_r+0x62>
 80056f8:	6829      	ldr	r1, [r5, #0]
 80056fa:	291d      	cmp	r1, #29
 80056fc:	d82b      	bhi.n	8005756 <__sflush_r+0xb2>
 80056fe:	4a2a      	ldr	r2, [pc, #168]	@ (80057a8 <__sflush_r+0x104>)
 8005700:	40ca      	lsrs	r2, r1
 8005702:	07d6      	lsls	r6, r2, #31
 8005704:	d527      	bpl.n	8005756 <__sflush_r+0xb2>
 8005706:	2200      	movs	r2, #0
 8005708:	6062      	str	r2, [r4, #4]
 800570a:	04d9      	lsls	r1, r3, #19
 800570c:	6922      	ldr	r2, [r4, #16]
 800570e:	6022      	str	r2, [r4, #0]
 8005710:	d504      	bpl.n	800571c <__sflush_r+0x78>
 8005712:	1c42      	adds	r2, r0, #1
 8005714:	d101      	bne.n	800571a <__sflush_r+0x76>
 8005716:	682b      	ldr	r3, [r5, #0]
 8005718:	b903      	cbnz	r3, 800571c <__sflush_r+0x78>
 800571a:	6560      	str	r0, [r4, #84]	@ 0x54
 800571c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800571e:	602f      	str	r7, [r5, #0]
 8005720:	b1b9      	cbz	r1, 8005752 <__sflush_r+0xae>
 8005722:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005726:	4299      	cmp	r1, r3
 8005728:	d002      	beq.n	8005730 <__sflush_r+0x8c>
 800572a:	4628      	mov	r0, r5
 800572c:	f7ff feba 	bl	80054a4 <_free_r>
 8005730:	2300      	movs	r3, #0
 8005732:	6363      	str	r3, [r4, #52]	@ 0x34
 8005734:	e00d      	b.n	8005752 <__sflush_r+0xae>
 8005736:	2301      	movs	r3, #1
 8005738:	4628      	mov	r0, r5
 800573a:	47b0      	blx	r6
 800573c:	4602      	mov	r2, r0
 800573e:	1c50      	adds	r0, r2, #1
 8005740:	d1c9      	bne.n	80056d6 <__sflush_r+0x32>
 8005742:	682b      	ldr	r3, [r5, #0]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d0c6      	beq.n	80056d6 <__sflush_r+0x32>
 8005748:	2b1d      	cmp	r3, #29
 800574a:	d001      	beq.n	8005750 <__sflush_r+0xac>
 800574c:	2b16      	cmp	r3, #22
 800574e:	d11e      	bne.n	800578e <__sflush_r+0xea>
 8005750:	602f      	str	r7, [r5, #0]
 8005752:	2000      	movs	r0, #0
 8005754:	e022      	b.n	800579c <__sflush_r+0xf8>
 8005756:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800575a:	b21b      	sxth	r3, r3
 800575c:	e01b      	b.n	8005796 <__sflush_r+0xf2>
 800575e:	690f      	ldr	r7, [r1, #16]
 8005760:	2f00      	cmp	r7, #0
 8005762:	d0f6      	beq.n	8005752 <__sflush_r+0xae>
 8005764:	0793      	lsls	r3, r2, #30
 8005766:	680e      	ldr	r6, [r1, #0]
 8005768:	bf08      	it	eq
 800576a:	694b      	ldreq	r3, [r1, #20]
 800576c:	600f      	str	r7, [r1, #0]
 800576e:	bf18      	it	ne
 8005770:	2300      	movne	r3, #0
 8005772:	eba6 0807 	sub.w	r8, r6, r7
 8005776:	608b      	str	r3, [r1, #8]
 8005778:	f1b8 0f00 	cmp.w	r8, #0
 800577c:	dde9      	ble.n	8005752 <__sflush_r+0xae>
 800577e:	6a21      	ldr	r1, [r4, #32]
 8005780:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005782:	4643      	mov	r3, r8
 8005784:	463a      	mov	r2, r7
 8005786:	4628      	mov	r0, r5
 8005788:	47b0      	blx	r6
 800578a:	2800      	cmp	r0, #0
 800578c:	dc08      	bgt.n	80057a0 <__sflush_r+0xfc>
 800578e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005792:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005796:	81a3      	strh	r3, [r4, #12]
 8005798:	f04f 30ff 	mov.w	r0, #4294967295
 800579c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057a0:	4407      	add	r7, r0
 80057a2:	eba8 0800 	sub.w	r8, r8, r0
 80057a6:	e7e7      	b.n	8005778 <__sflush_r+0xd4>
 80057a8:	20400001 	.word	0x20400001

080057ac <_fflush_r>:
 80057ac:	b538      	push	{r3, r4, r5, lr}
 80057ae:	690b      	ldr	r3, [r1, #16]
 80057b0:	4605      	mov	r5, r0
 80057b2:	460c      	mov	r4, r1
 80057b4:	b913      	cbnz	r3, 80057bc <_fflush_r+0x10>
 80057b6:	2500      	movs	r5, #0
 80057b8:	4628      	mov	r0, r5
 80057ba:	bd38      	pop	{r3, r4, r5, pc}
 80057bc:	b118      	cbz	r0, 80057c6 <_fflush_r+0x1a>
 80057be:	6a03      	ldr	r3, [r0, #32]
 80057c0:	b90b      	cbnz	r3, 80057c6 <_fflush_r+0x1a>
 80057c2:	f7ff fd5b 	bl	800527c <__sinit>
 80057c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d0f3      	beq.n	80057b6 <_fflush_r+0xa>
 80057ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80057d0:	07d0      	lsls	r0, r2, #31
 80057d2:	d404      	bmi.n	80057de <_fflush_r+0x32>
 80057d4:	0599      	lsls	r1, r3, #22
 80057d6:	d402      	bmi.n	80057de <_fflush_r+0x32>
 80057d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057da:	f7ff fe42 	bl	8005462 <__retarget_lock_acquire_recursive>
 80057de:	4628      	mov	r0, r5
 80057e0:	4621      	mov	r1, r4
 80057e2:	f7ff ff5f 	bl	80056a4 <__sflush_r>
 80057e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80057e8:	07da      	lsls	r2, r3, #31
 80057ea:	4605      	mov	r5, r0
 80057ec:	d4e4      	bmi.n	80057b8 <_fflush_r+0xc>
 80057ee:	89a3      	ldrh	r3, [r4, #12]
 80057f0:	059b      	lsls	r3, r3, #22
 80057f2:	d4e1      	bmi.n	80057b8 <_fflush_r+0xc>
 80057f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057f6:	f7ff fe35 	bl	8005464 <__retarget_lock_release_recursive>
 80057fa:	e7dd      	b.n	80057b8 <_fflush_r+0xc>

080057fc <fiprintf>:
 80057fc:	b40e      	push	{r1, r2, r3}
 80057fe:	b503      	push	{r0, r1, lr}
 8005800:	4601      	mov	r1, r0
 8005802:	ab03      	add	r3, sp, #12
 8005804:	4805      	ldr	r0, [pc, #20]	@ (800581c <fiprintf+0x20>)
 8005806:	f853 2b04 	ldr.w	r2, [r3], #4
 800580a:	6800      	ldr	r0, [r0, #0]
 800580c:	9301      	str	r3, [sp, #4]
 800580e:	f000 f847 	bl	80058a0 <_vfiprintf_r>
 8005812:	b002      	add	sp, #8
 8005814:	f85d eb04 	ldr.w	lr, [sp], #4
 8005818:	b003      	add	sp, #12
 800581a:	4770      	bx	lr
 800581c:	20000024 	.word	0x20000024

08005820 <_sbrk_r>:
 8005820:	b538      	push	{r3, r4, r5, lr}
 8005822:	4d06      	ldr	r5, [pc, #24]	@ (800583c <_sbrk_r+0x1c>)
 8005824:	2300      	movs	r3, #0
 8005826:	4604      	mov	r4, r0
 8005828:	4608      	mov	r0, r1
 800582a:	602b      	str	r3, [r5, #0]
 800582c:	f7fc f9b4 	bl	8001b98 <_sbrk>
 8005830:	1c43      	adds	r3, r0, #1
 8005832:	d102      	bne.n	800583a <_sbrk_r+0x1a>
 8005834:	682b      	ldr	r3, [r5, #0]
 8005836:	b103      	cbz	r3, 800583a <_sbrk_r+0x1a>
 8005838:	6023      	str	r3, [r4, #0]
 800583a:	bd38      	pop	{r3, r4, r5, pc}
 800583c:	20000350 	.word	0x20000350

08005840 <abort>:
 8005840:	b508      	push	{r3, lr}
 8005842:	2006      	movs	r0, #6
 8005844:	f000 fb8c 	bl	8005f60 <raise>
 8005848:	2001      	movs	r0, #1
 800584a:	f7fc f92c 	bl	8001aa6 <_exit>

0800584e <__sfputc_r>:
 800584e:	6893      	ldr	r3, [r2, #8]
 8005850:	3b01      	subs	r3, #1
 8005852:	2b00      	cmp	r3, #0
 8005854:	b410      	push	{r4}
 8005856:	6093      	str	r3, [r2, #8]
 8005858:	da08      	bge.n	800586c <__sfputc_r+0x1e>
 800585a:	6994      	ldr	r4, [r2, #24]
 800585c:	42a3      	cmp	r3, r4
 800585e:	db01      	blt.n	8005864 <__sfputc_r+0x16>
 8005860:	290a      	cmp	r1, #10
 8005862:	d103      	bne.n	800586c <__sfputc_r+0x1e>
 8005864:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005868:	f000 babe 	b.w	8005de8 <__swbuf_r>
 800586c:	6813      	ldr	r3, [r2, #0]
 800586e:	1c58      	adds	r0, r3, #1
 8005870:	6010      	str	r0, [r2, #0]
 8005872:	7019      	strb	r1, [r3, #0]
 8005874:	4608      	mov	r0, r1
 8005876:	f85d 4b04 	ldr.w	r4, [sp], #4
 800587a:	4770      	bx	lr

0800587c <__sfputs_r>:
 800587c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800587e:	4606      	mov	r6, r0
 8005880:	460f      	mov	r7, r1
 8005882:	4614      	mov	r4, r2
 8005884:	18d5      	adds	r5, r2, r3
 8005886:	42ac      	cmp	r4, r5
 8005888:	d101      	bne.n	800588e <__sfputs_r+0x12>
 800588a:	2000      	movs	r0, #0
 800588c:	e007      	b.n	800589e <__sfputs_r+0x22>
 800588e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005892:	463a      	mov	r2, r7
 8005894:	4630      	mov	r0, r6
 8005896:	f7ff ffda 	bl	800584e <__sfputc_r>
 800589a:	1c43      	adds	r3, r0, #1
 800589c:	d1f3      	bne.n	8005886 <__sfputs_r+0xa>
 800589e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080058a0 <_vfiprintf_r>:
 80058a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058a4:	460d      	mov	r5, r1
 80058a6:	b09d      	sub	sp, #116	@ 0x74
 80058a8:	4614      	mov	r4, r2
 80058aa:	4698      	mov	r8, r3
 80058ac:	4606      	mov	r6, r0
 80058ae:	b118      	cbz	r0, 80058b8 <_vfiprintf_r+0x18>
 80058b0:	6a03      	ldr	r3, [r0, #32]
 80058b2:	b90b      	cbnz	r3, 80058b8 <_vfiprintf_r+0x18>
 80058b4:	f7ff fce2 	bl	800527c <__sinit>
 80058b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80058ba:	07d9      	lsls	r1, r3, #31
 80058bc:	d405      	bmi.n	80058ca <_vfiprintf_r+0x2a>
 80058be:	89ab      	ldrh	r3, [r5, #12]
 80058c0:	059a      	lsls	r2, r3, #22
 80058c2:	d402      	bmi.n	80058ca <_vfiprintf_r+0x2a>
 80058c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80058c6:	f7ff fdcc 	bl	8005462 <__retarget_lock_acquire_recursive>
 80058ca:	89ab      	ldrh	r3, [r5, #12]
 80058cc:	071b      	lsls	r3, r3, #28
 80058ce:	d501      	bpl.n	80058d4 <_vfiprintf_r+0x34>
 80058d0:	692b      	ldr	r3, [r5, #16]
 80058d2:	b99b      	cbnz	r3, 80058fc <_vfiprintf_r+0x5c>
 80058d4:	4629      	mov	r1, r5
 80058d6:	4630      	mov	r0, r6
 80058d8:	f000 fac4 	bl	8005e64 <__swsetup_r>
 80058dc:	b170      	cbz	r0, 80058fc <_vfiprintf_r+0x5c>
 80058de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80058e0:	07dc      	lsls	r4, r3, #31
 80058e2:	d504      	bpl.n	80058ee <_vfiprintf_r+0x4e>
 80058e4:	f04f 30ff 	mov.w	r0, #4294967295
 80058e8:	b01d      	add	sp, #116	@ 0x74
 80058ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058ee:	89ab      	ldrh	r3, [r5, #12]
 80058f0:	0598      	lsls	r0, r3, #22
 80058f2:	d4f7      	bmi.n	80058e4 <_vfiprintf_r+0x44>
 80058f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80058f6:	f7ff fdb5 	bl	8005464 <__retarget_lock_release_recursive>
 80058fa:	e7f3      	b.n	80058e4 <_vfiprintf_r+0x44>
 80058fc:	2300      	movs	r3, #0
 80058fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8005900:	2320      	movs	r3, #32
 8005902:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005906:	f8cd 800c 	str.w	r8, [sp, #12]
 800590a:	2330      	movs	r3, #48	@ 0x30
 800590c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005abc <_vfiprintf_r+0x21c>
 8005910:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005914:	f04f 0901 	mov.w	r9, #1
 8005918:	4623      	mov	r3, r4
 800591a:	469a      	mov	sl, r3
 800591c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005920:	b10a      	cbz	r2, 8005926 <_vfiprintf_r+0x86>
 8005922:	2a25      	cmp	r2, #37	@ 0x25
 8005924:	d1f9      	bne.n	800591a <_vfiprintf_r+0x7a>
 8005926:	ebba 0b04 	subs.w	fp, sl, r4
 800592a:	d00b      	beq.n	8005944 <_vfiprintf_r+0xa4>
 800592c:	465b      	mov	r3, fp
 800592e:	4622      	mov	r2, r4
 8005930:	4629      	mov	r1, r5
 8005932:	4630      	mov	r0, r6
 8005934:	f7ff ffa2 	bl	800587c <__sfputs_r>
 8005938:	3001      	adds	r0, #1
 800593a:	f000 80a7 	beq.w	8005a8c <_vfiprintf_r+0x1ec>
 800593e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005940:	445a      	add	r2, fp
 8005942:	9209      	str	r2, [sp, #36]	@ 0x24
 8005944:	f89a 3000 	ldrb.w	r3, [sl]
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 809f 	beq.w	8005a8c <_vfiprintf_r+0x1ec>
 800594e:	2300      	movs	r3, #0
 8005950:	f04f 32ff 	mov.w	r2, #4294967295
 8005954:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005958:	f10a 0a01 	add.w	sl, sl, #1
 800595c:	9304      	str	r3, [sp, #16]
 800595e:	9307      	str	r3, [sp, #28]
 8005960:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005964:	931a      	str	r3, [sp, #104]	@ 0x68
 8005966:	4654      	mov	r4, sl
 8005968:	2205      	movs	r2, #5
 800596a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800596e:	4853      	ldr	r0, [pc, #332]	@ (8005abc <_vfiprintf_r+0x21c>)
 8005970:	f7fa fc36 	bl	80001e0 <memchr>
 8005974:	9a04      	ldr	r2, [sp, #16]
 8005976:	b9d8      	cbnz	r0, 80059b0 <_vfiprintf_r+0x110>
 8005978:	06d1      	lsls	r1, r2, #27
 800597a:	bf44      	itt	mi
 800597c:	2320      	movmi	r3, #32
 800597e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005982:	0713      	lsls	r3, r2, #28
 8005984:	bf44      	itt	mi
 8005986:	232b      	movmi	r3, #43	@ 0x2b
 8005988:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800598c:	f89a 3000 	ldrb.w	r3, [sl]
 8005990:	2b2a      	cmp	r3, #42	@ 0x2a
 8005992:	d015      	beq.n	80059c0 <_vfiprintf_r+0x120>
 8005994:	9a07      	ldr	r2, [sp, #28]
 8005996:	4654      	mov	r4, sl
 8005998:	2000      	movs	r0, #0
 800599a:	f04f 0c0a 	mov.w	ip, #10
 800599e:	4621      	mov	r1, r4
 80059a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059a4:	3b30      	subs	r3, #48	@ 0x30
 80059a6:	2b09      	cmp	r3, #9
 80059a8:	d94b      	bls.n	8005a42 <_vfiprintf_r+0x1a2>
 80059aa:	b1b0      	cbz	r0, 80059da <_vfiprintf_r+0x13a>
 80059ac:	9207      	str	r2, [sp, #28]
 80059ae:	e014      	b.n	80059da <_vfiprintf_r+0x13a>
 80059b0:	eba0 0308 	sub.w	r3, r0, r8
 80059b4:	fa09 f303 	lsl.w	r3, r9, r3
 80059b8:	4313      	orrs	r3, r2
 80059ba:	9304      	str	r3, [sp, #16]
 80059bc:	46a2      	mov	sl, r4
 80059be:	e7d2      	b.n	8005966 <_vfiprintf_r+0xc6>
 80059c0:	9b03      	ldr	r3, [sp, #12]
 80059c2:	1d19      	adds	r1, r3, #4
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	9103      	str	r1, [sp, #12]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	bfbb      	ittet	lt
 80059cc:	425b      	neglt	r3, r3
 80059ce:	f042 0202 	orrlt.w	r2, r2, #2
 80059d2:	9307      	strge	r3, [sp, #28]
 80059d4:	9307      	strlt	r3, [sp, #28]
 80059d6:	bfb8      	it	lt
 80059d8:	9204      	strlt	r2, [sp, #16]
 80059da:	7823      	ldrb	r3, [r4, #0]
 80059dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80059de:	d10a      	bne.n	80059f6 <_vfiprintf_r+0x156>
 80059e0:	7863      	ldrb	r3, [r4, #1]
 80059e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80059e4:	d132      	bne.n	8005a4c <_vfiprintf_r+0x1ac>
 80059e6:	9b03      	ldr	r3, [sp, #12]
 80059e8:	1d1a      	adds	r2, r3, #4
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	9203      	str	r2, [sp, #12]
 80059ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80059f2:	3402      	adds	r4, #2
 80059f4:	9305      	str	r3, [sp, #20]
 80059f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005acc <_vfiprintf_r+0x22c>
 80059fa:	7821      	ldrb	r1, [r4, #0]
 80059fc:	2203      	movs	r2, #3
 80059fe:	4650      	mov	r0, sl
 8005a00:	f7fa fbee 	bl	80001e0 <memchr>
 8005a04:	b138      	cbz	r0, 8005a16 <_vfiprintf_r+0x176>
 8005a06:	9b04      	ldr	r3, [sp, #16]
 8005a08:	eba0 000a 	sub.w	r0, r0, sl
 8005a0c:	2240      	movs	r2, #64	@ 0x40
 8005a0e:	4082      	lsls	r2, r0
 8005a10:	4313      	orrs	r3, r2
 8005a12:	3401      	adds	r4, #1
 8005a14:	9304      	str	r3, [sp, #16]
 8005a16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a1a:	4829      	ldr	r0, [pc, #164]	@ (8005ac0 <_vfiprintf_r+0x220>)
 8005a1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a20:	2206      	movs	r2, #6
 8005a22:	f7fa fbdd 	bl	80001e0 <memchr>
 8005a26:	2800      	cmp	r0, #0
 8005a28:	d03f      	beq.n	8005aaa <_vfiprintf_r+0x20a>
 8005a2a:	4b26      	ldr	r3, [pc, #152]	@ (8005ac4 <_vfiprintf_r+0x224>)
 8005a2c:	bb1b      	cbnz	r3, 8005a76 <_vfiprintf_r+0x1d6>
 8005a2e:	9b03      	ldr	r3, [sp, #12]
 8005a30:	3307      	adds	r3, #7
 8005a32:	f023 0307 	bic.w	r3, r3, #7
 8005a36:	3308      	adds	r3, #8
 8005a38:	9303      	str	r3, [sp, #12]
 8005a3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a3c:	443b      	add	r3, r7
 8005a3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a40:	e76a      	b.n	8005918 <_vfiprintf_r+0x78>
 8005a42:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a46:	460c      	mov	r4, r1
 8005a48:	2001      	movs	r0, #1
 8005a4a:	e7a8      	b.n	800599e <_vfiprintf_r+0xfe>
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	3401      	adds	r4, #1
 8005a50:	9305      	str	r3, [sp, #20]
 8005a52:	4619      	mov	r1, r3
 8005a54:	f04f 0c0a 	mov.w	ip, #10
 8005a58:	4620      	mov	r0, r4
 8005a5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a5e:	3a30      	subs	r2, #48	@ 0x30
 8005a60:	2a09      	cmp	r2, #9
 8005a62:	d903      	bls.n	8005a6c <_vfiprintf_r+0x1cc>
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d0c6      	beq.n	80059f6 <_vfiprintf_r+0x156>
 8005a68:	9105      	str	r1, [sp, #20]
 8005a6a:	e7c4      	b.n	80059f6 <_vfiprintf_r+0x156>
 8005a6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a70:	4604      	mov	r4, r0
 8005a72:	2301      	movs	r3, #1
 8005a74:	e7f0      	b.n	8005a58 <_vfiprintf_r+0x1b8>
 8005a76:	ab03      	add	r3, sp, #12
 8005a78:	9300      	str	r3, [sp, #0]
 8005a7a:	462a      	mov	r2, r5
 8005a7c:	4b12      	ldr	r3, [pc, #72]	@ (8005ac8 <_vfiprintf_r+0x228>)
 8005a7e:	a904      	add	r1, sp, #16
 8005a80:	4630      	mov	r0, r6
 8005a82:	f3af 8000 	nop.w
 8005a86:	4607      	mov	r7, r0
 8005a88:	1c78      	adds	r0, r7, #1
 8005a8a:	d1d6      	bne.n	8005a3a <_vfiprintf_r+0x19a>
 8005a8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a8e:	07d9      	lsls	r1, r3, #31
 8005a90:	d405      	bmi.n	8005a9e <_vfiprintf_r+0x1fe>
 8005a92:	89ab      	ldrh	r3, [r5, #12]
 8005a94:	059a      	lsls	r2, r3, #22
 8005a96:	d402      	bmi.n	8005a9e <_vfiprintf_r+0x1fe>
 8005a98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a9a:	f7ff fce3 	bl	8005464 <__retarget_lock_release_recursive>
 8005a9e:	89ab      	ldrh	r3, [r5, #12]
 8005aa0:	065b      	lsls	r3, r3, #25
 8005aa2:	f53f af1f 	bmi.w	80058e4 <_vfiprintf_r+0x44>
 8005aa6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005aa8:	e71e      	b.n	80058e8 <_vfiprintf_r+0x48>
 8005aaa:	ab03      	add	r3, sp, #12
 8005aac:	9300      	str	r3, [sp, #0]
 8005aae:	462a      	mov	r2, r5
 8005ab0:	4b05      	ldr	r3, [pc, #20]	@ (8005ac8 <_vfiprintf_r+0x228>)
 8005ab2:	a904      	add	r1, sp, #16
 8005ab4:	4630      	mov	r0, r6
 8005ab6:	f000 f879 	bl	8005bac <_printf_i>
 8005aba:	e7e4      	b.n	8005a86 <_vfiprintf_r+0x1e6>
 8005abc:	080061e7 	.word	0x080061e7
 8005ac0:	080061f1 	.word	0x080061f1
 8005ac4:	00000000 	.word	0x00000000
 8005ac8:	0800587d 	.word	0x0800587d
 8005acc:	080061ed 	.word	0x080061ed

08005ad0 <_printf_common>:
 8005ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ad4:	4616      	mov	r6, r2
 8005ad6:	4698      	mov	r8, r3
 8005ad8:	688a      	ldr	r2, [r1, #8]
 8005ada:	690b      	ldr	r3, [r1, #16]
 8005adc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	bfb8      	it	lt
 8005ae4:	4613      	movlt	r3, r2
 8005ae6:	6033      	str	r3, [r6, #0]
 8005ae8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005aec:	4607      	mov	r7, r0
 8005aee:	460c      	mov	r4, r1
 8005af0:	b10a      	cbz	r2, 8005af6 <_printf_common+0x26>
 8005af2:	3301      	adds	r3, #1
 8005af4:	6033      	str	r3, [r6, #0]
 8005af6:	6823      	ldr	r3, [r4, #0]
 8005af8:	0699      	lsls	r1, r3, #26
 8005afa:	bf42      	ittt	mi
 8005afc:	6833      	ldrmi	r3, [r6, #0]
 8005afe:	3302      	addmi	r3, #2
 8005b00:	6033      	strmi	r3, [r6, #0]
 8005b02:	6825      	ldr	r5, [r4, #0]
 8005b04:	f015 0506 	ands.w	r5, r5, #6
 8005b08:	d106      	bne.n	8005b18 <_printf_common+0x48>
 8005b0a:	f104 0a19 	add.w	sl, r4, #25
 8005b0e:	68e3      	ldr	r3, [r4, #12]
 8005b10:	6832      	ldr	r2, [r6, #0]
 8005b12:	1a9b      	subs	r3, r3, r2
 8005b14:	42ab      	cmp	r3, r5
 8005b16:	dc26      	bgt.n	8005b66 <_printf_common+0x96>
 8005b18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b1c:	6822      	ldr	r2, [r4, #0]
 8005b1e:	3b00      	subs	r3, #0
 8005b20:	bf18      	it	ne
 8005b22:	2301      	movne	r3, #1
 8005b24:	0692      	lsls	r2, r2, #26
 8005b26:	d42b      	bmi.n	8005b80 <_printf_common+0xb0>
 8005b28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b2c:	4641      	mov	r1, r8
 8005b2e:	4638      	mov	r0, r7
 8005b30:	47c8      	blx	r9
 8005b32:	3001      	adds	r0, #1
 8005b34:	d01e      	beq.n	8005b74 <_printf_common+0xa4>
 8005b36:	6823      	ldr	r3, [r4, #0]
 8005b38:	6922      	ldr	r2, [r4, #16]
 8005b3a:	f003 0306 	and.w	r3, r3, #6
 8005b3e:	2b04      	cmp	r3, #4
 8005b40:	bf02      	ittt	eq
 8005b42:	68e5      	ldreq	r5, [r4, #12]
 8005b44:	6833      	ldreq	r3, [r6, #0]
 8005b46:	1aed      	subeq	r5, r5, r3
 8005b48:	68a3      	ldr	r3, [r4, #8]
 8005b4a:	bf0c      	ite	eq
 8005b4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b50:	2500      	movne	r5, #0
 8005b52:	4293      	cmp	r3, r2
 8005b54:	bfc4      	itt	gt
 8005b56:	1a9b      	subgt	r3, r3, r2
 8005b58:	18ed      	addgt	r5, r5, r3
 8005b5a:	2600      	movs	r6, #0
 8005b5c:	341a      	adds	r4, #26
 8005b5e:	42b5      	cmp	r5, r6
 8005b60:	d11a      	bne.n	8005b98 <_printf_common+0xc8>
 8005b62:	2000      	movs	r0, #0
 8005b64:	e008      	b.n	8005b78 <_printf_common+0xa8>
 8005b66:	2301      	movs	r3, #1
 8005b68:	4652      	mov	r2, sl
 8005b6a:	4641      	mov	r1, r8
 8005b6c:	4638      	mov	r0, r7
 8005b6e:	47c8      	blx	r9
 8005b70:	3001      	adds	r0, #1
 8005b72:	d103      	bne.n	8005b7c <_printf_common+0xac>
 8005b74:	f04f 30ff 	mov.w	r0, #4294967295
 8005b78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b7c:	3501      	adds	r5, #1
 8005b7e:	e7c6      	b.n	8005b0e <_printf_common+0x3e>
 8005b80:	18e1      	adds	r1, r4, r3
 8005b82:	1c5a      	adds	r2, r3, #1
 8005b84:	2030      	movs	r0, #48	@ 0x30
 8005b86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b8a:	4422      	add	r2, r4
 8005b8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b94:	3302      	adds	r3, #2
 8005b96:	e7c7      	b.n	8005b28 <_printf_common+0x58>
 8005b98:	2301      	movs	r3, #1
 8005b9a:	4622      	mov	r2, r4
 8005b9c:	4641      	mov	r1, r8
 8005b9e:	4638      	mov	r0, r7
 8005ba0:	47c8      	blx	r9
 8005ba2:	3001      	adds	r0, #1
 8005ba4:	d0e6      	beq.n	8005b74 <_printf_common+0xa4>
 8005ba6:	3601      	adds	r6, #1
 8005ba8:	e7d9      	b.n	8005b5e <_printf_common+0x8e>
	...

08005bac <_printf_i>:
 8005bac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bb0:	7e0f      	ldrb	r7, [r1, #24]
 8005bb2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005bb4:	2f78      	cmp	r7, #120	@ 0x78
 8005bb6:	4691      	mov	r9, r2
 8005bb8:	4680      	mov	r8, r0
 8005bba:	460c      	mov	r4, r1
 8005bbc:	469a      	mov	sl, r3
 8005bbe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005bc2:	d807      	bhi.n	8005bd4 <_printf_i+0x28>
 8005bc4:	2f62      	cmp	r7, #98	@ 0x62
 8005bc6:	d80a      	bhi.n	8005bde <_printf_i+0x32>
 8005bc8:	2f00      	cmp	r7, #0
 8005bca:	f000 80d1 	beq.w	8005d70 <_printf_i+0x1c4>
 8005bce:	2f58      	cmp	r7, #88	@ 0x58
 8005bd0:	f000 80b8 	beq.w	8005d44 <_printf_i+0x198>
 8005bd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bd8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005bdc:	e03a      	b.n	8005c54 <_printf_i+0xa8>
 8005bde:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005be2:	2b15      	cmp	r3, #21
 8005be4:	d8f6      	bhi.n	8005bd4 <_printf_i+0x28>
 8005be6:	a101      	add	r1, pc, #4	@ (adr r1, 8005bec <_printf_i+0x40>)
 8005be8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005bec:	08005c45 	.word	0x08005c45
 8005bf0:	08005c59 	.word	0x08005c59
 8005bf4:	08005bd5 	.word	0x08005bd5
 8005bf8:	08005bd5 	.word	0x08005bd5
 8005bfc:	08005bd5 	.word	0x08005bd5
 8005c00:	08005bd5 	.word	0x08005bd5
 8005c04:	08005c59 	.word	0x08005c59
 8005c08:	08005bd5 	.word	0x08005bd5
 8005c0c:	08005bd5 	.word	0x08005bd5
 8005c10:	08005bd5 	.word	0x08005bd5
 8005c14:	08005bd5 	.word	0x08005bd5
 8005c18:	08005d57 	.word	0x08005d57
 8005c1c:	08005c83 	.word	0x08005c83
 8005c20:	08005d11 	.word	0x08005d11
 8005c24:	08005bd5 	.word	0x08005bd5
 8005c28:	08005bd5 	.word	0x08005bd5
 8005c2c:	08005d79 	.word	0x08005d79
 8005c30:	08005bd5 	.word	0x08005bd5
 8005c34:	08005c83 	.word	0x08005c83
 8005c38:	08005bd5 	.word	0x08005bd5
 8005c3c:	08005bd5 	.word	0x08005bd5
 8005c40:	08005d19 	.word	0x08005d19
 8005c44:	6833      	ldr	r3, [r6, #0]
 8005c46:	1d1a      	adds	r2, r3, #4
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	6032      	str	r2, [r6, #0]
 8005c4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c54:	2301      	movs	r3, #1
 8005c56:	e09c      	b.n	8005d92 <_printf_i+0x1e6>
 8005c58:	6833      	ldr	r3, [r6, #0]
 8005c5a:	6820      	ldr	r0, [r4, #0]
 8005c5c:	1d19      	adds	r1, r3, #4
 8005c5e:	6031      	str	r1, [r6, #0]
 8005c60:	0606      	lsls	r6, r0, #24
 8005c62:	d501      	bpl.n	8005c68 <_printf_i+0xbc>
 8005c64:	681d      	ldr	r5, [r3, #0]
 8005c66:	e003      	b.n	8005c70 <_printf_i+0xc4>
 8005c68:	0645      	lsls	r5, r0, #25
 8005c6a:	d5fb      	bpl.n	8005c64 <_printf_i+0xb8>
 8005c6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c70:	2d00      	cmp	r5, #0
 8005c72:	da03      	bge.n	8005c7c <_printf_i+0xd0>
 8005c74:	232d      	movs	r3, #45	@ 0x2d
 8005c76:	426d      	negs	r5, r5
 8005c78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c7c:	4858      	ldr	r0, [pc, #352]	@ (8005de0 <_printf_i+0x234>)
 8005c7e:	230a      	movs	r3, #10
 8005c80:	e011      	b.n	8005ca6 <_printf_i+0xfa>
 8005c82:	6821      	ldr	r1, [r4, #0]
 8005c84:	6833      	ldr	r3, [r6, #0]
 8005c86:	0608      	lsls	r0, r1, #24
 8005c88:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c8c:	d402      	bmi.n	8005c94 <_printf_i+0xe8>
 8005c8e:	0649      	lsls	r1, r1, #25
 8005c90:	bf48      	it	mi
 8005c92:	b2ad      	uxthmi	r5, r5
 8005c94:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c96:	4852      	ldr	r0, [pc, #328]	@ (8005de0 <_printf_i+0x234>)
 8005c98:	6033      	str	r3, [r6, #0]
 8005c9a:	bf14      	ite	ne
 8005c9c:	230a      	movne	r3, #10
 8005c9e:	2308      	moveq	r3, #8
 8005ca0:	2100      	movs	r1, #0
 8005ca2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005ca6:	6866      	ldr	r6, [r4, #4]
 8005ca8:	60a6      	str	r6, [r4, #8]
 8005caa:	2e00      	cmp	r6, #0
 8005cac:	db05      	blt.n	8005cba <_printf_i+0x10e>
 8005cae:	6821      	ldr	r1, [r4, #0]
 8005cb0:	432e      	orrs	r6, r5
 8005cb2:	f021 0104 	bic.w	r1, r1, #4
 8005cb6:	6021      	str	r1, [r4, #0]
 8005cb8:	d04b      	beq.n	8005d52 <_printf_i+0x1a6>
 8005cba:	4616      	mov	r6, r2
 8005cbc:	fbb5 f1f3 	udiv	r1, r5, r3
 8005cc0:	fb03 5711 	mls	r7, r3, r1, r5
 8005cc4:	5dc7      	ldrb	r7, [r0, r7]
 8005cc6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005cca:	462f      	mov	r7, r5
 8005ccc:	42bb      	cmp	r3, r7
 8005cce:	460d      	mov	r5, r1
 8005cd0:	d9f4      	bls.n	8005cbc <_printf_i+0x110>
 8005cd2:	2b08      	cmp	r3, #8
 8005cd4:	d10b      	bne.n	8005cee <_printf_i+0x142>
 8005cd6:	6823      	ldr	r3, [r4, #0]
 8005cd8:	07df      	lsls	r7, r3, #31
 8005cda:	d508      	bpl.n	8005cee <_printf_i+0x142>
 8005cdc:	6923      	ldr	r3, [r4, #16]
 8005cde:	6861      	ldr	r1, [r4, #4]
 8005ce0:	4299      	cmp	r1, r3
 8005ce2:	bfde      	ittt	le
 8005ce4:	2330      	movle	r3, #48	@ 0x30
 8005ce6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005cea:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005cee:	1b92      	subs	r2, r2, r6
 8005cf0:	6122      	str	r2, [r4, #16]
 8005cf2:	f8cd a000 	str.w	sl, [sp]
 8005cf6:	464b      	mov	r3, r9
 8005cf8:	aa03      	add	r2, sp, #12
 8005cfa:	4621      	mov	r1, r4
 8005cfc:	4640      	mov	r0, r8
 8005cfe:	f7ff fee7 	bl	8005ad0 <_printf_common>
 8005d02:	3001      	adds	r0, #1
 8005d04:	d14a      	bne.n	8005d9c <_printf_i+0x1f0>
 8005d06:	f04f 30ff 	mov.w	r0, #4294967295
 8005d0a:	b004      	add	sp, #16
 8005d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d10:	6823      	ldr	r3, [r4, #0]
 8005d12:	f043 0320 	orr.w	r3, r3, #32
 8005d16:	6023      	str	r3, [r4, #0]
 8005d18:	4832      	ldr	r0, [pc, #200]	@ (8005de4 <_printf_i+0x238>)
 8005d1a:	2778      	movs	r7, #120	@ 0x78
 8005d1c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d20:	6823      	ldr	r3, [r4, #0]
 8005d22:	6831      	ldr	r1, [r6, #0]
 8005d24:	061f      	lsls	r7, r3, #24
 8005d26:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d2a:	d402      	bmi.n	8005d32 <_printf_i+0x186>
 8005d2c:	065f      	lsls	r7, r3, #25
 8005d2e:	bf48      	it	mi
 8005d30:	b2ad      	uxthmi	r5, r5
 8005d32:	6031      	str	r1, [r6, #0]
 8005d34:	07d9      	lsls	r1, r3, #31
 8005d36:	bf44      	itt	mi
 8005d38:	f043 0320 	orrmi.w	r3, r3, #32
 8005d3c:	6023      	strmi	r3, [r4, #0]
 8005d3e:	b11d      	cbz	r5, 8005d48 <_printf_i+0x19c>
 8005d40:	2310      	movs	r3, #16
 8005d42:	e7ad      	b.n	8005ca0 <_printf_i+0xf4>
 8005d44:	4826      	ldr	r0, [pc, #152]	@ (8005de0 <_printf_i+0x234>)
 8005d46:	e7e9      	b.n	8005d1c <_printf_i+0x170>
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	f023 0320 	bic.w	r3, r3, #32
 8005d4e:	6023      	str	r3, [r4, #0]
 8005d50:	e7f6      	b.n	8005d40 <_printf_i+0x194>
 8005d52:	4616      	mov	r6, r2
 8005d54:	e7bd      	b.n	8005cd2 <_printf_i+0x126>
 8005d56:	6833      	ldr	r3, [r6, #0]
 8005d58:	6825      	ldr	r5, [r4, #0]
 8005d5a:	6961      	ldr	r1, [r4, #20]
 8005d5c:	1d18      	adds	r0, r3, #4
 8005d5e:	6030      	str	r0, [r6, #0]
 8005d60:	062e      	lsls	r6, r5, #24
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	d501      	bpl.n	8005d6a <_printf_i+0x1be>
 8005d66:	6019      	str	r1, [r3, #0]
 8005d68:	e002      	b.n	8005d70 <_printf_i+0x1c4>
 8005d6a:	0668      	lsls	r0, r5, #25
 8005d6c:	d5fb      	bpl.n	8005d66 <_printf_i+0x1ba>
 8005d6e:	8019      	strh	r1, [r3, #0]
 8005d70:	2300      	movs	r3, #0
 8005d72:	6123      	str	r3, [r4, #16]
 8005d74:	4616      	mov	r6, r2
 8005d76:	e7bc      	b.n	8005cf2 <_printf_i+0x146>
 8005d78:	6833      	ldr	r3, [r6, #0]
 8005d7a:	1d1a      	adds	r2, r3, #4
 8005d7c:	6032      	str	r2, [r6, #0]
 8005d7e:	681e      	ldr	r6, [r3, #0]
 8005d80:	6862      	ldr	r2, [r4, #4]
 8005d82:	2100      	movs	r1, #0
 8005d84:	4630      	mov	r0, r6
 8005d86:	f7fa fa2b 	bl	80001e0 <memchr>
 8005d8a:	b108      	cbz	r0, 8005d90 <_printf_i+0x1e4>
 8005d8c:	1b80      	subs	r0, r0, r6
 8005d8e:	6060      	str	r0, [r4, #4]
 8005d90:	6863      	ldr	r3, [r4, #4]
 8005d92:	6123      	str	r3, [r4, #16]
 8005d94:	2300      	movs	r3, #0
 8005d96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d9a:	e7aa      	b.n	8005cf2 <_printf_i+0x146>
 8005d9c:	6923      	ldr	r3, [r4, #16]
 8005d9e:	4632      	mov	r2, r6
 8005da0:	4649      	mov	r1, r9
 8005da2:	4640      	mov	r0, r8
 8005da4:	47d0      	blx	sl
 8005da6:	3001      	adds	r0, #1
 8005da8:	d0ad      	beq.n	8005d06 <_printf_i+0x15a>
 8005daa:	6823      	ldr	r3, [r4, #0]
 8005dac:	079b      	lsls	r3, r3, #30
 8005dae:	d413      	bmi.n	8005dd8 <_printf_i+0x22c>
 8005db0:	68e0      	ldr	r0, [r4, #12]
 8005db2:	9b03      	ldr	r3, [sp, #12]
 8005db4:	4298      	cmp	r0, r3
 8005db6:	bfb8      	it	lt
 8005db8:	4618      	movlt	r0, r3
 8005dba:	e7a6      	b.n	8005d0a <_printf_i+0x15e>
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	4632      	mov	r2, r6
 8005dc0:	4649      	mov	r1, r9
 8005dc2:	4640      	mov	r0, r8
 8005dc4:	47d0      	blx	sl
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	d09d      	beq.n	8005d06 <_printf_i+0x15a>
 8005dca:	3501      	adds	r5, #1
 8005dcc:	68e3      	ldr	r3, [r4, #12]
 8005dce:	9903      	ldr	r1, [sp, #12]
 8005dd0:	1a5b      	subs	r3, r3, r1
 8005dd2:	42ab      	cmp	r3, r5
 8005dd4:	dcf2      	bgt.n	8005dbc <_printf_i+0x210>
 8005dd6:	e7eb      	b.n	8005db0 <_printf_i+0x204>
 8005dd8:	2500      	movs	r5, #0
 8005dda:	f104 0619 	add.w	r6, r4, #25
 8005dde:	e7f5      	b.n	8005dcc <_printf_i+0x220>
 8005de0:	080061f8 	.word	0x080061f8
 8005de4:	08006209 	.word	0x08006209

08005de8 <__swbuf_r>:
 8005de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dea:	460e      	mov	r6, r1
 8005dec:	4614      	mov	r4, r2
 8005dee:	4605      	mov	r5, r0
 8005df0:	b118      	cbz	r0, 8005dfa <__swbuf_r+0x12>
 8005df2:	6a03      	ldr	r3, [r0, #32]
 8005df4:	b90b      	cbnz	r3, 8005dfa <__swbuf_r+0x12>
 8005df6:	f7ff fa41 	bl	800527c <__sinit>
 8005dfa:	69a3      	ldr	r3, [r4, #24]
 8005dfc:	60a3      	str	r3, [r4, #8]
 8005dfe:	89a3      	ldrh	r3, [r4, #12]
 8005e00:	071a      	lsls	r2, r3, #28
 8005e02:	d501      	bpl.n	8005e08 <__swbuf_r+0x20>
 8005e04:	6923      	ldr	r3, [r4, #16]
 8005e06:	b943      	cbnz	r3, 8005e1a <__swbuf_r+0x32>
 8005e08:	4621      	mov	r1, r4
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	f000 f82a 	bl	8005e64 <__swsetup_r>
 8005e10:	b118      	cbz	r0, 8005e1a <__swbuf_r+0x32>
 8005e12:	f04f 37ff 	mov.w	r7, #4294967295
 8005e16:	4638      	mov	r0, r7
 8005e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e1a:	6823      	ldr	r3, [r4, #0]
 8005e1c:	6922      	ldr	r2, [r4, #16]
 8005e1e:	1a98      	subs	r0, r3, r2
 8005e20:	6963      	ldr	r3, [r4, #20]
 8005e22:	b2f6      	uxtb	r6, r6
 8005e24:	4283      	cmp	r3, r0
 8005e26:	4637      	mov	r7, r6
 8005e28:	dc05      	bgt.n	8005e36 <__swbuf_r+0x4e>
 8005e2a:	4621      	mov	r1, r4
 8005e2c:	4628      	mov	r0, r5
 8005e2e:	f7ff fcbd 	bl	80057ac <_fflush_r>
 8005e32:	2800      	cmp	r0, #0
 8005e34:	d1ed      	bne.n	8005e12 <__swbuf_r+0x2a>
 8005e36:	68a3      	ldr	r3, [r4, #8]
 8005e38:	3b01      	subs	r3, #1
 8005e3a:	60a3      	str	r3, [r4, #8]
 8005e3c:	6823      	ldr	r3, [r4, #0]
 8005e3e:	1c5a      	adds	r2, r3, #1
 8005e40:	6022      	str	r2, [r4, #0]
 8005e42:	701e      	strb	r6, [r3, #0]
 8005e44:	6962      	ldr	r2, [r4, #20]
 8005e46:	1c43      	adds	r3, r0, #1
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d004      	beq.n	8005e56 <__swbuf_r+0x6e>
 8005e4c:	89a3      	ldrh	r3, [r4, #12]
 8005e4e:	07db      	lsls	r3, r3, #31
 8005e50:	d5e1      	bpl.n	8005e16 <__swbuf_r+0x2e>
 8005e52:	2e0a      	cmp	r6, #10
 8005e54:	d1df      	bne.n	8005e16 <__swbuf_r+0x2e>
 8005e56:	4621      	mov	r1, r4
 8005e58:	4628      	mov	r0, r5
 8005e5a:	f7ff fca7 	bl	80057ac <_fflush_r>
 8005e5e:	2800      	cmp	r0, #0
 8005e60:	d0d9      	beq.n	8005e16 <__swbuf_r+0x2e>
 8005e62:	e7d6      	b.n	8005e12 <__swbuf_r+0x2a>

08005e64 <__swsetup_r>:
 8005e64:	b538      	push	{r3, r4, r5, lr}
 8005e66:	4b29      	ldr	r3, [pc, #164]	@ (8005f0c <__swsetup_r+0xa8>)
 8005e68:	4605      	mov	r5, r0
 8005e6a:	6818      	ldr	r0, [r3, #0]
 8005e6c:	460c      	mov	r4, r1
 8005e6e:	b118      	cbz	r0, 8005e78 <__swsetup_r+0x14>
 8005e70:	6a03      	ldr	r3, [r0, #32]
 8005e72:	b90b      	cbnz	r3, 8005e78 <__swsetup_r+0x14>
 8005e74:	f7ff fa02 	bl	800527c <__sinit>
 8005e78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e7c:	0719      	lsls	r1, r3, #28
 8005e7e:	d422      	bmi.n	8005ec6 <__swsetup_r+0x62>
 8005e80:	06da      	lsls	r2, r3, #27
 8005e82:	d407      	bmi.n	8005e94 <__swsetup_r+0x30>
 8005e84:	2209      	movs	r2, #9
 8005e86:	602a      	str	r2, [r5, #0]
 8005e88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e8c:	81a3      	strh	r3, [r4, #12]
 8005e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e92:	e033      	b.n	8005efc <__swsetup_r+0x98>
 8005e94:	0758      	lsls	r0, r3, #29
 8005e96:	d512      	bpl.n	8005ebe <__swsetup_r+0x5a>
 8005e98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e9a:	b141      	cbz	r1, 8005eae <__swsetup_r+0x4a>
 8005e9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ea0:	4299      	cmp	r1, r3
 8005ea2:	d002      	beq.n	8005eaa <__swsetup_r+0x46>
 8005ea4:	4628      	mov	r0, r5
 8005ea6:	f7ff fafd 	bl	80054a4 <_free_r>
 8005eaa:	2300      	movs	r3, #0
 8005eac:	6363      	str	r3, [r4, #52]	@ 0x34
 8005eae:	89a3      	ldrh	r3, [r4, #12]
 8005eb0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005eb4:	81a3      	strh	r3, [r4, #12]
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	6063      	str	r3, [r4, #4]
 8005eba:	6923      	ldr	r3, [r4, #16]
 8005ebc:	6023      	str	r3, [r4, #0]
 8005ebe:	89a3      	ldrh	r3, [r4, #12]
 8005ec0:	f043 0308 	orr.w	r3, r3, #8
 8005ec4:	81a3      	strh	r3, [r4, #12]
 8005ec6:	6923      	ldr	r3, [r4, #16]
 8005ec8:	b94b      	cbnz	r3, 8005ede <__swsetup_r+0x7a>
 8005eca:	89a3      	ldrh	r3, [r4, #12]
 8005ecc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005ed0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ed4:	d003      	beq.n	8005ede <__swsetup_r+0x7a>
 8005ed6:	4621      	mov	r1, r4
 8005ed8:	4628      	mov	r0, r5
 8005eda:	f000 f883 	bl	8005fe4 <__smakebuf_r>
 8005ede:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ee2:	f013 0201 	ands.w	r2, r3, #1
 8005ee6:	d00a      	beq.n	8005efe <__swsetup_r+0x9a>
 8005ee8:	2200      	movs	r2, #0
 8005eea:	60a2      	str	r2, [r4, #8]
 8005eec:	6962      	ldr	r2, [r4, #20]
 8005eee:	4252      	negs	r2, r2
 8005ef0:	61a2      	str	r2, [r4, #24]
 8005ef2:	6922      	ldr	r2, [r4, #16]
 8005ef4:	b942      	cbnz	r2, 8005f08 <__swsetup_r+0xa4>
 8005ef6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005efa:	d1c5      	bne.n	8005e88 <__swsetup_r+0x24>
 8005efc:	bd38      	pop	{r3, r4, r5, pc}
 8005efe:	0799      	lsls	r1, r3, #30
 8005f00:	bf58      	it	pl
 8005f02:	6962      	ldrpl	r2, [r4, #20]
 8005f04:	60a2      	str	r2, [r4, #8]
 8005f06:	e7f4      	b.n	8005ef2 <__swsetup_r+0x8e>
 8005f08:	2000      	movs	r0, #0
 8005f0a:	e7f7      	b.n	8005efc <__swsetup_r+0x98>
 8005f0c:	20000024 	.word	0x20000024

08005f10 <_raise_r>:
 8005f10:	291f      	cmp	r1, #31
 8005f12:	b538      	push	{r3, r4, r5, lr}
 8005f14:	4605      	mov	r5, r0
 8005f16:	460c      	mov	r4, r1
 8005f18:	d904      	bls.n	8005f24 <_raise_r+0x14>
 8005f1a:	2316      	movs	r3, #22
 8005f1c:	6003      	str	r3, [r0, #0]
 8005f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f22:	bd38      	pop	{r3, r4, r5, pc}
 8005f24:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005f26:	b112      	cbz	r2, 8005f2e <_raise_r+0x1e>
 8005f28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005f2c:	b94b      	cbnz	r3, 8005f42 <_raise_r+0x32>
 8005f2e:	4628      	mov	r0, r5
 8005f30:	f000 f830 	bl	8005f94 <_getpid_r>
 8005f34:	4622      	mov	r2, r4
 8005f36:	4601      	mov	r1, r0
 8005f38:	4628      	mov	r0, r5
 8005f3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f3e:	f000 b817 	b.w	8005f70 <_kill_r>
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d00a      	beq.n	8005f5c <_raise_r+0x4c>
 8005f46:	1c59      	adds	r1, r3, #1
 8005f48:	d103      	bne.n	8005f52 <_raise_r+0x42>
 8005f4a:	2316      	movs	r3, #22
 8005f4c:	6003      	str	r3, [r0, #0]
 8005f4e:	2001      	movs	r0, #1
 8005f50:	e7e7      	b.n	8005f22 <_raise_r+0x12>
 8005f52:	2100      	movs	r1, #0
 8005f54:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005f58:	4620      	mov	r0, r4
 8005f5a:	4798      	blx	r3
 8005f5c:	2000      	movs	r0, #0
 8005f5e:	e7e0      	b.n	8005f22 <_raise_r+0x12>

08005f60 <raise>:
 8005f60:	4b02      	ldr	r3, [pc, #8]	@ (8005f6c <raise+0xc>)
 8005f62:	4601      	mov	r1, r0
 8005f64:	6818      	ldr	r0, [r3, #0]
 8005f66:	f7ff bfd3 	b.w	8005f10 <_raise_r>
 8005f6a:	bf00      	nop
 8005f6c:	20000024 	.word	0x20000024

08005f70 <_kill_r>:
 8005f70:	b538      	push	{r3, r4, r5, lr}
 8005f72:	4d07      	ldr	r5, [pc, #28]	@ (8005f90 <_kill_r+0x20>)
 8005f74:	2300      	movs	r3, #0
 8005f76:	4604      	mov	r4, r0
 8005f78:	4608      	mov	r0, r1
 8005f7a:	4611      	mov	r1, r2
 8005f7c:	602b      	str	r3, [r5, #0]
 8005f7e:	f7fb fd82 	bl	8001a86 <_kill>
 8005f82:	1c43      	adds	r3, r0, #1
 8005f84:	d102      	bne.n	8005f8c <_kill_r+0x1c>
 8005f86:	682b      	ldr	r3, [r5, #0]
 8005f88:	b103      	cbz	r3, 8005f8c <_kill_r+0x1c>
 8005f8a:	6023      	str	r3, [r4, #0]
 8005f8c:	bd38      	pop	{r3, r4, r5, pc}
 8005f8e:	bf00      	nop
 8005f90:	20000350 	.word	0x20000350

08005f94 <_getpid_r>:
 8005f94:	f7fb bd6f 	b.w	8001a76 <_getpid>

08005f98 <__swhatbuf_r>:
 8005f98:	b570      	push	{r4, r5, r6, lr}
 8005f9a:	460c      	mov	r4, r1
 8005f9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fa0:	2900      	cmp	r1, #0
 8005fa2:	b096      	sub	sp, #88	@ 0x58
 8005fa4:	4615      	mov	r5, r2
 8005fa6:	461e      	mov	r6, r3
 8005fa8:	da0d      	bge.n	8005fc6 <__swhatbuf_r+0x2e>
 8005faa:	89a3      	ldrh	r3, [r4, #12]
 8005fac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005fb0:	f04f 0100 	mov.w	r1, #0
 8005fb4:	bf14      	ite	ne
 8005fb6:	2340      	movne	r3, #64	@ 0x40
 8005fb8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005fbc:	2000      	movs	r0, #0
 8005fbe:	6031      	str	r1, [r6, #0]
 8005fc0:	602b      	str	r3, [r5, #0]
 8005fc2:	b016      	add	sp, #88	@ 0x58
 8005fc4:	bd70      	pop	{r4, r5, r6, pc}
 8005fc6:	466a      	mov	r2, sp
 8005fc8:	f000 f848 	bl	800605c <_fstat_r>
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	dbec      	blt.n	8005faa <__swhatbuf_r+0x12>
 8005fd0:	9901      	ldr	r1, [sp, #4]
 8005fd2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005fd6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005fda:	4259      	negs	r1, r3
 8005fdc:	4159      	adcs	r1, r3
 8005fde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005fe2:	e7eb      	b.n	8005fbc <__swhatbuf_r+0x24>

08005fe4 <__smakebuf_r>:
 8005fe4:	898b      	ldrh	r3, [r1, #12]
 8005fe6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fe8:	079d      	lsls	r5, r3, #30
 8005fea:	4606      	mov	r6, r0
 8005fec:	460c      	mov	r4, r1
 8005fee:	d507      	bpl.n	8006000 <__smakebuf_r+0x1c>
 8005ff0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005ff4:	6023      	str	r3, [r4, #0]
 8005ff6:	6123      	str	r3, [r4, #16]
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	6163      	str	r3, [r4, #20]
 8005ffc:	b003      	add	sp, #12
 8005ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006000:	ab01      	add	r3, sp, #4
 8006002:	466a      	mov	r2, sp
 8006004:	f7ff ffc8 	bl	8005f98 <__swhatbuf_r>
 8006008:	9f00      	ldr	r7, [sp, #0]
 800600a:	4605      	mov	r5, r0
 800600c:	4639      	mov	r1, r7
 800600e:	4630      	mov	r0, r6
 8006010:	f7ff fabc 	bl	800558c <_malloc_r>
 8006014:	b948      	cbnz	r0, 800602a <__smakebuf_r+0x46>
 8006016:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800601a:	059a      	lsls	r2, r3, #22
 800601c:	d4ee      	bmi.n	8005ffc <__smakebuf_r+0x18>
 800601e:	f023 0303 	bic.w	r3, r3, #3
 8006022:	f043 0302 	orr.w	r3, r3, #2
 8006026:	81a3      	strh	r3, [r4, #12]
 8006028:	e7e2      	b.n	8005ff0 <__smakebuf_r+0xc>
 800602a:	89a3      	ldrh	r3, [r4, #12]
 800602c:	6020      	str	r0, [r4, #0]
 800602e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006032:	81a3      	strh	r3, [r4, #12]
 8006034:	9b01      	ldr	r3, [sp, #4]
 8006036:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800603a:	b15b      	cbz	r3, 8006054 <__smakebuf_r+0x70>
 800603c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006040:	4630      	mov	r0, r6
 8006042:	f000 f81d 	bl	8006080 <_isatty_r>
 8006046:	b128      	cbz	r0, 8006054 <__smakebuf_r+0x70>
 8006048:	89a3      	ldrh	r3, [r4, #12]
 800604a:	f023 0303 	bic.w	r3, r3, #3
 800604e:	f043 0301 	orr.w	r3, r3, #1
 8006052:	81a3      	strh	r3, [r4, #12]
 8006054:	89a3      	ldrh	r3, [r4, #12]
 8006056:	431d      	orrs	r5, r3
 8006058:	81a5      	strh	r5, [r4, #12]
 800605a:	e7cf      	b.n	8005ffc <__smakebuf_r+0x18>

0800605c <_fstat_r>:
 800605c:	b538      	push	{r3, r4, r5, lr}
 800605e:	4d07      	ldr	r5, [pc, #28]	@ (800607c <_fstat_r+0x20>)
 8006060:	2300      	movs	r3, #0
 8006062:	4604      	mov	r4, r0
 8006064:	4608      	mov	r0, r1
 8006066:	4611      	mov	r1, r2
 8006068:	602b      	str	r3, [r5, #0]
 800606a:	f7fb fd6c 	bl	8001b46 <_fstat>
 800606e:	1c43      	adds	r3, r0, #1
 8006070:	d102      	bne.n	8006078 <_fstat_r+0x1c>
 8006072:	682b      	ldr	r3, [r5, #0]
 8006074:	b103      	cbz	r3, 8006078 <_fstat_r+0x1c>
 8006076:	6023      	str	r3, [r4, #0]
 8006078:	bd38      	pop	{r3, r4, r5, pc}
 800607a:	bf00      	nop
 800607c:	20000350 	.word	0x20000350

08006080 <_isatty_r>:
 8006080:	b538      	push	{r3, r4, r5, lr}
 8006082:	4d06      	ldr	r5, [pc, #24]	@ (800609c <_isatty_r+0x1c>)
 8006084:	2300      	movs	r3, #0
 8006086:	4604      	mov	r4, r0
 8006088:	4608      	mov	r0, r1
 800608a:	602b      	str	r3, [r5, #0]
 800608c:	f7fb fd6b 	bl	8001b66 <_isatty>
 8006090:	1c43      	adds	r3, r0, #1
 8006092:	d102      	bne.n	800609a <_isatty_r+0x1a>
 8006094:	682b      	ldr	r3, [r5, #0]
 8006096:	b103      	cbz	r3, 800609a <_isatty_r+0x1a>
 8006098:	6023      	str	r3, [r4, #0]
 800609a:	bd38      	pop	{r3, r4, r5, pc}
 800609c:	20000350 	.word	0x20000350

080060a0 <_init>:
 80060a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060a2:	bf00      	nop
 80060a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060a6:	bc08      	pop	{r3}
 80060a8:	469e      	mov	lr, r3
 80060aa:	4770      	bx	lr

080060ac <_fini>:
 80060ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ae:	bf00      	nop
 80060b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060b2:	bc08      	pop	{r3}
 80060b4:	469e      	mov	lr, r3
 80060b6:	4770      	bx	lr
