net,length_um
clknet_2_1_0_clk,1183.47
clknet_2_0_0_clk,1179.16
clknet_2_3_0_clk,1091.88
clknet_0_clk,1085.88
clknet_2_2_0_clk,1078.57
clk,838.58
_08450_,645.05
_21293_,636.68
_21417_,607.86
_16947_,607.79
_21305_,594.78
_18638_,587.17
_13185_,576.76
_23351_,574.13
_08790_,573.755
_17068_,572.53
_21187_,564.92
_21432_,564.29
_08412_,562.52
_17052_,562.515
_16567_,557.245
_23010_,556.6
_06369_,555.88
_22414_,554.875
_17177_,554.635
_23393_,554.46
_07322_,553.595
_20255_,553.22
_07716_,550.13
_19140_,547.01
_21357_,539.225
_18180_,529.065
_19022_,527.94
_17066_,525.145
_19214_,524.54
_18227_,521.69
_21414_,520.845
_23160_,517.45
_21358_,513.11
_17183_,508.58
_12296_,502.38
net1552,501.515
_08433_,500.59
_19194_,496.325
_07176_,495.83
_24396_,495.73
_16950_,495.35
_23263_,492.92
_19248_,491.595
_08952_,491.13
_08938_,486.395
_23276_,484.71
_19126_,479.17
_17118_,476.55
_08973_,476.36
_08402_,473.59
_23387_,464.72
_23168_,460.63
_06915_,459.135
_07935_,459.01
_19249_,457.675
_06312_,455.985
_08422_,455.15
_07872_,453.58
_23401_,452.6
net1554,452.06
net1519,451.92
_11099_,450.75
_06315_,450.37
_19032_,448.83
_23163_,448.11
net1518,447.74
_19245_,447
net1524,445.97
_25254_,442.59
_22422_,441.17
_08793_,440.1
_24835_,438.88
_21356_,437.635
_23332_,437.425
_08947_,436.93
_08405_,434.03
_08419_,433.065
net1556,431.985
_21362_,431.45
_19257_,430.53
_08939_,429.9
net1544,429.22
_20023_,428.19
_07936_,427.12
_16957_,426.905
net1586,426.02
_08401_,425.455
_07329_,423.49
_18188_,421.93
_21196_,420.76
_19206_,419.69
_08943_,419.205
_25852_,416.5
net351,416.49
_17115_,416.06
_10939_,414.49
net1531,411.03
_20258_,410.61
_26465_,410.15
_12518_,409.825
net1543,408.935
net1587,407.24
_25863_,406.75
net814,401.78
net1739,401.67
net1457,400.48
_23326_,397.585
_07066_,397.28
_16472_,396.92
_07690_,396.555
net1588,395.68
_12356_,394.96
net878,394.63
_24393_,394.12
_07882_,393.41
net629,391.18
_11098_,390.24
net889,389.73
net623,387.52
_07142_,386.51
_12209_,385.645
_07330_,385.435
clknet_6_9_0_clk,385.17
_22423_,384.44
_11807_,383.875
_07067_,383.87
_07859_,383.2
net1502,382.38
_25224_,382.18
net1747,381.92
net839,381.68
net1256,381.54
net681,379.86
net558,377.59
_19125_,377.29
_07326_,376.67
net742,376.22
_18183_,375.37
_08409_,374.94
_11262_,374.47
net1474,374
net1180,373.02
_08230_,372.76
net352,372.21
_26462_,372.155
net787,371.75
_23379_,371.435
_16074_,371.305
net1925,370.31
clknet_6_15_0_clk,370.3
net833,368.93
_10822_,368.82
net680,368.74
net1805,368.14
_25875_,367.965
net1389,366.42
_13476_,366.38
_13057_,366.26
_26459_,366.24
net1737,365.75
net994,364.51
net1471,364.35
net1795,362.8
net462,361.97
net1494,361.34
net1506,359.57
_09805_,359.175
net738,359.125
net1804,358.54
_11548_,357.71
net1158,357.63
net592,357.46
_26460_,356.58
_25247_,356.49
net1885,356.285
net1465,354.585
net978,353.14
_13980_,352.35
_08257_,352.34
_25874_,352.34
net500,351.41
_11418_,351.11
net1797,351
_07072_,350.65
_07395_,350.51
clknet_6_1_0_clk,349.8
net1204,348.81
clknet_6_2_0_clk,348.73
net1883,348.65
_21027_,348.52
net1352,348.5
net700,348.04
_23262_,347.41
_11677_,347.39
net670,346.99
net1801,346.89
net1193,345.67
net1092,345.56
net896,345.38
net1443,344.47
net888,343.87
clknet_6_30_0_clk,343.82
_24511_,343.8
_21292_,343.66
net854,343.2
net1098,343.1
net1501,342.97
_16751_,342.8
clknet_6_11_0_clk,342.67
net1083,342.47
net1517,342.18
_13790_,342.16
net631,340.585
net983,339.95
net1211,339.94
net1510,339.63
_17051_,339.46
net360,338.94
net1250,338.81
net1360,338.15
net1743,338.05
net877,337.88
clknet_6_29_0_clk,337.3
net817,336.48
_25854_,335.46
net1446,335.12
_24398_,334.9
_12493_,334.77
clknet_6_31_0_clk,334.75
net1400,334.205
net1653,334.18
_17168_,333.68
_09021_,333.5
net811,333.25
_08474_,332.85
net745,332.02
_10877_,332
net1841,331.98
net666,331.7
_23167_,331.61
net1844,330.56
net1244,329.88
net646,329.81
net1712,329.77
net1553,329.71
net956,329.31
_20986_,328.875
net313,328.655
net1730,328.5
net714,328.44
net1007,327.99
_11417_,327.97
_12820_,327.91
net1183,327.54
_12333_,327.47
_07403_,327.25
net1764,327.12
net1441,326.86
_12375_,326.81
net1091,325.92
net1102,325.91
net845,325.76
net1096,325.55
_16752_,325.25
_22993_,325.04
_13058_,324.995
net1791,324.71
net1101,324.64
_11808_,324.38
net1080,324.28
net1658,324.13
net1650,324.01
net1201,323.68
net913,323.35
net637,322.84
net1454,322.4
net588,322.28
_17229_,321.465
_07170_,321.06
net1654,320.09
net1064,320.01
net1058,319.94
net1039,319.87
net1200,319.43
_12455_,319.34
net1812,319.31
net1088,319.12
_18907_,318.99
net356,318.8
net719,318.72
net881,318.59
net544,318.52
net1271,318.31
net1279,317.84
net1792,317.35
net1081,317.29
_12063_,317.265
_09992_,317.25
_12576_,316.88
net1374,316.85
_07861_,316.66
_18259_,316.335
net1185,316.32
_06863_,316.09
net1807,316.06
net1173,315.98
net727,315.51
_10809_,315.09
net1249,314.65
_12535_,314.55
_10036_,314.05
net755,314
_20328_,313.76
net1010,313.75
_16296_,313.64
_19031_,313.56
net653,313.32
net642,313.2
clknet_6_4_0_clk,313.08
net1707,312.92
net1181,312.72
net1741,312.32
_11242_,312.24
net1109,311.67
net1892,311.58
net1924,311.42
_27082_,311.4
net473,311.15
net453,311.135
clknet_6_18_0_clk,310.13
_19188_,309.69
_07946_,309.65
_25878_,309.605
net1348,309.59
net1194,309.58
net601,309.53
net1819,309.32
net1085,309.16
_09948_,309.08
net1760,309.08
net1361,309.01
net314,308.94
net1257,308.92
net1239,308.81
net1722,308.44
net1727,307.8
net1004,307.79
net769,306.84
_25807_,306.82
net641,306.76
net1852,306.71
net906,306.58
net1525,306.54
net1221,306.08
_26503_,305.865
net837,305.38
net1537,305.04
net1751,305
_10856_,304.83
_11549_,304.45
net1376,304.3
net1236,304.11
net1417,304.09
net1811,303.86
net1717,303.77
net1293,303.62
net1930,303.585
net1330,303.545
net1460,303.16
net1691,302.52
net1226,301.99
_12281_,301.94
net668,301.73
net778,301.31
net1225,301.16
net1291,301.05
_20260_,300.93
net803,299.925
_12941_,299.92
net1547,299.5
net1357,299.16
net472,299.11
_18864_,299.1
net1206,298.84
clknet_6_42_0_clk,298.68
_10433_,298.58
net1118,298.21
net1832,297.94
net1913,297.755
_14379_,297.67
net1069,297.53
net1659,297.47
clknet_6_62_0_clk,297.13
net799,297.065
net1781,297.01
net710,296.98
net1231,296.92
_11317_,296.74
net1724,296.71
genblk6\[0\].PWM_b.pg1.clk,296.59
net1690,296.55
clknet_6_28_0_clk,296.5
net1362,296.49
net557,296.47
net1796,296.42
clknet_6_24_0_clk,295.65
net863,295.64
_07147_,295.405
net664,295.39
net1645,295.36
net1363,295.2
_11058_,295.1
net1214,294.98
net763,294.87
net773,294.8
clknet_6_25_0_clk,294.69
_26458_,294.63
net1220,294.58
net1732,294.22
net770,294.02
_09013_,293.95
net1857,293.93
net1047,293.87
net957,293.61
_11351_,293.18
net782,292.9
net1477,292.735
net378,292.39
_07116_,292.23
net479,292.08
net1134,292.08
net1870,291.98
clknet_6_39_0_clk,291.94
_21195_,291.92
net1911,291.475
net1837,291.29
_14585_,291.09
net1061,291.09
net1149,290.99
_17195_,290.98
_25841_,290.755
net661,290.74
net1520,290.54
net1704,290.52
net1439,290.47
_06335_,290.28
net1458,290.24
_19138_,290.22
net730,290.17
net762,290.02
net545,289.98
net1698,289.88
net1115,289.55
_10265_,289.26
net806,289.25
net376,289.2
_23752_,288.37
net626,287.62
_12282_,287.465
net1272,287.45
_26451_,287.43
net1899,287.245
_20807_,287.22
_21791_,286.935
net1546,286.87
_23485_,286.79
net1903,286.66
net548,286.63
net1918,286.56
net1255,286.09
net1066,286
clknet_6_58_0_clk,285.94
net861,285.88
net925,285.85
net528,285.51
net1342,285.47
net929,285
_20676_,284.84
_10819_,284.715
net847,284.62
net886,284.05
net1694,283.74
net843,283.7
net524,283.67
net1725,283.58
_18522_,283.55
_12413_,283.34
net1407,283.29
net1907,283.265
net771,283.14
net1212,283.06
_11277_,283.05
net1164,282.83
_08482_,282.77
clknet_6_19_0_clk,282.52
net1916,282.345
net649,281.61
net1349,281.48
_23324_,281.38
net1347,281.35
net1282,281.28
net939,280.82
net1023,280.82
net858,280.55
_16872_,280.49
net883,280.48
_10783_,280.47
net1495,280.36
_17218_,280.35
net1847,280.05
_10875_,279.845
net1288,279.47
net712,279.31
net1111,279.14
net1478,279.12
_12046_,278.94
_21098_,278.86
clknet_6_13_0_clk,278.84
net1689,278.78
net1848,278.78
net1782,278.67
net612,278.63
_08946_,278.37
net474,278.3
net1073,278.07
clknet_6_22_0_clk,278.03
net1127,277.9
net657,277.82
net827,277.7
_23143_,277.63
_10884_,277.62
net1172,277.59
net1845,277.57
_16841_,277.555
net494,277.45
_16813_,277.44
_10388_,277.41
net905,276.57
net1394,276.37
net1769,276.37
net1169,276.29
net761,276.18
net1442,276.1
net1493,276.06
clknet_6_8_0_clk,275.82
net1438,275.71
_18179_,275.6
clknet_6_56_0_clk,275.51
net465,275.35
_21029_,275.04
net1302,274.86
_16835_,274.73
_19261_,274.57
net1309,274.53
net553,274.35
net1855,274.35
net943,274.28
_21352_,274.275
net851,274.1
_10353_,274.09
clknet_6_17_0_clk,274.02
net1828,273.86
_22429_,273.855
net1696,273.76
_13826_,273.74
net1153,273.74
net1430,273.72
_10348_,273.58
net953,273.52
_10690_,273.39
net1803,273.38
net476,273.04
net1290,272.98
net659,272.9
net1333,272.88
net1095,272.85
net1928,272.54
net1905,272.205
net824,271.88
clknet_6_55_0_clk,271.48
net1785,271.46
net1768,271.39
_18523_,271.38
_16875_,271.34
net1749,271.01
net1308,270.86
net1499,270.68
net1386,270.62
_11074_,270.5
net1021,270.22
net797,270.16
net620,270.09
net1842,270.06
net1274,269.87
net1436,269.83
net1829,269.65
net801,269.59
_11946_,269.51
net1063,269.18
net1378,268.92
net618,268.72
_14198_,268.665
_10471_,268.65
net1100,268.57
net946,268.53
net698,268.36
net1823,268.12
net1705,268.02
net1286,267.88
net1382,267.53
clknet_6_23_0_clk,267.52
_10634_,267.19
net918,266.96
_07868_,266.94
net919,266.8
genblk4\[1\].I2C_b.o_scl,266.77
_12898_,266.745
clknet_6_6_0_clk,266.69
net1365,266.66
net369,266.58
_20336_,266.54
net973,266.46
net1876,266.355
clknet_6_51_0_clk,266.02
net1264,266.01
net609,265.75
net1070,265.73
net519,265.72
net1380,265.63
net1758,265.51
net781,265.22
net795,265.22
net638,265.09
net1413,265.09
net1397,265.07
net1932,264.985
net417,264.935
net1270,264.79
net830,264.51
net1770,264.37
_13756_,264.34
_12402_,264.32
net832,264.3
_15998_,264.26
_16956_,264.22
net1034,264.06
clknet_6_27_0_clk,264.055
net361,263.865
_17136_,263.72
net1541,263.58
net1161,263.25
net522,263.02
_12294_,262.92
net1346,262.89
net1020,262.7
net1414,262.67
clknet_6_5_0_clk,262.4
net1399,262.26
net916,262.01
net1175,261.94
net1497,261.88
net1703,261.88
_10956_,261.86
net1218,261.75
net844,261.55
_14772_,261.54
net605,261.34
net1086,261.13
net1411,261.12
net1233,261.11
net834,261.02
net367,261
net599,260.82
net1156,260.8
net671,260.75
net1292,260.67
net1012,260.54
_12097_,260.53
net815,260.4
_12136_,260.32
net908,260.26
_18910_,260.235
_12208_,260.07
net1301,260.02
net872,259.86
net1191,259.73
clknet_6_16_0_clk,259.72
net1766,259.71
net1258,259.66
net1826,259.56
net1298,259.55
net1142,259.46
net829,259.4
net1035,259.18
_19625_,259.01
net1114,258.83
_18821_,258.81
net1869,258.775
net1482,258.63
clknet_6_0_0_clk,258.53
net922,258.04
net1265,257.59
net536,257.57
_13080_,257.56
net785,257.47
net497,257.34
net480,257.23
_18824_,257.21
net1453,257.12
_16833_,257.06
net685,257.02
clknet_6_21_0_clk,256.9
net1089,256.87
net1243,256.68
net580,256.67
net586,256.58
net529,256.5
_27070_,256.435
net910,256.36
net1459,256.24
_10637_,256.2
net1094,256.18
net477,256.13
net989,255.84
_08762_,255.83
net1165,255.72
_22413_,255.71
net743,255.7
net634,255.65
net1834,255.63
net1488,255.61
net701,255.575
_26417_,255.53
net660,255.45
net1046,255.24
net1369,255.18
net1235,255.14
clknet_6_20_0_clk,255.04
net764,254.95
net1316,254.84
net520,254.56
net1735,254.49
net1709,254.38
net1287,254.22
net667,254.18
_18971_,253.675
_11020_,253.5
net1444,253.35
net1042,253.33
net1182,253.32
net1736,253.24
net809,253.11
net1198,252.9
net1470,252.82
net1276,252.75
net1817,252.64
net791,252.59
net604,252.57
net702,252.5
net838,252.39
net840,252.38
_20985_,252.3
_14398_,252.19
net1304,251.98
net1909,251.88
net1354,251.84
net1784,251.69
_10596_,251.545
net1133,251.47
net1143,251.43
_18528_,251.42
net1319,251.36
net1551,251.34
net1451,251.26
_23049_,251.24
net1822,251.24
net1432,251.16
net1396,251.15
net1508,251.02
_14551_,250.94
_10452_,250.91
net891,250.82
net944,250.79
_06276_,250.755
clknet_6_14_0_clk,250.68
_11678_,250.33
net675,250.24
net1715,250.24
net1121,250.12
net1371,250.11
net1710,249.79
_10027_,249.72
net1328,249.68
_22744_,249.64
net1285,249.48
net1040,249.47
net1251,249.32
net1060,249.28
_10515_,249.24
_18863_,249.14
net1481,249.12
net319,249.03
net1234,248.86
net1377,248.84
net920,248.83
net835,248.81
net452,248.755
net1762,248.69
net512,248.68
net1228,248.66
net1232,248.56
net1882,248.54
net306,248.51
net800,248.49
net1299,248.32
_10553_,248.26
net587,248.26
net1144,248.26
net1449,248.23
net1693,248.22
net1716,248.2
net568,248.14
net1017,248.01
net366,247.955
_12373_,247.905
net1373,247.6
net600,247.54
clknet_6_10_0_clk,247.54
net1146,247.46
net969,247.37
_12453_,247.36
net1511,247.19
net1322,247.08
net1409,246.88
net584,246.87
net1317,246.84
net1335,246.81
net1815,246.8
net1738,246.72
net478,246.7
net1223,246.47
net516,246.39
net682,246.12
clknet_6_43_0_clk,246.12
net1068,245.77
net1809,245.695
net961,245.68
net1651,245.67
net1033,245.27
net1160,245.27
net1186,245.25
net419,244.93
net1836,244.88
net1779,244.83
clknet_6_40_0_clk,244.76
_16221_,244.63
net1755,244.61
_20675_,244.52
net1431,244.52
net923,244.42
net1542,244.4
net774,244.28
_12565_,243.805
net985,243.72
net1192,243.64
net997,243.62
_10074_,243.6
net514,243.55
_10308_,243.52
net1427,243.22
net1336,243.1
net1464,243
net1207,242.98
clknet_6_7_0_clk,242.77
net349,242.465
net853,242.46
net1099,242.35
_12167_,242.34
net744,242.32
net937,242.26
net565,242.235
net980,242.03
net577,241.9
net1534,241.78
net1392,241.64
net1179,241.46
_12121_,241.365
net1324,241.34
net513,241.23
net606,241.05
net1323,241.03
net1462,240.94
net1163,240.82
_12251_,240.8
_12174_,240.72
_10547_,240.41
net1771,240.4
_15896_,240.33
net1824,240.3
_15487_,240.28
net302,240.23
net1880,240.2
net517,240.185
clknet_6_3_0_clk,239.9
net469,239.89
net1726,239.88
net915,239.84
_21107_,239.76
net1753,239.73
_12473_,239.72
net538,239.71
net1031,239.69
net589,239.65
net1131,239.58
net1025,239.48
net772,239.43
net885,239.36
net350,239.31
net819,239.26
net1266,239.2
net683,239.16
_15084_,239.04
net583,238.98
net783,238.88
net1252,238.76
net676,238.72
net1383,238.72
net1421,238.64
net1011,237.93
_12024_,237.595
net932,237.59
net1763,237.54
net842,237.38
net1699,237.37
net1147,237.36
net1024,237.35
net1814,237.26
net757,237.22
net1740,237.08
_12681_,236.94
net485,236.845
net1320,236.78
net1555,236.695
net1184,236.63
net1048,236.45
_11883_,236.325
net760,236.3
net1150,236
net850,235.7
net1788,235.59
_23089_,235.54
net931,235.48
net518,235.44
net559,235.32
net1341,235.185
net1062,235.02
net1269,235
net458,234.985
_22971_,234.98
net1337,234.98
net1137,234.88
net1401,234.84
net707,234.82
net1473,234.8
net1721,234.71
net1126,234.66
net650,234.44
net1104,234.32
net308,234.09
net1395,234
net1840,233.95
net1720,233.91
net499,233.84
net846,233.76
net1022,233.73
net1117,233.58
_09946_,233.54
_07095_,233.37
net1263,233.17
_22419_,233.11
net1598,233
net1790,232.98
net1390,232.88
net975,232.84
net1714,232.8
net561,232.7
net1027,232.7
net1416,232.69
_10137_,232.48
net955,232.3
net1504,232.25
net988,232.1
net656,232.06
net1368,232.02
_24733_,231.84
net706,231.73
net1733,231.72
net1075,231.67
net643,231.58
net1424,231.54
_07943_,231.52
net862,231.51
net542,231.42
net663,231.39
net868,231.35
net672,231.24
net1927,231.22
net1162,231.215
net1468,231.18
net1122,231.14
net1921,231.08
clknet_6_48_0_clk,231.05
net597,230.96
_18941_,230.92
net563,230.89
net1132,230.82
net673,230.81
net591,230.8
net1056,230.78
net1148,230.7
net426,230.67
net792,230.52
_09956_,230.44
net1742,230.38
net652,230.34
net293,230.18
net1125,230.17
net621,230.12
net422,230.045
net608,229.99
net280,229.91
net756,229.76
clknet_6_54_0_clk,229.76
net498,229.72
net729,229.64
net291,229.56
net831,229.36
net780,229.35
net968,229.28
net579,229.14
net1005,229.1
net278,229.06
net1745,228.98
net1174,228.96
net1209,228.96
net490,228.95
net1072,228.92
_23328_,228.9
net836,228.87
net1385,228.8
net1222,228.63
net1303,228.62
net1128,228.6
_24734_,228.58
_15406_,228.45
_18846_,228.01
net711,227.96
net613,227.92
net753,227.92
net992,227.8
net752,227.715
net776,227.7
_15261_,227.67
net540,227.53
net468,227.44
net823,227.42
net1108,227.41
clknet_6_12_0_clk,227.4
net475,227.24
_11203_,227.155
_22746_,227.05
net902,226.92
_27030_,226.89
net991,226.82
net610,226.79
net1026,226.66
net1318,226.6
_10134_,226.58
net1429,226.56
net870,226.47
net272,226.46
net677,226.43
net734,226.37
net999,226.27
net1294,226.24
net312,226.17
net1644,226.15
net726,226.13
net1761,226.09
net560,226.06
_08787_,226
net754,226
net1295,225.99
net1050,225.98
net1310,225.98
net704,225.94
net1045,225.86
net1140,225.63
net1695,225.48
net1786,225.43
net1350,225.42
_08937_,225.4
_20717_,225.4
net1418,225.38
_11002_,225.29
net619,225.25
net808,225.175
net1657,225
net633,224.95
net530,224.88
_16840_,224.83
net1306,224.8
net355,224.79
net1666,224.77
net1887,224.76
net373,224.72
net318,224.71
net1227,224.67
net1351,224.64
_06217_,224.55
net1205,224.48
net489,224.45
net493,224.395
net759,224.25
net1138,224.2
net1692,224.1
_22743_,223.99
net897,223.83
net1311,223.72
net1500,223.72
net697,223.63
net1393,223.48
net1375,223.42
net1087,223.33
net1106,223.28
net628,223.22
_19133_,223.21
net1260,223.2
net309,223.185
net1838,223.1
net315,223.09
net689,223.05
_16569_,223.02
net639,222.96
net723,222.93
net1057,222.72
net598,222.665
net1254,222.63
net1297,222.61
net1370,222.52
net1262,222.47
_06299_,222.37
net1326,222.33
net363,222.27
net1548,222.225
net767,222.18
net674,222.1
net1843,222.08
net290,222.06
net1215,222.05
net371,222.01
net1798,221.91
net425,221.855
_18640_,221.815
net284,221.72
net1448,221.68
net942,221.67
net615,221.58
net311,221.56
net1697,221.5
net679,221.44
net1557,221.41
net535,221.39
net1141,221.36
net864,221.18
net1093,221.11
net567,220.94
net816,220.9
net370,220.84
net1379,220.84
net627,220.775
net901,220.77
net866,220.765
net1889,220.58
net1151,220.54
_25290_,220.48
net1713,220.46
net1013,220.43
net1332,220.36
net909,220.32
net751,220.28
net632,220.26
net292,220.14
net1009,220.14
net695,220.08
net281,220.04
_10071_,219.94
net307,219.92
_12312_,219.87
net777,219.85
net748,219.8
net570,219.79
net1387,219.7
_06322_,219.64
net463,219.64
net1059,219.61
net993,219.54
net981,219.5
net804,219.46
_11989_,219.45
net1123,219.43
net1313,219.3
net372,219.255
net1821,219.22
net471,219.16
net1561,219.12
net275,219.03
net509,218.995
net1773,218.87
net938,218.82
net1238,218.79
net1273,218.69
net1155,218.65
net1600,218.62
net708,218.58
_10034_,218.48
net717,218.48
net1339,218.46
net526,218.36
net1652,218.29
net779,218.22
net602,218.11
net585,218.08
_06250_,218.035
net1312,218.02
_10188_,217.96
net1767,217.87
clknet_6_26_0_clk,217.685
_12022_,217.675
net505,217.64
net1120,217.57
net903,217.48
net377,217.44
net271,217.43
net515,217.33
net1170,217.31
_23007_,217.22
net1723,217.21
net380,217.205
_12336_,217.16
net1136,217.14
net1246,217.13
net1539,217.12
net1895,217.115
net1406,217.06
net1410,217.03
_12798_,216.87
_23330_,216.66
net551,216.63
net740,216.6
net573,216.5
net1776,216.48
net424,216.44
net1778,216.435
net554,216.38
net603,216.37
_08231_,216.08
net976,216.08
net1405,216.06
_16792_,216.05
net882,216.04
_11903_,215.98
net1154,215.74
_09937_,215.56
net1359,215.5
net1846,215.4
net1189,215.38
net510,215.335
net508,215.3
net786,215.22
net464,215.19
net948,215.13
_11306_,215.12
_10558_,215.08
net1777,215.08
net893,214.94
net1213,214.94
net358,214.92
net531,214.92
net1329,214.895
net927,214.8
net1649,214.8
net282,214.64
net1422,214.6
net959,214.54
_27078_,214.435
net279,214.38
net1338,214.38
net1467,214.34
net790,214.33
net852,214.24
net1802,214.23
net534,214.2
net1015,214.14
net684,214.13
_08228_,214
net1455,213.86
net907,213.82
net1765,213.81
net1744,213.72
net412,213.64
net375,213.53
net616,213.45
net1006,213.43
net1049,213.425
net392,213.42
net818,213.38
net950,213.38
_18921_,213.35
net1345,213.32
net1475,213.32
net655,213.24
net860,213.12
net876,213.08
net1601,213.01
net1825,213
net1489,212.96
_11218_,212.8
net1230,212.72
net374,212.69
net1178,212.6
net421,212.55
_06902_,212.54
net614,212.5
genblk2\[0\].SPI_b.SPI_Master_Inst.o_SPI_MOSI,212.42
clknet_6_34_0_clk,212.4
net1423,212.35
net798,212.34
net640,212.32
clknet_6_52_0_clk,212.28
net1241,212.13
net1425,212.12
genblk11\[2\].SCG_b.wr_jerk,212.105
_12534_,212.06
net1315,211.98
net575,211.96
net324,211.7
_10935_,211.61
_10325_,211.595
_09919_,211.58
net1344,211.56
net1190,211.52
net1757,211.43
net1684,211.395
_11164_,211.37
net1433,211.32
net1926,211.265
net635,211.25
_18947_,211.24
net914,211.22
net1483,211.18
net699,211.09
net912,211.035
_06247_,211.01
net1484,210.98
net807,210.88
_09987_,210.82
net1772,210.56
_10478_,210.5
_10006_,210.44
net414,210.26
_20678_,210.24
net502,210.18
net900,209.97
net1112,209.92
net1300,209.87
net1440,209.87
_10078_,209.85
net964,209.82
_21110_,209.74
net504,209.73
_09902_,209.7
net348,209.7
net1408,209.51
net1550,209.44
_09913_,209.23
_26063_,209.06
net1794,208.96
net967,208.92
net1002,208.76
net496,208.745
net317,208.73
net1729,208.72
net678,208.68
net1734,208.65
net327,208.47
net1402,208.46
net1090,208.35
net696,208.34
net1893,208.275
_12331_,208.2
net1008,208.15
net1107,208.14
net1647,208.14
_09984_,208.1
_23405_,208.06
net693,208.055
net303,208.05
net1071,208.01
net1706,207.97
net1216,207.94
net724,207.66
net1708,207.61
_24739_,207.6
net630,207.58
_10936_,207.46
net1314,207.46
net1381,207.42
net1187,207.32
net576,207.31
_06294_,207.24
net1019,207.24
net1097,207.16
net648,207.12
net974,207.12
net865,207.01
net645,206.98
net289,206.95
net596,206.95
_11056_,206.88
_23112_,206.88
net523,206.86
net328,206.74
_16791_,206.58
net335,206.52
net1124,206.48
net1437,206.48
net940,206.38
net1030,206.37
net1914,206.365
net1245,206.29
_10915_,206.2
net582,206.2
net1000,206.19
net1867,206.18
genblk11\[0\].SCG_b.start,206.135
net1512,206.12
net301,206.06
net658,205.97
_10374_,205.92
net990,205.79
_21354_,205.715
_27068_,205.68
net892,205.64
_07143_,205.61
net732,205.49
net1435,205.46
net728,205.44
net1612,205.38
net1043,205.32
net1595,205.3
_20682_,205.27
_27126_,205.24
net1827,205.18
net1480,205.16
net793,205.07
net1331,205.07
net525,205
net1904,204.88
net457,204.82
net1412,204.78
_06236_,204.63
_12491_,204.61
_07857_,204.58
net662,204.48
net1897,204.475
_10781_,204.35
net1358,204.33
_10835_,204.275
net1248,204.26
net651,204.2
net1001,204.16
net1188,204.16
genblk11\[0\].SCG_b.steps_left\[31\],204.12
net1428,204.12
net1119,204
net1516,203.92
net1296,203.9
net1199,203.86
net1919,203.815
net1334,203.8
net1016,203.79
net1044,203.76
net1247,203.72
_21073_,203.69
net962,203.66
genblk4\[0\].I2C_b.o_scl,203.58
_07051_,203.53
net1728,203.52
net137,203.24
net364,203.06
net555,202.97
net283,202.945
net1800,202.79
_21070_,202.78
net429,202.66
net488,202.61
net1900,202.61
net644,202.44
_10976_,202.43
_12574_,202.35
_07055_,202.33
net1562,202.28
_09679_,202.27
net1894,202.24
net1275,202.23
_10513_,202.22
net532,202.22
net750,202.2
net1261,202.1
net1509,202.07
_16794_,201.98
net1902,201.86
net1922,201.805
net1853,201.8
net1278,201.63
net277,201.42
net951,201.42
net345,201.4
net433,201.38
net1775,201.37
net1280,201.34
net1623,201.22
net1673,201.22
net841,201.14
_09930_,200.91
net1933,200.775
net1878,200.74
net484,200.715
net541,200.71
genblk6\[2\].PWM_b.pg1.clk,200.67
net511,200.585
_12261_,200.56
genblk9\[1\].UART_b.rxEn_r,200.52
net1217,200.46
_12410_,200.41
genblk11\[1\].SCG_b.cur_speed\[43\],200.255
net1780,200.24
clknet_6_61_0_clk,200.21
_19450_,200.17
net1084,200.14
_09907_,200.08
net1633,200.08
net1054,200.06
_13192_,199.975
net933,199.93
net396,199.92
_12590_,199.84
net1305,199.67
net690,199.66
net857,199.64
net856,199.63
net1533,199.63
net382,199.62
net501,199.6
net437,199.56
net746,199.55
net379,199.54
net492,199.375
net788,199.36
net1850,199.3
net958,199.28
net1830,199.22
net949,199.21
clknet_6_50_0_clk,199.21
net296,199.2
net775,199.1
net1523,198.96
net427,198.9
_10402_,198.855
net442,198.84
net1567,198.84
net1620,198.74
net1159,198.71
net936,198.67
net549,198.64
net430,198.6
net1906,198.54
_16940_,198.52
_18182_,198.52
net1038,198.52
net1036,198.47
net340,198.44
net273,198.4
net448,198.4
net1463,198.4
net454,198.395
net297,198.38
net977,198.34
net393,198.1
_10599_,197.98
net503,197.97
net416,197.96
net1469,197.93
net1718,197.84
net436,197.78
_20800_,197.76
net1522,197.75
net1879,197.75
net402,197.72
_23086_,197.685
net895,197.68
net1881,197.68
net467,197.58
_10474_,197.575
net849,197.56
net1875,197.515
_12002_,197.48
net1195,197.46
net879,197.42
net337,197.4
net1898,197.38
net322,197.32
net440,197.32
net1640,197.32
_09820_,197.2
net287,197.2
net766,197.12
net1675,197.12
net1528,197.1
net1890,197.06
net934,196.98
net326,196.96
net97,196.94
_12939_,196.92
net1196,196.92
net1391,196.92
net1076,196.85
_16861_,196.845
_22750_,196.83
_11095_,196.81
net1572,196.73
net765,196.72
net1608,196.68
net1702,196.68
net1863,196.68
net1896,196.64
_19715_,196.62
net1479,196.62
net342,196.61
net784,196.59
_10687_,196.34
net1585,196.32
net1456,196.31
net1862,196.3
net387,196.28
net408,196.28
net692,196.28
net963,196.28
_16910_,196.23
net1492,196.18
net1576,196.18
net383,196.16
net998,196.14
net1901,196.09
net965,196.08
net461,196.04
_13432_,195.98
_06297_,195.95
_09734_,195.94
net1210,195.9
net564,195.89
net1307,195.89
_15590_,195.88
net537,195.78
net594,195.78
net1670,195.73
_23054_,195.72
net1622,195.7
net917,195.68
_11860_,195.65
net1582,195.6
net491,195.585
net1486,195.58
net1135,195.54
net325,195.51
net1077,195.46
net954,195.45
_12219_,195.42
net1861,195.42
_16888_,195.39
genblk6\[3\].PWM_b.pg1.clk,195.37
net1283,195.36
net385,195.3
genblk11\[1\].SCG_b.cur_speed\[42\],195.285
_13673_,195.26
net1810,195.26
net789,195.2
net887,195.18
net1731,195.18
net1813,195.18
net1915,195.18
net703,195.16
net1667,195.11
net966,195.08
genblk9\[2\].UART_b.generatorInst.rxClk,195.06
net1507,195.035
net593,195.01
net1461,194.98
net99,194.92
net624,194.9
net1872,194.9
net1682,194.88
net1787,194.86
net622,194.8
net1877,194.74
net1570,194.72
net1055,194.7
net713,194.68
net1277,194.68
net1614,194.68
net1687,194.6
net431,194.58
net546,194.57
net705,194.57
net1404,194.56
net1325,194.54
net1029,194.52
net487,194.51
net1635,194.51
net1679,194.48
net607,194.47
net1028,194.44
_09314_,194.42
net1860,194.4
_21301_,194.35
net1746,194.34
net1566,194.24
net285,194.18
net341,194.16
net1888,194.14
net353,194.13
net330,194.12
net1617,194.05
net446,194.04
net1051,194.04
net1224,194
net794,193.975
_06229_,193.94
net300,193.86
net415,193.86
_16395_,193.82
net1343,193.79
net386,193.78
_21149_,193.73
net1573,193.71
_12147_,193.68
net1129,193.58
net569,193.56
net1856,193.5
net722,193.44
_09915_,193.4
net455,193.36
net971,193.29
net867,193.28
net1130,193.26
net898,193.18
net1626,193.18
net1884,193.16
net1580,193.12
net1663,193.1
_11279_,193.09
net334,193.08
net398,193.04
net1569,193.04
net1678,193
net1472,192.88
net1491,192.84
_06274_,192.8
_10393_,192.78
net1858,192.74
net397,192.72
net1609,192.7
net1793,192.7
net960,192.69
net447,192.65
net1514,192.64
net483,192.57
net941,192.56
net1583,192.53
net1859,192.48
net399,192.44
net1752,192.38
net323,192.33
net401,192.32
net1268,192.3
_18905_,192.22
net1835,192.22
net725,192.18
net720,192.12
net970,192.12
net1605,192.12
net1584,192.1
net299,192.02
net1624,192
_07076_,191.995
net855,191.96
net391,191.86
_11382_,191.82
net25,191.81
net354,191.8
net320,191.79
net1789,191.78
net329,191.74
net444,191.7
net739,191.7
net407,191.66
net1284,191.64
net1574,191.62
_10729_,191.6
net1578,191.58
net1831,191.56
net1865,191.48
net1487,191.46
net1676,191.46
net304,191.42
_10633_,191.4
net1581,191.4
net1621,191.38
net1642,191.38
net1594,191.33
net321,191.32
net1202,191.26
net406,191.24
net1759,191.195
_25787_,191.155
net1873,191.14
net1748,191.12
_15814_,191.08
net1606,191.05
_12215_,190.97
net390,190.96
net449,190.95
net1866,190.92
net1661,190.88
net869,190.87
net1157,190.8
net1908,190.8
net432,190.78
net1513,190.78
net1631,190.77
net456,190.76
net1627,190.71
net848,190.7
net1037,190.7
net1677,190.66
net1420,190.59
net1630,190.54
clknet_6_44_0_clk,190.54
net346,190.49
net1891,190.48
net1637,190.45
net347,190.36
net339,190.31
net450,190.31
net935,190.31
net1672,190.3
_10002_,190.2
net1874,190.18
net873,190.12
_24390_,190.11
net1079,190.1
net298,190.08
net1920,190.05
net1871,189.98
net1632,189.96
net1931,189.96
net365,189.92
net1565,189.9
net1665,189.84
net1683,189.8
_10436_,189.73
net527,189.725
net1923,189.72
net972,189.64
net571,189.63
net338,189.54
net332,189.52
net1660,189.51
net404,189.48
net428,189.48
net1450,189.48
net190,189.36
net1656,189.36
net1912,189.36
net439,189.32
net394,189.28
net1662,189.25
net384,189.24
net481,189.19
net395,189.18
net435,189.16
net1833,189.12
_13350_,189.11
net388,189.1
_12191_,189.09
net805,189
_15666_,188.93
_14348_,188.9
net687,188.9
net1604,188.9
net1571,188.86
net1681,188.86
net1671,188.81
net1619,188.78
net1445,188.75
net1636,188.74
net716,188.72
net1496,188.66
net828,188.64
net1864,188.5
net1577,188.49
net451,188.455
_09673_,188.44
_12411_,188.4
net1655,188.38
net1664,188.38
net1579,188.35
net1616,188.32
net1628,188.2
net1074,188.16
net1166,188.14
net294,188.06
_07321_,188.03
net1610,187.94
genblk4\[0\].I2C_b.o_busy,187.92
net1568,187.84
net1575,187.84
_14350_,187.81
net1910,187.8
net1611,187.72
net434,187.7
net336,187.68
net1711,187.64
_09922_,187.62
net331,187.62
net1646,187.52
net1808,187.48
_23137_,187.46
net357,187.46
net470,187.41
_06301_,187.4
net1634,187.4
net1917,187.4
net445,187.32
net874,187.26
net381,187.24
net890,187.17
net1613,187.14
net1564,187.13
_15404_,187.12
net1607,187.1
net1641,187.06
net1593,187.05
net894,187.01
net984,186.98
_17113_,186.92
net1452,186.92
net979,186.88
net1851,186.76
net1515,186.74
_11838_,186.62
net482,186.58
net1669,186.56
genblk9\[3\].UART_b.rx,186.48
net1638,186.48
_14536_,186.42
net333,186.42
_07863_,186.41
_15002_,186.32
net1041,186.32
_12788_,186.27
net821,186.26
net1521,186.23
net405,186.14
clknet_6_49_0_clk,186.12
net389,186.06
net1145,186.06
_13096_,185.98
net1065,185.97
net441,185.96
_12497_,185.94
net295,185.94
net1643,185.94
_11239_,185.93
net1197,185.86
net1208,185.86
net344,185.85
_10646_,185.84
net343,185.79
net486,185.74
net1625,185.64
_11133_,185.6
net556,185.57
net1886,185.52
net286,185.5
_14723_,185.32
net443,185.28
net1447,185.28
net1629,185.26
net1618,185.19
_10299_,185.12
net438,185.06
net691,184.75
net276,184.675
net921,184.65
net1229,184.64
net617,184.62
_15997_,184.61
net826,184.57
net995,184.54
_07113_,184.44
net403,184.34
net796,184.27
clknet_leaf_317_clk,184.26
_11412_,184.2
net1686,184.14
_07081_,183.98
net736,183.82
_08403_,183.79
net1485,183.78
net1680,183.76
_10945_,183.68
net1466,183.67
genblk9\[2\].UART_b.tx,183.445
genblk6\[1\].PWM_b.pg1.clk,183.41
_12787_,183.37
net1615,183.3
genblk9\[1\].UART_b.tx,183.27
net1849,183.22
genblk11\[3\].SCG_b.do_move,183.16
_10273_,183.15
net1527,183.14
_09891_,183.12
_09990_,183.06
net409,183.04
net1820,182.94
net1839,182.88
_17217_,182.865
clknet_leaf_311_clk,182.83
_06213_,182.795
clknet_6_35_0_clk,182.71
net244,182.64
_10695_,182.47
net506,182.46
genblk11\[1\].SCG_b.done,182.4
net1152,182.3
_12543_,182.17
net578,182.15
net1639,182.12
_06870_,182.07
net362,182.06
net1668,182.02
net1490,181.88
_07086_,181.835
_09940_,181.78
_24735_,181.78
net1563,181.61
_14722_,181.6
clknet_6_60_0_clk,181.5
_10132_,181.48
net1674,181.19
_26483_,181.135
clknet_leaf_154_clk,181.1
net1503,180.94
net1868,180.86
net1003,180.71
net1327,180.68
_23410_,180.55
net16,180.3
net1356,180.27
net288,180.26
_06290_,180.25
_10989_,180.165
genblk11\[2\].SCG_b.wr_c_jerk_dur,180.14
net127,180.04
net721,180.04
_22151_,179.96
genblk11\[3\].SCG_b.wr_c_accel_dur,179.64
net595,179.64
_09912_,179.58
net116,179.55
_12573_,179.52
net1806,179.47
_06264_,179.39
_11985_,179.39
net550,179.24
net590,179.23
_14352_,179.14
_07864_,178.78
_18950_,178.465
net459,178.445
net1203,178.38
net1596,178.26
_11092_,178.24
_12079_,178.2
clknet_leaf_334_clk,178.16
_09905_,178.14
_10512_,178.065
_09977_,178.04
_26382_,178.04
_10943_,178
_21359_,178
net243,177.88
net400,177.85
_12074_,177.8
genblk9\[3\].UART_b.rxInst.done,177.6
_11013_,177.52
net1419,177.5
_21078_,177.46
net1818,177.44
genblk13\[3\].QEM_b.calib_motor_stopped_reg,177.42
net1167,177.4
genblk11\[2\].SCG_b.busy,177.3
net1067,177.29
_06841_,177.05
net880,177.01
_06308_,176.84
_21181_,176.56
genblk11\[3\].SCG_b.wr_jerk,176.545
net413,176.46
clknet_6_38_0_clk,176.46
_07082_,176.31
net741,176.28
_15812_,176.27
_12630_,176.17
_18186_,176.08
net1648,175.85
net1267,175.82
_25871_,175.8
net1603,175.44
_17938_,175.3
net1240,175.2
_10160_,175.06
clknet_6_57_0_clk,175.02
_16551_,174.895
clknet_leaf_155_clk,174.84
_11833_,174.72
_10789_,174.71
clknet_6_36_0_clk,174.7
_11809_,174.68
_13554_,174.6
net1340,174.6
_12382_,174.545
net665,174.52
_27072_,174.31
net1754,174.19
_10780_,174.08
_09627_,174.05
net982,173.95
net625,173.79
_21435_,173.575
_24897_,173.36
net820,173.36
_11240_,173.34
_09438_,173.275
_11831_,173.2
net1398,173.15
_07109_,173.08
net547,173.03
net1529,172.86
_22407_,172.82
clknet_leaf_491_clk,172.82
net1719,172.75
_07077_,172.7
_08944_,172.63
net947,172.46
_14361_,172.38
net411,172.36
_18992_,172.24
_07099_,172.18
_07173_,172.18
net566,172.06
net187,171.98
_12650_,171.96
_16219_,171.91
_10919_,171.5
_09895_,171.42
net1591,171.42
_10715_,171.37
_13049_,171.34
clknet_6_33_0_clk,171.2
_10632_,171.15
clknet_6_32_0_clk,170.83
clknet_6_53_0_clk,170.61
_10594_,170.6
net859,170.56
_06904_,170.52
_11016_,170.46
net737,170.42
net884,170.38
_10102_,169.8
net718,169.74
_07087_,169.71
_11832_,169.66
clknet_6_41_0_clk,169.64
net1014,169.62
net1082,169.62
net562,169.56
_10424_,169.555
_21492_,169.46
_18819_,169.06
genblk11\[1\].SCG_b.cur_speed\[45\],168.92
genblk13\[1\].QEM_b.count\[29\],168.8
_26620_,168.72
net1219,168.68
net552,168.66
net924,168.62
_20274_,168.59
net1701,168.57
genblk11\[1\].SCG_b.op_clk.sclk,168.5
clknet_6_37_0_clk,168.45
_10726_,168.44
net574,168.38
net1816,168.38
net188,168.36
_08951_,168.28
clknet_leaf_343_clk,168.26
genblk13\[2\].QEM_b.calib_state\[3\],168.245
net61,168.22
genblk13\[1\].QEM_b.count\[2\],168.185
net1367,168.18
_06245_,168.02
net1434,168.01
_06224_,167.98
net1700,167.96
net1289,167.86
_07108_,167.83
net731,167.72
_10556_,167.7
_06233_,167.56
_11055_,167.4
_24148_,167.4
_10003_,167.24
_18945_,167.17
_23047_,167.14
net125,167.1
_09896_,167.04
_07057_,166.97
genblk11\[3\].SCG_b.c_accel_dur\[29\],166.76
net996,166.66
_10268_,166.63
_10135_,166.58
genblk13\[2\].QEM_b.count\[4\],166.58
net911,166.56
_09910_,166.54
net709,166.52
_14155_,166.34
_16568_,166.32
_23064_,166.18
_07340_,166.03
net1590,165.97
genblk9\[0\].UART_b.rxEn_r,165.84
genblk11\[1\].SCG_b.cur_speed\[44\],165.72
_09672_,165.62
_10673_,165.61
_13895_,165.52
_16754_,165.52
_08490_,165.46
_19592_,165.35
_11315_,165.24
_12172_,165.155
_07432_,165.03
net1426,164.9
net1281,164.83
net359,164.68
_10740_,164.49
_09972_,164.46
net1253,164.4
_06339_,164.36
_11331_,164.32
net987,164.23
net812,164.2
net521,164.12
_18998_,163.82
_14535_,163.72
_10053_,163.7
net654,163.68
net1498,163.66
_21915_,163.6
_10600_,163.59
_12211_,163.48
net758,163.48
_09925_,163.41
net108,163.36
_25685_,163.26
_27064_,163.18
net533,163.11
net1103,163.11
_12107_,163.1
_08987_,162.91
_08972_,162.65
_12293_,162.62
genblk13\[3\].QEM_b.thresh_wr,162.52
net495,162.34
_09621_,162.3
net1018,162.14
net1774,162.1
net1540,161.84
clknet_leaf_344_clk,161.84
net810,161.8
clknet_leaf_20_clk,161.74
_17487_,161.46
net418,161.41
net1530,161.26
_06923_,161.16
_14168_,161.16
net1177,161.11
_18822_,161.05
clknet_leaf_117_clk,160.9
net1750,160.84
net1688,160.83
_17126_,160.66
net768,160.66
genblk11\[2\].SCG_b.do_move,160.41
net733,160.41
_07104_,160.28
_09997_,160.24
net822,160.24
net926,159.94
_23892_,159.89
_06917_,159.84
_10498_,159.8
net254,159.58
_09525_,159.5
_24395_,159.46
clknet_leaf_282_clk,159.42
genblk9\[0\].UART_b.rxInst.done,159.16
net171,158.97
genblk11\[3\].SCG_b.c_accel_dur\[16\],158.92
_10727_,158.86
net274,158.67
net420,158.62
genblk11\[2\].SCG_b.cur_accel\[30\],158.61
_10311_,158.6
net305,158.52
_26487_,158.5
clknet_leaf_141_clk,158.48
_12426_,158.47
_12830_,158.31
net945,158.25
_23131_,158.1
genblk13\[0\].QEM_b.calib_motor_stopped_reg,158.06
_12135_,157.94
clknet_leaf_63_clk,157.89
genblk11\[1\].SCG_b.wr_total_steps,157.805
net1053,157.78
_09928_,157.32
net466,157.32
net1756,157.26
_10351_,157.12
net686,157.04
_07098_,156.98
_27125_,156.93
net1032,156.84
genblk11\[2\].SCG_b.start,156.665
genblk13\[3\].QEM_b.count_wr_reg1,156.58
net715,156.56
_06210_,156.32
_11137_,156.32
net539,156.18
net747,156.04
_10928_,156
_12134_,155.98
_26160_,155.96
_10527_,155.76
_10279_,155.74
_15184_,155.725
net249,155.56
clknet_leaf_68_clk,155.55
_09943_,155.46
net1560,155.46
_23277_,155.41
_11811_,154.82
genblk13\[2\].QEM_b.count\[6\],154.82
clknet_leaf_469_clk,154.8
_07102_,154.66
_11834_,154.6
_11358_,154.56
_10511_,154.525
_11839_,154.52
net1602,154.34
net106,154.26
_16767_,154.13
net1536,154.08
_20805_,153.945
clknet_6_46_0_clk,153.92
_07879_,153.75
net172,153.74
_10267_,153.73
net170,153.62
genblk11\[2\].SCG_b.state\[0\],153.48
_23354_,153.45
net1113,153.36
net310,153.24
net1259,153.18
net1799,153.12
_25862_,153.1
net735,153.06
_11953_,153.045
net410,153
net611,152.97
_07848_,152.86
genblk11\[2\].SCG_b.cur_speed\[24\],152.86
_12330_,152.77
net118,152.76
_11330_,152.58
net507,152.56
genblk4\[1\].I2C_b.o_sda,152.47
_06331_,152.19
net1854,152.15
_08400_,152
_10991_,151.88
clknet_6_45_0_clk,151.76
_24174_,151.6
_12109_,151.56
_06924_,151.5
_13722_,151.44
_09934_,151.14
_10725_,151.08
_11201_,151.06
net460,151.02
_06222_,150.895
_11030_,150.88
_18634_,150.87
_07064_,150.82
_06887_,150.74
net1366,150.66
net694,150.63
net636,150.5
_07058_,150.32
net1110,150.25
_09628_,150.22
_06295_,150.09
clknet_leaf_81_clk,150.06
_23733_,150
net1355,149.96
genblk11\[3\].SCG_b.state\[2\],149.89
net572,149.8
genblk6\[0\].PWM_b.en_r,149.5
genblk11\[3\].SCG_b.c_accel_dur\[17\],149.43
_12062_,149.32
_25235_,149.3
_10013_,149.18
net1168,149.08
_10920_,148.98
_10215_,148.92
_21127_,148.83
_22973_,148.715
_11144_,148.7
_05946_,148.65
genblk13\[1\].QEM_b.calib_state\[3\],148.6
genblk13\[1\].QEM_b.count\[20\],148.56
_14534_,148.22
_12533_,148.11
_05571_,148.085
genblk11\[3\].SCG_b.busy,147.98
_07871_,147.92
net316,147.91
_10118_,147.75
_10636_,147.72
_12249_,147.72
net1597,147.635
net230,147.36
_12133_,147.32
_14726_,147.28
_21155_,147.255
_11174_,147.22
genblk11\[1\].SCG_b.cur_speed\[41\],147.22
net1505,147.2
_26412_,146.56
_19190_,146.5
_21032_,146.5
_11171_,146.49
_10354_,146.46
_06908_,146.375
clknet_leaf_1_clk,146.32
_15589_,146.24
_21108_,146.09
_05958_,146.04
_06284_,146.02
clknet_6_47_0_clk,145.96
net75,145.92
_06368_,145.72
net191,145.58
_16873_,145.54
_11018_,145.53
_07885_,145.515
_09742_,145.43
genblk13\[1\].QEM_b.count\[28\],145.42
_26502_,145.01
net15,144.87
_07689_,144.85
genblk6\[0\].PWM_b.pwm_period_div_r\[0\],144.82
_09635_,144.81
_07146_,144.52
clknet_leaf_277_clk,144.52
net245,144.4
_12679_,144.39
_14349_,144.38
genblk13\[2\].QEM_b.count\[0\],144.36
genblk9\[3\].UART_b.generatorInst.txClk,144.3
_22417_,144.28
clknet_leaf_218_clk,144.275
_23008_,144.17
clknet_leaf_412_clk,144.14
clknet_leaf_391_clk,144.02
_14734_,143.93
_26167_,143.92
net1116,143.78
_25500_,143.48
net825,143.48
clknet_leaf_456_clk,143.2
net1052,143.18
_09974_,142.98
net749,142.84
_06273_,142.64
net1476,142.535
net1171,142.32
_10889_,142.3
_11376_,142.28
_24051_,142.19
_07332_,142.1
net1372,142.04
net1384,142.03
_12065_,142
net173,141.98
genblk9\[1\].UART_b.wr_max_rate_tx,141.94
_21786_,141.9
net1415,141.86
_09587_,141.845
net802,141.67
_11944_,141.62
genblk11\[3\].SCG_b.step_accum\[21\],141.47
_10917_,141.42
_11387_,141.28
net128,141.24
net368,141.04
_06912_,140.98
clknet_leaf_66_clk,140.98
net1237,140.9
_15000_,140.82
net647,140.8
net928,140.74
_14154_,140.71
clknet_leaf_424_clk,140.69
genblk9\[2\].UART_b.rxInst.inputSw\[0\],140.685
_10870_,140.5
clknet_leaf_19_clk,140.5
_14163_,140.375
net688,140.34
genblk9\[0\].UART_b.tx,140.285
genblk11\[3\].SCG_b.c_accel_dur\[14\],140.1
clknet_leaf_445_clk,140.08
_21068_,139.86
net117,139.86
_27074_,139.82
genblk11\[2\].SCG_b.step_accum\[21\],139.73
_10012_,139.71
_11354_,139.665
_13779_,139.6
_06843_,139.54
net1559,139.47
net871,139.4
genblk13\[3\].QEM_b.count\[18\],139.34
_11276_,139.18
genblk11\[1\].SCG_b.c_accel_dur\[30\],139.17
_23084_,139.105
_06576_,138.88
_09749_,138.76
_06218_,138.34
_09814_,138.3
_06296_,138.24
genblk11\[1\].SCG_b.c_accel_dur\[27\],138.24
net13,138.12
_21164_,138.115
genblk13\[2\].QEM_b.count\[27\],138.02
genblk11\[3\].SCG_b.c_accel_dur\[27\],137.975
net1105,137.84
genblk11\[3\].SCG_b.done,137.78
clknet_leaf_393_clk,137.78
net899,137.74
_23478_,137.6
net1783,137.58
_19182_,137.38
_12047_,137.28
net669,137.26
_13709_,137.13
genblk11\[3\].SCG_b.cur_speed\[24\],136.98
_07112_,136.94
clknet_leaf_258_clk,136.92
_26145_,136.865
_17928_,136.8
genblk11\[3\].SCG_b.drv_step,136.74
net581,136.58
_12077_,136.465
clknet_leaf_22_clk,136.44
_21424_,136.42
_16749_,136.38
net143,136.36
_24138_,136.22
_10891_,136.12
genblk4\[0\].I2C_b.o_sda,136.1
_13180_,135.98
clknet_leaf_26_clk,135.96
genblk11\[1\].SCG_b.c_accel_dur\[31\],135.93
_07103_,135.92
pin_mux.PIN_23.INTR,135.9
_06905_,135.87
genblk9\[1\].UART_b.rx,135.82
_13051_,135.77
_10240_,135.72
_10277_,135.72
_11132_,135.66
clknet_leaf_401_clk,135.65
_17191_,135.58
_11200_,135.54
clknet_leaf_434_clk,135.51
net112,135.46
clknet_leaf_407_clk,135.425
clknet_leaf_169_clk,135.38
_06389_,135.35
_26828_,135.28
genblk13\[2\].QEM_b.count\[29\],135.24
net133,135.02
_14721_,134.98
_09312_,134.92
_10435_,134.92
genblk13\[1\].QEM_b.count\[31\],134.86
_08977_,134.8
_09639_,134.8
net96,134.54
net1685,134.49
_09933_,134.48
_13356_,134.48
genblk11\[3\].SCG_b.c_accel_dur\[0\],134.42
_12248_,134.41
clknet_leaf_238_clk,134.36
genblk11\[2\].SCG_b.cur_speed\[25\],134.3
clknet_leaf_254_clk,134.28
genblk13\[1\].QEM_b.count\[24\],134.22
net134,134.22
_11314_,134.14
net875,134.12
clknet_leaf_276_clk,133.935
net168,133.86
_11987_,133.855
_19130_,133.82
net930,133.61
clknet_leaf_45_clk,133.52
clknet_leaf_431_clk,133.435
_11131_,133.18
clknet_leaf_149_clk,133.18
clknet_leaf_85_clk,133.02
_09744_,133
_21787_,132.98
genblk11\[3\].SCG_b.c_accel_dur\[15\],132.96
genblk9\[0\].UART_b.rx,132.81
_10271_,132.67
net263,132.64
clknet_leaf_64_clk,132.58
_25703_,132.5
net1353,132.49
_11986_,132.44
clknet_leaf_232_clk,132.375
_16812_,132.34
clknet_leaf_336_clk,132.315
_25802_,132.14
genblk13\[0\].QEM_b.count\[10\],132.135
net90,132.08
_09813_,132.07
genblk2\[0\].SPI_b.SPI_Master_Inst.r_data_length\[1\],131.94
_06223_,131.9
net904,131.9
net94,131.8
genblk11\[1\].SCG_b.c_accel_dur\[17\],131.79
genblk9\[2\].UART_b.rxEn_r,131.5
_06614_,131.49
clknet_leaf_472_clk,131.48
clknet_leaf_402_clk,131.44
_25877_,131.4
genblk11\[2\].SCG_b.cur_accel\[28\],131.06
genblk13\[3\].QEM_b.count\[5\],131
net46,130.94
clknet_6_59_0_clk,130.88
net256,130.8
clknet_leaf_21_clk,130.69
genblk13\[3\].QEM_b.count\[8\],130.68
_26131_,130.67
_09931_,130.56
_23731_,130.54
_20983_,130.3
net83,130.22
_10818_,129.88
net952,129.82
genblk13\[3\].QEM_b.count\[19\],129.7
_11840_,129.68
_12027_,129.58
clknet_leaf_435_clk,129.4
_08759_,129.38
_19591_,129.29
_10688_,129.28
genblk13\[1\].QEM_b.count\[3\],129.17
net1139,129.16
_11191_,129.14
_06421_,129.12
clknet_leaf_184_clk,129.06
clknet_leaf_442_clk,129
_17063_,128.99
clknet_leaf_76_clk,128.9
_18872_,128.89
_25681_,128.76
net1592,128.6
_22966_,128.58
_23038_,128.56
_25846_,128.56
net813,128.54
_10686_,128.48
_11929_,128.34
genblk9\[3\].UART_b.tx,128.315
genblk11\[3\].SCG_b.c_accel_dur\[30\],128.27
_06311_,127.88
clknet_leaf_320_clk,127.88
_20254_,127.69
clknet_leaf_113_clk,127.68
clknet_leaf_448_clk,127.66
_26718_,127.64
clknet_leaf_373_clk,127.54
_06352_,127.47
clknet_leaf_356_clk,127.45
clknet_leaf_222_clk,127.44
_06901_,127.12
_16924_,127.12
_06909_,127.1
_12452_,126.87
clknet_leaf_60_clk,126.8
genblk13\[2\].QEM_b.count\[31\],126.755
pin_mux.PIN_23.IRQRES,126.755
_05841_,126.66
clknet_leaf_361_clk,126.64
clknet_leaf_306_clk,126.63
genblk9\[0\].UART_b.generatorInst.txClk,126.58
_08791_,126.55
clknet_leaf_362_clk,126.54
_25868_,126.46
_07131_,126.42
_07060_,126.155
net114,126.14
clknet_leaf_500_clk,126.04
_21190_,125.76
_25505_,125.69
clknet_leaf_443_clk,125.6
_23087_,125.575
net185,125.54
_10310_,125.51
net1176,125.36
net165,125.28
net1388,125.19
clknet_leaf_322_clk,125.07
_12490_,125.01
clknet_leaf_285_clk,124.96
_11970_,124.88
_06004_,124.86
_19339_,124.79
clknet_leaf_275_clk,124.58
_07945_,124.54
_08260_,124.52
net1403,124.49
genblk11\[1\].SCG_b.c_accel_dur\[18\],124.42
genblk11\[3\].SCG_b.c_accel_dur\[18\],124.42
_10129_,124.35
net986,124.15
_26839_,124.04
genblk11\[1\].SCG_b.c_accel_dur\[15\],123.98
_13052_,123.96
_19320_,123.91
genblk11\[2\].SCG_b.cur_accel\[29\],123.73
genblk11\[3\].SCG_b.c_accel_dur\[12\],123.72
net1364,123.72
net1078,123.69
_11180_,123.67
net1558,123.6
genblk13\[0\].QEM_b.count\[17\],123.535
_06293_,123.36
clknet_leaf_259_clk,123.1
_09899_,123.08
_22149_,123.06
_07206_,123
_21789_,122.98
_07337_,122.86
genblk11\[1\].SCG_b.c_accel_dur\[16\],122.77
_26812_,122.765
_10887_,122.75
_22969_,122.655
_10930_,122.64
genblk11\[1\].SCG_b.c_jerk_dur\[29\],122.57
_09994_,122.54
net100,122.54
clknet_leaf_112_clk,122.54
_23855_,122.51
clknet_leaf_481_clk,122.4
net1929,122.3
clknet_leaf_223_clk,122.28
clknet_leaf_77_clk,122.26
_11356_,121.98
genblk13\[1\].QEM_b.count\[25\],121.98
_25501_,121.79
genblk11\[0\].SCG_b.stop,121.72
clknet_leaf_75_clk,121.72
_06305_,121.7
clknet_leaf_386_clk,121.7
genblk11\[1\].SCG_b.c_accel_dur\[13\],121.52
genblk4\[1\].I2C_b.bit_counter\[0\],121.51
genblk11\[0\].SCG_b.c_accel_dur\[31\],121.35
clknet_leaf_274_clk,121.34
clknet_leaf_292_clk,121.2
clknet_leaf_43_clk,121.17
net169,120.96
_26316_,120.705
_07865_,120.7
clknet_leaf_302_clk,120.64
_23797_,120.63
_06364_,120.36
_15185_,120.32
_26304_,120.32
_13128_,120.08
net1242,120
_07093_,119.82
_10934_,119.8
_19356_,119.8
_12678_,119.72
_10350_,119.71
net126,119.7
_26819_,119.68
net49,119.62
clknet_leaf_379_clk,119.37
clknet_leaf_132_clk,119.32
_06886_,119.27
genblk7\[1\].TIMER_b.mtime\[16\],119.27
_26104_,119.2
_25237_,119.16
net1321,119.16
_10911_,119.1
clknet_leaf_137_clk,118.98
clknet_leaf_185_clk,118.875
net219,118.86
net89,118.84
clknet_6_63_0_clk,118.78
_24960_,118.66
clknet_leaf_287_clk,118.64
clknet_leaf_207_clk,118.56
genblk11\[3\].SCG_b.cur_speed\[25\],118.495
genblk11\[3\].SCG_b.cur_accel\[18\],118.46
genblk13\[0\].QEM_b.count\[30\],118.32
_06008_,118.26
genblk11\[1\].SCG_b.drv_dir,118.16
net73,118.1
genblk11\[2\].SCG_b.cur_speed\[27\],118.03
genblk11\[0\].SCG_b.drv_bypass,118.02
genblk13\[1\].QEM_b.count\[23\],118.01
_10033_,117.84
clknet_leaf_342_clk,117.82
genblk6\[1\].PWM_b.pwm_period_div_r\[1\],117.68
genblk13\[0\].QEM_b.count\[18\],117.66
_17556_,117.57
net186,117.53
genblk11\[2\].SCG_b.cur_speed\[26\],117.505
clknet_leaf_94_clk,117.35
clknet_leaf_266_clk,117.34
_06903_,117.28
net98,117.2
clknet_leaf_138_clk,117.18
clknet_leaf_217_clk,117.16
clknet_leaf_416_clk,117.115
genblk7\[2\].TIMER_b.mtimecmp\[38\],117.09
clknet_leaf_355_clk,117.09
genblk11\[3\].SCG_b.c_accel_dur\[13\],116.87
_24023_,116.86
genblk11\[1\].SCG_b.c_accel_dur\[19\],116.86
genblk13\[1\].QEM_b.count\[9\],116.76
clknet_leaf_228_clk,116.56
genblk7\[1\].TIMER_b.en_r,116.52
genblk11\[3\].SCG_b.c_accel_dur\[28\],116.49
_26127_,116.46
_17386_,116.44
_22968_,116.35
net86,116.34
P_REG_FILE.gpio_intr_buf1\[18\],116.16
clknet_leaf_280_clk,116.02
genblk11\[0\].SCG_b.state\[2\],115.92
clknet_leaf_257_clk,115.92
genblk13\[1\].QEM_b.count\[6\],115.89
_19002_,115.82
clknet_leaf_466_clk,115.72
clknet_leaf_369_clk,115.695
clknet_leaf_41_clk,115.68
_16918_,115.66
genblk11\[3\].SCG_b.c_accel_dur\[26\],115.6
genblk7\[1\].TIMER_b.mtime\[50\],115.58
clknet_leaf_296_clk,115.53
_25289_,115.42
clknet_leaf_483_clk,115.34
clknet_leaf_118_clk,115.32
clknet_leaf_378_clk,115.3
_06314_,115.24
clknet_leaf_290_clk,115.08
genblk11\[3\].SCG_b.cur_speed\[27\],115.02
clknet_leaf_383_clk,115
clknet_leaf_465_clk,115
_23929_,114.78
genblk11\[2\].SCG_b.cur_accel\[31\],114.72
clknet_leaf_150_clk,114.68
clknet_leaf_234_clk,114.58
clknet_leaf_310_clk,114.5
genblk13\[3\].QEM_b.count\[17\],114.425
clknet_leaf_388_clk,114.37
_08936_,114.13
_26191_,114.13
clknet_leaf_380_clk,114.04
genblk13\[0\].QEM_b.count\[21\],114.02
clknet_leaf_9_clk,113.98
genblk11\[3\].SCG_b.cur_accel\[0\],113.97
clknet_leaf_444_clk,113.835
clknet_leaf_12_clk,113.795
genblk11\[2\].SCG_b.c_accel_dur\[19\],113.55
_08408_,113.38
clknet_leaf_65_clk,113.3
clknet_leaf_288_clk,113.3
_06257_,113.26
clknet_leaf_453_clk,113.25
_19419_,113.145
clknet_leaf_183_clk,113.12
_10922_,112.99
clknet_leaf_91_clk,112.94
genblk11\[1\].SCG_b.c_accel_dur\[29\],112.88
clknet_leaf_27_clk,112.78
_19385_,112.64
_10913_,112.6
net423,112.46
clknet_leaf_381_clk,112.32
clknet_leaf_447_clk,112.28
clknet_leaf_61_clk,112.14
net543,112.02
_17555_,111.97
_10907_,111.93
_21510_,111.91
net1599,111.65
_11134_,111.61
_09978_,111.59
genblk7\[3\].TIMER_b.mtime\[30\],111.52
genblk11\[1\].SCG_b.cur_speed\[40\],111.46
clknet_leaf_47_clk,111.435
_18631_,111.42
_06317_,111.4
genblk11\[3\].SCG_b.cur_accel\[19\],111.38
genblk11\[3\].SCG_b.c_accel_dur\[2\],111.325
_06246_,111.14
clknet_leaf_88_clk,111.08
_10473_,110.925
_10926_,110.87
net105,110.61
clknet_leaf_462_clk,110.56
_12372_,110.53
clknet_leaf_37_clk,110.45
clknet_leaf_230_clk,110.38
clknet_leaf_374_clk,110.36
genblk7\[2\].TIMER_b.mtimecmp\[48\],110.23
genblk11\[0\].SCG_b.cur_accel\[38\],110.2
_07071_,110.12
_09945_,110.06
clknet_leaf_328_clk,109.94
_11017_,109.87
genblk13\[2\].QEM_b.count\[25\],109.82
genblk11\[3\].SCG_b.cur_speed\[26\],109.76
clknet_leaf_399_clk,109.76
genblk7\[1\].TIMER_b.mtime\[53\],109.72
clknet_leaf_180_clk,109.66
_10413_,109.62
_07853_,109.5
clknet_leaf_312_clk,109.48
clknet_leaf_318_clk,109.44
clknet_leaf_148_clk,109.42
_06847_,109.36
_25558_,109.28
clknet_leaf_351_clk,109.275
clknet_leaf_468_clk,109.08
net111,109.06
net4,109.02
_18629_,109
genblk11\[1\].SCG_b.c_jerk_dur\[30\],108.82
genblk11\[0\].SCG_b.cur_speed\[45\],108.7
clknet_leaf_130_clk,108.7
_06333_,108.68
_10909_,108.68
genblk2\[1\].SPI_b.SPI_Master_Inst.r_data_length\[1\],108.67
_10776_,108.66
net255,108.66
clknet_leaf_368_clk,108.62
clknet_leaf_139_clk,108.6
genblk13\[0\].QEM_b.count\[15\],108.595
genblk11\[0\].SCG_b.cur_accel\[46\],108.545
genblk9\[1\].UART_b.generatorInst.txClk,108.5
_12237_,108.45
clknet_leaf_172_clk,108.38
clknet_leaf_67_clk,108.36
clknet_leaf_252_clk,108.335
_08789_,108.3
clknet_leaf_174_clk,108.2
net50,108.18
clknet_leaf_58_clk,108.18
_11977_,108.16
_06019_,108.12
_26897_,108.065
genblk11\[3\].SCG_b.cur_accel\[22\],107.995
clknet_leaf_166_clk,107.92
genblk11\[1\].SCG_b.stop,107.78
_13428_,107.74
clknet_leaf_270_clk,107.72
_06282_,107.615
genblk2\[0\].SPI_b.SPI_Master_Inst.o_RX_DV,107.6
clknet_leaf_206_clk,107.52
_26455_,107.4
_23963_,107.32
clknet_leaf_283_clk,107.32
_07858_,107.3
genblk11\[3\].SCG_b.c_accel_dur\[1\],107.29
net1526,107.26
clknet_leaf_115_clk,107.2
genblk7\[2\].TIMER_b.mtime\[58\],107.14
_06303_,107.12
_26416_,107.08
genblk11\[1\].SCG_b.cur_speed\[46\],107.025
clknet_leaf_116_clk,107
genblk11\[3\].SCG_b.steps_left\[31\],106.86
genblk6\[2\].PWM_b.pwm_period_div_r\[1\],106.64
genblk11\[1\].SCG_b.c_accel_dur\[14\],106.58
_16564_,106.56
genblk13\[0\].QEM_b.count\[11\],106.5
_05978_,106.3
_11943_,106.3
genblk11\[2\].SCG_b.drv_dir,106.24
_19217_,106.16
clknet_leaf_449_clk,106.11
genblk13\[3\].QEM_b.count\[22\],106.08
_19026_,105.94
genblk11\[1\].SCG_b.c_jerk_dur\[31\],105.94
_06256_,105.92
genblk11\[1\].SCG_b.c_accel_dur\[20\],105.9
net107,105.88
_12171_,105.78
P_REG_FILE.gpio_intr_buf1\[19\],105.735
_26884_,105.55
_13545_,105.46
clknet_leaf_348_clk,105.42
genblk11\[3\].SCG_b.drv_bypass,105.3
_10392_,105.275
_10593_,105.26
genblk11\[2\].SCG_b.c_accel_dur\[21\],105.22
clknet_leaf_313_clk,105.16
clknet_leaf_99_clk,105.155
clknet_leaf_29_clk,105.14
_10177_,105.1
_10874_,105.1
net1589,105.1
_19185_,105.04
genblk11\[2\].SCG_b.cur_accel\[34\],105
clknet_leaf_358_clk,104.98
clknet_leaf_360_clk,104.97
_09548_,104.74
genblk2\[0\].SPI_b.SPI_Master_Inst.r_data_length\[2\],104.715
genblk11\[1\].SCG_b.c_jerk_dur\[27\],104.66
net103,104.64
genblk13\[0\].QEM_b.count\[31\],104.635
_06405_,104.6
_24389_,104.55
_24097_,104.545
_06862_,104.485
net48,104.38
_23763_,104.275
genblk11\[1\].SCG_b.cur_accel\[41\],104.24
genblk11\[1\].SCG_b.c_accel_dur\[28\],104.14
genblk11\[0\].SCG_b.cur_speed\[46\],104.13
clknet_leaf_14_clk,103.66
clknet_leaf_493_clk,103.62
_16952_,103.54
_06397_,103.51
clknet_leaf_382_clk,103.445
net93,103.24
net183,103.18
_16832_,103.16
genblk7\[0\].TIMER_b.mtimecmp\[53\],103.15
_23732_,103.105
clknet_leaf_299_clk,102.92
P_REG_FILE.i2c_done_buf1\[1\],102.84
genblk2\[0\].SPI_b.SPI_Master_Inst.r_data_length\[3\],102.705
_17143_,102.7
genblk2\[0\].SPI_b.SPI_Master_Inst.r_RX_MSB_first,102.65
clknet_leaf_414_clk,102.64
genblk9\[1\].UART_b.generatorInst.rxClk,102.62
clknet_leaf_294_clk,102.58
_26722_,102.46
_16471_,102.44
_18904_,102.42
clknet_leaf_390_clk,102.28
_11286_,102.2
_18174_,102.2
clknet_leaf_78_clk,102.12
genblk7\[1\].TIMER_b.mtime\[22\],102.11
_18521_,102.08
genblk13\[3\].QEM_b.count\[0\],101.96
_26461_,101.95
_10469_,101.9
_24117_,101.885
_06350_,101.86
_25876_,101.82
_06359_,101.77
clknet_leaf_167_clk,101.76
clknet_leaf_398_clk,101.58
net1538,101.55
clknet_leaf_253_clk,101.55
clknet_leaf_415_clk,101.46
genblk7\[1\].TIMER_b.mtime\[19\],101.3
_26841_,101.19
_11177_,101.18
genblk11\[0\].SCG_b.cur_accel\[36\],101.09
_07614_,101.08
_26282_,100.94
clknet_leaf_18_clk,100.88
genblk7\[3\].TIMER_b.en_r,100.85
clknet_leaf_131_clk,100.79
clknet_leaf_400_clk,100.74
clknet_leaf_478_clk,100.7
genblk11\[0\].SCG_b.cur_accel\[24\],100.655
clknet_leaf_376_clk,100.64
_10620_,100.62
_13628_,100.61
net184,100.515
_20249_,100.46
genblk11\[3\].SCG_b.cur_speed\[29\],100.42
genblk11\[0\].SCG_b.cur_accel\[16\],100.34
_07327_,100.28
clknet_leaf_55_clk,100.26
clknet_leaf_422_clk,100.26
genblk11\[3\].SCG_b.cur_accel\[34\],100.1
_10410_,100.06
clknet_leaf_80_clk,100.02
_18635_,99.96
clknet_leaf_411_clk,99.92
clknet_leaf_204_clk,99.89
genblk13\[1\].QEM_b.count\[22\],99.88
genblk11\[2\].SCG_b.cur_accel\[33\],99.84
clknet_leaf_467_clk,99.82
_17558_,99.735
genblk13\[1\].QEM_b.count\[12\],99.715
_19027_,99.67
clknet_leaf_357_clk,99.67
genblk11\[0\].SCG_b.dir,99.66
genblk4\[0\].I2C_b.bit_counter\[0\],99.64
genblk11\[3\].SCG_b.cur_speed\[28\],99.62
clknet_leaf_11_clk,99.38
clknet_leaf_397_clk,99.36
_16560_,99.3
clknet_leaf_261_clk,99.26
clknet_leaf_301_clk,99.235
clknet_leaf_161_clk,99.18
_21030_,99.16
_18636_,99.025
genblk11\[3\].SCG_b.cur_accel\[20\],98.98
genblk11\[1\].SCG_b.cur_accel\[46\],98.9
clknet_leaf_225_clk,98.86
genblk11\[0\].SCG_b.c_accel_dur\[27\],98.83
genblk7\[3\].TIMER_b.mtime\[33\],98.785
net14,98.78
clknet_leaf_490_clk,98.76
_11972_,98.74
_26867_,98.715
_23902_,98.555
clknet_leaf_153_clk,98.52
clknet_leaf_485_clk,98.5
_25068_,98.48
_07402_,98.46
_06845_,98.44
clknet_leaf_384_clk,98.38
clknet_leaf_454_clk,98.34
genblk13\[2\].QEM_b.count\[9\],98.33
_19283_,98.26
genblk9\[2\].UART_b.rx,98.24
genblk11\[2\].SCG_b.cur_accel\[5\],98.2
_07061_,98.19
genblk11\[1\].SCG_b.cur_accel\[31\],98.12
clknet_leaf_240_clk,97.96
P_REG_FILE.GPIO_SEL_20\[1\],97.93
genblk11\[3\].SCG_b.cur_accel\[42\],97.8
clknet_leaf_321_clk,97.74
net212,97.66
genblk2\[1\].SPI_b.SPI_Master_Inst.r_data_length\[3\],97.58
genblk6\[3\].PWM_b.pwm_period_div_r\[1\],97.535
_21353_,97.44
clknet_leaf_86_clk,97.26
genblk11\[0\].SCG_b.cur_accel\[18\],97.055
_22406_,96.9
_06307_,96.86
clknet_leaf_227_clk,96.84
_09996_,96.68
_06386_,96.6
clknet_leaf_226_clk,96.475
clknet_leaf_3_clk,96.46
genblk11\[1\].SCG_b.total_steps\[0\],96.36
_09881_,96.35
_06731_,96.24
clknet_leaf_423_clk,96.12
_09718_,96.11
clknet_leaf_100_clk,96.08
_10947_,96.06
clknet_leaf_157_clk,96.04
clknet_leaf_396_clk,96.02
clknet_leaf_505_clk,96.02
genblk11\[0\].SCG_b.cur_accel\[42\],96.01
genblk11\[3\].SCG_b.start,95.94
pin_mux.PIN_4.out_mux.B,95.9
_26109_,95.785
clknet_leaf_111_clk,95.78
_23847_,95.73
clknet_leaf_372_clk,95.7
clknet_leaf_10_clk,95.68
genblk11\[0\].SCG_b.cur_accel\[20\],95.67
_08411_,95.48
genblk6\[0\].PWM_b.pwm_period_div_r\[1\],95.44
_11057_,95.42
genblk11\[2\].SCG_b.jerk\[19\],95.4
clknet_leaf_260_clk,95.4
_24989_,95.34
clknet_leaf_377_clk,95.32
_10728_,95.22
genblk11\[2\].SCG_b.cur_accel\[36\],95.145
clknet_leaf_279_clk,95.08
clknet_leaf_392_clk,95.04
_07855_,95.005
genblk11\[2\].SCG_b.cur_speed\[34\],94.95
_19442_,94.76
clknet_leaf_13_clk,94.76
clknet_leaf_160_clk,94.74
clknet_leaf_146_clk,94.71
_21304_,94.6
genblk11\[1\].SCG_b.cur_accel\[30\],94.6
_10158_,94.3
_10574_,94.3
_25098_,94.3
_26739_,94.24
genblk7\[3\].TIMER_b.mtime\[19\],94.24
clknet_leaf_140_clk,94.22
clknet_leaf_409_clk,94.22
genblk11\[2\].SCG_b.cur_accel\[0\],94.21
genblk11\[2\].SCG_b.cur_accel\[1\],94.21
_23995_,94.1
genblk11\[3\].SCG_b.c_accel_dur\[11\],94.1
clknet_leaf_389_clk,94.06
clknet_leaf_102_clk,93.94
P_REG_FILE.gpio_intr_buf1\[17\],93.91
clknet_leaf_405_clk,93.8
clknet_leaf_216_clk,93.795
clknet_leaf_295_clk,93.76
clknet_leaf_433_clk,93.54
genblk11\[0\].SCG_b.cur_speed\[30\],93.53
_06228_,93.52
genblk7\[3\].TIMER_b.mtime\[50\],93.5
clknet_leaf_249_clk,93.46
_11050_,93.38
genblk11\[1\].SCG_b.cur_accel\[8\],93.38
_12806_,93.36
genblk7\[2\].TIMER_b.mtime\[54\],93.36
clknet_leaf_194_clk,93.36
genblk7\[3\].TIMER_b.mtime\[27\],93.28
genblk13\[0\].QEM_b.count\[1\],93.215
genblk11\[3\].SCG_b.cur_accel\[21\],93.175
_16566_,93.125
genblk13\[0\].QEM_b.calib_state\[3\],93.02
genblk11\[2\].SCG_b.steps_left\[31\],93
genblk11\[2\].SCG_b.cur_accel\[39\],92.975
clknet_leaf_62_clk,92.8
genblk11\[0\].SCG_b.cur_accel\[25\],92.78
net197,92.76
clknet_leaf_93_clk,92.76
clknet_leaf_304_clk,92.74
clknet_leaf_345_clk,92.62
_25645_,92.58
_12938_,92.43
clknet_leaf_427_clk,92.43
clknet_leaf_403_clk,92.42
genblk11\[0\].SCG_b.cur_accel\[34\],92.41
net12,92.38
clknet_leaf_359_clk,92.36
clknet_leaf_134_clk,92.28
clknet_leaf_471_clk,92.26
genblk13\[2\].QEM_b.count\[20\],92.2
clknet_leaf_173_clk,92.2
clknet_leaf_272_clk,92.2
_07115_,92.145
_26469_,92.1
_26847_,92.04
_00034_,92.005
pin_mux.PIN_6.out_mux.B,91.92
net52,91.9
clknet_leaf_341_clk,91.68
genblk13\[3\].QEM_b.count\[1\],91.61
genblk7\[0\].TIMER_b.mtime\[36\],91.52
genblk11\[3\].SCG_b.cur_accel\[12\],91.42
genblk13\[0\].QEM_b.count\[6\],91.42
genblk13\[3\].QEM_b.count\[21\],91.4
net181,91.38
_26768_,91.32
genblk7\[2\].TIMER_b.mtimecmp\[13\],91.31
_24893_,91.3
clknet_leaf_371_clk,91.2
_06658_,91.16
_26914_,91.14
genblk11\[2\].SCG_b.cur_accel\[16\],91.1
clknet_leaf_133_clk,91.02
net51,90.96
clknet_leaf_350_clk,90.78
genblk11\[1\].SCG_b.cur_accel\[25\],90.75
genblk11\[0\].SCG_b.op_clk.sclk,90.7
clknet_leaf_289_clk,90.66
_06349_,90.64
genblk7\[0\].TIMER_b.mtimecmp\[13\],90.56
clknet_leaf_354_clk,90.54
genblk13\[2\].QEM_b.count\[11\],90.52
genblk7\[3\].TIMER_b.mtime\[29\],90.46
genblk11\[2\].SCG_b.cur_accel\[32\],90.44
genblk11\[0\].SCG_b.cur_speed\[29\],90.41
_13894_,90.39
genblk11\[3\].SCG_b.cur_accel\[33\],90.38
clknet_leaf_158_clk,90.38
clknet_leaf_324_clk,90.36
_21769_,90.24
_08764_,90.2
_21387_,90.16
genblk11\[0\].SCG_b.c_jerk_dur\[31\],89.98
net208,89.94
_26910_,89.9
_10666_,89.88
genblk11\[3\].SCG_b.c_accel_dur\[31\],89.85
_12066_,89.84
_26294_,89.82
genblk13\[2\].QEM_b.count\[15\],89.795
net76,89.78
P_REG_FILE.SD_ACCEL_DUR_3\[31\],89.72
clknet_leaf_438_clk,89.715
genblk7\[3\].TIMER_b.mtime\[28\],89.7
clknet_leaf_309_clk,89.68
genblk7\[1\].TIMER_b.mtime\[54\],89.61
clknet_leaf_413_clk,89.58
clknet_leaf_162_clk,89.54
clknet_leaf_430_clk,89.48
clknet_leaf_177_clk,89.46
genblk11\[0\].SCG_b.cur_accel\[28\],89.44
genblk11\[3\].SCG_b.jerk\[9\],89.44
net251,89.4
_08763_,89.35
genblk11\[2\].SCG_b.state\[3\],89.3
_21244_,89.29
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[0\],89.1
net121,89.04
P_REG_FILE.sd_done_buf1\[0\],88.98
_11974_,88.94
_14153_,88.9
_15330_,88.86
genblk11\[1\].SCG_b.c_accel_dur\[12\],88.86
_17211_,88.8
_25051_,88.795
clknet_leaf_408_clk,88.78
clknet_leaf_286_clk,88.76
clknet_leaf_51_clk,88.72
genblk4\[1\].I2C_b.bit_counter\[1\],88.7
genblk2\[0\].SPI_b.SPI_Master_Inst.r1_wr_data,88.68
genblk11\[1\].SCG_b.c_jerk_dur\[17\],88.66
genblk11\[1\].SCG_b.total_steps\[16\],88.58
_25856_,88.56
genblk11\[2\].SCG_b.cur_accel\[35\],88.54
genblk11\[2\].SCG_b.c_accel_dur\[22\],88.52
genblk11\[1\].SCG_b.cur_speed\[24\],88.44
genblk11\[0\].SCG_b.cur_accel\[41\],88.4
_21369_,88.36
_13345_,88.34
genblk7\[3\].TIMER_b.mtime\[24\],88.335
clknet_leaf_319_clk,88.32
clknet_leaf_457_clk,88.18
_11476_,88.155
clknet_leaf_327_clk,88.04
P_REG_FILE.gpio_intr_buf1\[16\],88
_06338_,88
net95,88
genblk11\[2\].SCG_b.phase_count\[7\],87.96
clknet_leaf_247_clk,87.96
genblk7\[2\].TIMER_b.mtime\[50\],87.94
genblk7\[2\].TIMER_b.mtime\[60\],87.94
net130,87.94
genblk7\[3\].TIMER_b.mtimecmp\[34\],87.8
_06417_,87.78
clknet_leaf_241_clk,87.78
genblk11\[2\].SCG_b.cur_accel\[7\],87.64
genblk11\[3\].SCG_b.cur_accel\[15\],87.635
_06095_,87.63
genblk11\[0\].SCG_b.cur_accel\[0\],87.56
clknet_leaf_316_clk,87.52
_15713_,87.47
genblk11\[2\].SCG_b.c_accel_dur\[20\],87.45
net166,87.38
clknet_leaf_159_clk,87.375
pin_mux.PIN_11.INTR,87.34
clknet_leaf_364_clk,87.26
_26797_,87.18
_21861_,87.175
_06248_,87.16
clknet_leaf_432_clk,87.16
_06385_,87.06
genblk11\[0\].SCG_b.cur_speed\[28\],87.04
clknet_leaf_293_clk,87
genblk11\[1\].SCG_b.cur_accel\[29\],86.995
clknet_leaf_231_clk,86.92
clknet_leaf_303_clk,86.9
_20327_,86.88
genblk2\[1\].SPI_b.SPI_Master_Inst.o_SPI_MOSI,86.865
_06913_,86.815
genblk11\[3\].SCG_b.cur_accel\[46\],86.78
clknet_leaf_271_clk,86.7
genblk11\[3\].SCG_b.cur_accel\[32\],86.68
clknet_leaf_394_clk,86.66
genblk11\[3\].SCG_b.jerk\[8\],86.595
_13471_,86.58
genblk13\[2\].QEM_b.count\[23\],86.52
genblk11\[2\].SCG_b.wr_c_accel_dur,86.485
_26935_,86.475
genblk11\[1\].SCG_b.cur_accel\[32\],86.4
clknet_leaf_484_clk,86.38
genblk13\[0\].QEM_b.count\[0\],86.3
clknet_leaf_330_clk,86.18
genblk11\[1\].SCG_b.state\[0\],86.14
_21785_,86.1
clknet_leaf_237_clk,86.055
genblk7\[0\].TIMER_b.mtime\[22\],86
genblk11\[0\].SCG_b.cur_speed\[26\],85.98
genblk7\[3\].TIMER_b.mtime\[36\],85.96
genblk11\[0\].SCG_b.cur_accel\[13\],85.76
genblk11\[2\].SCG_b.cur_accel\[38\],85.71
genblk2\[0\].SPI_b.r_SM_CS\[2\],85.68
genblk11\[1\].SCG_b.c_accel_dur\[9\],85.6
_26804_,85.49
genblk11\[2\].SCG_b.jerk\[20\],85.48
_06262_,85.34
clknet_leaf_214_clk,85.33
genblk11\[1\].SCG_b.c_accel_dur\[11\],85.32
_23730_,85.28
genblk11\[1\].SCG_b.cur_accel\[26\],85.255
_06059_,85.235
genblk11\[0\].SCG_b.cur_accel\[40\],85.215
clknet_leaf_346_clk,85.16
clknet_leaf_477_clk,85.16
genblk11\[0\].SCG_b.cur_accel\[39\],85.1
_07092_,85.08
genblk11\[1\].SCG_b.c_accel_dur\[2\],85.05
genblk11\[1\].SCG_b.start,84.98
clknet_leaf_25_clk,84.98
clknet_leaf_333_clk,84.91
_21053_,84.9
clknet_leaf_498_clk,84.87
_20390_,84.86
P_REG_FILE.gpio_intr_buf1\[14\],84.8
_24947_,84.72
clknet_leaf_429_clk,84.72
_17027_,84.66
genblk7\[3\].TIMER_b.en,84.62
genblk11\[3\].SCG_b.c_accel_dur\[10\],84.58
_24933_,84.46
genblk11\[3\].SCG_b.cur_accel\[23\],84.44
genblk11\[0\].SCG_b.cur_accel\[23\],84.435
clknet_leaf_404_clk,84.38
genblk7\[1\].TIMER_b.mtime\[25\],84.32
_25094_,84.22
genblk7\[1\].TIMER_b.mtime\[23\],84.22
_25064_,84.2
genblk11\[1\].SCG_b.cur_speed\[28\],84.2
clknet_leaf_136_clk,84.16
_26470_,84.1
clknet_leaf_23_clk,84.08
clknet_leaf_464_clk,84.04
clknet_leaf_463_clk,83.94
_13355_,83.9
clknet_leaf_168_clk,83.84
clknet_leaf_323_clk,83.78
_19260_,83.7
genblk11\[2\].SCG_b.cur_accel\[9\],83.665
genblk11\[0\].SCG_b.cur_speed\[27\],83.66
clknet_leaf_460_clk,83.56
_21251_,83.52
_24173_,83.34
net140,83.34
clknet_leaf_365_clk,83.28
clknet_leaf_425_clk,83.26
genblk11\[2\].SCG_b.cur_speed\[35\],83.21
_25010_,83.15
_17250_,83.1
_10555_,83.08
_07870_,83.06
clknet_leaf_370_clk,83
genblk11\[0\].SCG_b.c_accel_dur\[26\],82.96
net270,82.96
clknet_leaf_265_clk,82.96
net113,82.94
_20988_,82.84
clknet_leaf_248_clk,82.84
clknet_leaf_451_clk,82.82
clknet_leaf_7_clk,82.7
_06114_,82.68
_25551_,82.68
_12517_,82.58
genblk13\[2\].QEM_b.count\[19\],82.54
genblk11\[0\].SCG_b.cur_accel\[29\],82.53
_20054_,82.52
clknet_leaf_208_clk,82.52
genblk11\[2\].SCG_b.cur_speed\[37\],82.485
genblk2\[1\].SPI_b.SPI_Master_Inst.r_RX_MSB_first,82.44
clknet_leaf_128_clk,82.43
clknet_leaf_352_clk,82.32
_25539_,82.28
genblk11\[3\].SCG_b.cur_accel\[1\],82.28
_16570_,82.24
genblk11\[3\].SCG_b.c_accel_dur\[19\],82.24
net132,82.22
genblk13\[1\].QEM_b.count\[5\],82.17
genblk13\[0\].QEM_b.count\[20\],82.16
genblk11\[2\].SCG_b.cur_accel\[3\],82.07
_26749_,82.055
_06865_,81.94
clknet_leaf_144_clk,81.94
genblk11\[2\].SCG_b.drv_step,81.92
clknet_leaf_239_clk,81.9
genblk11\[3\].SCG_b.state\[3\],81.88
genblk11\[2\].SCG_b.cur_accel\[26\],81.84
genblk11\[3\].SCG_b.cur_speed\[30\],81.84
clknet_leaf_243_clk,81.815
_06355_,81.78
_17623_,81.77
genblk11\[2\].SCG_b.cur_speed\[40\],81.74
_11608_,81.73
_12064_,81.72
genblk11\[3\].SCG_b.c_accel_dur\[3\],81.7
_07177_,81.62
clknet_leaf_426_clk,81.62
clknet_leaf_347_clk,81.58
clknet_leaf_367_clk,81.52
genblk11\[3\].SCG_b.c_accel_dur\[25\],81.32
genblk11\[2\].SCG_b.cur_accel\[17\],81.315
net53,81.28
_06268_,81.24
genblk11\[2\].SCG_b.c_accel_dur\[30\],81.23
genblk11\[2\].SCG_b.cur_speed\[45\],81.18
genblk11\[1\].SCG_b.c_accel_dur\[0\],81.14
genblk11\[2\].SCG_b.cur_accel\[6\],81.14
genblk11\[0\].SCG_b.cur_accel\[21\],81.095
clknet_leaf_5_clk,81.08
clknet_leaf_250_clk,81.08
clknet_leaf_421_clk,81.08
genblk11\[1\].SCG_b.cur_accel\[18\],81.04
clknet_leaf_479_clk,81.04
genblk11\[3\].SCG_b.cur_accel\[14\],81.035
genblk11\[3\].SCG_b.cur_speed\[31\],81.02
genblk7\[3\].TIMER_b.mtime\[25\],81
net123,80.98
_25857_,80.92
genblk11\[3\].SCG_b.cur_accel\[36\],80.89
_25499_,80.86
genblk7\[0\].TIMER_b.mtime\[26\],80.84
_09735_,80.79
genblk7\[3\].TIMER_b.mtime\[53\],80.775
genblk13\[2\].QEM_b.thresh_reached,80.76
genblk11\[0\].SCG_b.cur_accel\[35\],80.74
P_REG_FILE.gpio_intr_buf1\[15\],80.66
pin_mux.PIN_5.out_mux.B,80.645
clknet_leaf_387_clk,80.64
_06130_,80.6
genblk11\[3\].SCG_b.c_jerk_dur\[29\],80.56
clknet_leaf_284_clk,80.54
genblk11\[3\].SCG_b.cur_accel\[2\],80.52
clknet_leaf_24_clk,80.48
genblk11\[0\].SCG_b.step_accum\[21\],80.44
genblk7\[3\].TIMER_b.mtime\[37\],80.42
clknet_leaf_480_clk,80.36
clknet_leaf_187_clk,80.28
genblk11\[3\].SCG_b.total_steps\[0\],80.235
genblk11\[0\].SCG_b.cur_accel\[6\],80.22
genblk11\[0\].SCG_b.cur_accel\[5\],80.08
genblk11\[1\].SCG_b.cur_accel\[34\],80.06
_17067_,80
genblk7\[3\].TIMER_b.mtime\[54\],79.985
clknet_leaf_44_clk,79.94
clknet_leaf_273_clk,79.93
genblk7\[0\].TIMER_b.mtimecmp\[25\],79.9
genblk11\[0\].SCG_b.cur_accel\[30\],79.82
clknet_leaf_278_clk,79.72
_07318_,79.7
genblk11\[0\].SCG_b.cur_accel\[12\],79.7
genblk11\[3\].SCG_b.state\[1\],79.7
_10346_,79.64
_25228_,79.6
genblk13\[1\].QEM_b.count\[16\],79.59
_17060_,79.56
_19457_,79.56
_18893_,79.47
_24413_,79.47
clknet_leaf_152_clk,79.4
genblk11\[3\].SCG_b.cur_speed\[33\],79.31
genblk11\[3\].SCG_b.cur_accel\[40\],79.285
_21831_,79.24
_19590_,79.225
genblk7\[2\].TIMER_b.mtimecmp\[29\],79.19
net253,79.16
genblk11\[0\].SCG_b.cur_accel\[4\],79.1
genblk7\[2\].TIMER_b.mtime\[61\],79.04
genblk11\[2\].SCG_b.cur_accel\[13\],79
clknet_leaf_74_clk,78.96
_08794_,78.94
_16531_,78.92
genblk7\[1\].TIMER_b.mtime\[52\],78.915
_21813_,78.86
genblk11\[1\].SCG_b.c_jerk_dur\[20\],78.86
_11459_,78.8
genblk11\[1\].SCG_b.step_accum\[21\],78.72
genblk13\[1\].QEM_b.count\[17\],78.7
genblk13\[3\].QEM_b.count_thresh_reg\[30\],78.64
_10760_,78.62
_10389_,78.54
_22745_,78.53
genblk11\[3\].SCG_b.cur_accel\[24\],78.46
_17114_,78.42
_09936_,78.4
pin_mux.PIN_13.out_mux.B,78.365
_24996_,78.3
clknet_leaf_212_clk,78.24
genblk7\[3\].TIMER_b.mtimecmp\[31\],78.145
_09989_,78.12
_05959_,78.085
genblk11\[1\].SCG_b.cur_accel\[27\],77.98
_11604_,77.955
genblk11\[0\].SCG_b.state\[3\],77.82
genblk7\[3\].TIMER_b.mtime\[57\],77.82
clknet_leaf_495_clk,77.82
_17194_,77.8
clknet_leaf_437_clk,77.8
clknet_leaf_417_clk,77.78
genblk11\[0\].SCG_b.cur_speed\[35\],77.77
clknet_leaf_15_clk,77.73
genblk11\[0\].SCG_b.phase_count\[20\],77.72
genblk11\[2\].SCG_b.drv_bypass,77.68
clknet_leaf_335_clk,77.68
genblk13\[2\].QEM_b.count\[17\],77.63
genblk11\[0\].SCG_b.cur_accel\[33\],77.58
_09783_,77.57
_08330_,77.56
genblk11\[2\].SCG_b.cur_speed\[29\],77.56
genblk7\[3\].TIMER_b.mtime\[23\],77.5
genblk11\[3\].SCG_b.jerk\[31\],77.465
genblk7\[0\].TIMER_b.mtimecmp\[43\],77.4
clknet_leaf_446_clk,77.4
clknet_leaf_46_clk,77.38
clknet_leaf_233_clk,77.36
genblk11\[1\].SCG_b.c_accel_dur\[1\],77.34
_25033_,77.32
genblk11\[1\].SCG_b.cur_accel\[39\],77.32
genblk7\[1\].TIMER_b.mtime\[10\],77.32
genblk2\[1\].SPI_b.SPI_Master_Inst.r_data_length\[2\],77.305
genblk7\[0\].TIMER_b.mtime\[38\],77.285
clknet_leaf_210_clk,77.28
_06062_,77.26
clknet_leaf_315_clk,77.26
genblk7\[3\].TIMER_b.mtime\[6\],77.18
_17966_,77.17
_26270_,77.11
genblk11\[3\].SCG_b.cur_accel\[38\],76.96
_09732_,76.94
_08778_,76.93
genblk11\[0\].SCG_b.cur_speed\[39\],76.88
_17124_,76.84
_26195_,76.84
_07862_,76.76
genblk13\[0\].QEM_b.count\[2\],76.74
genblk11\[1\].SCG_b.cur_accel\[12\],76.7
genblk11\[1\].SCG_b.cur_speed\[39\],76.68
genblk11\[2\].SCG_b.cur_speed\[33\],76.68
net78,76.68
genblk11\[1\].SCG_b.cur_accel\[42\],76.66
P_REG_FILE.qem_thresh_reached_buf1\[1\],76.62
clknet_leaf_501_clk,76.6
genblk11\[2\].SCG_b.cur_accel\[27\],76.535
clknet_leaf_440_clk,76.48
genblk13\[2\].QEM_b.count\[16\],76.44
_25055_,76.415
genblk11\[3\].SCG_b.c_accel_dur\[23\],76.4
clknet_leaf_89_clk,76.32
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[1\],76.29
_08262_,76.245
genblk11\[2\].SCG_b.cur_accel\[8\],76.245
genblk7\[1\].TIMER_b.mtime\[60\],76.19
P_REG_FILE.SD_JERK_1\[16\],76.16
clknet_leaf_4_clk,76.16
clknet_leaf_255_clk,76.08
genblk7\[0\].TIMER_b.mtime\[27\],76.02
_10120_,76
_08930_,75.98
_08258_,75.94
genblk11\[1\].SCG_b.cur_speed\[38\],75.92
_07336_,75.9
genblk11\[2\].SCG_b.cur_accel\[37\],75.84
_18469_,75.83
_06221_,75.75
clknet_leaf_340_clk,75.655
genblk11\[2\].SCG_b.cur_accel\[24\],75.61
genblk7\[1\].TIMER_b.mtime\[6\],75.6
clknet_leaf_215_clk,75.6
genblk6\[3\].PWM_b.en_r,75.595
clknet_leaf_459_clk,75.5
_26790_,75.365
_25236_,75.36
genblk11\[3\].SCG_b.c_jerk_dur\[15\],75.36
genblk13\[3\].QEM_b.count\[2\],75.35
_19219_,75.32
clknet_leaf_156_clk,75.3
genblk11\[2\].SCG_b.cur_speed\[36\],75.28
genblk7\[2\].TIMER_b.mtimecmp\[36\],75.26
clknet_leaf_297_clk,75.22
genblk11\[1\].SCG_b.c_jerk_dur\[19\],75.2
genblk11\[3\].SCG_b.cur_accel\[17\],75.195
_09720_,75.09
net77,75.06
genblk11\[2\].SCG_b.cur_accel\[44\],75.015
net58,74.98
clknet_leaf_178_clk,74.98
genblk11\[1\].SCG_b.c_accel_dur\[10\],74.96
_09712_,74.94
genblk11\[3\].SCG_b.jerk\[16\],74.94
genblk11\[2\].SCG_b.cur_accel\[40\],74.905
genblk11\[1\].SCG_b.c_accel_dur\[8\],74.89
_10674_,74.8
genblk7\[0\].TIMER_b.mtime\[48\],74.7
_20216_,74.62
genblk7\[0\].TIMER_b.mtimecmp\[29\],74.585
genblk11\[1\].SCG_b.cur_accel\[35\],74.5
clknet_leaf_455_clk,74.47
genblk11\[1\].SCG_b.cur_accel\[10\],74.46
genblk11\[2\].SCG_b.cur_accel\[11\],74.46
_20803_,74.45
_09739_,74.39
clknet_leaf_83_clk,74.36
genblk11\[1\].SCG_b.cur_accel\[24\],74.34
genblk7\[3\].TIMER_b.mtime\[32\],74.32
clknet_leaf_420_clk,74.26
clknet_leaf_475_clk,74.26
genblk11\[1\].SCG_b.c_accel_dur\[21\],74.24
clknet_leaf_487_clk,74.22
_18637_,74.185
genblk7\[1\].TIMER_b.mtime\[30\],74.12
clknet_leaf_264_clk,74.12
genblk11\[3\].SCG_b.cur_accel\[45\],74.11
genblk11\[1\].SCG_b.c_jerk_dur\[16\],74.02
genblk11\[2\].SCG_b.jerk\[21\],74
clknet_leaf_220_clk,73.98
genblk11\[0\].SCG_b.cur_accel\[43\],73.96
genblk11\[0\].SCG_b.total_steps\[30\],73.96
genblk4\[0\].I2C_b.divider_counter\[7\],73.915
genblk11\[0\].SCG_b.c_jerk_dur\[21\],73.9
genblk11\[2\].SCG_b.phase_count\[25\],73.84
clknet_leaf_87_clk,73.84
clknet_leaf_262_clk,73.84
clknet_leaf_395_clk,73.7
net8,73.68
_11278_,73.62
_26901_,73.6
genblk11\[0\].SCG_b.total_steps\[0\],73.6
_16565_,73.55
clknet_leaf_486_clk,73.55
genblk13\[0\].QEM_b.count\[8\],73.52
clknet_leaf_245_clk,73.41
_06163_,73.385
genblk11\[1\].SCG_b.cur_accel\[23\],73.33
genblk11\[3\].SCG_b.c_jerk_dur\[14\],73.32
_11738_,73.31
_14342_,73.28
genblk11\[2\].SCG_b.cur_speed\[41\],73.28
clknet_leaf_363_clk,73.28
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_MSB_first,73.23
_10243_,73.22
genblk11\[3\].SCG_b.cur_accel\[9\],73.22
genblk7\[0\].TIMER_b.mtime\[37\],73.185
_06015_,73.16
genblk11\[3\].SCG_b.cur_accel\[6\],73.14
_06844_,73.07
clknet_leaf_337_clk,73.06
genblk7\[0\].TIMER_b.mtime\[40\],73.035
_11419_,72.99
genblk11\[0\].SCG_b.cur_accel\[14\],72.94
clknet_leaf_308_clk,72.94
net22,72.92
_11421_,72.88
_12250_,72.86
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[0\],72.85
_25660_,72.84
genblk11\[2\].SCG_b.cur_accel\[4\],72.84
genblk11\[0\].SCG_b.phase_count\[31\],72.795
clknet_leaf_436_clk,72.78
genblk9\[1\].UART_b.generatorInst.txCounter\[16\],72.77
genblk11\[1\].SCG_b.cur_accel\[33\],72.74
_10231_,72.72
genblk13\[2\].QEM_b.count\[13\],72.7
clknet_leaf_219_clk,72.7
_20009_,72.68
_26926_,72.66
_10949_,72.63
pin_mux.PIN_24.IRQRES,72.625
_18131_,72.62
_13844_,72.58
genblk11\[2\].SCG_b.jerk\[18\],72.48
genblk4\[0\].I2C_b.state\[3\],72.46
clknet_leaf_269_clk,72.46
genblk7\[0\].TIMER_b.mtime\[50\],72.44
clknet_leaf_244_clk,72.44
_12862_,72.42
_24982_,72.42
genblk11\[0\].SCG_b.cur_speed\[16\],72.4
genblk11\[2\].SCG_b.phase_count\[24\],72.4
clknet_leaf_92_clk,72.4
genblk11\[1\].SCG_b.cur_accel\[37\],72.34
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[0\],72.32
clknet_leaf_221_clk,72.28
clknet_leaf_298_clk,72.28
genblk11\[2\].SCG_b.state\[2\],72.24
genblk11\[3\].SCG_b.c_accel_dur\[24\],72.12
_07053_,72.1
_15260_,72.08
genblk7\[1\].TIMER_b.mtime\[58\],72.07
clknet_leaf_366_clk,72.06
_21184_,72.04
genblk11\[2\].SCG_b.cur_accel\[2\],72.04
clknet_leaf_353_clk,72.02
genblk7\[3\].TIMER_b.mtime\[8\],71.98
clknet_leaf_385_clk,71.98
_10390_,71.97
clknet_leaf_267_clk,71.92
genblk7\[0\].TIMER_b.mtimecmp\[31\],71.81
genblk11\[2\].SCG_b.cur_speed\[32\],71.8
clknet_leaf_458_clk,71.78
genblk11\[2\].SCG_b.cur_speed\[30\],71.68
net182,71.6
genblk11\[3\].SCG_b.cur_speed\[45\],71.525
genblk11\[1\].SCG_b.c_jerk_dur\[28\],71.5
genblk11\[3\].SCG_b.cur_accel\[5\],71.5
_10251_,71.46
genblk13\[2\].QEM_b.count\[22\],71.38
clknet_leaf_470_clk,71.32
genblk11\[0\].SCG_b.cur_accel\[26\],71.315
P_REG_FILE.SD_JERK_3\[30\],71.3
_06078_,71.27
_06353_,71.26
genblk11\[3\].SCG_b.c_accel_dur\[4\],71.24
_07050_,71.18
genblk11\[0\].SCG_b.cur_accel\[17\],71.175
_06253_,71.14
clknet_leaf_182_clk,71.12
genblk7\[1\].TIMER_b.mtime\[46\],71.1
genblk11\[0\].SCG_b.do_move,71.06
genblk11\[0\].SCG_b.cur_accel\[32\],71.045
genblk7\[3\].TIMER_b.mtime\[21\],71.04
genblk7\[3\].TIMER_b.mtime\[61\],71.035
clknet_leaf_36_clk,71.02
_17145_,71
_15298_,70.945
clknet_leaf_441_clk,70.94
genblk2\[1\].SPI_b.SPI_Master_Inst.o_RX_DV,70.9
_11728_,70.88
genblk11\[3\].SCG_b.cur_accel\[35\],70.88
_15665_,70.78
genblk4\[1\].I2C_b.saved_reg_addr\[7\],70.76
genblk11\[2\].SCG_b.cur_accel\[42\],70.75
genblk11\[0\].SCG_b.jerk\[14\],70.74
_24795_,70.68
_09648_,70.64
_13706_,70.62
genblk11\[2\].SCG_b.cur_speed\[44\],70.6
genblk9\[0\].UART_b.generatorInst.txCounter\[0\],70.58
_07178_,70.56
genblk11\[1\].SCG_b.c_accel_dur\[25\],70.54
clknet_leaf_147_clk,70.48
genblk11\[1\].SCG_b.phase_count\[27\],70.46
_06162_,70.45
_20806_,70.44
_15739_,70.43
genblk7\[1\].TIMER_b.mtime\[42\],70.4
genblk11\[0\].SCG_b.cur_speed\[32\],70.38
genblk11\[0\].SCG_b.state\[1\],70.38
clknet_leaf_263_clk,70.32
_13183_,70.24
genblk11\[0\].SCG_b.cur_accel\[22\],70.24
clknet_leaf_59_clk,70.22
_23162_,70.14
_13482_,70.12
_15486_,70.1
_10820_,70.08
net7,70.08
net64,70.04
_10924_,69.86
genblk11\[0\].SCG_b.cur_speed\[31\],69.82
genblk11\[1\].SCG_b.c_accel_dur\[23\],69.78
net10,69.78
clknet_leaf_242_clk,69.78
_11402_,69.76
clknet_leaf_229_clk,69.76
genblk11\[1\].SCG_b.cur_accel\[6\],69.74
genblk11\[0\].SCG_b.phase_count\[21\],69.72
genblk11\[2\].SCG_b.cur_accel\[12\],69.72
genblk11\[2\].SCG_b.cur_accel\[45\],69.62
_25535_,69.6
_06460_,69.52
clknet_leaf_31_clk,69.4
_25781_,69.24
_26478_,69.16
genblk2\[0\].SPI_b.SPI_Master_Inst.r1_wr_cr,69.16
clknet_leaf_48_clk,69.16
_12897_,69.1
genblk11\[0\].SCG_b.phase_count\[26\],69.1
_12689_,69.08
genblk7\[1\].TIMER_b.mtime\[21\],69.08
genblk13\[1\].QEM_b.count\[19\],69.04
clknet_leaf_235_clk,68.98
genblk11\[3\].SCG_b.cur_speed\[41\],68.96
genblk7\[2\].TIMER_b.mtimecmp\[39\],68.96
clknet_leaf_101_clk,68.94
_18839_,68.9
genblk7\[0\].TIMER_b.mtime\[34\],68.85
genblk7\[1\].TIMER_b.mtime\[13\],68.85
genblk11\[1\].SCG_b.phase_count\[7\],68.84
clknet_leaf_50_clk,68.84
clknet_leaf_251_clk,68.82
genblk11\[1\].SCG_b.cur_accel\[0\],68.8
genblk11\[2\].SCG_b.c_jerk_dur\[28\],68.8
_06285_,68.78
_21911_,68.78
genblk13\[3\].QEM_b.count_thresh_reg\[31\],68.74
genblk7\[1\].TIMER_b.mtimecmp\[48\],68.725
_07174_,68.72
genblk11\[3\].SCG_b.cur_speed\[44\],68.72
clknet_leaf_473_clk,68.72
genblk7\[1\].TIMER_b.mtime\[56\],68.64
genblk11\[1\].SCG_b.phase_count\[19\],68.63
genblk7\[2\].TIMER_b.mtimecmp\[57\],68.62
_14339_,68.6
genblk13\[2\].QEM_b.count_thresh_reg\[24\],68.6
_13430_,68.58
genblk13\[3\].QEM_b.calib_state\[3\],68.58
clknet_leaf_164_clk,68.58
genblk11\[2\].SCG_b.cur_speed\[28\],68.54
_09986_,68.48
genblk11\[1\].SCG_b.phase_count\[6\],68.41
_12072_,68.32
_12091_,68.32
genblk11\[0\].SCG_b.cur_accel\[3\],68.32
_17276_,68.28
_17780_,68.28
clknet_leaf_482_clk,68.28
_13602_,68.25
genblk11\[0\].SCG_b.cur_speed\[14\],68.16
genblk11\[2\].SCG_b.total_steps\[27\],68.14
P_REG_FILE.SD_JERK_3\[31\],68.12
_14045_,68.12
_11688_,68.1
genblk11\[2\].SCG_b.cur_accel\[22\],68.08
genblk7\[3\].TIMER_b.mtimecmp\[48\],68.03
clknet_leaf_2_clk,68.02
genblk13\[2\].QEM_b.count\[18\],68
genblk11\[2\].SCG_b.cur_speed\[31\],67.97
clknet_leaf_499_clk,67.945
genblk13\[2\].QEM_b.count\[14\],67.9
_08000_,67.88
genblk11\[0\].SCG_b.jerk\[15\],67.86
genblk11\[1\].SCG_b.phase_count\[25\],67.82
_19199_,67.78
_07854_,67.775
genblk7\[1\].TIMER_b.mtime\[11\],67.75
genblk7\[2\].TIMER_b.mtime\[4\],67.745
genblk11\[3\].SCG_b.phase_count\[0\],67.72
genblk11\[2\].SCG_b.state\[1\],67.715
_21272_,67.7
genblk7\[0\].TIMER_b.mtime\[52\],67.7
genblk9\[0\].UART_b.generatorInst.rxCounter\[17\],67.7
_10133_,67.63
_17954_,67.6
genblk7\[3\].TIMER_b.mtime\[39\],67.6
_09879_,67.565
genblk11\[3\].SCG_b.cur_accel\[13\],67.535
genblk11\[0\].SCG_b.cur_speed\[34\],67.46
genblk11\[1\].SCG_b.c_jerk_dur\[15\],67.46
genblk11\[1\].SCG_b.cur_accel\[15\],67.46
genblk7\[2\].TIMER_b.mtime\[52\],67.455
genblk11\[3\].SCG_b.c_jerk_dur\[12\],67.4
_10213_,67.32
_11578_,67.32
_17830_,67.13
_13318_,67.11
genblk11\[3\].SCG_b.cur_accel\[16\],67.11
_11588_,67.06
_13186_,67.06
clknet_leaf_450_clk,67.02
_13459_,67
_09164_,66.98
_06167_,66.96
_09763_,66.96
genblk11\[3\].SCG_b.phase_count\[13\],66.96
_05950_,66.925
_22600_,66.9
genblk11\[3\].SCG_b.cur_accel\[7\],66.9
_21265_,66.87
genblk11\[1\].SCG_b.cur_accel\[38\],66.8
clknet_leaf_16_clk,66.8
_08070_,66.76
genblk11\[1\].SCG_b.drv_step,66.76
genblk13\[2\].QEM_b.count\[12\],66.75
genblk9\[1\].UART_b.max_rate_rx_r\[30\],66.74
genblk11\[0\].SCG_b.jerk\[0\],66.735
net261,66.62
net9,66.56
_10096_,66.555
_17914_,66.54
_14533_,66.5
_24079_,66.48
genblk11\[3\].SCG_b.total_steps\[28\],66.48
genblk9\[1\].UART_b.generatorInst.txCounter\[20\],66.47
_06785_,66.46
_06158_,66.45
clknet_leaf_199_clk,66.44
genblk11\[0\].SCG_b.jerk\[30\],66.4
genblk11\[3\].SCG_b.jerk\[17\],66.38
_06328_,66.36
genblk11\[1\].SCG_b.cur_accel\[3\],66.36
genblk7\[0\].TIMER_b.mtime\[33\],66.36
genblk9\[0\].UART_b.generatorInst.txCounter\[20\],66.36
_13960_,66.34
_10194_,66.32
genblk7\[1\].TIMER_b.mtime\[20\],66.31
genblk7\[3\].TIMER_b.mtimecmp\[38\],66.28
clknet_leaf_17_clk,66.24
genblk11\[0\].SCG_b.cur_accel\[44\],66.235
genblk11\[3\].SCG_b.cur_accel\[3\],66.16
genblk7\[0\].TIMER_b.mtime\[55\],66.14
_22877_,66.13
genblk11\[0\].SCG_b.total_steps\[29\],66.12
genblk11\[1\].SCG_b.cur_speed\[14\],66.115
_13694_,66.09
genblk11\[1\].SCG_b.cur_accel\[2\],66.04
genblk11\[2\].SCG_b.cur_accel\[23\],66.02
clknet_leaf_8_clk,65.98
_12723_,65.93
genblk7\[0\].TIMER_b.mtime\[28\],65.9
_13332_,65.88
_14063_,65.88
_09441_,65.8
genblk11\[0\].SCG_b.cur_accel\[11\],65.775
genblk11\[1\].SCG_b.c_jerk_dur\[25\],65.76
_09416_,65.74
genblk7\[2\].TIMER_b.mtime\[27\],65.74
net85,65.74
_09317_,65.71
genblk11\[0\].SCG_b.cur_speed\[36\],65.63
_11553_,65.54
clknet_leaf_181_clk,65.54
_11435_,65.53
genblk11\[0\].SCG_b.drv_dir,65.52
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[0\],65.52
genblk6\[2\].PWM_b.en_r,65.5
net21,65.48
genblk7\[3\].TIMER_b.mtimecmp\[62\],65.46
genblk13\[0\].QEM_b.count\[5\],65.38
genblk13\[0\].QEM_b.count\[27\],65.36
genblk11\[1\].SCG_b.cur_accel\[14\],65.35
clknet_leaf_492_clk,65.34
genblk7\[3\].TIMER_b.mtime\[34\],65.32
_21004_,65.3
_23161_,65.3
_25806_,65.3
genblk7\[3\].TIMER_b.mtime\[46\],65.26
pin_mux.PIN_3.out_mux.B,65.225
clknet_leaf_96_clk,65.18
clknet_leaf_224_clk,65.175
clknet_leaf_69_clk,65.14
_09765_,65.13
_22911_,65.12
genblk11\[1\].SCG_b.drv_bypass,65.1
clknet_leaf_0_clk,65.08
_08346_,65.06
genblk7\[2\].TIMER_b.mtime\[56\],65
clknet_leaf_246_clk,65
_13429_,64.98
genblk11\[2\].SCG_b.cur_accel\[41\],64.98
genblk7\[0\].TIMER_b.mtime\[16\],64.96
_21885_,64.935
genblk11\[3\].SCG_b.cur_accel\[28\],64.82
_06115_,64.74
_09873_,64.73
genblk11\[2\].SCG_b.phase_count\[9\],64.72
clknet_leaf_57_clk,64.72
P_REG_FILE.i2c_done_buf1\[0\],64.7
genblk11\[0\].SCG_b.c_jerk_dur\[20\],64.7
genblk13\[1\].QEM_b.count_thresh_reg\[1\],64.67
_13695_,64.64
genblk11\[0\].SCG_b.cur_speed\[40\],64.64
genblk11\[2\].SCG_b.cur_speed\[43\],64.64
genblk7\[1\].TIMER_b.mtime\[17\],64.58
_11679_,64.575
genblk11\[3\].SCG_b.total_steps\[27\],64.56
_11384_,64.48
P_REG_FILE.qem_thresh_reached_buf1\[0\],64.44
genblk11\[2\].SCG_b.steps_left\[0\],64.44
_23956_,64.4
genblk7\[1\].TIMER_b.mtimecmp\[36\],64.39
_06861_,64.385
_08144_,64.34
P_REG_FILE.SD_ACCEL_DUR_1\[30\],64.32
genblk7\[3\].TIMER_b.mtime\[60\],64.31
_15083_,64.29
genblk11\[2\].SCG_b.phase_count\[28\],64.28
net201,64.28
_06261_,64.26
_10860_,64.26
genblk11\[1\].SCG_b.c_accel_dur\[22\],64.26
_16396_,64.23
_06272_,64.2
_17002_,64.2
genblk11\[1\].SCG_b.cur_speed\[15\],64.18
genblk11\[3\].SCG_b.phase_count\[6\],64.18
clknet_leaf_211_clk,64.14
genblk4\[0\].I2C_b.rw,64.09
genblk11\[2\].SCG_b.cur_accel\[43\],64.08
_08786_,64.04
genblk7\[0\].TIMER_b.mtimecmp\[23\],64.01
clknet_leaf_40_clk,64
genblk11\[2\].SCG_b.cur_accel\[21\],63.98
_21262_,63.96
genblk11\[3\].SCG_b.cur_accel\[39\],63.96
genblk11\[1\].SCG_b.cur_accel\[11\],63.955
_06761_,63.92
_19024_,63.91
P_REG_FILE.SD_ACCEL_DUR_1\[29\],63.9
_24028_,63.9
genblk4\[1\].I2C_b.state\[1\],63.875
_05933_,63.84
_13458_,63.81
genblk11\[3\].SCG_b.cur_accel\[4\],63.78
genblk11\[3\].SCG_b.jerk\[7\],63.78
genblk11\[3\].SCG_b.cur_accel\[11\],63.775
_10764_,63.77
genblk11\[2\].SCG_b.cur_accel\[25\],63.74
_06138_,63.7
genblk11\[3\].SCG_b.jerk\[15\],63.68
P_REG_FILE.uart_rx_done_buf1\[2\],63.66
_24078_,63.66
genblk11\[3\].SCG_b.c_jerk_dur\[7\],63.62
net176,63.6
_11830_,63.58
genblk11\[0\].SCG_b.cur_speed\[33\],63.57
genblk7\[3\].TIMER_b.mtimecmp\[36\],63.56
_11432_,63.52
genblk11\[0\].SCG_b.c_jerk_dur\[25\],63.44
genblk11\[1\].SCG_b.cur_accel\[44\],63.39
clknet_leaf_193_clk,63.38
_11556_,63.37
genblk11\[2\].SCG_b.cur_speed\[39\],63.325
clknet_leaf_123_clk,63.26
genblk7\[2\].TIMER_b.mtime\[40\],63.25
_07860_,63.24
genblk7\[3\].TIMER_b.mtime\[22\],63.24
clknet_leaf_497_clk,63.22
P_REG_FILE.GPIO_SEL_2\[1\],63.2
genblk11\[0\].SCG_b.done,63.18
genblk7\[0\].TIMER_b.mtime\[19\],63.16
genblk7\[2\].TIMER_b.mtime\[46\],63.16
clknet_leaf_179_clk,63.16
genblk11\[2\].SCG_b.cur_accel\[14\],63.14
genblk9\[1\].UART_b.generatorInst.txCounter\[14\],63.115
genblk7\[3\].TIMER_b.mtimecmp\[55\],63.11
_11611_,63.1
_17017_,63.08
genblk9\[0\].UART_b.generatorInst.txCounter\[14\],62.925
net162,62.92
genblk7\[2\].TIMER_b.mtime\[3\],62.84
_12975_,62.83
clknet_leaf_151_clk,62.82
clknet_leaf_329_clk,62.8
_11871_,62.78
genblk11\[1\].SCG_b.cur_accel\[7\],62.76
_13978_,62.72
genblk11\[1\].SCG_b.c_jerk_dur\[11\],62.68
genblk11\[3\].SCG_b.total_steps\[16\],62.66
_11469_,62.64
genblk13\[1\].QEM_b.count_thresh_reg\[11\],62.64
_19511_,62.62
_27029_,62.6
genblk11\[1\].SCG_b.cur_speed\[25\],62.58
genblk7\[1\].TIMER_b.mtimecmp\[39\],62.58
genblk11\[0\].SCG_b.cur_speed\[38\],62.56
_21436_,62.55
_21733_,62.5
net18,62.5
genblk11\[0\].SCG_b.cur_speed\[41\],62.47
genblk11\[1\].SCG_b.cur_speed\[26\],62.44
genblk11\[3\].SCG_b.jerk\[0\],62.44
_08492_,62.42
_11550_,62.38
_21018_,62.34
genblk11\[1\].SCG_b.c_accel_dur\[3\],62.32
clknet_leaf_171_clk,62.2
_10307_,62.18
genblk9\[0\].UART_b.generatorInst.rxCounter\[28\],62.16
_17006_,62.12
clknet_leaf_439_clk,62.12
genblk7\[2\].TIMER_b.mtimecmp\[53\],62.08
_06270_,62.06
genblk7\[1\].TIMER_b.mtimecmp\[34\],62.06
_11480_,62.01
genblk11\[0\].SCG_b.cur_accel\[7\],61.99
clknet_leaf_332_clk,61.96
_10121_,61.93
genblk11\[2\].SCG_b.c_accel_dur\[23\],61.93
genblk7\[1\].TIMER_b.mtime\[4\],61.91
genblk11\[1\].SCG_b.state\[1\],61.845
_19028_,61.84
_06149_,61.82
genblk4\[1\].I2C_b.rw,61.79
genblk11\[1\].SCG_b.cur_speed\[37\],61.78
genblk11\[1\].SCG_b.jerk\[31\],61.76
_06121_,61.66
_21935_,61.63
net155,61.58
_09916_,61.56
genblk13\[0\].QEM_b.count\[3\],61.54
_20273_,61.53
_09853_,61.51
genblk11\[1\].SCG_b.cur_speed\[36\],61.445
genblk7\[1\].TIMER_b.mtimecmp\[62\],61.44
genblk11\[3\].SCG_b.cur_accel\[29\],61.38
genblk7\[0\].TIMER_b.mtime\[61\],61.31
_17293_,61.26
genblk7\[0\].TIMER_b.mtime\[41\],61.22
_12827_,61.21
genblk11\[0\].SCG_b.cur_speed\[44\],61.18
_11534_,61.16
_26931_,61.16
_09867_,61.12
genblk11\[1\].SCG_b.phase_count\[22\],61.12
genblk11\[3\].SCG_b.c_jerk_dur\[11\],61.095
_11498_,61.085
genblk7\[1\].TIMER_b.mtime\[33\],61.08
genblk11\[1\].SCG_b.cur_accel\[28\],61.07
clknet_leaf_307_clk,61.04
genblk9\[2\].UART_b.generatorInst.txCounter\[14\],61.035
genblk11\[1\].SCG_b.cur_speed\[35\],61
genblk11\[2\].SCG_b.jerk\[14\],61
genblk2\[1\].SPI_b.r_SM_CS\[2\],61
clknet_leaf_135_clk,61
_16519_,60.98
genblk11\[2\].SCG_b.jerk\[17\],60.98
_00035_,60.965
clknet_leaf_410_clk,60.94
clknet_leaf_489_clk,60.94
_06371_,60.9
_06071_,60.89
_17959_,60.88
genblk11\[1\].SCG_b.c_accel_dur\[26\],60.88
genblk7\[1\].TIMER_b.mtime\[18\],60.88
genblk11\[0\].SCG_b.c_accel_dur\[21\],60.84
_06726_,60.8
_11472_,60.78
genblk13\[2\].QEM_b.count\[10\],60.775
genblk7\[0\].TIMER_b.mtime\[58\],60.765
_06254_,60.76
_10232_,60.76
genblk11\[0\].SCG_b.cur_speed\[42\],60.725
_11829_,60.7
_17890_,60.7
genblk11\[1\].SCG_b.steps_left\[12\],60.66
_11600_,60.62
_06102_,60.61
genblk7\[1\].TIMER_b.mtime\[40\],60.55
_08927_,60.44
genblk11\[1\].SCG_b.cur_speed\[19\],60.435
_19547_,60.42
genblk11\[2\].SCG_b.jerk\[15\],60.38
genblk11\[1\].SCG_b.c_jerk_dur\[5\],60.315
_11696_,60.28
genblk11\[2\].SCG_b.total_steps\[28\],60.26
genblk9\[1\].UART_b.generatorInst.txCounter\[15\],60.22
genblk7\[3\].TIMER_b.mtime\[15\],60.2
_17227_,60.19
genblk11\[1\].SCG_b.total_steps\[4\],60.18
genblk7\[1\].TIMER_b.mtime\[48\],60.18
genblk9\[0\].UART_b.generatorInst.rxCounter\[0\],60.175
genblk7\[1\].TIMER_b.mtimecmp\[45\],60.15
_14129_,60.14
genblk11\[1\].SCG_b.cur_speed\[16\],60.13
genblk7\[3\].TIMER_b.mtime\[40\],60.085
genblk11\[3\].SCG_b.cur_accel\[27\],60.08
genblk11\[3\].SCG_b.phase_count\[19\],60.06
_07281_,60.04
_10979_,60.04
genblk7\[3\].TIMER_b.mtime\[10\],60.02
clknet_leaf_268_clk,60.02
clknet_leaf_188_clk,60
P_REG_FILE.spi_rx_done_buf1\[1\],59.96
_07091_,59.96
genblk11\[1\].SCG_b.phase_count\[26\],59.96
_24159_,59.94
_23697_,59.92
genblk4\[1\].I2C_b.state\[3\],59.92
_10836_,59.9
clknet_leaf_73_clk,59.9
genblk11\[3\].SCG_b.jerk\[14\],59.88
net101,59.88
_06818_,59.82
genblk11\[1\].SCG_b.c_jerk_dur\[1\],59.82
_18066_,59.8
_06766_,59.78
genblk11\[3\].SCG_b.c_jerk_dur\[30\],59.775
_09859_,59.72
_10510_,59.7
_10000_,59.66
_25755_,59.63
_24338_,59.62
genblk11\[1\].SCG_b.cur_accel\[1\],59.58
genblk7\[2\].TIMER_b.mtime\[23\],59.5
genblk11\[2\].SCG_b.jerk\[22\],59.46
_06407_,59.42
genblk11\[2\].SCG_b.cur_speed\[20\],59.42
net115,59.41
_26372_,59.4
genblk11\[1\].SCG_b.cur_speed\[29\],59.4
_06855_,59.39
_13375_,59.37
_21186_,59.365
genblk7\[1\].TIMER_b.mtime\[14\],59.36
genblk11\[0\].SCG_b.jerk\[27\],59.34
genblk4\[0\].I2C_b.bit_counter\[1\],59.34
genblk11\[1\].SCG_b.phase_count\[11\],59.26
genblk11\[3\].SCG_b.phase_count\[29\],59.23
genblk7\[0\].TIMER_b.mtime\[47\],59.22
_06320_,59.18
_22399_,59.18
genblk11\[3\].SCG_b.phase_count\[7\],59.17
_23271_,59.16
genblk11\[1\].SCG_b.cur_speed\[30\],59.14
_16509_,59.12
_22576_,59.12
_19183_,59.08
genblk11\[3\].SCG_b.cur_speed\[40\],59.06
clknet_leaf_170_clk,59.02
genblk11\[0\].SCG_b.cur_speed\[25\],58.995
_09623_,58.965
_12610_,58.96
net164,58.96
genblk11\[1\].SCG_b.total_steps\[14\],58.94
genblk11\[1\].SCG_b.cur_accel\[13\],58.9
genblk7\[3\].TIMER_b.mtimecmp\[56\],58.875
genblk11\[2\].SCG_b.phase_count\[12\],58.86
net241,58.86
_06077_,58.845
_11710_,58.805
_14054_,58.8
_17088_,58.76
clknet_leaf_452_clk,58.75
_06819_,58.74
genblk11\[1\].SCG_b.jerk\[8\],58.74
net30,58.74
genblk11\[1\].SCG_b.total_steps\[2\],58.7
genblk11\[3\].SCG_b.cur_accel\[44\],58.68
genblk7\[2\].TIMER_b.mtime\[10\],58.62
genblk11\[2\].SCG_b.cur_speed\[38\],58.605
_10824_,58.58
genblk11\[0\].SCG_b.cur_accel\[45\],58.58
genblk11\[2\].SCG_b.total_steps\[0\],58.56
genblk9\[0\].UART_b.generatorInst.rxCounter\[10\],58.56
genblk11\[2\].SCG_b.c_jerk_dur\[26\],58.54
_21600_,58.52
genblk11\[1\].SCG_b.cur_accel\[43\],58.515
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[1\],58.505
genblk7\[0\].TIMER_b.mtime\[32\],58.495
_18154_,58.49
clknet_leaf_34_clk,58.48
clknet_leaf_375_clk,58.48
_07265_,58.46
genblk11\[1\].SCG_b.jerk\[6\],58.43
_06155_,58.39
genblk7\[2\].TIMER_b.mtime\[0\],58.37
_24821_,58.32
_13470_,58.3
genblk11\[3\].SCG_b.phase_count\[4\],58.28
clknet_leaf_84_clk,58.28
_23539_,58.26
genblk7\[2\].TIMER_b.mtime\[26\],58.26
clknet_leaf_476_clk,58.24
_11872_,58.2
genblk11\[1\].SCG_b.cur_speed\[27\],58.185
_15895_,58.13
_13316_,58.08
_24166_,58.04
genblk11\[3\].SCG_b.cur_speed\[34\],58.04
_17965_,58.02
genblk7\[1\].TIMER_b.mtime\[51\],58.02
genblk7\[1\].TIMER_b.mtimecmp\[5\],58.02
genblk11\[0\].SCG_b.c_accel_dur\[19\],57.98
net233,57.98
genblk11\[0\].SCG_b.jerk\[8\],57.96
genblk11\[2\].SCG_b.c_jerk_dur\[0\],57.96
genblk11\[3\].SCG_b.cur_accel\[30\],57.94
_11316_,57.92
_10167_,57.9
_11172_,57.9
_11450_,57.85
genblk11\[1\].SCG_b.cur_accel\[17\],57.78
genblk11\[1\].SCG_b.cur_accel\[4\],57.78
_09773_,57.74
_20019_,57.72
genblk7\[0\].TIMER_b.mtime\[49\],57.705
genblk11\[1\].SCG_b.cur_accel\[40\],57.68
genblk11\[2\].SCG_b.c_jerk_dur\[8\],57.68
genblk11\[3\].SCG_b.c_jerk_dur\[27\],57.68
genblk11\[3\].SCG_b.cur_accel\[43\],57.675
genblk11\[3\].SCG_b.phase_count\[25\],57.66
_13540_,57.65
genblk9\[3\].UART_b.rxEn_r,57.6
P_REG_FILE.TIM_THRESH_L_4\[0\],57.58
_13326_,57.58
genblk9\[0\].UART_b.wr_max_rate_rx,57.565
_11701_,57.54
genblk11\[2\].SCG_b.cur_speed\[16\],57.52
_09692_,57.46
genblk13\[3\].QEM_b.count_thresh_reg\[28\],57.46
_12093_,57.42
_16111_,57.4
net11,57.4
genblk11\[1\].SCG_b.c_accel_dur\[24\],57.38
_05938_,57.36
_16948_,57.34
_25611_,57.34
genblk7\[1\].TIMER_b.mtimecmp\[57\],57.33
genblk11\[2\].SCG_b.phase_count\[26\],57.32
_20015_,57.3
_11433_,57.295
genblk9\[2\].UART_b.generatorInst.txCounter\[5\],57.285
_16295_,57.28
_22327_,57.255
clknet_leaf_6_clk,57.22
genblk13\[1\].QEM_b.count_thresh_reg\[31\],57.205
_06126_,57.19
net163,57.18
_08869_,57.16
_11440_,57.1
genblk9\[0\].UART_b.generatorInst.txCounter\[11\],57.1
clknet_leaf_338_clk,57.1
genblk11\[1\].SCG_b.cur_accel\[9\],57.075
genblk13\[2\].QEM_b.count_thresh_reg\[7\],57.07
_11685_,57.02
_06152_,57.015
_06275_,57
genblk11\[0\].SCG_b.jerk\[24\],57
_21548_,56.98
genblk13\[3\].QEM_b.count\[7\],56.94
_08766_,56.88
_22833_,56.88
clknet_leaf_105_clk,56.765
_07313_,56.76
_23273_,56.76
genblk7\[3\].TIMER_b.mtime\[12\],56.76
genblk9\[0\].UART_b.txInst.bitIdx\[0\],56.76
_11238_,56.74
genblk11\[0\].SCG_b.phase_count\[28\],56.72
_16562_,56.7
net84,56.66
genblk7\[3\].TIMER_b.mtime\[42\],56.635
genblk7\[3\].TIMER_b.mtime\[31\],56.62
_18181_,56.6
_23786_,56.6
_09906_,56.58
_10131_,56.58
_23249_,56.57
_09875_,56.53
genblk11\[3\].SCG_b.total_steps\[2\],56.52
_09716_,56.49
genblk11\[0\].SCG_b.c_accel_dur\[13\],56.44
clknet_leaf_56_clk,56.44
genblk11\[0\].SCG_b.cur_accel\[1\],56.43
_09806_,56.38
genblk9\[1\].UART_b.generatorInst.rxCounter\[25\],56.38
_08829_,56.36
net62,56.34
clknet_leaf_331_clk,56.34
genblk7\[3\].TIMER_b.mtimecmp\[59\],56.31
genblk7\[3\].TIMER_b.mtime\[16\],56.29
_07320_,56.24
_15703_,56.24
_09664_,56.23
_11430_,56.23
_11119_,56.22
clknet_leaf_71_clk,56.22
_10097_,56.21
_09539_,56.2
P_REG_FILE.SD_JERK_1\[7\],56.18
_05956_,56.18
genblk11\[0\].SCG_b.c_accel_dur\[28\],56.18
genblk11\[1\].SCG_b.c_jerk_dur\[26\],56.18
genblk9\[2\].UART_b.generatorInst.txCounter\[0\],56.18
clknet_leaf_326_clk,56.17
_13527_,56.16
genblk11\[2\].SCG_b.c_jerk_dur\[7\],56.12
_05943_,56.1
net159,56.1
_19773_,56.08
clknet_leaf_291_clk,56
_12532_,55.98
clknet_leaf_418_clk,55.98
_25494_,55.96
genblk11\[0\].SCG_b.drv_step,55.96
genblk11\[2\].SCG_b.cur_accel\[46\],55.96
genblk9\[0\].UART_b.generatorInst.rxCounter\[4\],55.9
_11601_,55.885
genblk7\[3\].TIMER_b.mtime\[48\],55.86
net204,55.84
genblk11\[0\].SCG_b.cur_speed\[37\],55.79
genblk11\[1\].SCG_b.cur_accel\[21\],55.76
genblk7\[2\].TIMER_b.mtime\[25\],55.665
_23554_,55.62
genblk11\[0\].SCG_b.cur_accel\[2\],55.62
genblk7\[3\].TIMER_b.mtimecmp\[45\],55.605
_11575_,55.6
genblk7\[0\].TIMER_b.mtime\[54\],55.58
_23172_,55.56
genblk11\[2\].SCG_b.phase_count\[8\],55.56
genblk7\[1\].TIMER_b.mtime\[31\],55.53
_18920_,55.5
genblk11\[0\].SCG_b.phase_count\[22\],55.485
genblk11\[3\].SCG_b.cur_speed\[35\],55.46
genblk11\[1\].SCG_b.wr_c_jerk_dur,55.445
genblk7\[0\].TIMER_b.mtimecmp\[21\],55.43
_13705_,55.42
genblk11\[1\].SCG_b.phase_count\[4\],55.42
_06120_,55.39
_08239_,55.39
_10306_,55.38
_18413_,55.34
genblk11\[0\].SCG_b.cur_accel\[10\],55.34
genblk11\[1\].SCG_b.jerk\[0\],55.34
_13516_,55.33
genblk11\[0\].SCG_b.phase_count\[4\],55.32
pin_mux.PIN_12.out_mux.B,55.32
_00027_,55.285
genblk7\[1\].TIMER_b.mtime\[41\],55.24
clknet_leaf_127_clk,55.22
_11694_,55.2
genblk11\[0\].SCG_b.phase_count\[24\],55.18
_11739_,55.17
genblk13\[1\].QEM_b.count\[21\],55.16
genblk11\[2\].SCG_b.c_jerk_dur\[31\],55.14
genblk13\[3\].QEM_b.count_thresh_reg\[26\],55.125
genblk11\[2\].SCG_b.c_jerk_dur\[25\],55.12
_09728_,55.1
genblk7\[3\].TIMER_b.mtime\[18\],55.1
genblk9\[0\].UART_b.generatorInst.txCounter\[16\],55.1
_09676_,55.07
_20133_,55.06
genblk11\[0\].SCG_b.cur_accel\[37\],55.06
genblk9\[1\].UART_b.max_rate_tx_r\[1\],55.06
net236,55.06
genblk11\[2\].SCG_b.cur_accel\[18\],55.05
genblk11\[1\].SCG_b.cur_accel\[22\],55.04
pin_mux.PIN_21.INTR,55.02
_06882_,54.98
genblk11\[3\].SCG_b.cur_speed\[32\],54.98
genblk11\[3\].SCG_b.steps_left\[24\],54.96
_19078_,54.92
_21020_,54.9
genblk9\[1\].UART_b.generatorInst.txCounter\[4\],54.89
_17934_,54.86
genblk11\[1\].SCG_b.c_jerk_dur\[24\],54.86
genblk11\[2\].SCG_b.cur_speed\[21\],54.86
_10672_,54.82
genblk7\[2\].TIMER_b.mtime\[41\],54.785
genblk11\[1\].SCG_b.cur_accel\[16\],54.78
_09686_,54.76
_08678_,54.72
genblk7\[0\].TIMER_b.mtimecmp\[15\],54.72
clknet_leaf_201_clk,54.66
genblk9\[1\].UART_b.generatorInst.txCounter\[28\],54.65
genblk7\[3\].TIMER_b.mtime\[11\],54.62
_23876_,54.6
genblk11\[2\].SCG_b.jerk\[23\],54.6
net69,54.6
genblk11\[1\].SCG_b.cur_accel\[36\],54.59
genblk11\[2\].SCG_b.cur_accel\[20\],54.58
_20121_,54.55
_11415_,54.54
clknet_leaf_97_clk,54.54
_20763_,54.52
genblk11\[0\].SCG_b.total_steps\[2\],54.52
genblk11\[3\].SCG_b.jerk\[30\],54.52
_09405_,54.51
_11524_,54.5
_11689_,54.5
net157,54.5
genblk7\[2\].TIMER_b.mtime\[28\],54.48
_06659_,54.46
genblk9\[1\].UART_b.max_rate_tx_r\[30\],54.455
genblk7\[1\].TIMER_b.mtime\[29\],54.42
genblk9\[1\].UART_b.generatorInst.rxCounter\[22\],54.4
genblk11\[2\].SCG_b.c_accel_dur\[18\],54.395
genblk13\[3\].QEM_b.count\[31\],54.375
_06061_,54.35
genblk7\[3\].TIMER_b.mtimecmp\[6\],54.35
genblk11\[2\].SCG_b.jerk\[29\],54.32
genblk11\[0\].SCG_b.total_steps\[1\],54.28
_24913_,54.26
_16152_,54.25
genblk11\[0\].SCG_b.cur_speed\[43\],54.24
genblk11\[0\].SCG_b.total_steps\[16\],54.24
genblk11\[0\].SCG_b.cur_speed\[1\],54.22
genblk11\[1\].SCG_b.cur_speed\[20\],54.22
genblk13\[1\].QEM_b.count\[15\],54.22
_22374_,54.18
genblk11\[1\].SCG_b.c_jerk_dur\[14\],54.14
_22388_,54.1
_11731_,54.09
_11702_,54.08
_20020_,54.08
genblk11\[2\].SCG_b.total_steps\[19\],54.06
genblk7\[1\].TIMER_b.mtimecmp\[43\],54.05
genblk11\[0\].SCG_b.phase_count\[0\],54.045
genblk11\[2\].SCG_b.phase_count\[27\],54.02
genblk11\[1\].SCG_b.c_jerk_dur\[2\],54
genblk7\[3\].TIMER_b.mtime\[7\],54
genblk11\[0\].SCG_b.steps_left\[4\],53.98
_07299_,53.94
_06895_,53.915
genblk11\[1\].SCG_b.total_steps\[23\],53.91
_13683_,53.88
net144,53.88
clknet_leaf_121_clk,53.88
genblk9\[3\].UART_b.generatorInst.txCounter\[28\],53.86
net158,53.86
genblk11\[0\].SCG_b.cur_speed\[24\],53.84
_19020_,53.8
pin_mux.PIN_14.out_mux.B,53.76
_19876_,53.74
genblk11\[3\].SCG_b.phase_count\[3\],53.74
genblk7\[2\].TIMER_b.mtime\[11\],53.725
genblk11\[2\].SCG_b.cur_speed\[42\],53.71
genblk11\[0\].SCG_b.cur_accel\[9\],53.695
genblk11\[1\].SCG_b.c_jerk_dur\[0\],53.68
_17327_,53.66
genblk13\[1\].QEM_b.count\[10\],53.66
genblk11\[2\].SCG_b.cur_speed\[17\],53.64
_11761_,53.62
_10204_,53.6
genblk11\[2\].SCG_b.phase_count\[15\],53.6
clknet_leaf_28_clk,53.58
clknet_leaf_98_clk,53.58
genblk11\[1\].SCG_b.cur_accel\[5\],53.54
genblk11\[3\].SCG_b.c_jerk_dur\[6\],53.525
net252,53.52
_09981_,53.48
genblk9\[2\].UART_b.max_rate_tx_r\[27\],53.48
genblk7\[2\].TIMER_b.mtimecmp\[9\],53.47
_20150_,53.41
_17455_,53.38
_23824_,53.36
genblk11\[0\].SCG_b.c_jerk_dur\[27\],53.36
_17020_,53.34
net160,53.34
genblk11\[2\].SCG_b.phase_count\[10\],53.33
genblk7\[0\].TIMER_b.mtime\[31\],53.31
_05970_,53.27
genblk4\[0\].I2C_b.proc_counter\[1\],53.27
genblk9\[0\].UART_b.max_rate_tx_r\[31\],53.26
genblk11\[3\].SCG_b.c_jerk_dur\[20\],53.24
genblk13\[2\].QEM_b.count\[5\],53.24
genblk11\[2\].SCG_b.phase_count\[31\],53.2
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[2\],53.2
genblk11\[0\].SCG_b.jerk\[25\],53.18
genblk13\[2\].QEM_b.count\[21\],53.18
genblk7\[3\].TIMER_b.mtime\[26\],53.16
_07208_,53.12
genblk11\[2\].SCG_b.c_jerk_dur\[9\],53.1
genblk11\[2\].SCG_b.cur_accel\[10\],53.1
genblk11\[3\].SCG_b.c_accel_dur\[9\],53.1
genblk13\[0\].QEM_b.count\[4\],53.09
_11385_,53.08
_17023_,53.06
_10166_,53.02
_23159_,53
genblk11\[0\].SCG_b.c_jerk_dur\[30\],52.98
_09420_,52.965
_06279_,52.96
genblk11\[2\].SCG_b.jerk\[28\],52.94
clknet_leaf_205_clk,52.94
genblk11\[3\].SCG_b.clk_div\[1\],52.92
_11479_,52.88
clknet_leaf_124_clk,52.88
_20056_,52.86
genblk7\[2\].TIMER_b.mtimecmp\[49\],52.855
genblk11\[0\].SCG_b.total_steps\[28\],52.84
genblk11\[2\].SCG_b.c_jerk_dur\[20\],52.84
genblk11\[3\].SCG_b.cur_speed\[36\],52.8
genblk13\[3\].QEM_b.count\[16\],52.795
genblk9\[1\].UART_b.generatorInst.txCounter\[29\],52.77
_11386_,52.76
genblk7\[2\].TIMER_b.mtime\[49\],52.68
genblk7\[2\].TIMER_b.mtimecmp\[55\],52.625
_10195_,52.62
genblk11\[1\].SCG_b.steps_left\[31\],52.62
genblk9\[1\].UART_b.generatorInst.rxCounter\[4\],52.62
genblk11\[2\].SCG_b.jerk\[31\],52.605
_08285_,52.6
_06084_,52.58
_10008_,52.58
_10431_,52.58
genblk11\[1\].SCG_b.c_accel_dur\[4\],52.58
_27325_,52.56
genblk9\[1\].UART_b.rxInst.done,52.56
_13508_,52.55
genblk13\[3\].QEM_b.count_thresh_reg\[27\],52.55
genblk9\[1\].UART_b.max_rate_tx_r\[31\],52.54
net235,52.54
genblk11\[0\].SCG_b.phase_count\[13\],52.52
_20007_,52.5
genblk11\[1\].SCG_b.do_move,52.5
_10185_,52.42
_11682_,52.42
_16107_,52.42
genblk11\[3\].SCG_b.cur_accel\[8\],52.4
genblk11\[3\].SCG_b.phase_count\[9\],52.34
genblk7\[2\].TIMER_b.mtime\[8\],52.32
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[2\],52.29
_24027_,52.28
clknet_leaf_125_clk,52.28
_05954_,52.26
genblk9\[2\].UART_b.generatorInst.txCounter\[20\],52.245
P_REG_FILE.sd_done_buf1\[1\],52.24
genblk9\[1\].UART_b.generatorInst.txCounter\[0\],52.24
_06067_,52.18
genblk11\[0\].SCG_b.total_steps\[31\],52.18
genblk13\[3\].QEM_b.count_thresh_reg\[17\],52.18
clknet_leaf_496_clk,52.18
_06388_,52.14
genblk11\[3\].SCG_b.start_i,52.14
genblk11\[3\].SCG_b.jerk\[29\],52.12
genblk13\[1\].QEM_b.count\[0\],52.12
genblk11\[0\].SCG_b.jerk\[17\],52.115
genblk11\[2\].SCG_b.total_steps\[11\],52.1
pin_mux.PIN_24.INTR,52.1
genblk7\[3\].TIMER_b.mtimecmp\[35\],52.08
genblk11\[0\].SCG_b.jerk\[13\],52.06
genblk11\[3\].SCG_b.cur_accel\[25\],52.025
_17026_,52.02
_14769_,52.01
genblk9\[0\].UART_b.generatorInst.txCounter\[15\],51.965
_18103_,51.96
_24392_,51.96
genblk13\[3\].QEM_b.count_thresh_reg\[29\],51.925
_23106_,51.92
genblk13\[0\].QEM_b.count\[22\],51.9
_08404_,51.84
genblk11\[0\].SCG_b.c_jerk_dur\[19\],51.84
genblk11\[3\].SCG_b.phase_count\[28\],51.84
genblk11\[0\].SCG_b.c_accel_dur\[25\],51.8
clknet_leaf_504_clk,51.8
genblk11\[0\].SCG_b.c_jerk_dur\[23\],51.78
genblk13\[0\].QEM_b.count\[16\],51.74
_11565_,51.705
_06073_,51.7
_08227_,51.7
_16949_,51.68
pin_mux.PIN_24.IRQPOL,51.68
_11383_,51.66
clknet_leaf_281_clk,51.66
genblk11\[3\].SCG_b.total_steps\[26\],51.64
genblk13\[0\].QEM_b.count\[13\],51.64
genblk13\[2\].QEM_b.count\[8\],51.64
_21566_,51.6
genblk11\[1\].SCG_b.total_steps\[25\],51.6
_06310_,51.56
genblk11\[0\].SCG_b.total_steps\[4\],51.56
genblk11\[2\].SCG_b.jerk\[0\],51.545
_06399_,51.52
genblk11\[1\].SCG_b.cur_speed\[12\],51.52
_07298_,51.48
genblk11\[2\].SCG_b.c_jerk_dur\[19\],51.48
genblk11\[0\].SCG_b.phase_count\[25\],51.47
_11446_,51.445
_13011_,51.42
genblk11\[0\].SCG_b.c_accel_dur\[2\],51.42
_06074_,51.4
genblk11\[2\].SCG_b.phase_count\[6\],51.39
genblk11\[3\].SCG_b.total_steps\[1\],51.36
genblk7\[1\].TIMER_b.mtime\[27\],51.36
genblk9\[1\].UART_b.generatorInst.txCounter\[11\],51.36
genblk9\[1\].UART_b.rxInst.state\[2\],51.36
clknet_leaf_300_clk,51.36
_20084_,51.34
_10551_,51.28
genblk11\[3\].SCG_b.c_jerk_dur\[13\],51.28
genblk9\[3\].UART_b.txInst.bitIdx\[0\],51.28
genblk7\[0\].TIMER_b.mtime\[30\],51.24
genblk7\[2\].TIMER_b.mtime\[22\],51.23
_13503_,51.2
clknet_leaf_143_clk,51.2
genblk11\[0\].SCG_b.jerk\[7\],51.16
genblk11\[3\].SCG_b.cur_speed\[42\],51.125
_23178_,51.12
_23499_,51.12
genblk11\[3\].SCG_b.c_accel_dur\[22\],51.12
genblk11\[3\].SCG_b.cur_speed\[20\],51.1
genblk11\[0\].SCG_b.total_steps\[6\],51.095
genblk11\[1\].SCG_b.phase_count\[0\],51.085
_06191_,51.08
genblk11\[1\].SCG_b.phase_count\[13\],51.08
genblk7\[0\].TIMER_b.en_r,51.06
_17036_,51.04
genblk11\[0\].SCG_b.phase_count\[14\],51.04
genblk7\[2\].TIMER_b.mtime\[44\],51.03
genblk11\[3\].SCG_b.phase_count\[17\],51
net60,51
_07691_,50.96
_23189_,50.96
genblk9\[0\].UART_b.generatorInst.txCounter\[10\],50.945
_09983_,50.94
_20011_,50.92
genblk11\[0\].SCG_b.c_jerk_dur\[28\],50.92
net79,50.9
genblk11\[1\].SCG_b.jerk\[9\],50.86
genblk9\[3\].UART_b.max_rate_tx_r\[5\],50.86
_07149_,50.84
genblk11\[0\].SCG_b.c_jerk_dur\[8\],50.82
genblk11\[1\].SCG_b.total_steps\[7\],50.8
pin_mux.PIN_23.out_mux.A,50.8
_11720_,50.795
genblk4\[0\].I2C_b.proc_counter\[0\],50.78
genblk4\[0\].I2C_b.divider_counter\[4\],50.74
_16146_,50.71
genblk7\[1\].TIMER_b.mtimecmp\[49\],50.7
genblk11\[1\].SCG_b.cur_speed\[17\],50.695
P_REG_FILE.GPIO_SEL_15\[0\],50.66
genblk7\[1\].TIMER_b.mtime\[44\],50.66
genblk11\[2\].SCG_b.jerk\[11\],50.6
_18966_,50.58
_25600_,50.58
genblk11\[3\].SCG_b.cur_accel\[31\],50.58
genblk11\[1\].SCG_b.steps_left\[4\],50.56
_05965_,50.53
genblk9\[1\].UART_b.generatorInst.txCounter\[10\],50.525
_06372_,50.48
genblk7\[3\].TIMER_b.mtime\[4\],50.47
_21126_,50.42
_19972_,50.4
genblk13\[1\].QEM_b.count\[7\],50.4
_15140_,50.38
genblk11\[1\].SCG_b.c_jerk_dur\[6\],50.38
net37,50.34
_06848_,50.32
genblk11\[2\].SCG_b.phase_count\[11\],50.32
_10178_,50.315
_09767_,50.29
_23305_,50.26
genblk11\[0\].SCG_b.c_jerk_dur\[22\],50.26
genblk11\[3\].SCG_b.cur_speed\[16\],50.18
genblk11\[1\].SCG_b.c_jerk_dur\[4\],50.16
genblk13\[0\].QEM_b.count\[24\],50.16
genblk9\[1\].UART_b.max_rate_rx_r\[29\],50.14
genblk9\[3\].UART_b.max_rate_rx_r\[16\],50.12
net161,50.12
_10766_,50.1
genblk11\[3\].SCG_b.cur_accel\[37\],50.1
_21970_,50.07
P_REG_FILE.GPIO_SEL_24\[1\],50.06
_21378_,50.04
genblk11\[0\].SCG_b.phase_count\[27\],50.04
_23808_,50
_07466_,49.98
_11637_,49.94
genblk13\[1\].QEM_b.count\[14\],49.915
genblk7\[0\].TIMER_b.mtime\[35\],49.91
genblk7\[3\].TIMER_b.mtime\[13\],49.88
P_REG_FILE.GPIO_SEL_20\[0\],49.86
genblk7\[2\].TIMER_b.mtime\[43\],49.84
_21761_,49.82
genblk11\[0\].SCG_b.steps_left\[0\],49.82
genblk9\[2\].UART_b.max_rate_tx_r\[24\],49.82
genblk7\[1\].TIMER_b.mtime\[61\],49.805
genblk11\[3\].SCG_b.phase_count\[20\],49.79
genblk9\[1\].UART_b.txInst.bitIdx\[0\],49.79
P_REG_FILE.qem_thresh_reached_buf1\[2\],49.78
_20012_,49.78
_22689_,49.78
genblk11\[2\].SCG_b.c_jerk_dur\[11\],49.78
genblk9\[2\].UART_b.generatorInst.txCounter\[25\],49.775
_17031_,49.76
genblk7\[1\].TIMER_b.mtime\[24\],49.76
genblk9\[0\].UART_b.generatorInst.rxCounter\[20\],49.76
genblk11\[1\].SCG_b.cur_accel\[19\],49.74
genblk7\[1\].TIMER_b.mtime\[38\],49.74
genblk9\[0\].UART_b.max_rate_tx_r\[28\],49.74
genblk11\[0\].SCG_b.cur_accel\[27\],49.72
_06267_,49.705
genblk7\[3\].TIMER_b.mtimecmp\[12\],49.7
net240,49.7
genblk11\[3\].SCG_b.wr_c_jerk_dur,49.68
net42,49.68
genblk9\[1\].UART_b.wr_max_rate_rx,49.655
_10109_,49.65
genblk11\[3\].SCG_b.c_jerk_dur\[28\],49.64
genblk11\[0\].SCG_b.phase_count\[7\],49.63
genblk11\[1\].SCG_b.phase_count\[23\],49.58
genblk11\[3\].SCG_b.total_steps\[6\],49.58
genblk7\[0\].TIMER_b.mtime\[17\],49.55
_06820_,49.54
_26255_,49.54
genblk11\[1\].SCG_b.jerk\[7\],49.54
genblk11\[0\].SCG_b.c_jerk_dur\[6\],49.5
genblk7\[0\].TIMER_b.mtime\[39\],49.5
genblk11\[1\].SCG_b.cur_speed\[8\],49.48
genblk7\[2\].TIMER_b.mtime\[31\],49.47
_09799_,49.44
genblk7\[0\].TIMER_b.mtime\[14\],49.44
clknet_leaf_142_clk,49.44
genblk9\[3\].UART_b.generatorInst.txCounter\[11\],49.425
genblk13\[3\].QEM_b.count\[12\],49.4
_12876_,49.38
_11427_,49.36
_13507_,49.36
genblk11\[1\].SCG_b.jerk\[27\],49.36
genblk9\[0\].UART_b.generatorInst.txCounter\[13\],49.36
genblk9\[0\].UART_b.generatorInst.rxCounter\[14\],49.345
_09791_,49.34
genblk7\[1\].TIMER_b.mtime\[59\],49.3
genblk9\[0\].UART_b.generatorInst.txCounter\[9\],49.29
P_REG_FILE.uart_rx_done_buf1\[3\],49.28
_16945_,49.28
_13684_,49.23
_11730_,49.22
_22480_,49.22
genblk11\[2\].SCG_b.cur_speed\[7\],49.22
clknet_leaf_42_clk,49.22
genblk11\[3\].SCG_b.phase_count\[18\],49.21
genblk11\[3\].SCG_b.total_steps\[20\],49.2
genblk9\[3\].UART_b.generatorInst.txCounter\[1\],49.18
_07172_,49.16
genblk9\[3\].UART_b.generatorInst.rxCounter\[28\],49.13
_06656_,49.12
genblk11\[2\].SCG_b.phase_count\[21\],49.12
genblk9\[1\].UART_b.generatorInst.txCounter\[19\],49.12
_15387_,49.11
genblk7\[0\].TIMER_b.mtimecmp\[12\],49.11
genblk7\[0\].TIMER_b.mtime\[11\],49.095
genblk7\[0\].TIMER_b.mtime\[23\],49.09
genblk7\[2\].TIMER_b.mtime\[2\],49.075
genblk11\[3\].SCG_b.phase_count\[21\],49.065
_07714_,49.06
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[0\],49.06
_19709_,49.05
_06116_,49.04
_14990_,49.04
net210,49.02
_20170_,49
_08390_,48.94
genblk13\[0\].QEM_b.count_thresh_reg\[4\],48.94
_11668_,48.92
net74,48.92
_26202_,48.9
genblk11\[3\].SCG_b.jerk\[13\],48.9
_11416_,48.88
_06466_,48.86
net6,48.86
_07706_,48.84
genblk11\[1\].SCG_b.cur_speed\[33\],48.805
genblk7\[1\].TIMER_b.mtimecmp\[44\],48.78
_11388_,48.77
genblk11\[3\].SCG_b.c_jerk_dur\[5\],48.77
_26111_,48.76
genblk11\[3\].SCG_b.steps_left\[26\],48.72
genblk7\[0\].TIMER_b.mtimecmp\[47\],48.7
_09803_,48.68
genblk11\[1\].SCG_b.total_steps\[29\],48.68
_05979_,48.66
genblk9\[0\].UART_b.generatorInst.rxCounter\[9\],48.65
_18083_,48.64
genblk11\[3\].SCG_b.c_jerk_dur\[2\],48.62
genblk11\[1\].SCG_b.total_steps\[22\],48.6
net136,48.6
genblk13\[1\].QEM_b.count\[18\],48.585
_07225_,48.58
_21956_,48.58
_16368_,48.575
_05972_,48.56
_23996_,48.56
genblk7\[3\].TIMER_b.mtimecmp\[44\],48.54
genblk7\[3\].TIMER_b.mtimecmp\[5\],48.52
_09741_,48.51
net214,48.48
_14611_,48.46
genblk11\[2\].SCG_b.c_jerk_dur\[29\],48.46
_06325_,48.44
genblk4\[1\].I2C_b.proc_counter\[1\],48.44
genblk4\[0\].I2C_b.bit_counter\[4\],48.42
genblk11\[3\].SCG_b.cur_speed\[43\],48.4
genblk7\[0\].TIMER_b.mtime\[20\],48.38
pin_mux.PIN_10.INTR,48.38
_19118_,48.36
genblk9\[3\].UART_b.max_rate_tx_r\[12\],48.35
genblk11\[1\].SCG_b.total_steps\[26\],48.32
genblk2\[1\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[2\],48.3
genblk7\[2\].TIMER_b.mtime\[30\],48.3
_06137_,48.27
_11444_,48.27
P_REG_FILE.GPIO_SEL_16\[1\],48.26
_06172_,48.26
_07196_,48.26
genblk11\[3\].SCG_b.total_steps\[19\],48.24
genblk9\[2\].UART_b.txInst.bitIdx\[0\],48.22
_10156_,48.2
genblk7\[2\].TIMER_b.mtime\[45\],48.2
_21284_,48.16
genblk11\[0\].SCG_b.phase_count\[19\],48.16
_26375_,48.14
genblk11\[0\].SCG_b.c_accel_dur\[29\],48.14
_08388_,48.12
genblk11\[3\].SCG_b.c_jerk_dur\[26\],48.11
genblk7\[1\].TIMER_b.mtime\[9\],48.1
_13329_,48.09
_10978_,48.08
net234,48.06
_11592_,48.05
_11690_,48.04
genblk9\[1\].UART_b.max_rate_rx_r\[31\],48.04
genblk11\[1\].SCG_b.state\[3\],48.02
P_REG_FILE.SD_JERK_DUR_4\[30\],48
genblk11\[1\].SCG_b.total_steps\[19\],47.92
_11514_,47.9
_27002_,47.88
_09333_,47.86
genblk2\[0\].SPI_b.SPI_Master_Inst.r_spi_mode\[1\],47.86
genblk11\[3\].SCG_b.c_accel_dur\[5\],47.83
_21847_,47.82
pin_mux.PIN_11.out_mux.B,47.805
_09771_,47.8
_13136_,47.8
genblk11\[3\].SCG_b.cur_speed\[8\],47.8
pin_mux.PIN_9.INTR,47.8
genblk9\[3\].UART_b.generatorInst.rxCounter\[5\],47.77
genblk7\[2\].TIMER_b.mtime\[16\],47.76
_16073_,47.74
_08234_,47.7
genblk7\[1\].TIMER_b.mtime\[35\],47.7
_23997_,47.68
genblk9\[1\].UART_b.generatorInst.rxCounter\[14\],47.66
genblk9\[2\].UART_b.max_rate_rx_r\[27\],47.64
net104,47.62
_12743_,47.61
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_MSB_first,47.6
clknet_leaf_474_clk,47.6
_05953_,47.58
genblk9\[0\].UART_b.generatorInst.txCounter\[2\],47.58
_06884_,47.54
_11767_,47.54
genblk11\[1\].SCG_b.jerk\[5\],47.54
_11436_,47.525
_10223_,47.52
_11629_,47.5
genblk13\[2\].QEM_b.count_thresh_reg\[21\],47.46
_19095_,47.44
_17961_,47.4
genblk13\[3\].QEM_b.count\[24\],47.4
genblk11\[3\].SCG_b.jerk\[11\],47.38
_11587_,47.365
_23955_,47.36
genblk11\[2\].SCG_b.phase_count\[20\],47.36
genblk11\[3\].SCG_b.phase_count\[10\],47.36
_11520_,47.345
genblk4\[1\].I2C_b.divider_counter\[9\],47.34
_13450_,47.32
_13537_,47.3
genblk7\[1\].TIMER_b.mtime\[63\],47.3
_20021_,47.28
genblk11\[2\].SCG_b.c_accel_dur\[3\],47.28
genblk11\[2\].SCG_b.jerk\[13\],47.26
net142,47.26
genblk11\[0\].SCG_b.phase_count\[9\],47.24
genblk13\[0\].QEM_b.thresh_wr,47.225
genblk11\[1\].SCG_b.c_jerk_dur\[13\],47.22
genblk11\[0\].SCG_b.c_accel_dur\[30\],47.16
genblk11\[2\].SCG_b.c_jerk_dur\[24\],47.16
genblk11\[2\].SCG_b.done,47.16
_11705_,47.145
genblk7\[2\].TIMER_b.mtime\[37\],47.14
net1549,47.12
genblk11\[1\].SCG_b.phase_count\[28\],47.11
_07828_,47.1
_21252_,47.1
genblk9\[0\].UART_b.max_rate_rx_r\[31\],47.1
_19090_,47.08
genblk4\[0\].I2C_b.divider_counter\[3\],47.08
genblk7\[3\].TIMER_b.mtime\[45\],47.08
genblk7\[3\].TIMER_b.mtime\[41\],47.065
genblk11\[0\].SCG_b.phase_count\[23\],47.06
clknet_leaf_428_clk,47.06
_07469_,47.04
genblk11\[0\].SCG_b.c_jerk_dur\[29\],47.02
genblk7\[1\].TIMER_b.mtimecmp\[38\],47
_20850_,46.98
_23962_,46.98
_24291_,46.97
_23233_,46.94
genblk11\[2\].SCG_b.c_jerk_dur\[6\],46.94
genblk4\[1\].I2C_b.saved_device_addr\[7\],46.94
net3,46.94
_21016_,46.9
genblk11\[2\].SCG_b.c_accel_dur\[10\],46.9
clknet_leaf_90_clk,46.9
genblk9\[2\].UART_b.generatorInst.txCounter\[23\],46.86
genblk9\[3\].UART_b.max_rate_rx_r\[14\],46.86
_25072_,46.85
genblk11\[3\].SCG_b.cur_speed\[39\],46.84
genblk9\[1\].UART_b.generatorInst.txCounter\[13\],46.84
genblk7\[1\].TIMER_b.mtime\[37\],46.835
_10005_,46.8
_11403_,46.76
genblk13\[2\].QEM_b.count\[2\],46.74
genblk7\[1\].TIMER_b.mtime\[8\],46.74
_09787_,46.72
_19106_,46.72
genblk9\[2\].UART_b.max_rate_tx_r\[30\],46.72
net80,46.72
_13506_,46.69
genblk7\[3\].TIMER_b.mtimecmp\[15\],46.64
P_REG_FILE.SD_ACCEL_DUR_1\[2\],46.6
genblk2\[1\].SPI_b.SPI_Master_Inst.r_spi_mode\[0\],46.59
genblk9\[3\].UART_b.generatorInst.txCounter\[9\],46.57
genblk11\[3\].SCG_b.c_jerk_dur\[10\],46.56
genblk7\[0\].TIMER_b.mtime\[60\],46.56
_07180_,46.54
genblk11\[3\].SCG_b.c_jerk_dur\[25\],46.54
_27022_,46.52
genblk11\[0\].SCG_b.c_jerk_dur\[13\],46.5
genblk7\[3\].TIMER_b.mtimecmp\[58\],46.5
genblk11\[3\].SCG_b.total_steps\[4\],46.495
_07052_,46.48
_13379_,46.48
_19493_,46.46
_23610_,46.46
genblk13\[1\].QEM_b.count\[13\],46.455
_06727_,46.445
_26986_,46.43
genblk9\[0\].UART_b.generatorInst.txCounter\[28\],46.43
_22416_,46.42
genblk4\[1\].I2C_b.divider_counter\[7\],46.415
genblk11\[2\].SCG_b.c_jerk_dur\[27\],46.38
_08886_,46.36
_13764_,46.36
_17340_,46.36
genblk11\[2\].SCG_b.c_jerk_dur\[30\],46.36
genblk9\[1\].UART_b.generatorInst.rxCounter\[19\],46.35
_26895_,46.33
genblk13\[3\].QEM_b.count\[26\],46.32
genblk4\[0\].I2C_b.state\[2\],46.32
_06168_,46.3
genblk9\[0\].UART_b.generatorInst.txCounter\[17\],46.28
_17737_,46.26
genblk11\[2\].SCG_b.total_steps\[26\],46.26
genblk11\[3\].SCG_b.c_jerk_dur\[4\],46.25
_19110_,46.24
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[3\],46.22
_06892_,46.21
genblk11\[3\].SCG_b.c_accel_dur\[6\],46.21
_21450_,46.18
_25786_,46.18
P_REG_FILE.qem_thresh_reached_buf1\[3\],46.16
_16787_,46.16
genblk11\[3\].SCG_b.cur_speed\[37\],46.16
genblk7\[3\].TIMER_b.mtime\[35\],46.16
genblk11\[1\].SCG_b.c_jerk_dur\[23\],46.15
_19044_,46.14
genblk11\[2\].SCG_b.total_steps\[3\],46.14
_11211_,46.1
pin_mux.PIN_13.INTR,46.1
_10212_,46.095
genblk11\[0\].SCG_b.jerk\[16\],46.04
_05928_,46.02
P_REG_FILE.GPIO_SEL_23\[0\],46
_06292_,46
_10859_,45.995
_17763_,45.99
genblk11\[1\].SCG_b.phase_count\[12\],45.98
_08350_,45.96
genblk7\[2\].TIMER_b.mtime\[51\],45.96
P_REG_FILE.TIM_THRESH_L_2\[0\],45.94
_06098_,45.94
_06103_,45.94
_11424_,45.94
genblk11\[1\].SCG_b.phase_count\[3\],45.93
_06735_,45.92
_24332_,45.9
genblk11\[2\].SCG_b.phase_count\[5\],45.86
genblk11\[3\].SCG_b.phase_count\[11\],45.86
_20107_,45.845
_08890_,45.84
genblk9\[1\].UART_b.generatorInst.rxCounter\[28\],45.82
clknet_leaf_145_clk,45.8
_11554_,45.78
genblk11\[1\].SCG_b.cur_speed\[18\],45.78
genblk9\[2\].UART_b.max_rate_tx_r\[31\],45.76
_19759_,45.755
_23781_,45.7
_24359_,45.7
genblk11\[2\].SCG_b.total_steps\[1\],45.7
_06135_,45.68
clknet_leaf_202_clk,45.66
_08271_,45.62
genblk13\[2\].QEM_b.count_thresh_reg\[27\],45.62
_24680_,45.6
_07739_,45.58
P_REG_FILE.SD_ACCEL_DUR_2\[22\],45.56
_08232_,45.56
genblk11\[0\].SCG_b.phase_count\[6\],45.545
_24964_,45.54
genblk7\[3\].TIMER_b.mtime\[49\],45.54
pin_mux.PIN_22.INTR,45.54
_23452_,45.52
_09694_,45.5
genblk7\[3\].TIMER_b.mtime\[44\],45.5
genblk11\[1\].SCG_b.total_steps\[10\],45.48
genblk11\[3\].SCG_b.cur_speed\[21\],45.475
_16367_,45.44
genblk13\[2\].QEM_b.count_thresh_reg\[12\],45.44
genblk7\[0\].TIMER_b.mtimecmp\[51\],45.44
genblk11\[0\].SCG_b.cur_accel\[8\],45.34
genblk7\[0\].TIMER_b.mtime\[18\],45.34
_18289_,45.32
genblk11\[0\].SCG_b.total_steps\[23\],45.32
genblk11\[1\].SCG_b.c_accel_dur\[7\],45.32
genblk11\[2\].SCG_b.c_accel_dur\[16\],45.3
genblk11\[2\].SCG_b.phase_count\[0\],45.3
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[3\],45.235
genblk11\[0\].SCG_b.c_accel_dur\[24\],45.22
genblk9\[2\].UART_b.rxInst.done,45.22
genblk11\[1\].SCG_b.c_jerk_dur\[21\],45.2
genblk11\[2\].SCG_b.cur_accel\[15\],45.2
clknet_leaf_236_clk,45.18
_07215_,45.16
_23018_,45.16
genblk7\[3\].TIMER_b.mtime\[20\],45.16
genblk7\[3\].TIMER_b.mtime\[56\],45.11
_06306_,45.1
_11827_,45.08
_12724_,45.06
genblk13\[3\].QEM_b.count_thresh_reg\[5\],45.06
_11636_,45.035
genblk11\[2\].SCG_b.cur_speed\[0\],45.035
_06528_,45.02
_09077_,45.02
_12695_,45.02
genblk11\[1\].SCG_b.phase_count\[15\],45.02
_06469_,45
genblk11\[0\].SCG_b.steps_left\[12\],44.96
genblk7\[1\].TIMER_b.mtime\[47\],44.94
genblk9\[3\].UART_b.generatorInst.txCounter\[16\],44.94
genblk11\[3\].SCG_b.motor_stopped,44.925
_23176_,44.92
genblk9\[3\].UART_b.generatorInst.txCounter\[4\],44.91
_06864_,44.9
genblk11\[0\].SCG_b.c_jerk_dur\[7\],44.88
genblk11\[0\].SCG_b.jerk\[11\],44.86
_11579_,44.84
_23293_,44.84
genblk11\[0\].SCG_b.c_jerk_dur\[24\],44.84
genblk11\[1\].SCG_b.c_jerk_dur\[10\],44.84
genblk9\[0\].UART_b.generatorInst.txCounter\[22\],44.82
_09817_,44.815
_16157_,44.8
genblk7\[0\].TIMER_b.mtimecmp\[35\],44.78
P_REG_FILE.GPIO_SEL_18\[1\],44.775
genblk9\[3\].UART_b.max_rate_tx_r\[21\],44.755
_11735_,44.74
genblk9\[3\].UART_b.generatorInst.rxCounter\[25\],44.72
genblk2\[0\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[0\],44.69
_11561_,44.68
_16333_,44.68
_09752_,44.66
clknet_leaf_494_clk,44.66
genblk11\[3\].SCG_b.total_steps\[22\],44.64
_11750_,44.62
_14798_,44.62
genblk13\[3\].QEM_b.count\[10\],44.62
genblk9\[0\].UART_b.max_rate_tx_r\[27\],44.58
genblk9\[2\].UART_b.generatorInst.txCounter\[4\],44.58
_19723_,44.555
_07745_,44.55
_22358_,44.54
genblk11\[1\].SCG_b.phase_count\[24\],44.515
_20226_,44.5
_23211_,44.5
clknet_leaf_120_clk,44.5
_20160_,44.48
_22298_,44.475
genblk13\[3\].QEM_b.count\[15\],44.46
genblk11\[0\].SCG_b.c_accel_dur\[15\],44.45
genblk11\[0\].SCG_b.c_jerk_dur\[11\],44.4
_13535_,44.34
_25433_,44.34
genblk11\[2\].SCG_b.total_steps\[25\],44.34
clknet_leaf_32_clk,44.34
genblk4\[1\].I2C_b.divider_counter\[4\],44.315
_09533_,44.28
genblk13\[0\].QEM_b.count_thresh_reg\[25\],44.28
genblk11\[1\].SCG_b.phase_count\[10\],44.24
net238,44.24
P_REG_FILE.sd_done_buf1\[2\],44.22
genblk11\[1\].SCG_b.total_steps\[30\],44.22
clknet_leaf_122_clk,44.2
_06772_,44.18
_19334_,44.18
genblk7\[2\].TIMER_b.mtime\[59\],44.18
_06533_,44.17
genblk11\[2\].SCG_b.steps_left\[18\],44.16
genblk11\[3\].SCG_b.c_accel_dur\[20\],44.16
pin_mux.PIN_12.INTR,44.16
_06777_,44.14
_07720_,44.14
_09682_,44.12
_17873_,44.12
genblk11\[2\].SCG_b.phase_count\[22\],44.12
clknet_leaf_70_clk,44.12
_07470_,44.1
_17722_,44.1
genblk11\[2\].SCG_b.total_steps\[16\],44.1
genblk13\[0\].QEM_b.count_thresh_reg\[7\],44.1
_22120_,44.08
genblk11\[2\].SCG_b.jerk\[8\],44.08
genblk9\[0\].UART_b.generatorInst.rxCounter\[7\],44.08
_09586_,44.06
_14617_,44.06
genblk11\[1\].SCG_b.cur_speed\[34\],44.06
genblk11\[2\].SCG_b.c_jerk_dur\[4\],44.03
genblk7\[2\].TIMER_b.mtimecmp\[30\],44.005
genblk11\[2\].SCG_b.phase_count\[14\],43.94
genblk11\[1\].SCG_b.cur_speed\[31\],43.935
P_REG_FILE.gpio_intr_buf1\[23\],43.9
_16685_,43.9
_23660_,43.9
net242,43.9
_08132_,43.88
genblk7\[0\].TIMER_b.mtime\[29\],43.88
genblk7\[0\].TIMER_b.mtime\[45\],43.86
genblk7\[1\].TIMER_b.mtime\[28\],43.86
_20858_,43.8
genblk11\[3\].SCG_b.cur_speed\[22\],43.8
net229,43.8
clknet_leaf_256_clk,43.8
genblk11\[0\].SCG_b.cur_speed\[15\],43.76
genblk9\[3\].UART_b.generatorInst.txCounter\[15\],43.74
genblk13\[2\].QEM_b.count_thresh_reg\[13\],43.72
genblk13\[3\].QEM_b.count_thresh_reg\[1\],43.7
genblk7\[3\].TIMER_b.mtime\[43\],43.68
genblk13\[1\].QEM_b.latched_count\[17\],43.66
_07537_,43.64
_13517_,43.64
genblk11\[1\].SCG_b.total_steps\[15\],43.64
_21481_,43.62
clknet_leaf_190_clk,43.62
_11467_,43.6
genblk9\[3\].UART_b.max_rate_rx_r\[1\],43.6
_00033_,43.585
genblk9\[2\].UART_b.max_rate_tx_r\[26\],43.54
_20004_,43.52
_06235_,43.5
genblk9\[2\].UART_b.generatorInst.rxCounter\[16\],43.49
genblk11\[3\].SCG_b.phase_count\[16\],43.48
_11726_,43.46
_12025_,43.46
_16360_,43.46
_20154_,43.46
_26142_,43.46
genblk11\[3\].SCG_b.jerk\[6\],43.46
genblk11\[3\].SCG_b.phase_count\[8\],43.46
_07814_,43.44
genblk11\[2\].SCG_b.cur_speed\[10\],43.44
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[2\],43.44
_19452_,43.42
genblk7\[0\].TIMER_b.mtimecmp\[62\],43.42
_07731_,43.4
genblk11\[3\].SCG_b.c_jerk_dur\[22\],43.4
genblk7\[2\].TIMER_b.mtimecmp\[5\],43.4
_22577_,43.38
genblk11\[2\].SCG_b.c_accel_dur\[29\],43.38
genblk4\[0\].I2C_b.saved_mosi_data\[7\],43.38
genblk7\[0\].TIMER_b.mtimecmp\[50\],43.38
genblk9\[0\].UART_b.generatorInst.txCounter\[25\],43.38
_13510_,43.37
_23825_,43.36
_20652_,43.34
genblk11\[0\].SCG_b.total_steps\[14\],43.34
genblk11\[1\].SCG_b.c_jerk_dur\[3\],43.3
genblk9\[0\].UART_b.generatorInst.txCounter\[4\],43.28
_11605_,43.27
_07602_,43.26
_18534_,43.26
genblk11\[0\].SCG_b.c_accel_dur\[6\],43.26
_08349_,43.24
genblk11\[2\].SCG_b.c_jerk_dur\[10\],43.24
genblk11\[2\].SCG_b.c_jerk_dur\[23\],43.24
genblk11\[3\].SCG_b.did_last_step,43.24
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[12\],43.235
genblk7\[0\].TIMER_b.mtime\[24\],43.235
_10508_,43.23
_15748_,43.22
_17654_,43.2
_19242_,43.2
genblk11\[1\].SCG_b.total_steps\[27\],43.2
genblk11\[3\].SCG_b.phase_count\[14\],43.2
_19853_,43.16
genblk4\[0\].I2C_b.divider_counter\[6\],43.16
_10242_,43.14
_24625_,43.12
_13579_,43.08
_25160_,43.08
_09155_,43.06
_07159_,43.05
genblk11\[2\].SCG_b.phase_count\[30\],43.04
genblk7\[2\].TIMER_b.mtime\[47\],43.04
_08774_,43.02
genblk11\[3\].SCG_b.total_steps\[25\],43.02
genblk7\[3\].TIMER_b.mtime\[3\],43.02
genblk13\[0\].QEM_b.count\[9\],43
genblk9\[2\].UART_b.generatorInst.txCounter\[26\],42.98
genblk9\[3\].UART_b.generatorInst.txCounter\[25\],42.975
_09082_,42.97
_11413_,42.96
_14906_,42.96
_23750_,42.94
genblk7\[0\].TIMER_b.mtimecmp\[58\],42.94
genblk6\[1\].PWM_b.pg1.seq_cntr\[6\],42.92
genblk7\[0\].TIMER_b.mtime\[25\],42.92
genblk7\[1\].TIMER_b.mtime\[49\],42.92
_26209_,42.9
_06561_,42.88
_23298_,42.87
genblk11\[1\].SCG_b.total_steps\[31\],42.87
genblk9\[1\].UART_b.generatorInst.rxCounter\[10\],42.87
genblk9\[3\].UART_b.max_rate_tx_r\[31\],42.86
_16954_,42.85
_06825_,42.82
genblk9\[0\].UART_b.generatorInst.rxCounter\[13\],42.82
genblk7\[2\].TIMER_b.mtime\[35\],42.815
net203,42.8
_12976_,42.78
_23236_,42.78
genblk11\[0\].SCG_b.c_accel_dur\[23\],42.78
genblk11\[3\].SCG_b.cur_speed\[17\],42.78
_08788_,42.76
_19191_,42.76
_23419_,42.755
_06277_,42.74
_06840_,42.74
_07319_,42.74
net205,42.74
_09861_,42.72
_06259_,42.7
genblk9\[1\].UART_b.generatorInst.rxCounter\[5\],42.7
net122,42.7
genblk11\[2\].SCG_b.cur_speed\[1\],42.66
genblk7\[2\].TIMER_b.mtime\[1\],42.66
genblk11\[2\].SCG_b.steps_left\[10\],42.65
genblk6\[2\].PWM_b.pg1.seq_cntr\[8\],42.64
_23643_,42.62
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[9\],42.62
genblk11\[2\].SCG_b.steps_left\[4\],42.6
genblk4\[0\].I2C_b.state\[1\],42.6
genblk7\[0\].TIMER_b.mtime\[10\],42.58
genblk7\[0\].TIMER_b.mtime\[46\],42.58
clknet_leaf_200_clk,42.58
genblk13\[3\].QEM_b.count\[4\],42.56
_11647_,42.535
_24171_,42.52
genblk4\[1\].I2C_b.state\[0\],42.5
_14146_,42.495
genblk11\[2\].SCG_b.cur_speed\[8\],42.48
genblk11\[2\].SCG_b.phase_count\[3\],42.48
genblk11\[3\].SCG_b.total_steps\[8\],42.48
_06079_,42.47
_08760_,42.46
_24030_,42.46
net124,42.46
genblk11\[2\].SCG_b.phase_count\[1\],42.44
genblk11\[1\].SCG_b.jerk\[11\],42.435
_07856_,42.42
genblk11\[2\].SCG_b.c_jerk_dur\[22\],42.42
genblk11\[2\].SCG_b.total_steps\[22\],42.42
_13630_,42.4
genblk11\[0\].SCG_b.phase_count\[5\],42.4
genblk11\[3\].SCG_b.jerk\[24\],42.4
_11732_,42.38
_19351_,42.38
genblk7\[0\].TIMER_b.mtime\[57\],42.38
genblk9\[2\].UART_b.generatorInst.txCounter\[19\],42.38
genblk9\[2\].UART_b.generatorInst.txCounter\[22\],42.38
P_REG_FILE.TIM_THRESH_H_2\[7\],42.36
_08247_,42.34
_11401_,42.32
_19107_,42.32
_23875_,42.32
genblk11\[3\].SCG_b.phase_count\[12\],42.32
_24595_,42.3
genblk4\[1\].I2C_b.bit_counter\[2\],42.29
_11826_,42.28
genblk11\[3\].SCG_b.total_steps\[23\],42.28
_09756_,42.26
genblk9\[2\].UART_b.generatorInst.rxCounter\[4\],42.26
_05952_,42.25
_14500_,42.24
genblk11\[2\].SCG_b.c_jerk_dur\[1\],42.24
genblk7\[0\].TIMER_b.mtime\[4\],42.215
genblk9\[3\].UART_b.max_rate_rx_r\[10\],42.21
_18960_,42.2
genblk11\[0\].SCG_b.cur_accel\[31\],42.18
_21428_,42.16
genblk11\[1\].SCG_b.phase_count\[21\],42.16
genblk11\[3\].SCG_b.total_steps\[17\],42.16
genblk4\[1\].I2C_b.divider_counter\[13\],42.16
net154,42.16
genblk11\[0\].SCG_b.total_steps\[9\],42.14
_08253_,42.135
_06579_,42.12
_06888_,42.12
genblk11\[1\].SCG_b.total_steps\[18\],42.12
genblk6\[2\].PWM_b.pwm_period_div_r\[2\],42.095
genblk11\[1\].SCG_b.c_accel_dur\[5\],42.08
_13853_,42.06
genblk13\[3\].QEM_b.count\[11\],42.05
_06289_,42.04
_11241_,42.04
genblk11\[2\].SCG_b.steps_left\[14\],42.04
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[12\],42.04
_13390_,42.03
genblk11\[2\].SCG_b.cur_speed\[15\],42.02
genblk13\[3\].QEM_b.count\[28\],42.02
P_REG_FILE.SD_JERK_2\[30\],42
_23674_,41.98
genblk7\[0\].TIMER_b.mtimecmp\[38\],41.98
genblk11\[2\].SCG_b.c_jerk_dur\[2\],41.97
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[9\],41.97
genblk11\[3\].SCG_b.total_steps\[7\],41.96
genblk9\[2\].UART_b.generatorInst.rxCounter\[28\],41.96
net232,41.96
_13969_,41.95
_06459_,41.94
genblk7\[3\].TIMER_b.mtime\[62\],41.94
P_REG_FILE.SD_JERK_4\[8\],41.92
_07165_,41.92
genblk11\[3\].SCG_b.jerk\[28\],41.92
genblk11\[1\].SCG_b.cur_speed\[21\],41.88
genblk11\[1\].SCG_b.phase_count\[16\],41.88
genblk11\[2\].SCG_b.cur_speed\[14\],41.86
genblk4\[1\].I2C_b.proc_counter\[0\],41.86
genblk11\[1\].SCG_b.jerk\[23\],41.845
_24191_,41.84
genblk11\[3\].SCG_b.steps_left\[23\],41.84
_08245_,41.82
pin_mux.PIN_7.INTR,41.82
_11721_,41.8
_13092_,41.8
_18114_,41.8
_20461_,41.8
genblk11\[3\].SCG_b.total_steps\[11\],41.8
_18443_,41.78
genblk11\[2\].SCG_b.total_steps\[23\],41.78
genblk11\[3\].SCG_b.total_steps\[30\],41.78
genblk9\[1\].UART_b.generatorInst.txCounter\[23\],41.78
genblk11\[0\].SCG_b.motor_stopped,41.74
genblk11\[2\].SCG_b.phase_count\[4\],41.74
_07696_,41.72
genblk11\[2\].SCG_b.steps_left\[16\],41.71
_07603_,41.7
genblk13\[2\].QEM_b.count_thresh_reg\[30\],41.7
genblk6\[0\].PWM_b.pg1.seq_cntr\[3\],41.7
P_REG_FILE.SD_CR_1\[27\],41.68
_09746_,41.68
genblk11\[1\].SCG_b.total_steps\[6\],41.68
_05949_,41.66
_11828_,41.66
genblk2\[0\].SPI_b.r_SM_CS\[0\],41.65
_07700_,41.64
_09827_,41.64
_11532_,41.64
_11568_,41.64
_19170_,41.64
_17554_,41.62
_19103_,41.62
genblk11\[3\].SCG_b.cur_speed\[38\],41.62
_05452_,41.6
_09833_,41.6
genblk11\[0\].SCG_b.cur_speed\[19\],41.58
genblk7\[3\].TIMER_b.mtimecmp\[0\],41.58
_11793_,41.56
_21274_,41.56
genblk11\[2\].SCG_b.phase_count\[23\],41.54
_06327_,41.535
genblk4\[1\].I2C_b.divider_counter\[3\],41.535
_15581_,41.53
genblk11\[0\].SCG_b.jerk\[23\],41.52
genblk11\[1\].SCG_b.jerk\[4\],41.52
genblk13\[2\].QEM_b.count_thresh_reg\[26\],41.52
genblk13\[3\].QEM_b.count\[9\],41.5
genblk7\[3\].TIMER_b.mtime\[9\],41.5
genblk9\[0\].UART_b.max_rate_tx_r\[0\],41.5
net239,41.5
genblk11\[0\].SCG_b.c_accel_dur\[9\],41.48
genblk11\[1\].SCG_b.total_steps\[9\],41.48
genblk9\[1\].UART_b.max_rate_tx_r\[28\],41.48
_20101_,41.44
genblk11\[2\].SCG_b.op_clk.div_cnt\[0\],41.44
_24091_,41.42
genblk7\[1\].TIMER_b.mtime\[62\],41.42
clknet_leaf_349_clk,41.42
_10108_,41.4
_16958_,41.4
genblk7\[2\].TIMER_b.mtime\[29\],41.4
genblk11\[2\].SCG_b.c_jerk_dur\[17\],41.38
genblk11\[2\].SCG_b.total_steps\[15\],41.38
_13761_,41.36
_19096_,41.34
_19653_,41.34
_23165_,41.34
genblk7\[0\].TIMER_b.mtime\[51\],41.34
genblk9\[1\].UART_b.generatorInst.txCounter\[9\],41.33
_17958_,41.32
genblk11\[2\].SCG_b.c_accel_dur\[28\],41.32
genblk13\[3\].QEM_b.count_thresh_reg\[14\],41.32
_20052_,41.3
genblk7\[1\].TIMER_b.mtime\[43\],41.3
_06673_,41.27
P_REG_FILE.SD_JERK_4\[30\],41.26
_23046_,41.26
genblk11\[0\].SCG_b.total_steps\[19\],41.26
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[14\],41.26
clknet_leaf_461_clk,41.26
P_REG_FILE.SD_ACCEL_DUR_3\[20\],41.24
_17532_,41.24
genblk11\[1\].SCG_b.phase_count\[5\],41.24
_08195_,41.23
_17764_,41.23
_11574_,41.225
genblk11\[1\].SCG_b.total_steps\[11\],41.22
genblk11\[1\].SCG_b.total_steps\[17\],41.2
genblk13\[3\].QEM_b.count_thresh_reg\[12\],41.2
genblk7\[1\].TIMER_b.mtimecmp\[26\],41.2
genblk9\[3\].UART_b.max_rate_rx_r\[5\],41.2
_06283_,41.19
genblk11\[3\].SCG_b.steps_left\[28\],41.18
genblk11\[2\].SCG_b.phase_count\[19\],41.17
pin_mux.PIN_19.INTR,41.16
P_REG_FILE.GPIO_SEL_22\[0\],41.14
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[4\],41.14
_25758_,41.13
genblk9\[0\].UART_b.max_rate_rx_r\[3\],41.12
_13526_,41.1
genblk9\[0\].UART_b.max_rate_tx_r\[24\],41.1
genblk11\[1\].SCG_b.jerk\[14\],41.08
clknet_leaf_488_clk,41.08
clknet_leaf_503_clk,41.08
_06876_,41.05
genblk11\[0\].SCG_b.total_steps\[25\],41.04
net5,41.04
net226,41.04
_10175_,41.02
genblk11\[1\].SCG_b.total_steps\[13\],41.01
P_REG_FILE.SD_JERK_1\[18\],41
P_REG_FILE.UART_RX_RATE_DIV_2\[30\],40.98
_12749_,40.98
genblk11\[2\].SCG_b.steps_left\[27\],40.98
net227,40.98
_23272_,40.97
genblk11\[3\].SCG_b.c_jerk_dur\[31\],40.96
genblk7\[3\].TIMER_b.mtime\[58\],40.96
genblk11\[3\].SCG_b.phase_count\[23\],40.94
genblk9\[2\].UART_b.generatorInst.txCounter\[9\],40.93
_06157_,40.92
genblk11\[0\].SCG_b.phase_count\[15\],40.92
genblk11\[3\].SCG_b.c_jerk_dur\[1\],40.92
genblk13\[2\].QEM_b.count_thresh_reg\[9\],40.9
_20132_,40.89
_23819_,40.88
_09222_,40.86
genblk11\[2\].SCG_b.total_steps\[30\],40.86
genblk11\[3\].SCG_b.phase_count\[22\],40.855
_21487_,40.84
genblk11\[3\].SCG_b.steps_left\[27\],40.84
_11742_,40.835
genblk11\[1\].SCG_b.swstop,40.8
_07650_,40.77
_06287_,40.76
_26456_,40.76
_26561_,40.76
genblk9\[0\].UART_b.generatorInst.txCounter\[6\],40.75
_13324_,40.7
genblk11\[2\].SCG_b.c_accel_dur\[7\],40.7
genblk13\[0\].QEM_b.count\[25\],40.7
genblk9\[2\].UART_b.generatorInst.txCounter\[11\],40.7
net31,40.7
_10514_,40.68
_13512_,40.68
genblk11\[2\].SCG_b.total_steps\[31\],40.66
genblk9\[0\].UART_b.generatorInst.txCounter\[19\],40.66
net216,40.66
genblk11\[3\].SCG_b.c_jerk_dur\[0\],40.65
_13313_,40.64
genblk9\[2\].UART_b.max_rate_rx_r\[6\],40.635
_17039_,40.62
genblk13\[2\].QEM_b.count_thresh_reg\[10\],40.615
genblk9\[2\].UART_b.generatorInst.txCounter\[10\],40.61
_11823_,40.58
genblk11\[3\].SCG_b.jerk\[5\],40.58
_19525_,40.56
genblk13\[0\].QEM_b.thresh_reached,40.56
genblk4\[0\].I2C_b.sda_out,40.56
genblk7\[2\].TIMER_b.mtime\[13\],40.56
_10252_,40.555
_10155_,40.54
_21271_,40.54
_08356_,40.52
_13483_,40.52
genblk11\[0\].SCG_b.cur_speed\[20\],40.52
genblk7\[1\].TIMER_b.mtime\[45\],40.52
genblk9\[0\].UART_b.max_rate_rx_r\[30\],40.52
net250,40.52
genblk11\[0\].SCG_b.c_accel_dur\[5\],40.5
_16985_,40.49
genblk11\[0\].SCG_b.total_steps\[15\],40.46
genblk11\[2\].SCG_b.c_jerk_dur\[21\],40.46
genblk9\[1\].UART_b.generatorInst.txCounter\[22\],40.46
genblk11\[1\].SCG_b.total_steps\[28\],40.44
genblk11\[0\].SCG_b.cur_accel\[15\],40.42
genblk13\[2\].QEM_b.count_thresh_reg\[28\],40.42
genblk9\[0\].UART_b.generatorInst.txCounter\[18\],40.42
genblk9\[3\].UART_b.max_rate_tx_r\[20\],40.42
genblk13\[0\].QEM_b.count\[23\],40.4
genblk4\[1\].I2C_b.o_busy,40.4
clknet_leaf_165_clk,40.4
P_REG_FILE.gpio_intr_buf1\[9\],40.38
_09554_,40.38
_17013_,40.38
_23180_,40.38
_25622_,40.38
_12210_,40.36
clknet_leaf_213_clk,40.36
genblk11\[3\].SCG_b.jerk\[21\],40.34
_23815_,40.33
P_REG_FILE.TIM_THRESH_H_4\[0\],40.32
_23235_,40.32
_08243_,40.315
_08907_,40.31
_13621_,40.31
_11777_,40.3
_20215_,40.29
_15355_,40.285
_18520_,40.28
genblk11\[3\].SCG_b.c_jerk_dur\[9\],40.28
genblk13\[3\].QEM_b.count\[23\],40.28
_08255_,40.26
_19192_,40.26
_22191_,40.26
_06660_,40.25
_23560_,40.24
_08543_,40.23
_15133_,40.23
genblk11\[1\].SCG_b.steps_left\[7\],40.23
genblk13\[3\].QEM_b.count\[14\],40.22
genblk13\[3\].QEM_b.count\[29\],40.22
genblk9\[3\].UART_b.generatorInst.rxCounter\[23\],40.22
_15527_,40.2
genblk13\[0\].QEM_b.count_thresh_reg\[1\],40.195
_06271_,40.18
genblk11\[3\].SCG_b.total_steps\[18\],40.165
genblk9\[3\].UART_b.generatorInst.rxCounter\[11\],40.165
_17454_,40.16
net43,40.16
genblk7\[0\].TIMER_b.mtime\[3\],40.14
P_REG_FILE.GPIO_MOD_24\[0\],40.12
_11389_,40.1
_19235_,40.1
_11503_,40.09
genblk11\[1\].SCG_b.cur_speed\[2\],40.09
_05951_,40.08
_17822_,40.08
genblk11\[0\].SCG_b.total_steps\[22\],40.08
genblk4\[1\].I2C_b.state\[2\],40.07
_18595_,40.06
_18953_,40.06
genblk6\[1\].PWM_b.en_r,40.06
P_REG_FILE.SD_ACCEL_DUR_3\[5\],40.04
_17948_,40.04
genblk11\[2\].SCG_b.wr_total_steps,40.035
genblk9\[3\].UART_b.max_rate_tx_r\[29\],40.02
genblk11\[2\].SCG_b.total_steps\[21\],40.01
genblk11\[3\].SCG_b.cur_accel\[10\],40
_06344_,39.99
_22804_,39.98
genblk11\[3\].SCG_b.wr_total_steps,39.965
genblk11\[3\].SCG_b.c_jerk_dur\[24\],39.96
genblk9\[0\].UART_b.generatorInst.rxCounter\[16\],39.96
genblk9\[3\].UART_b.max_rate_rx_r\[9\],39.96
_25777_,39.95
genblk13\[3\].QEM_b.count_thresh_reg\[15\],39.95
_20111_,39.94
_08237_,39.93
_14138_,39.92
_25667_,39.92
genblk11\[0\].SCG_b.phase_count\[11\],39.92
genblk11\[1\].SCG_b.cur_speed\[3\],39.92
genblk11\[3\].SCG_b.steps_left\[0\],39.92
_24535_,39.9
genblk7\[1\].TIMER_b.mtime\[32\],39.9
P_REG_FILE.SD_JERK_DUR_1\[17\],39.88
_20316_,39.88
_11700_,39.865
genblk11\[2\].SCG_b.jerk\[27\],39.86
genblk7\[1\].TIMER_b.mtimecmp\[55\],39.86
P_REG_FILE.PWM_PERIOD_DIV_2\[0\],39.84
P_REG_FILE.uart_rx_done_buf1\[1\],39.84
_06319_,39.84
_07289_,39.84
genblk11\[0\].SCG_b.cur_speed\[8\],39.84
_25578_,39.82
genblk9\[0\].UART_b.max_rate_rx_r\[26\],39.82
_18171_,39.785
_06367_,39.78
_24891_,39.78
genblk11\[0\].SCG_b.jerk\[31\],39.78
_06363_,39.76
_07169_,39.76
_10079_,39.76
_13401_,39.76
genblk13\[2\].QEM_b.count\[26\],39.75
_23828_,39.74
genblk11\[3\].SCG_b.jerk\[20\],39.74
genblk7\[2\].TIMER_b.mtimecmp\[6\],39.74
genblk7\[3\].TIMER_b.mtime\[17\],39.74
_15218_,39.735
_06068_,39.72
genblk9\[3\].UART_b.generatorInst.txCounter\[13\],39.72
genblk9\[0\].UART_b.generatorInst.txCounter\[29\],39.71
_09330_,39.7
P_REG_FILE.gpio_intr_buf1\[21\],39.68
_09332_,39.68
genblk11\[1\].SCG_b.jerk\[19\],39.68
genblk11\[1\].SCG_b.jerk\[15\],39.675
genblk13\[3\].QEM_b.count\[13\],39.645
_08275_,39.64
_11825_,39.64
genblk9\[1\].UART_b.generatorInst.txCounter\[17\],39.64
_07156_,39.63
_06503_,39.62
_11707_,39.62
_15699_,39.62
genblk11\[0\].SCG_b.steps_left\[29\],39.62
genblk9\[3\].UART_b.generatorInst.txCounter\[10\],39.62
_06900_,39.6
_23827_,39.6
genblk11\[3\].SCG_b.cur_speed\[15\],39.6
genblk11\[3\].SCG_b.total_steps\[29\],39.6
_21624_,39.59
genblk9\[1\].UART_b.generatorInst.txCounter\[18\],39.58
_11584_,39.56
_17042_,39.56
genblk4\[1\].I2C_b.divider_counter\[12\],39.56
_19124_,39.54
genblk11\[0\].SCG_b.phase_count\[30\],39.54
_10205_,39.52
genblk11\[0\].SCG_b.c_jerk_dur\[9\],39.52
P_REG_FILE.gpio_intr_buf1\[8\],39.5
_23336_,39.5
_23685_,39.5
genblk9\[0\].UART_b.generatorInst.rxCounter\[2\],39.5
genblk13\[2\].QEM_b.count_thresh_reg\[2\],39.49
_08362_,39.48
_26726_,39.44
genblk11\[2\].SCG_b.cur_speed\[18\],39.44
genblk11\[3\].SCG_b.c_jerk_dur\[17\],39.43
_13415_,39.42
genblk13\[0\].QEM_b.count\[14\],39.415
genblk11\[2\].SCG_b.phase_count\[17\],39.4
genblk13\[1\].QEM_b.count\[11\],39.39
_19058_,39.38
_24034_,39.38
genblk7\[0\].TIMER_b.mtime\[44\],39.38
genblk11\[3\].SCG_b.wr_cr,39.365
P_REG_FILE.gpio_intr_buf1\[12\],39.36
_07331_,39.36
genblk11\[3\].SCG_b.total_steps\[31\],39.36
genblk9\[1\].UART_b.max_rate_rx_r\[28\],39.36
_11801_,39.34
_12026_,39.34
_17007_,39.34
_23118_,39.335
genblk11\[1\].SCG_b.total_steps\[8\],39.32
genblk6\[0\].PWM_b.pwm_period_div_r\[5\],39.32
_23703_,39.3
genblk11\[0\].SCG_b.c_accel_dur\[12\],39.3
_11768_,39.28
_24165_,39.28
_24328_,39.28
genblk7\[2\].TIMER_b.mtimecmp\[44\],39.28
net262,39.26
_15551_,39.24
_17045_,39.24
_22404_,39.24
genblk11\[1\].SCG_b.total_steps\[3\],39.24
_06835_,39.23
genblk13\[0\].QEM_b.cr_wr,39.205
_09857_,39.2
_11558_,39.2
net145,39.2
_07185_,39.18
_08782_,39.18
_24355_,39.16
genblk11\[3\].SCG_b.phase_count\[26\],39.16
genblk11\[0\].SCG_b.total_steps\[7\],39.155
_16348_,39.14
genblk9\[0\].UART_b.generatorInst.rxCounter\[29\],39.14
_07710_,39.12
_21735_,39.12
_06476_,39.11
_15317_,39.11
genblk7\[0\].TIMER_b.mtime\[8\],39.105
_21188_,39.1
genblk11\[1\].SCG_b.estop_i,39.09
_06215_,39.08
_06822_,39.08
_14395_,39.08
pin_mux.PIN_23.IRQPOL,39.08
_22405_,39.06
genblk11\[0\].SCG_b.total_steps\[17\],39.06
net119,39.06
genblk13\[3\].QEM_b.count_thresh_reg\[4\],39.045
P_REG_FILE.TIM_THRESH_H_2\[0\],39.04
P_REG_FILE.TIM_THRESH_H_4\[29\],39.04
_06316_,39.04
_07730_,39.04
_11093_,39.04
_14831_,39.04
_20098_,39.04
genblk9\[3\].UART_b.generatorInst.rxCounter\[13\],39.04
clknet_leaf_419_clk,39.04
P_REG_FILE.GPIO_SEL_12\[1\],39.02
genblk2\[0\].SPI_b.TX_DV_1,39.02
_06107_,39.005
genblk11\[0\].SCG_b.c_accel_dur\[0\],38.98
genblk11\[3\].SCG_b.c_jerk_dur\[3\],38.98
genblk11\[3\].SCG_b.cur_speed\[46\],38.98
genblk9\[1\].UART_b.generatorInst.txCounter\[2\],38.98
_06856_,38.96
_11727_,38.96
genblk13\[0\].QEM_b.count_thresh_reg\[28\],38.96
genblk9\[1\].UART_b.max_rate_tx_r\[29\],38.96
P_REG_FILE.I2C_CR_1\[1\],38.92
_08826_,38.92
genblk11\[2\].SCG_b.phase_count\[16\],38.92
genblk9\[1\].UART_b.max_rate_rx_r\[26\],38.92
_08772_,38.88
genblk4\[0\].I2C_b.ack_recieved,38.88
genblk9\[2\].UART_b.generatorInst.rxCounter\[11\],38.88
_21710_,38.86
_11988_,38.85
P_REG_FILE.TIM_THRESH_H_3\[0\],38.805
_09406_,38.8
_07606_,38.78
_21217_,38.77
genblk11\[0\].SCG_b.c_accel_dur\[14\],38.77
_19099_,38.76
_21507_,38.76
_22432_,38.76
_11712_,38.745
genblk11\[1\].SCG_b.cur_speed\[5\],38.74
genblk9\[0\].UART_b.generatorInst.txCounter\[1\],38.74
P_REG_FILE.UART_RX_RATE_DIV_2\[31\],38.72
_06265_,38.72
_11494_,38.72
_06846_,38.7
genblk11\[1\].SCG_b.total_steps\[21\],38.68
net41,38.68
clknet_leaf_314_clk,38.68
_08802_,38.66
genblk11\[1\].SCG_b.total_steps\[24\],38.66
genblk9\[3\].UART_b.generatorInst.txCounter\[5\],38.645
_19084_,38.64
_22066_,38.64
genblk11\[2\].SCG_b.cur_speed\[12\],38.64
P_REG_FILE.SD_JERK_3\[26\],38.62
genblk9\[1\].UART_b.max_rate_tx_r\[20\],38.62
genblk11\[1\].SCG_b.cur_speed\[32\],38.6
P_REG_FILE.QEM_I_CNT_4\[5\],38.58
_20234_,38.58
genblk13\[3\].QEM_b.thresh_reached,38.58
genblk11\[0\].SCG_b.cur_speed\[0\],38.575
_17319_,38.56
genblk11\[1\].SCG_b.phase_count\[18\],38.54
genblk13\[1\].QEM_b.count_thresh_reg\[30\],38.54
_06419_,38.52
_24172_,38.52
genblk11\[0\].SCG_b.jerk\[21\],38.52
net110,38.52
_23397_,38.51
_08241_,38.5
_09529_,38.5
genblk9\[1\].UART_b.generatorInst.rxCounter\[11\],38.495
_20181_,38.48
_24059_,38.48
_25763_,38.48
genblk11\[3\].SCG_b.total_steps\[21\],38.46
genblk11\[2\].SCG_b.total_steps\[17\],38.42
genblk11\[2\].SCG_b.steps_left\[26\],38.4
_06838_,38.38
_08215_,38.38
genblk9\[1\].UART_b.generatorInst.rxCounter\[15\],38.38
_18639_,38.365
genblk7\[2\].TIMER_b.mtime\[24\],38.36
_23720_,38.34
genblk11\[0\].SCG_b.total_steps\[27\],38.33
_22402_,38.32
genblk11\[1\].SCG_b.jerk\[28\],38.3
genblk4\[0\].I2C_b.divider_counter\[13\],38.29
genblk11\[0\].SCG_b.total_steps\[3\],38.28
_17169_,38.26
_13534_,38.25
_19117_,38.24
P_REG_FILE.GPIO_SEL_18\[0\],38.22
genblk11\[1\].SCG_b.op_clk.div_cnt\[0\],38.21
_26374_,38.2
_17005_,38.195
P_REG_FILE.SD_JERK_4\[6\],38.18
genblk9\[2\].UART_b.max_rate_rx_r\[31\],38.18
_17542_,38.16
_20024_,38.16
genblk9\[2\].UART_b.generatorInst.txCounter\[28\],38.16
_09810_,38.145
_20418_,38.14
_25867_,38.14
genblk11\[1\].SCG_b.phase_count\[31\],38.14
genblk7\[1\].TIMER_b.mtime\[34\],38.14
genblk11\[1\].SCG_b.jerk\[29\],38.12
genblk11\[1\].SCG_b.steps_left\[0\],38.12
genblk11\[3\].SCG_b.c_jerk_dur\[19\],38.12
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[10\],38.105
genblk11\[2\].SCG_b.cur_speed\[3\],38.1
genblk6\[1\].PWM_b.pwm_period_div_r\[5\],38.1
genblk11\[0\].SCG_b.jerk\[28\],38.08
genblk13\[1\].QEM_b.calib_pos\[18\],38.08
genblk11\[0\].SCG_b.op_clk.div_cnt\[0\],38.07
_06764_,38.06
_07202_,38.06
_24377_,38.06
genblk4\[1\].I2C_b.saved_device_addr\[0\],38.06
_20157_,38.05
_11499_,38.03
_06540_,38.025
_13156_,38.02
genblk11\[2\].SCG_b.total_steps\[20\],38.02
genblk9\[0\].UART_b.max_rate_tx_r\[13\],38.02
genblk11\[2\].SCG_b.cur_speed\[9\],38
_11471_,37.98
net141,37.98
genblk7\[2\].TIMER_b.mtime\[5\],37.97
P_REG_FILE.GPIO_SEL_22\[1\],37.96
_08906_,37.96
_06108_,37.95
genblk9\[3\].UART_b.max_rate_tx_r\[26\],37.95
P_REG_FILE.SPI_TX_DATA_1\[13\],37.94
_06087_,37.94
_06859_,37.94
_08894_,37.94
genblk11\[0\].SCG_b.wr_c_jerk_dur,37.925
genblk7\[1\].TIMER_b.mtime\[39\],37.92
_09831_,37.9
genblk11\[1\].SCG_b.cur_speed\[4\],37.88
genblk11\[2\].SCG_b.c_accel_dur\[17\],37.88
P_REG_FILE.SD_JERK_3\[27\],37.86
_06251_,37.86
_21680_,37.86
genblk11\[0\].SCG_b.cur_speed\[21\],37.86
net153,37.86
genblk11\[2\].SCG_b.c_jerk_dur\[5\],37.82
genblk9\[1\].UART_b.generatorInst.rxCounter\[16\],37.82
_12694_,37.8
_08811_,37.78
_20466_,37.78
_19053_,37.775
genblk9\[2\].UART_b.generatorInst.txCounter\[15\],37.77
_08851_,37.76
genblk11\[0\].SCG_b.c_jerk_dur\[15\],37.76
genblk7\[1\].TIMER_b.mtime\[15\],37.76
P_REG_FILE.SD_JERK_DUR_4\[3\],37.74
_14448_,37.735
genblk7\[3\].TIMER_b.mtime\[63\],37.72
_11691_,37.71
genblk11\[3\].SCG_b.c_accel_dur\[8\],37.7
genblk9\[2\].UART_b.max_rate_rx_r\[24\],37.695
P_REG_FILE.GPIO_SEL_7\[0\],37.68
_21280_,37.68
genblk7\[0\].TIMER_b.mtime\[0\],37.68
_11511_,37.665
genblk11\[1\].SCG_b.total_steps\[12\],37.66
genblk4\[1\].I2C_b.divider_counter\[6\],37.65
genblk9\[3\].UART_b.max_rate_tx_r\[14\],37.64
_06047_,37.62
_07207_,37.6
genblk2\[0\].SPI_b.SPI_Master_Inst.r_spi_mode\[0\],37.6
_17981_,37.58
_18956_,37.56
_19750_,37.56
genblk11\[2\].SCG_b.c_accel_dur\[4\],37.55
_06783_,37.54
_06109_,37.52
_19121_,37.52
genblk11\[0\].SCG_b.phase_count\[2\],37.52
_06351_,37.5
_07046_,37.5
_07743_,37.5
_13511_,37.5
genblk11\[2\].SCG_b.jerk\[9\],37.5
genblk11\[3\].SCG_b.total_steps\[15\],37.5
genblk13\[3\].QEM_b.count\[6\],37.5
_20124_,37.48
_17985_,37.44
genblk11\[0\].SCG_b.c_accel_dur\[10\],37.44
genblk11\[2\].SCG_b.total_steps\[13\],37.44
net1,37.44
_11411_,37.42
_16020_,37.42
genblk13\[0\].QEM_b.count\[28\],37.42
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[13\],37.42
_08864_,37.4
_11462_,37.4
_16663_,37.4
_21297_,37.4
genblk11\[3\].SCG_b.phase_count\[30\],37.4
genblk9\[3\].UART_b.generatorInst.rxCounter\[0\],37.4
_26759_,37.395
_19894_,37.38
genblk11\[1\].SCG_b.phase_count\[1\],37.38
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[10\],37.38
_06080_,37.36
genblk11\[1\].SCG_b.c_jerk_dur\[18\],37.36
_18322_,37.355
_18353_,37.345
_11614_,37.34
_20114_,37.34
genblk13\[0\].QEM_b.count\[12\],37.34
net59,37.32
genblk4\[1\].I2C_b.clk_div\[6\],37.29
P_REG_FILE.SD_JERK_4\[19\],37.28
_23181_,37.28
genblk9\[0\].UART_b.max_rate_rx_r\[2\],37.28
_07834_,37.26
_18352_,37.26
genblk4\[0\].I2C_b.clk_div\[15\],37.26
_11622_,37.245
P_REG_FILE.SD_CR_4\[31\],37.24
genblk13\[2\].QEM_b.count_thresh_reg\[22\],37.24
_16203_,37.235
_07724_,37.22
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[0\],37.22
_18979_,37.21
genblk7\[3\].TIMER_b.mtimecmp\[29\],37.185
_05957_,37.18
_18067_,37.15
genblk11\[1\].SCG_b.c_jerk_dur\[8\],37.15
_25189_,37.14
genblk7\[3\].TIMER_b.mtime\[51\],37.14
_17092_,37.13
genblk13\[3\].QEM_b.count_thresh_reg\[6\],37.125
genblk11\[1\].SCG_b.c_jerk_dur\[22\],37.1
genblk11\[1\].SCG_b.start_i,37.1
_21421_,37.08
_22545_,37.08
genblk9\[1\].UART_b.generatorInst.rxCounter\[24\],37.07
genblk11\[2\].SCG_b.total_steps\[12\],37.06
_20185_,37.04
genblk11\[2\].SCG_b.total_steps\[24\],37.04
genblk9\[0\].UART_b.max_rate_tx_r\[30\],37.04
genblk9\[1\].UART_b.max_rate_tx_r\[26\],37.04
genblk11\[0\].SCG_b.phase_count\[10\],37.03
genblk13\[3\].QEM_b.count_thresh_reg\[3\],37.03
_19818_,37.02
_26110_,37.02
genblk13\[2\].QEM_b.count_thresh_reg\[23\],37.02
genblk11\[2\].SCG_b.c_accel_dur\[5\],37
_23595_,36.98
_07539_,36.975
genblk11\[3\].SCG_b.jerk\[26\],36.96
genblk11\[1\].SCG_b.total_steps\[20\],36.94
genblk11\[3\].SCG_b.steps_left\[12\],36.94
_06422_,36.9
_07712_,36.9
_21294_,36.9
genblk11\[0\].SCG_b.c_accel_dur\[22\],36.9
genblk13\[1\].QEM_b.count\[26\],36.9
genblk9\[2\].UART_b.generatorInst.rxCounter\[10\],36.9
_07677_,36.88
genblk11\[2\].SCG_b.total_steps\[8\],36.86
_11821_,36.84
_19092_,36.84
_11567_,36.82
genblk11\[2\].SCG_b.jerk\[24\],36.82
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[11\],36.82
_21226_,36.8
_23868_,36.8
genblk9\[1\].UART_b.generatorInst.rxCounter\[3\],36.78
P_REG_FILE.gpio_intr_buf1\[5\],36.76
_20034_,36.76
_16505_,36.74
genblk11\[0\].SCG_b.steps_left\[16\],36.74
genblk11\[2\].SCG_b.cur_speed\[4\],36.74
_17381_,36.72
_05966_,36.7
_23093_,36.7
genblk7\[2\].TIMER_b.mtime\[19\],36.7
_06151_,36.68
_08359_,36.68
_10224_,36.68
_22278_,36.68
_22519_,36.66
genblk7\[3\].TIMER_b.mtimecmp\[26\],36.66
genblk11\[0\].SCG_b.steps_left\[24\],36.64
genblk7\[1\].TIMER_b.mtime\[3\],36.64
genblk7\[3\].TIMER_b.mtime\[38\],36.64
_11439_,36.63
P_REG_FILE.SD_TOT_STEPS_1\[31\],36.6
_25952_,36.6
_22384_,36.58
_24321_,36.58
genblk13\[1\].QEM_b.count_thresh_reg\[24\],36.58
genblk9\[2\].UART_b.generatorInst.txCounter\[2\],36.58
_13317_,36.575
_06060_,36.565
_08785_,36.56
genblk13\[1\].QEM_b.count_thresh_reg\[21\],36.56
_25146_,36.52
_17404_,36.51
net156,36.5
_06065_,36.49
P_REG_FILE.SD_JERK_3\[28\],36.48
_06663_,36.48
genblk11\[1\].SCG_b.cur_speed\[23\],36.48
genblk11\[2\].SCG_b.step_timer_nonzero,36.465
_09626_,36.46
_13110_,36.46
_18021_,36.46
_19503_,36.46
_13328_,36.44
genblk11\[3\].SCG_b.total_steps\[13\],36.44
genblk9\[2\].UART_b.generatorInst.txCounter\[16\],36.44
_09273_,36.43
genblk9\[2\].UART_b.generatorInst.rxCounter\[14\],36.43
genblk7\[2\].TIMER_b.mtime\[34\],36.42
_20193_,36.4
genblk13\[2\].QEM_b.count_thresh_reg\[19\],36.4
genblk7\[2\].TIMER_b.mtime\[55\],36.4
genblk7\[3\].TIMER_b.mtimecmp\[43\],36.39
_19046_,36.38
pin_mux.PIN_14.INTR,36.38
_19488_,36.36
genblk11\[0\].SCG_b.c_jerk_dur\[14\],36.355
_19052_,36.34
_08540_,36.32
_22647_,36.32
genblk11\[3\].SCG_b.c_jerk_dur\[23\],36.32
_14266_,36.285
_06238_,36.28
genblk13\[3\].QEM_b.count_thresh_reg\[19\],36.28
genblk9\[2\].UART_b.max_rate_tx_r\[17\],36.28
_06927_,36.26
genblk7\[0\].TIMER_b.mtime\[53\],36.26
genblk11\[2\].SCG_b.wr_jerk_r1,36.255
_06426_,36.24
_24188_,36.24
_13347_,36.22
_15162_,36.205
genblk11\[2\].SCG_b.cur_speed\[13\],36.2
genblk11\[2\].SCG_b.cur_speed\[46\],36.2
genblk9\[2\].UART_b.max_rate_rx_r\[1\],36.2
_21466_,36.18
_09801_,36.17
_19331_,36.17
_19164_,36.16
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[0\],36.16
_12217_,36.14
net237,36.14
clknet_leaf_339_clk,36.14
genblk13\[2\].QEM_b.thresh_wr,36.13
P_REG_FILE.SPI_CR_1\[30\],36.12
_24122_,36.12
genblk11\[0\].SCG_b.cur_speed\[10\],36.12
genblk11\[0\].SCG_b.busy,36.105
_06052_,36.1
_11782_,36.1
_25848_,36.1
genblk6\[1\].PWM_b.pg1.seq_cntr\[0\],36.1
genblk6\[1\].PWM_b.cd1.out\[19\],36.09
_24452_,36.08
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[2\],36.07
genblk11\[3\].SCG_b.c_jerk_dur\[21\],36.06
genblk11\[1\].SCG_b.jerk\[1\],36.02
genblk11\[2\].SCG_b.c_accel_dur\[8\],36.02
_11695_,36.01
genblk11\[1\].SCG_b.steps_left\[23\],36.01
genblk11\[0\].SCG_b.jerk\[9\],36
genblk9\[0\].UART_b.generatorInst.txCounter\[23\],36
genblk9\[3\].UART_b.generatorInst.rxCounter\[22\],36
genblk6\[3\].PWM_b.cd1.out\[3\],35.99
genblk11\[3\].SCG_b.c_accel_dur\[7\],35.98
genblk13\[1\].QEM_b.count_thresh_reg\[14\],35.98
_16038_,35.975
genblk11\[3\].SCG_b.cur_speed\[9\],35.96
_14454_,35.955
_06567_,35.94
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_DV,35.94
_20067_,35.92
_25504_,35.92
_06926_,35.9
genblk11\[2\].SCG_b.phase_count\[29\],35.9
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[15\],35.9
genblk9\[1\].UART_b.generatorInst.rxCounter\[26\],35.9
_06795_,35.89
genblk11\[2\].SCG_b.phase_count\[13\],35.88
genblk9\[1\].UART_b.max_rate_tx_r\[15\],35.86
_05969_,35.84
_06056_,35.84
genblk11\[2\].SCG_b.c_accel_dur\[9\],35.84
genblk11\[0\].SCG_b.jerk\[20\],35.835
_15751_,35.82
genblk11\[1\].SCG_b.jerk\[22\],35.8
genblk7\[2\].TIMER_b.mtime\[57\],35.8
genblk9\[3\].UART_b.max_rate_rx_r\[31\],35.8
_08244_,35.78
_23325_,35.78
genblk9\[0\].UART_b.max_rate_tx_r\[17\],35.78
_26384_,35.76
genblk11\[0\].SCG_b.total_steps\[18\],35.76
genblk7\[1\].TIMER_b.mtime\[57\],35.76
genblk9\[0\].UART_b.max_rate_rx_r\[1\],35.76
_08612_,35.74
_22318_,35.74
genblk9\[1\].UART_b.max_rate_rx_r\[1\],35.74
_17956_,35.72
genblk7\[2\].TIMER_b.mtimecmp\[34\],35.72
genblk11\[0\].SCG_b.wr_jerk,35.715
_24118_,35.71
_25661_,35.705
_16341_,35.7
_18210_,35.7
_22340_,35.7
_00025_,35.685
_24282_,35.68
genblk11\[2\].SCG_b.cur_speed\[19\],35.68
net81,35.68
net199,35.68
_26980_,35.66
genblk11\[0\].SCG_b.total_steps\[12\],35.66
_19867_,35.64
genblk9\[3\].UART_b.generatorInst.rxCounter\[1\],35.64
_23607_,35.62
genblk11\[1\].SCG_b.estop,35.62
genblk9\[3\].UART_b.generatorInst.rxCounter\[17\],35.62
net167,35.62
_16972_,35.615
_22279_,35.6
P_REG_FILE.SD_ACCEL_DUR_3\[30\],35.59
_13280_,35.58
_18458_,35.56
_20230_,35.56
genblk11\[3\].SCG_b.c_jerk_dur\[16\],35.56
_15782_,35.525
_19811_,35.525
P_REG_FILE.GPIO_SEL_8\[0\],35.52
_21198_,35.52
_24169_,35.52
genblk6\[3\].PWM_b.pg1.seq_cntr\[0\],35.52
_06668_,35.5
_17733_,35.5
_17874_,35.5
_18092_,35.5
_19102_,35.5
_06131_,35.46
_09307_,35.46
_11686_,35.46
_18134_,35.46
_21259_,35.46
genblk11\[2\].SCG_b.c_accel_dur\[15\],35.46
genblk2\[0\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[2\],35.46
genblk6\[3\].PWM_b.cd1.out\[13\],35.445
_11819_,35.44
genblk11\[0\].SCG_b.cur_speed\[12\],35.44
genblk9\[0\].UART_b.max_rate_tx_r\[29\],35.44
genblk11\[1\].SCG_b.cur_speed\[11\],35.425
_25536_,35.42
genblk11\[1\].SCG_b.steps_left\[16\],35.42
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[6\],35.405
_08179_,35.4
_17520_,35.4
_11483_,35.385
_13344_,35.38
_24238_,35.38
genblk11\[1\].SCG_b.wr_jerk,35.38
genblk7\[1\].TIMER_b.mtime\[36\],35.38
_22879_,35.37
P_REG_FILE.UART_RX_RATE_DIV_1\[6\],35.36
genblk11\[3\].SCG_b.c_accel_dur\[21\],35.36
genblk11\[3\].SCG_b.phase_count\[15\],35.36
_23230_,35.34
genblk9\[1\].UART_b.generatorInst.rxCounter\[29\],35.34
_19163_,35.32
_16372_,35.305
_06097_,35.3
_10932_,35.3
genblk13\[0\].QEM_b.quadB_delayed,35.28
genblk13\[1\].QEM_b.count_thresh_reg\[13\],35.28
_06096_,35.26
_20195_,35.26
genblk11\[2\].SCG_b.total_steps\[18\],35.26
genblk9\[3\].UART_b.max_rate_tx_r\[9\],35.26
clknet_leaf_72_clk,35.26
_07026_,35.24
_14964_,35.24
genblk11\[1\].SCG_b.steps_left\[26\],35.24
_23937_,35.235
_16375_,35.22
genblk11\[0\].SCG_b.steps_left\[28\],35.22
_06481_,35.205
genblk11\[3\].SCG_b.cur_speed\[3\],35.2
genblk9\[3\].UART_b.generatorInst.txCounter\[19\],35.2
_06174_,35.18
_07308_,35.18
_10275_,35.18
_11420_,35.18
_13670_,35.18
_14844_,35.18
genblk11\[1\].SCG_b.jerk\[18\],35.17
_06354_,35.16
_07719_,35.16
_17627_,35.16
_17820_,35.16
genblk9\[1\].UART_b.max_rate_tx_r\[0\],35.16
_20128_,35.14
genblk13\[0\].QEM_b.count_thresh_reg\[13\],35.14
genblk13\[3\].QEM_b.count\[20\],35.135
_17684_,35.125
_19716_,35.12
genblk9\[0\].UART_b.generatorInst.rxCounter\[15\],35.12
genblk9\[0\].UART_b.wr_max_rate_tx,35.12
_07833_,35.115
genblk7\[0\].TIMER_b.mtime\[7\],35.105
_06144_,35.1
genblk11\[1\].SCG_b.jerk\[13\],35.08
_21130_,35.07
_21278_,35.07
_06323_,35.04
genblk11\[0\].SCG_b.phase_count\[12\],35.04
_15798_,35.035
_08277_,35.02
genblk9\[3\].UART_b.max_rate_tx_r\[28\],35.02
_18734_,34.98
genblk11\[3\].SCG_b.jerk\[1\],34.98
_06070_,34.96
_08249_,34.96
genblk13\[2\].QEM_b.count\[7\],34.96
P_REG_FILE.SD_CR_2\[30\],34.94
_06506_,34.94
_21287_,34.94
_21647_,34.94
genblk11\[1\].SCG_b.c_accel_dur\[6\],34.94
genblk7\[2\].TIMER_b.mtime\[63\],34.94
_08967_,34.92
_20125_,34.92
_22085_,34.92
genblk11\[0\].SCG_b.clk_div\[1\],34.92
P_REG_FILE.SD_ACCEL_DUR_2\[30\],34.9
_20637_,34.9
_18150_,34.88
_20534_,34.87
P_REG_FILE.TIM_THRESH_L_3\[25\],34.86
genblk9\[0\].UART_b.max_rate_tx_r\[3\],34.86
genblk9\[2\].UART_b.max_rate_tx_r\[29\],34.86
_06499_,34.85
_13509_,34.84
genblk11\[1\].SCG_b.c_jerk_dur\[9\],34.84
genblk9\[3\].UART_b.generatorInst.txCounter\[2\],34.84
_19683_,34.835
genblk11\[0\].SCG_b.total_steps\[8\],34.82
_17242_,34.8
genblk11\[3\].SCG_b.cur_speed\[7\],34.8
genblk9\[2\].UART_b.max_rate_rx_r\[26\],34.8
_07201_,34.76
genblk9\[0\].UART_b.generatorInst.rxCounter\[3\],34.76
genblk11\[1\].SCG_b.phase_count\[17\],34.74
genblk11\[3\].SCG_b.cur_speed\[18\],34.74
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[0\],34.74
_13104_,34.72
_13573_,34.72
_11776_,34.68
_22156_,34.68
_07161_,34.67
_08805_,34.66
genblk13\[0\].QEM_b.count\[19\],34.66
genblk9\[2\].UART_b.rxInst.clockCount\[0\],34.66
P_REG_FILE.gpio_intr_buf1\[22\],34.64
genblk11\[2\].SCG_b.jerk\[25\],34.64
_07800_,34.62
genblk7\[0\].TIMER_b.mtimecmp\[30\],34.61
_18608_,34.6
_21218_,34.6
genblk6\[3\].PWM_b.pwm_period_div_r\[2\],34.6
genblk13\[1\].QEM_b.count_thresh_reg\[4\],34.58
_17614_,34.57
_09226_,34.56
_08799_,34.555
_17584_,34.55
_14599_,34.54
_15388_,34.54
_15438_,34.535
_13233_,34.52
_07727_,34.51
_17641_,34.5
_23526_,34.5
genblk11\[2\].SCG_b.steps_left\[28\],34.5
genblk9\[0\].UART_b.max_rate_rx_r\[0\],34.5
genblk9\[1\].UART_b.max_rate_rx_r\[23\],34.5
_22466_,34.49
genblk11\[1\].SCG_b.steps_left\[18\],34.48
_25612_,34.47
genblk11\[3\].SCG_b.jerk\[4\],34.47
_07812_,34.46
_21263_,34.46
genblk9\[3\].UART_b.max_rate_tx_r\[24\],34.46
_19152_,34.44
_23893_,34.44
_18111_,34.42
_06781_,34.4
_17187_,34.4
_08544_,34.38
_17125_,34.38
_23220_,34.38
genblk11\[2\].SCG_b.estop_i,34.38
_10897_,34.36
_21755_,34.36
genblk7\[0\].TIMER_b.mtime\[1\],34.36
pin_mux.PIN_15.INTR,34.36
genblk11\[3\].SCG_b.cur_accel\[26\],34.35
_09128_,34.32
_20664_,34.32
genblk9\[2\].UART_b.wr_max_rate_tx,34.32
net206,34.3
_06086_,34.29
_20541_,34.28
genblk11\[2\].SCG_b.c_jerk_dur\[18\],34.28
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[4\],34.28
_24231_,34.27
genblk7\[1\].TIMER_b.mtime\[7\],34.265
_26994_,34.26
genblk11\[0\].SCG_b.c_accel_dur\[8\],34.26
genblk13\[0\].QEM_b.count_thresh_reg\[21\],34.26
genblk9\[3\].UART_b.generatorInst.rxCounter\[29\],34.26
genblk11\[1\].SCG_b.steps_left\[2\],34.24
genblk11\[2\].SCG_b.total_steps\[2\],34.24
_26277_,34.22
genblk11\[3\].SCG_b.drv_dir,34.22
genblk7\[3\].TIMER_b.mtime\[59\],34.2
genblk9\[3\].UART_b.generatorInst.txCounter\[20\],34.18
_19531_,34.16
_08885_,34.14
genblk11\[0\].SCG_b.phase_count\[8\],34.14
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[3\],34.14
_11598_,34.12
genblk11\[3\].SCG_b.steps_left\[10\],34.12
genblk9\[0\].UART_b.max_rate_rx_r\[29\],34.12
net151,34.12
_08795_,34.11
_13374_,34.105
_07186_,34.1
_16344_,34.1
genblk7\[2\].TIMER_b.mtime\[48\],34.1
_23985_,34.085
P_REG_FILE.TIM_THRESH_H_2\[2\],34.08
_23360_,34.08
_23650_,34.08
_23943_,34.08
_26387_,34.08
genblk4\[1\].I2C_b.saved_mosi_data\[7\],34.08
genblk4\[1\].I2C_b.clk_div\[0\],34.075
_11737_,34.06
_24211_,34.06
_05706_,34.045
_08726_,34.04
_15752_,34.04
genblk9\[0\].UART_b.max_rate_tx_r\[26\],34.04
genblk11\[0\].SCG_b.c_jerk_dur\[10\],34.02
P_REG_FILE.SD_CR_3\[30\],34
_22415_,34
_23838_,34
genblk11\[1\].SCG_b.jerk\[30\],34
genblk7\[1\].TIMER_b.mtimecmp\[56\],34
_06979_,33.98
_11583_,33.98
_17968_,33.98
_21360_,33.98
_22339_,33.98
genblk11\[0\].SCG_b.phase_count\[16\],33.975
_23576_,33.96
_25197_,33.96
_27065_,33.96
clknet_leaf_54_clk,33.96
_14939_,33.95
genblk11\[0\].SCG_b.cur_speed\[13\],33.94
_15343_,33.92
net17,33.92
net228,33.92
_23193_,33.91
_13578_,33.9
_21862_,33.9
genblk13\[2\].QEM_b.count_thresh_reg\[3\],33.9
_10386_,33.88
_22369_,33.88
_22282_,33.86
genblk11\[3\].SCG_b.c_jerk_dur\[8\],33.855
genblk11\[0\].SCG_b.cur_speed\[4\],33.84
genblk11\[2\].SCG_b.total_steps\[9\],33.84
genblk6\[1\].PWM_b.cd1.out\[13\],33.835
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[14\],33.83
_05977_,33.82
_08108_,33.82
_14976_,33.82
genblk11\[2\].SCG_b.cur_accel\[19\],33.82
genblk9\[3\].UART_b.max_rate_rx_r\[17\],33.82
P_REG_FILE.UART_TX_RATE_DIV_1\[13\],33.8
P_REG_FILE.UART_TX_RATE_DIV_1\[21\],33.8
_07835_,33.8
genblk9\[0\].UART_b.max_rate_rx_r\[27\],33.8
_12834_,33.78
_25571_,33.78
_09152_,33.76
genblk11\[1\].SCG_b.cur_speed\[6\],33.76
_07260_,33.74
_17953_,33.74
_18070_,33.74
genblk11\[0\].SCG_b.c_accel_dur\[17\],33.74
_16168_,33.725
_23258_,33.72
_26464_,33.72
genblk11\[3\].SCG_b.estop_i,33.72
genblk11\[3\].SCG_b.swstop_i,33.72
_00026_,33.705
_15157_,33.705
_20845_,33.7
genblk9\[3\].UART_b.max_rate_tx_r\[23\],33.7
_24070_,33.68
genblk11\[0\].SCG_b.total_steps\[21\],33.68
_11711_,33.66
_14777_,33.66
_22289_,33.66
genblk9\[0\].UART_b.max_rate_tx_r\[6\],33.66
genblk11\[3\].SCG_b.jerk\[12\],33.64
genblk13\[1\].QEM_b.count_thresh_reg\[15\],33.64
P_REG_FILE.SD_CR_1\[19\],33.62
_15528_,33.62
_21031_,33.62
_24457_,33.62
genblk9\[2\].UART_b.generatorInst.txCounter\[29\],33.62
net67,33.62
_22751_,33.6
_24928_,33.6
net120,33.6
genblk11\[0\].SCG_b.total_steps\[26\],33.59
genblk11\[2\].SCG_b.total_steps\[7\],33.59
_08278_,33.58
genblk11\[2\].SCG_b.op_clk.div_cnt\[7\],33.58
genblk9\[0\].UART_b.max_rate_tx_r\[21\],33.58
_06281_,33.57
genblk11\[3\].SCG_b.op_clk.div_cnt\[0\],33.565
_14638_,33.56
_21333_,33.56
genblk13\[0\].QEM_b.count_thresh_reg\[24\],33.56
_16963_,33.55
_08421_,33.54
genblk11\[0\].SCG_b.c_accel_dur\[4\],33.54
genblk11\[0\].SCG_b.phase_count\[18\],33.54
genblk11\[1\].SCG_b.jerk\[3\],33.54
genblk13\[2\].QEM_b.count_thresh_reg\[14\],33.53
_12948_,33.52
genblk11\[3\].SCG_b.total_steps\[24\],33.52
genblk13\[1\].QEM_b.count_thresh_reg\[17\],33.52
genblk9\[3\].UART_b.generatorInst.txCounter\[18\],33.505
P_REG_FILE.SD_ACCEL_DUR_4\[31\],33.5
_07295_,33.5
genblk11\[1\].SCG_b.phase_count\[20\],33.5
genblk11\[3\].SCG_b.jerk\[18\],33.5
genblk13\[2\].QEM_b.calib_pos\[11\],33.5
_14461_,33.48
_25162_,33.48
genblk11\[0\].SCG_b.c_accel_dur\[1\],33.48
genblk11\[0\].SCG_b.c_jerk_dur\[1\],33.48
_11461_,33.475
_14422_,33.46
_22393_,33.46
_15158_,33.445
P_REG_FILE.GPIO_SEL_23\[1\],33.44
genblk9\[1\].UART_b.generatorInst.rxCounter\[17\],33.44
P_REG_FILE.TIM_THRESH_H_1\[5\],33.42
P_REG_FILE.TIM_THRESH_H_2\[3\],33.42
_14684_,33.42
_25776_,33.42
P_REG_FILE.SD_JERK_3\[17\],33.4
_05962_,33.38
genblk11\[3\].SCG_b.cur_speed\[1\],33.38
genblk7\[1\].TIMER_b.mtimecmp\[51\],33.38
genblk9\[2\].UART_b.max_rate_tx_r\[7\],33.38
_22321_,33.36
genblk11\[0\].SCG_b.c_accel_dur\[7\],33.36
genblk11\[1\].SCG_b.steps_left\[13\],33.36
_02464_,33.345
genblk13\[2\].QEM_b.count_thresh_reg\[31\],33.34
_06360_,33.32
_11468_,33.32
genblk11\[2\].SCG_b.c_accel_dur\[2\],33.31
_13004_,33.3
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[2\],33.3
_19114_,33.28
genblk9\[2\].UART_b.generatorInst.rxCounter\[17\],33.28
_08287_,33.275
_18159_,33.27
genblk6\[1\].PWM_b.pwm_period_div_r\[3\],33.26
P_REG_FILE.SD_JERK_4\[20\],33.24
_17446_,33.24
_17632_,33.24
_23639_,33.24
_22181_,33.23
_23304_,33.23
genblk7\[2\].TIMER_b.mtimecmp\[0\],33.225
_06153_,33.22
_10186_,33.22
genblk2\[0\].SPI_b.i_TX_DV,33.22
_17850_,33.2
genblk11\[2\].SCG_b.step_accum\[3\],33.2
_23190_,33.19
genblk7\[2\].TIMER_b.mtime\[7\],33.18
_25626_,33.17
_11824_,33.16
genblk11\[1\].SCG_b.steps_left\[14\],33.16
_11390_,33.14
P_REG_FILE.I2C_CR_1\[0\],33.12
_07187_,33.12
_08396_,33.12
genblk11\[0\].SCG_b.c_accel_dur\[11\],33.12
genblk9\[1\].UART_b.max_rate_rx_r\[27\],33.12
_13623_,33.11
P_REG_FILE.SD_ACCEL_DUR_4\[11\],33.1
_17606_,33.1
_19116_,33.1
_25172_,33.1
genblk11\[0\].SCG_b.total_steps\[20\],33.1
genblk11\[2\].SCG_b.c_accel_dur\[1\],33.1
_21283_,33.08
_23441_,33.08
_25548_,33.08
_27071_,33.08
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[9\],33.08
genblk9\[1\].UART_b.generatorInst.rxCounter\[20\],33.08
P_REG_FILE.SD_CR_2\[18\],33.06
_07772_,33.06
genblk13\[1\].QEM_b.count_thresh_reg\[5\],33.06
genblk11\[1\].SCG_b.cur_accel\[45\],33.05
genblk11\[0\].SCG_b.op_clk.div_cnt\[10\],33.04
P_REG_FILE.TIM_THRESH_H_4\[1\],33.02
_13897_,33.02
genblk9\[0\].UART_b.rxInst.state\[2\],33.02
P_REG_FILE.GPIO_SEL_24\[0\],33
P_REG_FILE.UART_TX_RATE_DIV_1\[30\],33
_14312_,33
_23009_,33
genblk11\[0\].SCG_b.c_jerk_dur\[0\],33
genblk9\[0\].UART_b.max_rate_tx_r\[1\],33
genblk9\[1\].UART_b.max_rate_rx_r\[5\],32.98
_11593_,32.96
_26776_,32.94
genblk11\[0\].SCG_b.steps_left\[5\],32.94
_09530_,32.92
genblk9\[1\].UART_b.generatorInst.rxCounter\[0\],32.92
genblk9\[2\].UART_b.generatorInst.txCounter\[7\],32.92
genblk9\[2\].UART_b.generatorInst.rxCounter\[20\],32.915
P_REG_FILE.SD_CR_1\[28\],32.9
_06427_,32.9
_20447_,32.9
_25151_,32.9
genblk11\[2\].SCG_b.total_steps\[6\],32.9
genblk4\[0\].I2C_b.saved_reg_addr\[7\],32.9
genblk9\[1\].UART_b.max_rate_tx_r\[17\],32.9
_16184_,32.88
_19147_,32.88
genblk4\[0\].I2C_b.post_state\[1\],32.88
genblk7\[2\].TIMER_b.en_r,32.88
genblk9\[3\].UART_b.max_rate_tx_r\[6\],32.88
genblk7\[1\].TIMER_b.mtimecmp\[0\],32.86
_08931_,32.84
_17014_,32.84
genblk11\[1\].SCG_b.phase_count\[30\],32.84
genblk11\[2\].SCG_b.total_steps\[10\],32.84
genblk11\[0\].SCG_b.total_steps\[11\],32.82
clknet_leaf_119_clk,32.82
_07290_,32.8
_20795_,32.8
genblk11\[3\].SCG_b.phase_count\[27\],32.8
_06255_,32.78
_07713_,32.78
_08809_,32.78
_14838_,32.78
genblk11\[3\].SCG_b.total_steps\[10\],32.78
genblk2\[0\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[1\],32.77
clknet_leaf_209_clk,32.76
_21685_,32.74
_24262_,32.74
genblk11\[0\].SCG_b.steps_left\[1\],32.74
genblk11\[0\].SCG_b.total_steps\[10\],32.73
P_REG_FILE.gpio_intr_buf1\[10\],32.72
genblk6\[2\].PWM_b.cd1.out\[22\],32.72
genblk9\[3\].UART_b.generatorInst.rxCounter\[3\],32.72
genblk9\[2\].UART_b.generatorInst.txCounter\[24\],32.71
P_REG_FILE.SD_ACCEL_DUR_1\[28\],32.7
_23170_,32.7
genblk11\[1\].SCG_b.cur_speed\[10\],32.7
genblk11\[2\].SCG_b.steps_left\[29\],32.7
genblk13\[1\].QEM_b.calib_pos\[20\],32.7
genblk6\[0\].PWM_b.pwm_period_div_r\[2\],32.7
genblk7\[2\].TIMER_b.mtime\[14\],32.7
P_REG_FILE.gpio_intr_buf1\[20\],32.68
_09815_,32.68
_25365_,32.68
_20017_,32.66
_20143_,32.66
genblk11\[0\].SCG_b.cur_speed\[17\],32.66
_08934_,32.645
_23745_,32.64
genblk6\[2\].PWM_b.pg1.seq_cntr\[2\],32.63
_06896_,32.62
_24566_,32.62
genblk2\[1\].SPI_b.r_SM_CS\[0\],32.62
genblk7\[2\].TIMER_b.mtimecmp\[46\],32.62
_22132_,32.6
_22301_,32.6
_08779_,32.58
_24331_,32.58
_07736_,32.575
genblk6\[3\].PWM_b.pg1.seq_cntr\[6\],32.57
genblk11\[2\].SCG_b.c_accel_dur\[6\],32.56
genblk11\[3\].SCG_b.dir,32.56
genblk7\[2\].TIMER_b.mtime\[42\],32.56
genblk9\[3\].UART_b.generatorInst.txCounter\[17\],32.56
_07259_,32.54
_22179_,32.54
genblk11\[0\].SCG_b.did_last_step,32.54
genblk9\[2\].UART_b.generatorInst.rxCounter\[19\],32.54
genblk9\[3\].UART_b.max_rate_tx_r\[27\],32.54
_18381_,32.52
_21390_,32.52
_25693_,32.52
genblk11\[3\].SCG_b.steps_left\[7\],32.52
_06324_,32.5
_17978_,32.5
genblk11\[1\].SCG_b.cur_speed\[7\],32.5
_09494_,32.49
_11632_,32.48
_18516_,32.48
_23533_,32.48
_19610_,32.46
genblk11\[3\].SCG_b.cur_speed\[19\],32.46
_21578_,32.45
_13538_,32.44
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[15\],32.44
genblk7\[1\].TIMER_b.mtimecmp\[29\],32.43
genblk9\[2\].UART_b.generatorInst.rxCounter\[15\],32.43
genblk9\[3\].UART_b.generatorInst.txCounter\[14\],32.43
_07697_,32.42
genblk9\[1\].UART_b.max_rate_rx_r\[24\],32.42
P_REG_FILE.TIM_THRESH_L_3\[24\],32.4
_21237_,32.4
genblk11\[2\].SCG_b.steps_left\[12\],32.4
genblk11\[2\].SCG_b.steps_left\[9\],32.4
genblk9\[2\].UART_b.rxInst.clockCount\[3\],32.4
_08780_,32.38
_15945_,32.38
genblk11\[1\].SCG_b.steps_left\[20\],32.38
_11645_,32.37
_08912_,32.36
_11744_,32.36
_19634_,32.36
_25168_,32.36
genblk11\[2\].SCG_b.cur_speed\[6\],32.36
genblk13\[3\].QEM_b.count_thresh_reg\[18\],32.36
_06831_,32.34
_15381_,32.34
_16761_,32.34
_19803_,32.34
genblk7\[2\].TIMER_b.mtimecmp\[43\],32.34
_13119_,32.32
_13335_,32.3
_19492_,32.3
_24255_,32.3
genblk7\[0\].TIMER_b.mtime\[42\],32.3
_15867_,32.28
_16904_,32.28
genblk11\[2\].SCG_b.clk_div\[1\],32.28
genblk9\[1\].UART_b.max_rate_tx_r\[24\],32.28
genblk9\[2\].UART_b.generatorInst.txCounter\[13\],32.28
net82,32.28
_26376_,32.27
P_REG_FILE.gpio_intr_buf1\[13\],32.26
_06666_,32.26
_07702_,32.26
_12837_,32.26
_20042_,32.26
_23624_,32.26
genblk11\[0\].SCG_b.cur_speed\[11\],32.26
genblk9\[2\].UART_b.max_rate_tx_r\[5\],32.26
_08376_,32.24
_09743_,32.24
_24344_,32.24
_25531_,32.24
_26725_,32.24
genblk6\[3\].PWM_b.cd1.out\[10\],32.24
genblk9\[3\].UART_b.generatorInst.txCounter\[3\],32.23
_23183_,32.22
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[15\],32.22
P_REG_FILE.GPIO_SEL_10\[0\],32.2
_19541_,32.2
P_REG_FILE.sd_done_buf1\[3\],32.18
genblk11\[3\].SCG_b.op_clk.div_cnt\[1\],32.18
P_REG_FILE.TIM_THRESH_L_3\[22\],32.14
_11680_,32.14
_18047_,32.14
_24364_,32.14
genblk11\[3\].SCG_b.phase_count\[24\],32.14
genblk13\[3\].QEM_b.count_thresh_reg\[9\],32.13
_00028_,32.125
_16815_,32.12
_17891_,32.12
genblk11\[0\].SCG_b.op_clk.div_cnt\[7\],32.12
clknet_leaf_82_clk,32.12
_09558_,32.115
_19817_,32.115
_14233_,32.11
_15951_,32.105
_13541_,32.1
_13875_,32.1
_20027_,32.1
P_REG_FILE.UART_RX_RATE_DIV_1\[1\],32.08
_10432_,32.08
_19314_,32.08
genblk11\[2\].SCG_b.c_accel_dur\[27\],32.08
genblk11\[3\].SCG_b.jerk\[19\],32.08
net20,32.08
P_REG_FILE.SD_JERK_3\[29\],32.06
_06125_,32.06
_06881_,32.06
_08893_,32.06
genblk11\[3\].SCG_b.steps_left\[1\],32.04
genblk13\[3\].QEM_b.calib_pos\[23\],32.04
genblk9\[1\].UART_b.generatorInst.rxCounter\[1\],32.04
_19923_,32.02
genblk7\[0\].TIMER_b.mtime\[12\],32.02
genblk7\[2\].TIMER_b.mtimecmp\[17\],32.015
_09851_,32
_09947_,32
genblk9\[1\].UART_b.generatorInst.txCounter\[7\],32
genblk9\[3\].UART_b.max_rate_tx_r\[10\],32
_21268_,31.99
genblk9\[3\].UART_b.rxInst.inputSw\[0\],31.985
genblk4\[1\].I2C_b.divider_counter\[10\],31.97
_06112_,31.96
_16189_,31.96
genblk11\[1\].SCG_b.swstop_i,31.96
genblk11\[3\].SCG_b.steps_left\[4\],31.96
genblk6\[1\].PWM_b.cd1.out\[0\],31.96
genblk6\[1\].PWM_b.pg1.seq_cntr\[5\],31.96
_23179_,31.94
_25769_,31.94
genblk11\[0\].SCG_b.c_jerk_dur\[3\],31.94
clknet_leaf_406_clk,31.93
genblk11\[2\].SCG_b.c_accel_dur\[24\],31.92
genblk13\[2\].QEM_b.count\[3\],31.92
genblk13\[0\].QEM_b.count\[29\],31.91
_09585_,31.9
_19081_,31.9
_21881_,31.9
_22307_,31.9
genblk9\[2\].UART_b.max_rate_rx_r\[30\],31.89
_08776_,31.88
_13330_,31.88
_14442_,31.88
genblk4\[1\].I2C_b.enable,31.88
genblk9\[3\].UART_b.generatorInst.txCounter\[0\],31.88
_07031_,31.86
_09471_,31.86
_13388_,31.86
_24268_,31.86
genblk11\[0\].SCG_b.steps_left\[26\],31.86
genblk13\[0\].QEM_b.calib_state\[0\],31.86
genblk7\[2\].TIMER_b.mtimecmp\[47\],31.86
P_REG_FILE.TIM_THRESH_H_2\[11\],31.84
_06739_,31.84
_11754_,31.84
_15520_,31.84
_19049_,31.82
_23942_,31.82
_24294_,31.82
genblk13\[1\].QEM_b.count_thresh_reg\[16\],31.82
genblk11\[0\].SCG_b.steps_left\[27\],31.81
P_REG_FILE.TIM_THRESH_H_1\[16\],31.8
_21192_,31.8
genblk4\[0\].I2C_b.divider_counter\[5\],31.8
genblk6\[2\].PWM_b.cd1.out\[25\],31.8
P_REG_FILE.SD_ACCEL_DUR_3\[4\],31.78
_07155_,31.78
_07723_,31.78
genblk11\[1\].SCG_b.phase_count\[9\],31.78
_21511_,31.76
genblk7\[2\].TIMER_b.mtime\[53\],31.76
_07036_,31.74
_16165_,31.74
_23186_,31.74
_23589_,31.74
_13321_,31.72
genblk7\[1\].TIMER_b.mtime\[55\],31.72
genblk9\[3\].UART_b.max_rate_tx_r\[17\],31.72
_06142_,31.715
_23721_,31.7
_26640_,31.7
genblk13\[3\].QEM_b.count_thresh_reg\[23\],31.7
genblk11\[1\].SCG_b.total_steps\[5\],31.68
genblk9\[1\].UART_b.generatorInst.rxCounter\[18\],31.68
P_REG_FILE.mem_access_err_buf1,31.66
_17394_,31.66
net88,31.66
_11582_,31.65
P_REG_FILE.SD_JERK_4\[7\],31.64
_06242_,31.64
_21573_,31.63
_08161_,31.62
_22914_,31.6
_24371_,31.6
genblk11\[3\].SCG_b.step_accum\[8\],31.6
genblk13\[0\].QEM_b.count_thresh_reg\[2\],31.6
genblk13\[1\].QEM_b.calib_pos\[21\],31.6
_07704_,31.59
_08274_,31.58
_13419_,31.58
_15144_,31.58
genblk11\[0\].SCG_b.cur_speed\[6\],31.58
genblk11\[1\].SCG_b.steps_left\[11\],31.58
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[1\],31.56
genblk6\[1\].PWM_b.pg1.seq_cntr\[8\],31.56
_07626_,31.54
_22391_,31.54
genblk11\[0\].SCG_b.phase_count\[17\],31.54
genblk11\[3\].SCG_b.cur_speed\[10\],31.54
genblk13\[1\].QEM_b.quadB_delayed,31.54
_25062_,31.535
P_REG_FILE.SD_JERK_1\[27\],31.52
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[15\],31.52
genblk7\[3\].TIMER_b.wr_en_r1,31.52
genblk7\[0\].TIMER_b.mtime\[43\],31.515
genblk9\[3\].UART_b.max_rate_rx_r\[8\],31.51
_09433_,31.5
_11624_,31.5
_22155_,31.5
genblk11\[0\].SCG_b.steps_left\[23\],31.5
genblk9\[3\].UART_b.txInst.bitIdx\[1\],31.5
_12750_,31.49
_17374_,31.48
_14915_,31.46
genblk6\[0\].PWM_b.cd1.out\[0\],31.46
genblk6\[2\].PWM_b.cd1.out\[0\],31.46
_07813_,31.44
genblk13\[0\].QEM_b.count\[26\],31.44
genblk13\[2\].QEM_b.count\[24\],31.44
genblk4\[0\].I2C_b.clk_div\[10\],31.44
_06330_,31.42
_06851_,31.42
_19437_,31.42
_21810_,31.42
genblk4\[0\].I2C_b.divider_counter\[9\],31.42
genblk11\[2\].SCG_b.phase_count\[18\],31.415
_21267_,31.4
_16986_,31.39
genblk13\[1\].QEM_b.count_thresh_reg\[27\],31.39
_08697_,31.38
_17957_,31.38
P_REG_FILE.SD_ACCEL_DUR_2\[28\],31.37
_22325_,31.37
genblk7\[2\].TIMER_b.mtime\[38\],31.36
genblk9\[1\].UART_b.generatorInst.txCounter\[25\],31.36
net70,31.36
clknet_leaf_49_clk,31.36
P_REG_FILE.GPIO_SEL_17\[1\],31.34
_17613_,31.34
_17704_,31.32
genblk11\[1\].SCG_b.op_clk.div_cnt\[13\],31.32
genblk9\[2\].UART_b.max_rate_tx_r\[8\],31.32
_16380_,31.305
_27066_,31.3
_08282_,31.28
_13495_,31.28
_20161_,31.28
_22310_,31.275
genblk9\[0\].UART_b.generatorInst.txCounter\[24\],31.27
P_REG_FILE.TIM_THRESH_H_2\[5\],31.26
P_REG_FILE.TIM_THRESH_H_4\[28\],31.26
_07212_,31.26
_09495_,31.26
_20656_,31.26
pin_mux.PIN_8.INTR,31.26
P_REG_FILE.SD_JERK_1\[19\],31.24
genblk11\[2\].SCG_b.op_clk.div_cnt\[4\],31.24
net68,31.24
_07693_,31.22
_07705_,31.22
_11441_,31.22
genblk11\[3\].SCG_b.steps_left\[25\],31.22
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[1\],31.22
_24199_,31.2
P_REG_FILE.UART_TX_RATE_DIV_1\[5\],31.19
P_REG_FILE.GPIO_SEL_10\[1\],31.18
P_REG_FILE.TIM_THRESH_L_3\[18\],31.18
_24279_,31.18
genblk13\[1\].QEM_b.count_thresh_reg\[8\],31.18
genblk7\[0\].TIMER_b.mtime\[13\],31.18
_08876_,31.16
_20010_,31.16
genblk9\[1\].UART_b.generatorInst.rxCounter\[9\],31.16
clknet_leaf_175_clk,31.16
_08867_,31.15
_18429_,31.15
_18089_,31.14
_19357_,31.14
_21370_,31.14
genblk6\[0\].PWM_b.pg1.seq_cntr\[5\],31.14
genblk7\[3\].TIMER_b.mtime\[55\],31.14
genblk9\[0\].UART_b.generatorInst.rxCounter\[25\],31.14
_16376_,31.125
P_REG_FILE.TIM_THRESH_L_2\[29\],31.12
genblk11\[2\].SCG_b.jerk\[1\],31.12
genblk9\[0\].UART_b.max_rate_rx_r\[7\],31.12
_00031_,31.105
P_REG_FILE.TIM_THRESH_H_2\[15\],31.1
genblk11\[3\].SCG_b.cur_speed\[11\],31.08
genblk11\[3\].SCG_b.cur_speed\[4\],31.08
genblk2\[0\].SPI_b.r_TX_Count\[0\],31.08
_26401_,31.06
genblk11\[0\].SCG_b.c_jerk_dur\[2\],31.05
P_REG_FILE.TIM_THRESH_H_2\[9\],31.04
_14993_,31.04
_19019_,31.04
_20995_,31.04
genblk11\[0\].SCG_b.c_jerk_dur\[12\],31.04
genblk11\[3\].SCG_b.cur_speed\[14\],31.04
_15788_,31.03
_17971_,31.03
P_REG_FILE.GPIO_SEL_8\[1\],31.02
P_REG_FILE.SD_ACCEL_DUR_1\[26\],31.02
_06826_,31.02
genblk11\[1\].SCG_b.jerk\[24\],31.02
genblk11\[3\].SCG_b.jerk\[25\],31.02
_18420_,31
_19127_,31
_19415_,31
genblk11\[0\].SCG_b.op_clk.div_cnt\[4\],31
genblk9\[2\].UART_b.generatorInst.rxCounter\[2\],31
_24176_,30.995
genblk7\[1\].TIMER_b.mtimecmp\[6\],30.995
genblk7\[2\].TIMER_b.mtime\[21\],30.99
_16337_,30.98
genblk9\[0\].UART_b.max_rate_rx_r\[12\],30.98
_06623_,30.97
_08352_,30.96
_15578_,30.96
genblk11\[1\].SCG_b.phase_count\[8\],30.96
genblk13\[0\].QEM_b.count_thresh_reg\[20\],30.96
genblk7\[0\].TIMER_b.mtimecmp\[0\],30.96
P_REG_FILE.TIM_THRESH_L_1\[18\],30.94
_18030_,30.94
_23653_,30.94
genblk11\[0\].SCG_b.c_accel_dur\[20\],30.94
_25555_,30.92
genblk6\[0\].PWM_b.cd1.out\[16\],30.9
P_REG_FILE.TIM_THRESH_L_4\[17\],30.88
P_REG_FILE.gpio_intr_buf1\[4\],30.88
_08822_,30.88
_21528_,30.88
_26592_,30.88
genblk13\[3\].QEM_b.count_thresh_reg\[20\],30.88
genblk7\[3\].TIMER_b.mtime\[14\],30.88
genblk9\[1\].UART_b.max_rate_tx_r\[3\],30.88
pin_mux.PIN_6.INTR,30.88
_25231_,30.87
P_REG_FILE.GPIO_MOD_15\[0\],30.86
genblk11\[0\].SCG_b.steps_left\[20\],30.86
genblk11\[1\].SCG_b.steps_left\[24\],30.86
genblk7\[3\].TIMER_b.mtimecmp\[51\],30.86
_06424_,30.84
_18000_,30.84
genblk11\[1\].SCG_b.jerk\[25\],30.84
genblk6\[0\].PWM_b.pg1.seq_cntr\[0\],30.84
P_REG_FILE.PWM_PERIOD_DIV_1\[0\],30.82
_13739_,30.82
_24025_,30.82
genblk11\[3\].SCG_b.jerk\[27\],30.82
genblk9\[1\].UART_b.max_rate_rx_r\[25\],30.82
_11596_,30.8
genblk9\[3\].UART_b.generatorInst.rxCounter\[16\],30.8
genblk11\[3\].SCG_b.phase_count\[2\],30.79
P_REG_FILE.TIM_THRESH_H_2\[27\],30.78
genblk13\[0\].QEM_b.count_thresh_reg\[26\],30.78
genblk9\[0\].UART_b.generatorInst.rxCounter\[19\],30.78
genblk9\[2\].UART_b.max_rate_tx_r\[23\],30.76
genblk11\[0\].SCG_b.total_steps\[5\],30.75
P_REG_FILE.SD_CR_3\[31\],30.74
_06011_,30.74
_08250_,30.74
genblk11\[1\].SCG_b.cur_speed\[0\],30.74
_08704_,30.73
_08348_,30.72
_18080_,30.72
_21863_,30.72
genblk6\[3\].PWM_b.pwm_period_div_r\[5\],30.72
genblk9\[2\].UART_b.generatorInst.rxCounter\[0\],30.72
_18121_,30.715
genblk13\[1\].QEM_b.count_thresh_reg\[18\],30.71
_24084_,30.705
_19722_,30.7
genblk6\[2\].PWM_b.pwm_period_div_r\[3\],30.7
_18589_,30.69
genblk11\[3\].SCG_b.cur_speed\[0\],30.685
_10244_,30.68
genblk11\[2\].SCG_b.c_accel_dur\[0\],30.68
_08317_,30.66
_16670_,30.66
genblk11\[3\].SCG_b.jerk\[10\],30.66
genblk11\[3\].SCG_b.op_clk.div_cnt\[4\],30.66
_21868_,30.64
genblk9\[2\].UART_b.max_rate_tx_r\[11\],30.64
_06587_,30.635
_27150_,30.63
_07152_,30.62
_11640_,30.62
_11837_,30.62
_16703_,30.62
genblk4\[1\].I2C_b.divider_counter\[8\],30.62
genblk7\[2\].TIMER_b.mtime\[6\],30.62
net2,30.62
P_REG_FILE.TIM_THRESH_L_3\[28\],30.615
_12292_,30.6
_20371_,30.6
_07752_,30.58
_08806_,30.58
_19991_,30.58
_20225_,30.58
genblk11\[0\].SCG_b.cur_speed\[22\],30.58
genblk11\[2\].SCG_b.step_timer\[3\],30.58
genblk13\[1\].QEM_b.count_thresh_reg\[22\],30.58
genblk2\[1\].SPI_b.SPI_Master_Inst.r1_wr_cr,30.58
_09704_,30.57
P_REG_FILE.PWM_PERIOD_DIV_3\[0\],30.56
_08896_,30.54
genblk11\[1\].SCG_b.op_clk.div_cnt\[12\],30.54
genblk13\[1\].QEM_b.count\[4\],30.54
_14473_,30.53
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[1\],30.53
_08768_,30.52
genblk7\[2\].TIMER_b.mtimecmp\[62\],30.52
_15612_,30.51
_08242_,30.5
_16990_,30.5
_18896_,30.5
_20263_,30.5
_20937_,30.5
genblk11\[0\].SCG_b.steps_left\[6\],30.5
genblk11\[1\].SCG_b.jerk\[16\],30.5
_14650_,30.48
_14880_,30.48
_19869_,30.48
genblk11\[0\].SCG_b.c_jerk_dur\[26\],30.48
genblk9\[3\].UART_b.generatorInst.rxCounter\[19\],30.475
_06467_,30.47
_14203_,30.47
genblk11\[3\].SCG_b.cur_speed\[6\],30.47
genblk11\[1\].SCG_b.jerk\[20\],30.46
P_REG_FILE.SD_TOT_STEPS_4\[0\],30.44
_06337_,30.44
_16964_,30.44
_17859_,30.44
_24420_,30.44
genblk9\[2\].UART_b.max_rate_rx_r\[20\],30.44
genblk9\[2\].UART_b.txInst.bitIdx\[1\],30.44
_19506_,30.43
_19509_,30.43
P_REG_FILE.SD_JERK_2\[31\],30.42
_11794_,30.42
_20211_,30.405
P_REG_FILE.TIM_THRESH_L_3\[29\],30.4
_07163_,30.4
_07768_,30.4
_09483_,30.39
_26678_,30.385
genblk11\[3\].SCG_b.clk_div\[8\],30.385
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[11\],30.38
_20739_,30.36
genblk11\[2\].SCG_b.c_jerk_dur\[3\],30.36
genblk11\[3\].SCG_b.c_jerk_dur\[18\],30.36
genblk13\[2\].QEM_b.count_thresh_reg\[16\],30.36
genblk9\[2\].UART_b.max_rate_tx_r\[1\],30.36
_08395_,30.34
genblk11\[0\].SCG_b.clk_div\[5\],30.34
genblk11\[2\].SCG_b.steps_left\[1\],30.34
genblk11\[3\].SCG_b.steps_left\[14\],30.34
_20269_,30.33
P_REG_FILE.SD_JERK_DUR_1\[13\],30.32
_07849_,30.32
_09335_,30.32
_15172_,30.32
_22756_,30.32
genblk11\[2\].SCG_b.jerk\[7\],30.32
pin_mux.PIN_20.INTR,30.32
_06197_,30.3
_09058_,30.3
_17826_,30.3
_21230_,30.3
_26232_,30.3
genblk13\[3\].QEM_b.latched_count\[28\],30.3
P_REG_FILE.QEM_I_CNT_4\[20\],30.28
P_REG_FILE.TIM_THRESH_L_4\[19\],30.28
_25984_,30.28
_26723_,30.28
genblk11\[0\].SCG_b.jerk\[18\],30.28
_05948_,30.275
_12931_,30.26
_19145_,30.26
_24639_,30.26
_26029_,30.26
genblk11\[2\].SCG_b.c_jerk_dur\[14\],30.26
genblk6\[0\].PWM_b.cd1.out\[7\],30.26
_18118_,30.25
genblk11\[1\].SCG_b.wr_stop_r1,30.245
_06393_,30.24
_23320_,30.24
genblk11\[0\].SCG_b.steps_left\[18\],30.24
genblk13\[2\].QEM_b.count_thresh_reg\[11\],30.24
genblk7\[2\].TIMER_b.mtimecmp\[56\],30.23
_09368_,30.22
_13327_,30.22
_15566_,30.22
_15536_,30.21
P_REG_FILE.SD_JERK_4\[31\],30.2
_08315_,30.2
_11724_,30.2
genblk11\[0\].SCG_b.jerk\[29\],30.2
genblk6\[1\].PWM_b.pg1.seq_cntr\[7\],30.2
net152,30.2
genblk6\[2\].PWM_b.pwm_period_div_r\[5\],30.19
P_REG_FILE.UART_TX_RATE_DIV_1\[0\],30.18
genblk13\[3\].QEM_b.calib_pos\[12\],30.18
genblk7\[0\].TIMER_b.mtime\[21\],30.18
genblk9\[0\].UART_b.max_rate_tx_r\[5\],30.18
genblk9\[3\].UART_b.max_rate_rx_r\[4\],30.18
_09327_,30.17
_20314_,30.17
P_REG_FILE.TIM_THRESH_L_1\[28\],30.16
_07464_,30.16
genblk11\[0\].SCG_b.clk_div\[14\],30.16
genblk13\[2\].QEM_b.count_thresh_reg\[18\],30.16
P_REG_FILE.SD_CR_4\[19\],30.14
_16122_,30.14
_20897_,30.14
genblk11\[2\].SCG_b.c_jerk_dur\[16\],30.14
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[7\],30.14
_08246_,30.135
P_REG_FILE.GPIO_SEL_15\[1\],30.12
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[7\],30.12
_21330_,30.1
genblk11\[0\].SCG_b.steps_left\[8\],30.1
_06867_,30.08
_07618_,30.08
_18261_,30.08
genblk6\[1\].PWM_b.cd1.out\[22\],30.08
_09593_,30.07
_14989_,30.065
_16158_,30.055
genblk13\[1\].QEM_b.count_thresh_reg\[7\],30.05
genblk9\[3\].UART_b.generatorInst.rxCounter\[6\],30.05
_22203_,30.04
_25782_,30.04
genblk9\[1\].UART_b.generatorInst.rxCounter\[6\],30.03
P_REG_FILE.SPI_CR_1\[25\],30.02
_16205_,30.02
_22850_,30.02
genblk11\[0\].SCG_b.cur_speed\[2\],30.02
genblk11\[0\].SCG_b.steps_left\[7\],30.02
P_REG_FILE.QEM_THRESH_2\[22\],30
_22304_,30
genblk9\[1\].UART_b.max_rate_rx_r\[3\],30
_06964_,29.98
_17010_,29.98
_21402_,29.98
_06249_,29.96
_09674_,29.96
_15937_,29.96
_21207_,29.96
genblk11\[1\].SCG_b.jerk\[26\],29.96
genblk4\[1\].I2C_b.clk_div\[9\],29.96
genblk13\[1\].QEM_b.count_thresh_reg\[19\],29.94
genblk4\[1\].I2C_b.r1_wr_reg_addr,29.93
_19051_,29.92
genblk11\[2\].SCG_b.op_clk.div_cnt\[13\],29.92
genblk11\[3\].SCG_b.steps_left\[13\],29.92
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[13\],29.92
_12371_,29.9
_24041_,29.9
_24252_,29.9
_05967_,29.88
_18072_,29.88
_22398_,29.88
_24668_,29.88
genblk11\[2\].SCG_b.total_steps\[4\],29.88
genblk4\[1\].I2C_b.divider_counter\[5\],29.88
genblk6\[0\].PWM_b.mod_setpoint_r\[2\],29.88
_06258_,29.86
_19144_,29.86
genblk11\[0\].SCG_b.bypass,29.86
genblk7\[2\].TIMER_b.mtime\[20\],29.86
pin_mux.PIN_17.INTR,29.86
P_REG_FILE.SD_JERK_4\[14\],29.84
P_REG_FILE.TIM_THRESH_L_3\[20\],29.84
_06090_,29.84
_15547_,29.84
_17537_,29.84
_18249_,29.84
_13320_,29.82
_25145_,29.82
_09283_,29.8
_10072_,29.8
_20592_,29.8
P_REG_FILE.TIM_THRESH_L_2\[4\],29.78
P_REG_FILE.TIM_THRESH_L_3\[13\],29.78
_15992_,29.78
_22920_,29.78
genblk6\[3\].PWM_b.cd1.out\[7\],29.78
genblk11\[1\].SCG_b.c_jerk_dur\[7\],29.77
P_REG_FILE.UART_RX_RATE_DIV_1\[5\],29.76
_11451_,29.75
_13337_,29.75
_16984_,29.75
_19093_,29.75
genblk9\[1\].UART_b.generatorInst.txCounter\[6\],29.75
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[14\],29.745
genblk9\[0\].UART_b.generatorInst.rxCounter\[24\],29.745
P_REG_FILE.I2C_CR_2\[1\],29.74
P_REG_FILE.SD_ACCEL_DUR_2\[31\],29.74
_06128_,29.74
_06544_,29.74
genblk13\[3\].QEM_b.count_thresh_reg\[24\],29.74
genblk6\[2\].PWM_b.pg1.seq_cntr\[3\],29.74
genblk6\[3\].PWM_b.pwm_period_div_r\[3\],29.74
genblk9\[2\].UART_b.max_rate_tx_r\[19\],29.74
net248,29.74
genblk13\[0\].QEM_b.count_thresh_reg\[19\],29.73
genblk4\[1\].I2C_b.saved_reg_addr\[4\],29.725
P_REG_FILE.PWM_PERIOD_DIV_2\[1\],29.72
genblk11\[2\].SCG_b.total_steps\[29\],29.72
_06823_,29.71
_19226_,29.71
genblk4\[1\].I2C_b.clk_div\[15\],29.71
_11641_,29.705
P_REG_FILE.TIM_THRESH_L_3\[11\],29.7
_05968_,29.7
_13624_,29.7
_16667_,29.7
genblk13\[3\].QEM_b.count\[3\],29.7
genblk7\[2\].TIMER_b.mtime\[17\],29.7
_11465_,29.69
_07388_,29.68
_23628_,29.68
genblk7\[2\].TIMER_b.mtimecmp\[51\],29.68
P_REG_FILE.TIM_THRESH_H_3\[5\],29.66
_07153_,29.66
_18763_,29.66
genblk11\[1\].SCG_b.cur_accel\[20\],29.66
genblk6\[3\].PWM_b.pg1.seq_cntr\[5\],29.66
P_REG_FILE.SD_JERK_DUR_2\[28\],29.64
P_REG_FILE.UART_RX_RATE_DIV_1\[13\],29.64
_21517_,29.64
_07017_,29.62
_09603_,29.62
genblk11\[0\].SCG_b.jerk\[2\],29.62
genblk9\[2\].UART_b.max_rate_rx_r\[16\],29.62
genblk9\[2\].UART_b.rxInst.state\[2\],29.62
genblk9\[2\].UART_b.txInst.bitIdx\[2\],29.62
P_REG_FILE.TIM_THRESH_H_1\[24\],29.6
P_REG_FILE.TIM_THRESH_L_4\[5\],29.6
P_REG_FILE.UART_RX_RATE_DIV_2\[29\],29.6
genblk4\[1\].I2C_b.bit_counter\[4\],29.6
_06534_,29.59
P_REG_FILE.SD_JERK_1\[31\],29.58
_23202_,29.58
_23239_,29.58
genblk11\[3\].SCG_b.steps_left\[16\],29.58
genblk4\[1\].I2C_b.ack_recieved,29.57
P_REG_FILE.SPI_CR_1\[27\],29.56
_20238_,29.56
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[6\],29.56
genblk9\[0\].UART_b.max_rate_rx_r\[24\],29.56
_23309_,29.545
_20060_,29.54
_21701_,29.54
_17206_,29.52
P_REG_FILE.SD_ACCEL_DUR_3\[9\],29.51
P_REG_FILE.QEM_I_CNT_3\[19\],29.5
P_REG_FILE.SD_JERK_3\[11\],29.5
_06489_,29.5
_23521_,29.5
_24385_,29.5
P_REG_FILE.UART_RX_RATE_DIV_1\[31\],29.48
_13396_,29.48
_21993_,29.47
_08879_,29.46
_16975_,29.46
_20136_,29.46
genblk9\[3\].UART_b.generatorInst.rxCounter\[20\],29.46
_15654_,29.45
genblk7\[2\].TIMER_b.mtimecmp\[59\],29.445
P_REG_FILE.SPI_TX_DATA_1\[14\],29.44
_06612_,29.44
_09555_,29.44
_15125_,29.44
_24503_,29.44
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[7\],29.44
genblk9\[0\].UART_b.max_rate_tx_r\[25\],29.44
_14663_,29.435
_16210_,29.43
P_REG_FILE.SD_CR_2\[25\],29.42
_21282_,29.42
_24325_,29.42
_24900_,29.42
genblk7\[1\].TIMER_b.mtime\[0\],29.42
genblk7\[3\].TIMER_b.mtime\[0\],29.42
P_REG_FILE.SD_JERK_4\[9\],29.4
_08783_,29.4
genblk13\[1\].QEM_b.calib_pos\[15\],29.4
genblk6\[0\].PWM_b.pwm_period_div_r\[3\],29.4
genblk7\[1\].TIMER_b.mtime\[26\],29.4
genblk9\[0\].UART_b.max_rate_tx_r\[10\],29.4
genblk9\[3\].UART_b.max_rate_tx_r\[8\],29.4
clknet_leaf_203_clk,29.4
P_REG_FILE.TIM_THRESH_L_3\[7\],29.38
_14239_,29.38
genblk11\[3\].SCG_b.phase_count\[31\],29.38
P_REG_FILE.TIM_THRESH_H_4\[7\],29.36
_09272_,29.36
_14593_,29.36
_15563_,29.36
_19536_,29.36
_22139_,29.36
genblk11\[2\].SCG_b.dir,29.36
_18144_,29.355
genblk9\[2\].UART_b.max_rate_tx_r\[13\],29.355
P_REG_FILE.SD_TOT_STEPS_1\[7\],29.35
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[1\],29.35
_17182_,29.34
_17468_,29.34
_21348_,29.34
genblk9\[0\].UART_b.rxInst.clockCount\[3\],29.34
_16130_,29.325
_10552_,29.32
_11094_,29.32
_20384_,29.32
P_REG_FILE.SD_CR_1\[20\],29.3
_18173_,29.3
_11500_,29.29
_19643_,29.28
genblk11\[0\].SCG_b.estop,29.28
genblk13\[0\].QEM_b.count_thresh_reg\[23\],29.28
P_REG_FILE.SD_JERK_DUR_3\[11\],29.27
P_REG_FILE.TIM_THRESH_H_4\[11\],29.26
_23458_,29.26
_24721_,29.26
genblk13\[2\].QEM_b.latched_count\[26\],29.26
_26984_,29.24
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[7\],29.24
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[13\],29.24
genblk9\[1\].UART_b.max_rate_tx_r\[14\],29.24
_15734_,29.235
_12446_,29.22
_16289_,29.22
_19914_,29.22
_15176_,29.205
_09296_,29.2
_10387_,29.2
genblk4\[1\].I2C_b.divider_counter\[11\],29.2
_20217_,29.18
_24631_,29.18
_26490_,29.18
genblk4\[0\].I2C_b.saved_device_addr\[7\],29.18
genblk9\[0\].UART_b.max_rate_tx_r\[20\],29.18
genblk11\[0\].SCG_b.step_timer_nonzero,29.165
_12742_,29.16
_17418_,29.16
_17837_,29.16
_19070_,29.16
_19148_,29.16
_21118_,29.16
genblk9\[3\].UART_b.max_rate_rx_r\[12\],29.16
P_REG_FILE.SD_TOT_STEPS_2\[3\],29.15
_06076_,29.14
_07242_,29.12
_08290_,29.12
_23715_,29.12
genblk11\[0\].SCG_b.c_jerk_dur\[16\],29.12
genblk9\[1\].UART_b.max_rate_rx_r\[8\],29.12
P_REG_FILE.PWM_MOD_SETPOINT_4\[2\],29.1
_23911_,29.1
genblk9\[1\].UART_b.generatorInst.rxCounter\[23\],29.1
genblk9\[3\].UART_b.generatorInst.txCounter\[29\],29.1
_20140_,29.08
genblk9\[0\].UART_b.max_rate_tx_r\[14\],29.08
P_REG_FILE.SD_JERK_1\[15\],29.06
_14070_,29.06
genblk11\[2\].SCG_b.cur_speed\[22\],29.06
_15121_,29.04
_26156_,29.04
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[8\],29.03
P_REG_FILE.SPI_CR_1\[21\],29.02
P_REG_FILE.UART_RX_RATE_DIV_4\[8\],29.02
P_REG_FILE.UART_TX_RATE_DIV_1\[28\],29.02
_07905_,29.02
_11616_,29.02
_21551_,29.02
genblk11\[0\].SCG_b.start_i,29.02
genblk2\[0\].SPI_b.r_SPI_CS_en\[2\],29.02
genblk9\[3\].UART_b.generatorInst.rxCounter\[24\],29.005
_09769_,29
_21112_,29
_23553_,29
_23866_,29
_24285_,29
genblk11\[0\].SCG_b.cur_speed\[7\],29
_15944_,28.99
_16121_,28.99
P_REG_FILE.SPI_CR_1\[16\],28.98
_11822_,28.98
_18767_,28.98
genblk11\[0\].SCG_b.steps_left\[10\],28.98
genblk11\[2\].SCG_b.jerk\[16\],28.98
genblk9\[0\].UART_b.max_rate_tx_r\[12\],28.98
genblk9\[2\].UART_b.max_rate_tx_r\[9\],28.98
_14429_,28.975
_08933_,28.97
_05945_,28.965
_13798_,28.96
_21928_,28.96
_22330_,28.96
_22819_,28.96
_21214_,28.955
P_REG_FILE.SD_JERK_4\[21\],28.94
genblk7\[2\].TIMER_b.mtimecmp\[24\],28.925
_06185_,28.92
_08911_,28.92
_13825_,28.92
_24216_,28.92
_25147_,28.92
genblk11\[3\].SCG_b.steps_left\[20\],28.92
P_REG_FILE.TIM_THRESH_L_1\[25\],28.915
_25593_,28.915
genblk7\[0\].TIMER_b.mtimecmp\[24\],28.91
_06849_,28.9
_14856_,28.9
_23231_,28.9
_26383_,28.9
_07573_,28.88
_16274_,28.88
_20187_,28.88
genblk6\[0\].PWM_b.pg1.seq_cntr\[4\],28.88
genblk9\[1\].UART_b.generatorInst.rxCounter\[13\],28.87
P_REG_FILE.TIM_THRESH_L_2\[26\],28.865
P_REG_FILE.TIM_THRESH_L_3\[26\],28.86
P_REG_FILE.TIM_THRESH_L_4\[10\],28.86
_16187_,28.86
_11745_,28.84
genblk11\[2\].SCG_b.c_accel_dur\[13\],28.84
genblk11\[2\].SCG_b.cur_speed\[5\],28.84
_09223_,28.82
_20046_,28.82
clknet_leaf_33_clk,28.82
P_REG_FILE.SD_CR_3\[24\],28.8
_20233_,28.8
_15319_,28.795
P_REG_FILE.TIM_THRESH_L_1\[20\],28.78
genblk11\[0\].SCG_b.c_accel_dur\[16\],28.78
P_REG_FILE.TIM_THRESH_H_1\[14\],28.76
_15445_,28.755
_02397_,28.745
_07628_,28.74
P_REG_FILE.GPIO_MOD_20\[1\],28.735
_21474_,28.72
_22185_,28.71
genblk11\[0\].SCG_b.c_jerk_dur\[4\],28.7
genblk13\[1\].QEM_b.count_thresh_reg\[12\],28.7
_06434_,28.68
_23219_,28.68
_26532_,28.68
_22072_,28.67
_18095_,28.66
_20535_,28.66
_23261_,28.66
_24808_,28.66
genblk11\[1\].SCG_b.steps_left\[10\],28.66
genblk9\[0\].UART_b.max_rate_rx_r\[5\],28.66
_16921_,28.64
_19380_,28.64
genblk9\[3\].UART_b.max_rate_rx_r\[11\],28.64
_06894_,28.62
_16422_,28.62
genblk11\[2\].SCG_b.steps_left\[23\],28.61
P_REG_FILE.TIM_THRESH_L_3\[30\],28.6
genblk13\[3\].QEM_b.count_thresh_reg\[0\],28.6
genblk9\[0\].UART_b.max_rate_tx_r\[4\],28.6
P_REG_FILE.SD_ACCEL_DUR_3\[23\],28.58
_13647_,28.58
_13884_,28.58
_14702_,28.58
_20519_,28.58
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[13\],28.58
genblk2\[0\].SPI_b.r_SPI_CS_en\[1\],28.58
genblk9\[0\].UART_b.max_rate_rx_r\[9\],28.58
_08254_,28.57
_06891_,28.56
_16991_,28.56
_19808_,28.56
_25792_,28.56
_26789_,28.56
genblk6\[1\].PWM_b.cd1.out\[16\],28.56
P_REG_FILE.UART_RX_RATE_DIV_1\[18\],28.54
_11820_,28.54
_13533_,28.54
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[4\],28.54
P_REG_FILE.TIM_THRESH_H_2\[1\],28.52
_06836_,28.52
_07182_,28.52
_11642_,28.52
_18510_,28.52
genblk11\[1\].SCG_b.total_steps\[1\],28.52
genblk4\[0\].I2C_b.divider_counter\[10\],28.52
genblk7\[1\].TIMER_b.mtimecmp\[46\],28.52
P_REG_FILE.TIM_THRESH_L_3\[12\],28.5
_06212_,28.5
_06858_,28.5
_14947_,28.5
genblk2\[0\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[3\],28.5
genblk7\[3\].TIMER_b.wr_mtimecmp_in_h_r1,28.5
_09247_,28.485
_06225_,28.48
_17100_,28.48
_26528_,28.48
genblk11\[2\].SCG_b.op_clk.div_cnt\[2\],28.48
genblk13\[3\].QEM_b.count_thresh_reg\[2\],28.48
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[4\],28.48
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[5\],28.48
net87,28.48
P_REG_FILE.SD_JERK_3\[21\],28.46
_06577_,28.46
genblk11\[0\].SCG_b.steps_left\[9\],28.46
net179,28.46
_09775_,28.445
P_REG_FILE.QEM_I_CNT_2\[19\],28.44
_09584_,28.44
_19825_,28.44
_23658_,28.44
genblk9\[2\].UART_b.rxInst.state\[1\],28.44
_24763_,28.425
_06183_,28.42
_06583_,28.42
_11541_,28.42
P_REG_FILE.GPIO_SEL_19\[0\],28.4
P_REG_FILE.TIM_THRESH_H_4\[3\],28.4
P_REG_FILE.UART_RX_RATE_DIV_1\[30\],28.4
_15933_,28.4
_17312_,28.4
genblk2\[1\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[1\],28.4
genblk11\[0\].SCG_b.clk_div\[2\],28.39
_09188_,28.38
_24324_,28.38
genblk9\[0\].UART_b.max_rate_tx_r\[8\],28.38
P_REG_FILE.SD_CR_4\[26\],28.36
P_REG_FILE.SD_JERK_2\[4\],28.36
_11551_,28.36
_21241_,28.36
genblk9\[2\].UART_b.generatorInst.txCounter\[18\],28.36
_24298_,28.35
_13872_,28.34
_25381_,28.34
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[12\],28.34
_13341_,28.32
_19340_,28.32
_21223_,28.32
_15580_,28.3
genblk9\[2\].UART_b.generatorInst.rxCounter\[23\],28.3
_07011_,28.28
_17038_,28.28
_22081_,28.28
_26777_,28.26
genblk11\[0\].SCG_b.steps_left\[14\],28.26
genblk11\[0\].SCG_b.swstop,28.26
P_REG_FILE.TIM_THRESH_H_3\[13\],28.24
_08148_,28.24
_12492_,28.24
_18610_,28.24
genblk7\[1\].TIMER_b.mtimecmp\[42\],28.24
genblk9\[0\].UART_b.generatorInst.rxCounter\[1\],28.24
genblk9\[1\].UART_b.max_rate_rx_r\[12\],28.24
_06828_,28.22
_17336_,28.22
_17576_,28.22
_22209_,28.22
genblk9\[0\].UART_b.generatorInst.rxCounter\[5\],28.22
net131,28.22
P_REG_FILE.TIM_THRESH_L_3\[15\],28.2
_08381_,28.2
_15722_,28.2
genblk13\[3\].QEM_b.count\[30\],28.2
_06049_,28.18
_14936_,28.18
_19420_,28.18
_23973_,28.18
genblk13\[1\].QEM_b.latched_count\[10\],28.18
genblk6\[3\].PWM_b.pg1.seq_cntr\[7\],28.18
P_REG_FILE.QEM_I_CNT_1\[30\],28.16
_11486_,28.16
genblk11\[2\].SCG_b.jerk\[10\],28.16
genblk13\[1\].QEM_b.count_thresh_reg\[0\],28.16
genblk9\[0\].UART_b.rxInst.clockCount\[2\],28.16
genblk6\[3\].PWM_b.cd1.out\[17\],28.145
P_REG_FILE.TIM_THRESH_L_4\[6\],28.14
_07263_,28.14
_19298_,28.14
P_REG_FILE.TIM_THRESH_H_4\[31\],28.12
_23331_,28.12
_23791_,28.12
genblk2\[1\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[3\],28.12
_06972_,28.1
_17344_,28.1
genblk11\[2\].SCG_b.steps_left\[21\],28.1
genblk9\[3\].UART_b.max_rate_rx_r\[30\],28.1
genblk9\[3\].UART_b.rxInst.clockCount\[1\],28.1
_06670_,28.08
_18124_,28.08
genblk6\[3\].PWM_b.cd1.out\[0\],28.08
_17361_,28.06
_19086_,28.06
_19397_,28.06
_24144_,28.06
_06018_,28.04
_11759_,28.04
_23313_,28.04
_23926_,28.04
_24341_,28.04
genblk11\[0\].SCG_b.jerk\[26\],28.02
net178,28.02
_08737_,28.015
_19819_,28.01
_06237_,28
_06472_,28
_09254_,28
_17433_,28
_18687_,28
_21141_,28
_06082_,27.98
_09516_,27.98
_21628_,27.98
_25649_,27.98
genblk11\[2\].SCG_b.c_accel_dur\[31\],27.98
genblk11\[2\].SCG_b.jerk\[30\],27.98
genblk7\[0\].TIMER_b.mtime\[6\],27.98
P_REG_FILE.SD_ACCEL_DUR_3\[1\],27.97
_11681_,27.97
_07191_,27.96
genblk9\[3\].UART_b.rxInst.state\[1\],27.96
clknet_leaf_195_clk,27.96
_19042_,27.945
P_REG_FILE.TIM_THRESH_H_4\[18\],27.94
_08368_,27.94
_19589_,27.94
genblk11\[0\].SCG_b.op_clk.div_cnt\[1\],27.94
genblk11\[3\].SCG_b.total_steps\[12\],27.94
genblk6\[1\].PWM_b.pwm_period_div_r\[2\],27.94
genblk11\[0\].SCG_b.wr_jerk_r1,27.935
P_REG_FILE.TIM_THRESH_L_4\[21\],27.92
_07157_,27.92
genblk4\[1\].I2C_b.saved_device_addr\[1\],27.91
_07777_,27.9
_23927_,27.9
genblk11\[2\].SCG_b.jerk\[3\],27.9
genblk11\[3\].SCG_b.cur_speed\[13\],27.9
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[9\],27.9
genblk4\[0\].I2C_b.state\[0\],27.9
P_REG_FILE.QEM_THRESH_3\[4\],27.88
_11594_,27.88
_24163_,27.88
genblk11\[2\].SCG_b.steps_left\[20\],27.88
genblk6\[0\].PWM_b.cd1.out\[1\],27.875
P_REG_FILE.SD_ACCEL_DUR_2\[6\],27.86
_06504_,27.86
_19174_,27.86
genblk11\[1\].SCG_b.cur_speed\[1\],27.86
genblk9\[3\].UART_b.max_rate_rx_r\[7\],27.86
genblk7\[2\].TIMER_b.mtime\[32\],27.845
_15842_,27.84
P_REG_FILE.TIM_THRESH_H_3\[17\],27.82
_10895_,27.82
_11544_,27.8
_17440_,27.8
_25785_,27.8
genblk7\[2\].TIMER_b.mtimecmp\[12\],27.8
genblk9\[1\].UART_b.max_rate_rx_r\[20\],27.8
_08727_,27.795
genblk4\[0\].I2C_b.clk_div\[14\],27.78
genblk9\[2\].UART_b.generatorInst.txCounter\[1\],27.78
_16055_,27.76
_21797_,27.76
_27007_,27.76
genblk13\[1\].QEM_b.count_thresh_reg\[20\],27.76
genblk9\[1\].UART_b.generatorInst.txCounter\[21\],27.76
genblk9\[2\].UART_b.txInst.state\[0\],27.76
P_REG_FILE.SD_JERK_2\[1\],27.74
_07708_,27.74
_24248_,27.74
_27015_,27.74
genblk4\[1\].I2C_b.clk_div\[7\],27.74
_14315_,27.72
_17633_,27.72
genblk13\[1\].QEM_b.count_thresh_reg\[2\],27.72
_06341_,27.705
P_REG_FILE.QEM_THRESH_2\[5\],27.7
_20102_,27.7
_21745_,27.7
_23281_,27.7
genblk11\[2\].SCG_b.cur_speed\[2\],27.7
genblk11\[3\].SCG_b.step_timer\[0\],27.7
_06199_,27.68
_08872_,27.68
_13184_,27.68
_18051_,27.68
_07222_,27.67
P_REG_FILE.QEM_THRESH_2\[26\],27.66
P_REG_FILE.SD_TOT_STEPS_2\[0\],27.66
_07440_,27.66
_17266_,27.66
_18262_,27.66
genblk11\[3\].SCG_b.steps_left\[2\],27.66
genblk13\[1\].QEM_b.count_thresh_reg\[25\],27.66
P_REG_FILE.SPI_TX_DATA_1\[12\],27.65
_06391_,27.64
_07151_,27.64
_19091_,27.64
genblk4\[0\].I2C_b.clk_div\[0\],27.64
_07695_,27.635
_09135_,27.62
_19054_,27.62
_23169_,27.62
_24501_,27.62
genblk11\[0\].SCG_b.phase_count\[29\],27.62
genblk9\[0\].UART_b.txInst.bitIdx\[2\],27.62
_21656_,27.6
genblk11\[0\].SCG_b.jerk\[19\],27.6
genblk13\[3\].QEM_b.count\[27\],27.6
genblk9\[1\].UART_b.rxInst.clockCount\[3\],27.6
pin_mux.PIN_5.INTR,27.6
_09508_,27.58
_11202_,27.58
_15347_,27.58
_21502_,27.58
_21721_,27.58
_22913_,27.58
P_REG_FILE.SD_JERK_DUR_3\[31\],27.56
genblk11\[0\].SCG_b.jerk\[6\],27.56
net23,27.56
net24,27.56
_24141_,27.545
_07283_,27.54
_08750_,27.54
_13792_,27.54
_19134_,27.54
_21281_,27.54
_21866_,27.54
_24654_,27.54
_26114_,27.52
net150,27.52
net231,27.52
_23096_,27.51
_06490_,27.5
_10775_,27.5
_13383_,27.5
_17056_,27.5
_17808_,27.5
_20081_,27.5
_21349_,27.5
_25754_,27.5
genblk11\[3\].SCG_b.total_steps\[5\],27.5
_05947_,27.49
P_REG_FILE.TIM_THRESH_H_4\[30\],27.48
P_REG_FILE.TIM_THRESH_L_4\[13\],27.48
_16173_,27.48
_18161_,27.48
genblk11\[0\].SCG_b.c_jerk_dur\[5\],27.48
genblk11\[0\].SCG_b.steps_left\[21\],27.48
genblk13\[1\].QEM_b.count_thresh_reg\[23\],27.48
genblk7\[2\].TIMER_b.mtimecmp\[32\],27.48
_09562_,27.46
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[13\],27.46
genblk2\[1\].SPI_b.SPI_Master_Inst.r1_wr_data,27.46
genblk6\[0\].PWM_b.cd1.out\[24\],27.46
genblk9\[2\].UART_b.generatorInst.rxCounter\[22\],27.46
genblk9\[2\].UART_b.max_rate_rx_r\[5\],27.45
genblk6\[1\].PWM_b.cd1.out\[21\],27.445
P_REG_FILE.QEM_THRESH_4\[22\],27.44
_09442_,27.44
_18175_,27.44
_26921_,27.44
_27267_,27.44
genblk11\[3\].SCG_b.jerk\[3\],27.44
genblk9\[1\].UART_b.data\[7\],27.44
genblk6\[1\].PWM_b.cd1.out\[15\],27.43
_07418_,27.42
_22175_,27.42
genblk13\[3\].QEM_b.calib_pos\[22\],27.42
_15765_,27.405
_17982_,27.4
_23251_,27.4
_07652_,27.39
_19587_,27.39
P_REG_FILE.SD_TOT_STEPS_3\[25\],27.38
_17427_,27.38
_19957_,27.38
genblk11\[0\].SCG_b.jerk\[22\],27.38
genblk11\[2\].SCG_b.op_clk.div_cnt\[10\],27.38
genblk9\[1\].UART_b.max_rate_tx_r\[11\],27.38
P_REG_FILE.TIM_THRESH_L_4\[3\],27.375
_23185_,27.375
P_REG_FILE.SD_JERK_3\[15\],27.36
_07248_,27.36
_09024_,27.36
_20197_,27.36
genblk9\[0\].UART_b.max_rate_rx_r\[13\],27.36
genblk9\[2\].UART_b.max_rate_tx_r\[6\],27.36
_09324_,27.35
_13389_,27.35
P_REG_FILE.QEM_I_CNT_2\[5\],27.34
P_REG_FILE.SD_JERK_DUR_4\[13\],27.34
genblk11\[0\].SCG_b.steps_left\[17\],27.34
P_REG_FILE.SD_CR_1\[26\],27.32
P_REG_FILE.SD_CR_4\[25\],27.32
_07022_,27.32
genblk6\[2\].PWM_b.mod_setpoint_r\[2\],27.32
_24348_,27.31
P_REG_FILE.GPIO_SEL_14\[1\],27.3
_07264_,27.3
_09352_,27.3
_24312_,27.3
P_REG_FILE.PWM_PERIOD_DIV_4\[0\],27.28
P_REG_FILE.TIM_THRESH_H_2\[4\],27.28
P_REG_FILE.UART_RX_RATE_DIV_2\[0\],27.28
_22292_,27.28
genblk9\[3\].UART_b.generatorInst.rxCounter\[4\],27.28
genblk9\[3\].UART_b.txInst.data\[3\],27.28
_08238_,27.27
_13606_,27.26
_20538_,27.26
_23633_,27.26
genblk9\[1\].UART_b.rxInst.inputSw\[0\],27.26
genblk9\[3\].UART_b.generatorInst.txCounter\[7\],27.26
_17392_,27.25
genblk11\[2\].SCG_b.op_clk.div_cnt\[12\],27.24
P_REG_FILE.TIM_THRESH_L_2\[5\],27.22
_23321_,27.22
genblk11\[3\].SCG_b.cur_speed\[12\],27.22
genblk11\[3\].SCG_b.total_steps\[3\],27.22
_13745_,27.2
genblk6\[0\].PWM_b.pg1.seq_cntr\[7\],27.2
_19800_,27.195
_16429_,27.185
_13763_,27.18
_21158_,27.18
_26097_,27.18
genblk11\[1\].SCG_b.steps_left\[28\],27.18
_21886_,27.16
_22918_,27.16
_15374_,27.15
genblk11\[2\].SCG_b.c_accel_dur\[11\],27.15
_10347_,27.14
_13500_,27.14
_13906_,27.14
_15877_,27.14
genblk13\[3\].QEM_b.calib_pos\[30\],27.14
_08784_,27.135
_14874_,27.13
_14656_,27.12
_15441_,27.12
_16182_,27.12
_19828_,27.12
genblk11\[1\].SCG_b.op_clk.div_cnt\[10\],27.12
genblk13\[0\].QEM_b.count_thresh_reg\[0\],27.12
genblk13\[0\].QEM_b.latched_count\[25\],27.12
genblk9\[1\].UART_b.generatorInst.txCounter\[5\],27.115
P_REG_FILE.TIM_THRESH_L_4\[23\],27.1
_07197_,27.1
_11603_,27.1
_11945_,27.1
_20223_,27.1
_20617_,27.1
genblk11\[1\].SCG_b.steps_left\[1\],27.1
P_REG_FILE.SD_JERK_DUR_1\[20\],27.08
genblk6\[1\].PWM_b.pg1.seq_cntr\[3\],27.08
_15170_,27.075
genblk9\[0\].UART_b.generatorInst.rxCounter\[18\],27.07
_15138_,27.065
P_REG_FILE.GPIO_SEL_9\[0\],27.06
_09337_,27.06
_15787_,27.06
_16677_,27.06
_19745_,27.06
genblk13\[3\].QEM_b.count_thresh_reg\[22\],27.06
genblk2\[1\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[0\],27.06
P_REG_FILE.TIM_THRESH_L_4\[26\],27.04
_15802_,27.04
_25923_,27.04
_26171_,27.04
genblk11\[0\].SCG_b.cur_speed\[9\],27.04
P_REG_FILE.SD_JERK_2\[29\],27.02
P_REG_FILE.SPI_CR_1\[17\],27.02
_19540_,27.02
_20146_,27.02
genblk9\[0\].UART_b.max_rate_tx_r\[2\],27.02
genblk9\[1\].UART_b.max_rate_rx_r\[21\],27.02
P_REG_FILE.PWM_MOD_SETPOINT_4\[1\],27
P_REG_FILE.SD_CR_3\[22\],27
P_REG_FILE.TIM_THRESH_L_4\[4\],27
genblk13\[2\].QEM_b.count_thresh_reg\[20\],27
genblk4\[0\].I2C_b.clk_div\[6\],27
genblk6\[2\].PWM_b.pg1.seq_cntr\[1\],27
genblk4\[1\].I2C_b.r1_wr_dev_addr,26.985
P_REG_FILE.SD_ACCEL_DUR_4\[20\],26.98
P_REG_FILE.SD_JERK_2\[5\],26.98
genblk11\[2\].SCG_b.c_accel_dur\[12\],26.98
genblk13\[2\].QEM_b.count_thresh_reg\[4\],26.98
genblk7\[1\].TIMER_b.mtimecmp\[15\],26.98
genblk11\[3\].SD_P.state\[1\],26.965
_15034_,26.96
genblk11\[1\].SCG_b.steps_left\[21\],26.96
genblk11\[2\].SCG_b.steps_left\[5\],26.96
genblk11\[3\].SCG_b.clk_div\[14\],26.96
P_REG_FILE.SD_JERK_4\[15\],26.94
genblk9\[0\].UART_b.max_rate_rx_r\[6\],26.94
_19600_,26.92
_25187_,26.92
P_REG_FILE.UART_TX_RATE_DIV_1\[20\],26.9
_15796_,26.9
_21345_,26.9
genblk11\[2\].SCG_b.steps_left\[11\],26.9
genblk9\[2\].UART_b.max_rate_rx_r\[8\],26.9
genblk9\[2\].UART_b.max_rate_tx_r\[3\],26.9
genblk4\[0\].I2C_b.divider_counter\[11\],26.88
genblk7\[3\].TIMER_b.mtime\[52\],26.88
_19100_,26.875
P_REG_FILE.GPIO_MOD_17\[1\],26.86
P_REG_FILE.SD_JERK_1\[29\],26.86
P_REG_FILE.SD_JERK_DUR_2\[24\],26.86
_07032_,26.86
_13778_,26.86
_16951_,26.86
_18176_,26.86
genblk13\[3\].QEM_b.calib_pos\[21\],26.86
genblk7\[3\].TIMER_b.mtime\[47\],26.86
genblk9\[2\].UART_b.generatorInst.txCounter\[3\],26.86
genblk9\[3\].UART_b.max_rate_rx_r\[3\],26.86
_22355_,26.85
genblk13\[1\].QEM_b.count_thresh_reg\[10\],26.85
P_REG_FILE.SD_CR_4\[24\],26.84
_17648_,26.84
_19057_,26.84
_23166_,26.84
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[10\],26.84
genblk4\[0\].I2C_b.saved_device_addr\[0\],26.84
genblk9\[3\].UART_b.generatorInst.txCounter\[22\],26.84
P_REG_FILE.TIM_THRESH_L_4\[9\],26.82
_06550_,26.82
_14219_,26.82
_21051_,26.82
_22293_,26.82
genblk11\[2\].SCG_b.swstop_i,26.82
genblk9\[0\].UART_b.max_rate_rx_r\[4\],26.82
_09570_,26.8
_25159_,26.8
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[15\],26.8
genblk9\[2\].UART_b.max_rate_rx_r\[9\],26.8
_12849_,26.78
_18055_,26.78
_21067_,26.78
genblk11\[0\].SCG_b.steps_left\[19\],26.78
_17685_,26.77
P_REG_FILE.UART_TX_RATE_DIV_1\[4\],26.76
genblk11\[3\].SCG_b.op_clk.div_cnt\[2\],26.755
P_REG_FILE.SD_ACCEL_DUR_3\[26\],26.74
_14324_,26.74
_23465_,26.74
_24367_,26.74
genblk4\[1\].I2C_b.clk_div\[8\],26.74
P_REG_FILE.GPIO_SEL_11\[1\],26.72
P_REG_FILE.TIM_THRESH_H_1\[7\],26.72
_07501_,26.72
_13822_,26.72
_16236_,26.72
_26805_,26.72
genblk11\[1\].SCG_b.steps_left\[22\],26.72
genblk6\[1\].PWM_b.cd1.out\[18\],26.72
genblk7\[2\].TIMER_b.mtimecmp\[15\],26.72
P_REG_FILE.SPI_CR_2\[23\],26.7
_14278_,26.7
_16993_,26.7
_19526_,26.7
_22152_,26.7
genblk11\[3\].SCG_b.step_timer\[3\],26.7
P_REG_FILE.GPIO_SEL_11\[0\],26.68
_06770_,26.68
_08868_,26.68
_19089_,26.68
_21275_,26.68
genblk11\[2\].SCG_b.step_accum\[0\],26.68
genblk11\[3\].SCG_b.op_clk.div_cnt\[9\],26.68
genblk9\[0\].UART_b.generatorInst.txCounter\[3\],26.68
genblk9\[1\].UART_b.max_rate_rx_r\[19\],26.68
_08145_,26.67
_09624_,26.67
_24319_,26.66
genblk6\[1\].PWM_b.cd1.out\[10\],26.66
P_REG_FILE.GPIO_SEL_2\[0\],26.64
_13829_,26.64
genblk13\[0\].QEM_b.latched_count\[28\],26.63
_06110_,26.62
_06947_,26.62
_07315_,26.62
genblk11\[2\].SCG_b.op_clk.div_cnt\[1\],26.62
_16432_,26.61
_08265_,26.6
_09358_,26.6
_14213_,26.6
_23177_,26.6
genblk11\[0\].SCG_b.jerk\[4\],26.6
genblk4\[1\].I2C_b.saved_mosi_data\[5\],26.6
P_REG_FILE.GPIO_SEL_17\[0\],26.58
P_REG_FILE.QEM_I_CNT_2\[16\],26.58
P_REG_FILE.SD_CR_1\[23\],26.58
_06551_,26.58
_06987_,26.58
_22188_,26.58
_23764_,26.58
genblk11\[2\].SCG_b.c_jerk_dur\[12\],26.58
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[7\],26.58
_19639_,26.56
genblk9\[0\].UART_b.max_rate_tx_r\[15\],26.56
P_REG_FILE.TIM_THRESH_H_4\[15\],26.54
_14000_,26.54
_21682_,26.54
_13543_,26.53
genblk6\[2\].PWM_b.pg1.seq_cntr\[4\],26.53
P_REG_FILE.SD_TOT_STEPS_2\[27\],26.52
P_REG_FILE.TIM_THRESH_H_1\[8\],26.52
_07587_,26.52
_11657_,26.52
_18773_,26.52
_19502_,26.52
_25778_,26.52
genblk11\[1\].SCG_b.steps_left\[25\],26.52
genblk9\[3\].UART_b.generatorInst.rxCounter\[26\],26.52
_06774_,26.5
_15856_,26.5
genblk13\[1\].QEM_b.calib_pos\[24\],26.5
genblk6\[1\].PWM_b.cd1.out\[7\],26.5
P_REG_FILE.UART_RX_RATE_DIV_2\[8\],26.48
_17219_,26.48
_18602_,26.48
genblk9\[0\].UART_b.generatorInst.txCounter\[7\],26.48
genblk13\[1\].QEM_b.calib_pos\[10\],26.475
P_REG_FILE.PWM_PERIOD_DIV_4\[1\],26.46
P_REG_FILE.TIM_THRESH_H_4\[8\],26.46
P_REG_FILE.UART_RX_RATE_DIV_2\[28\],26.46
_18044_,26.46
_19143_,26.46
genblk13\[2\].QEM_b.count_thresh_reg\[5\],26.46
genblk7\[1\].TIMER_b.en,26.46
_09845_,26.445
P_REG_FILE.SPI_CR_1\[22\],26.44
_07776_,26.44
_08651_,26.44
_15294_,26.44
_21114_,26.44
genblk4\[0\].I2C_b.saved_mosi_data\[2\],26.44
genblk13\[1\].QEM_b.calib_pos\[2\],26.42
genblk9\[1\].UART_b.generatorInst.txCounter\[26\],26.42
genblk9\[2\].UART_b.generatorInst.txCounter\[6\],26.42
genblk11\[2\].SCG_b.cur_speed\[23\],26.41
P_REG_FILE.QEM_THRESH_2\[21\],26.4
P_REG_FILE.SD_ACCEL_DUR_2\[29\],26.4
_06298_,26.4
_07641_,26.4
_08643_,26.4
_14415_,26.4
genblk6\[3\].PWM_b.cd1.out\[19\],26.4
genblk9\[0\].UART_b.max_rate_rx_r\[11\],26.4
genblk9\[3\].UART_b.max_rate_rx_r\[15\],26.4
genblk4\[0\].I2C_b.divider_counter\[8\],26.39
_09522_,26.38
genblk6\[2\].PWM_b.cd1.out\[1\],26.38
net66,26.38
clknet_leaf_126_clk,26.38
P_REG_FILE.SD_CR_1\[31\],26.37
_08574_,26.37
genblk6\[0\].PWM_b.cd1.out\[12\],26.37
_06734_,26.365
P_REG_FILE.TIM_THRESH_L_4\[7\],26.34
_06376_,26.34
_08340_,26.34
_16198_,26.34
_17022_,26.34
_21092_,26.34
_18074_,26.33
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[3\],26.325
P_REG_FILE.SD_CR_3\[18\],26.32
_09835_,26.32
_16966_,26.32
_17130_,26.32
_21375_,26.32
genblk11\[0\].SCG_b.steps_left\[30\],26.32
_20411_,26.31
_14260_,26.3
_16041_,26.3
_26391_,26.3
_23915_,26.285
_14570_,26.28
_17444_,26.28
genblk11\[2\].SCG_b.cur_speed\[11\],26.28
genblk9\[2\].UART_b.max_rate_rx_r\[3\],26.28
_06452_,26.27
genblk13\[1\].QEM_b.latched_count\[18\],26.27
_06241_,26.26
_09309_,26.26
_11400_,26.26
_13403_,26.26
_19455_,26.26
_19571_,26.26
genblk11\[0\].SCG_b.steps_left\[25\],26.26
_15561_,26.255
_09248_,26.25
_14871_,26.25
P_REG_FILE.I2C_CR_2\[21\],26.24
P_REG_FILE.TIM_THRESH_L_2\[6\],26.24
_07460_,26.24
_08072_,26.24
_17598_,26.24
_24773_,26.24
_09318_,26.23
_14410_,26.23
P_REG_FILE.TIM_THRESH_H_2\[10\],26.22
P_REG_FILE.TIM_THRESH_L_4\[30\],26.22
_20404_,26.22
genblk9\[2\].UART_b.max_rate_rx_r\[21\],26.22
P_REG_FILE.SD_ACCEL_DUR_4\[0\],26.2
_13319_,26.2
_25498_,26.2
P_REG_FILE.QEM_THRESH_4\[17\],26.18
P_REG_FILE.SD_JERK_DUR_4\[15\],26.18
_06957_,26.18
_19200_,26.18
_21582_,26.18
_24208_,26.18
genblk11\[3\].SCG_b.step_accum\[3\],26.18
_13530_,26.16
genblk11\[2\].SCG_b.c_accel_dur\[14\],26.16
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[6\],26.16
P_REG_FILE.SD_TOT_STEPS_1\[3\],26.14
P_REG_FILE.SPI_CR_1\[29\],26.14
_07803_,26.14
_19771_,26.14
_19969_,26.14
_07726_,26.12
_14945_,26.12
_17829_,26.12
genblk11\[3\].SCG_b.stop,26.12
P_REG_FILE.I2C_CR_1\[28\],26.1
P_REG_FILE.TIM_THRESH_L_4\[2\],26.1
_07822_,26.1
_15378_,26.1
_17506_,26.1
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[3\],26.1
genblk9\[1\].UART_b.max_rate_tx_r\[13\],26.1
_07154_,26.08
_07982_,26.08
_18990_,26.08
_19696_,26.08
_20129_,26.08
P_REG_FILE.SD_JERK_DUR_2\[29\],26.06
_06133_,26.06
_11770_,26.06
_14467_,26.06
_20149_,26.06
_24295_,26.06
genblk11\[0\].SCG_b.c_accel_dur\[3\],26.05
P_REG_FILE.UART_RX_RATE_DIV_1\[2\],26.04
_08329_,26.04
_16981_,26.04
_18382_,26.04
genblk6\[2\].PWM_b.cd1.out\[10\],26.04
_15870_,26.035
_09563_,26.025
_15975_,26.02
_16392_,26.02
_16978_,26.02
_18162_,26.02
_20429_,26.02
genblk4\[1\].I2C_b.clk_div\[1\],26.02
genblk6\[0\].PWM_b.cd1.out\[14\],26.02
_11818_,26.015
_08392_,26
_11817_,26
_19150_,26
genblk2\[1\].SPI_b.r_SPI_CS_en\[2\],26
genblk6\[0\].PWM_b.pg1.seq_cntr\[2\],26
P_REG_FILE.SD_ACCEL_DUR_2\[15\],25.99
_09472_,25.99
P_REG_FILE.SD_TOT_STEPS_1\[4\],25.98
_08095_,25.98
_17989_,25.98
genblk11\[1\].SCG_b.wr_jerk_r1,25.98
genblk13\[2\].QEM_b.calib_pos\[21\],25.98
_15967_,25.96
_22119_,25.96
_24276_,25.96
genblk9\[0\].UART_b.txInst.bitIdx\[1\],25.96
genblk9\[3\].UART_b.max_rate_tx_r\[30\],25.96
clknet_leaf_191_clk,25.96
genblk9\[2\].UART_b.generatorInst.rxCounter\[8\],25.95
_07311_,25.94
_20790_,25.94
genblk11\[1\].SCG_b.steps_left\[19\],25.94
_15623_,25.935
genblk11\[1\].SCG_b.cur_speed\[22\],25.935
_07275_,25.93
_11530_,25.92
_11815_,25.92
_24362_,25.92
genblk13\[1\].QEM_b.latched_count\[24\],25.92
P_REG_FILE.TIM_THRESH_L_1\[0\],25.915
genblk9\[3\].UART_b.generatorInst.rxCounter\[9\],25.915
genblk11\[0\].SCG_b.total_steps\[13\],25.91
genblk9\[3\].UART_b.generatorInst.txCounter\[24\],25.905
P_REG_FILE.GPIO_MOD_1\[1\],25.9
P_REG_FILE.uart_rx_done_buf1\[0\],25.9
genblk4\[0\].I2C_b.clk_div\[2\],25.9
_14321_,25.895
P_REG_FILE.SD_ACCEL_DUR_3\[27\],25.88
P_REG_FILE.TIM_THRESH_L_4\[28\],25.88
_07701_,25.88
_08495_,25.88
_21290_,25.88
genblk13\[1\].QEM_b.calib_pos\[23\],25.88
genblk9\[0\].UART_b.max_rate_tx_r\[23\],25.88
P_REG_FILE.SD_CR_3\[21\],25.86
P_REG_FILE.TIM_THRESH_H_2\[16\],25.86
P_REG_FILE.UART_RX_RATE_DIV_1\[12\],25.86
_15455_,25.86
genblk9\[0\].UART_b.generatorInst.txCounter\[26\],25.86
_15970_,25.845
P_REG_FILE.SD_CR_2\[29\],25.84
P_REG_FILE.SD_TOT_STEPS_4\[5\],25.84
_10938_,25.84
_11457_,25.84
_11576_,25.84
_24099_,25.84
_25156_,25.84
net19,25.84
P_REG_FILE.TIM_THRESH_H_3\[11\],25.82
P_REG_FILE.TIM_THRESH_H_3\[31\],25.82
_17091_,25.82
genblk13\[0\].QEM_b.latched_count\[8\],25.82
P_REG_FILE.TIM_THRESH_H_1\[18\],25.8
P_REG_FILE.TIM_THRESH_H_2\[13\],25.8
_06629_,25.8
_09903_,25.8
_18132_,25.8
_18880_,25.8
_20620_,25.8
genblk13\[0\].QEM_b.calib_pos\[15\],25.8
genblk4\[0\].I2C_b.clk_div\[1\],25.8
net260,25.8
_21835_,25.785
P_REG_FILE.TIM_THRESH_L_4\[8\],25.78
P_REG_FILE.UART_TX_RATE_DIV_1\[31\],25.78
_20582_,25.78
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[8\],25.78
_20473_,25.77
genblk9\[0\].UART_b.rxInst.inputSw\[0\],25.765
_06069_,25.76
_24961_,25.76
genblk11\[2\].SCG_b.steps_left\[19\],25.76
genblk9\[0\].UART_b.max_rate_rx_r\[28\],25.76
net92,25.76
_07323_,25.74
_20580_,25.74
_21210_,25.74
genblk6\[2\].PWM_b.cd1.out\[13\],25.725
_09590_,25.72
_17246_,25.72
_19067_,25.72
_19821_,25.72
_24258_,25.72
genblk13\[1\].QEM_b.calib_pos\[7\],25.72
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[6\],25.72
genblk11\[2\].SCG_b.steps_left\[25\],25.71
_06621_,25.7
_11709_,25.7
_17009_,25.7
genblk11\[1\].SCG_b.jerk\[21\],25.7
_08296_,25.68
_11502_,25.68
_16701_,25.68
_19222_,25.68
_24347_,25.68
_27168_,25.68
genblk6\[3\].PWM_b.cd1.out\[28\],25.68
genblk7\[1\].TIMER_b.mtimecmp\[47\],25.68
genblk9\[2\].UART_b.max_rate_tx_r\[4\],25.68
genblk6\[0\].PWM_b.cd1.out\[21\],25.665
P_REG_FILE.SD_ACCEL_DUR_4\[24\],25.66
_16892_,25.66
_16968_,25.66
genblk11\[1\].SCG_b.op_clk.div_cnt\[4\],25.66
genblk9\[1\].UART_b.max_rate_tx_r\[27\],25.66
genblk9\[2\].UART_b.generatorInst.rxCounter\[25\],25.66
P_REG_FILE.SD_TOT_STEPS_4\[30\],25.64
_07707_,25.64
_09612_,25.64
_16453_,25.64
_21497_,25.64
genblk4\[1\].I2C_b.post_state\[0\],25.64
P_REG_FILE.TIM_THRESH_H_4\[22\],25.62
_06937_,25.62
_17053_,25.62
_21525_,25.62
_23961_,25.62
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[15\],25.62
genblk7\[1\].TIMER_b.mtime\[12\],25.62
P_REG_FILE.UART_TX_DATA_2\[4\],25.6
_07850_,25.6
_09582_,25.6
genblk11\[2\].SCG_b.motor_stopped,25.6
_16697_,25.59
_25218_,25.59
P_REG_FILE.QEM_I_CNT_2\[17\],25.58
P_REG_FILE.UART_RX_RATE_DIV_1\[4\],25.58
_06318_,25.58
_24215_,25.58
genblk11\[1\].SCG_b.steps_left\[5\],25.58
P_REG_FILE.SD_ACCEL_DUR_4\[23\],25.56
P_REG_FILE.SD_JERK_DUR_4\[12\],25.56
P_REG_FILE.UART_TX_RATE_DIV_1\[19\],25.56
_11564_,25.56
_21220_,25.56
_24265_,25.56
genblk11\[2\].SCG_b.c_jerk_dur\[15\],25.56
genblk13\[1\].QEM_b.calib_mode_reg,25.56
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[8\],25.56
genblk13\[2\].QEM_b.latched_count\[15\],25.55
_13334_,25.54
_22916_,25.54
_26399_,25.54
genblk13\[0\].QEM_b.count_thresh_reg\[3\],25.54
P_REG_FILE.SD_TOT_STEPS_3\[22\],25.52
_16186_,25.52
_23494_,25.52
_23766_,25.52
genblk11\[0\].SCG_b.cur_speed\[18\],25.52
genblk7\[2\].TIMER_b.mtime\[12\],25.52
genblk9\[2\].UART_b.max_rate_rx_r\[22\],25.52
_12560_,25.51
_20753_,25.51
P_REG_FILE.GPIO_MOD_2\[1\],25.5
_06493_,25.5
_15156_,25.5
genblk11\[0\].SCG_b.step_timer\[3\],25.5
genblk4\[0\].I2C_b.divider_counter\[15\],25.5
genblk6\[0\].PWM_b.cd1.out\[9\],25.5
P_REG_FILE.TIM_THRESH_L_4\[31\],25.48
_22207_,25.48
_26641_,25.48
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[11\],25.48
P_REG_FILE.GPIO_SEL_19\[1\],25.47
_26477_,25.47
_06088_,25.465
P_REG_FILE.SD_CR_1\[18\],25.46
_14066_,25.46
_14984_,25.46
_18831_,25.46
genblk11\[3\].SCG_b.step_accum\[7\],25.46
genblk7\[0\].TIMER_b.mtimecmp\[10\],25.46
genblk7\[1\].TIMER_b.mtimecmp\[32\],25.46
_14479_,25.45
P_REG_FILE.GPIO_MOD_13\[0\],25.44
P_REG_FILE.QEM_I_CNT_4\[3\],25.44
_11664_,25.44
_13178_,25.44
genblk11\[0\].SCG_b.clk_div\[8\],25.44
genblk9\[2\].UART_b.max_rate_rx_r\[14\],25.44
genblk9\[3\].UART_b.generatorInst.txCounter\[21\],25.44
_16379_,25.425
_23437_,25.42
net91,25.42
genblk9\[1\].UART_b.rxInst.clockCount\[0\],25.41
_06036_,25.4
_21907_,25.4
_25647_,25.4
genblk7\[3\].TIMER_b.mtimecmp\[47\],25.4
genblk9\[1\].UART_b.max_rate_rx_r\[9\],25.4
genblk9\[1\].UART_b.generatorInst.txCounter\[1\],25.39
P_REG_FILE.I2C_CR_1\[30\],25.38
P_REG_FILE.SD_ACCEL_DUR_2\[13\],25.38
P_REG_FILE.SD_JERK_DUR_2\[25\],25.38
P_REG_FILE.SPI_CR_1\[23\],25.38
P_REG_FILE.TIM_THRESH_L_1\[16\],25.38
_27214_,25.38
pin_mux.PIN_16.INTR,25.38
P_REG_FILE.SD_ACCEL_DUR_2\[18\],25.36
_11484_,25.36
_15177_,25.36
_15664_,25.36
_17388_,25.36
_18769_,25.36
_22494_,25.36
_23280_,25.36
genblk2\[1\].SPI_b.r_SPI_CS_en\[3\],25.36
genblk6\[2\].PWM_b.pg1.seq_cntr\[7\],25.36
_06200_,25.34
_15750_,25.34
_17057_,25.34
_22375_,25.34
genblk7\[1\].TIMER_b.wr_mtimecmp_in_h_r1,25.34
genblk11\[2\].SCG_b.total_steps\[5\],25.33
_06220_,25.32
_08871_,25.32
_13333_,25.32
_24596_,25.32
genblk6\[0\].PWM_b.mod_setpoint_r\[5\],25.32
genblk11\[2\].SCG_b.jerk\[4\],25.3
genblk13\[2\].QEM_b.count_thresh_reg\[6\],25.3
genblk6\[3\].PWM_b.cd1.out\[26\],25.3
P_REG_FILE.SD_JERK_1\[23\],25.28
_15062_,25.28
genblk6\[1\].PWM_b.cd1.out\[11\],25.28
genblk6\[1\].PWM_b.cd1.out\[27\],25.28
genblk9\[2\].UART_b.rxInst.state\[0\],25.28
genblk13\[2\].QEM_b.count\[30\],25.275
genblk11\[1\].SCG_b.wr_c_accel_dur,25.265
P_REG_FILE.SD_JERK_4\[17\],25.26
P_REG_FILE.SD_JERK_DUR_4\[10\],25.26
_11447_,25.26
genblk11\[2\].SCG_b.clk_div\[14\],25.26
genblk13\[1\].QEM_b.count\[27\],25.26
_19405_,25.255
_16879_,25.25
_25203_,25.25
P_REG_FILE.SD_CR_2\[26\],25.24
_22195_,25.24
_22266_,25.24
_13325_,25.23
genblk11\[0\].SCG_b.cur_speed\[5\],25.23
_09085_,25.22
_09142_,25.22
genblk11\[3\].SCG_b.step_accum\[6\],25.22
genblk13\[2\].QEM_b.calib_pos\[7\],25.22
_13887_,25.215
P_REG_FILE.SD_JERK_4\[4\],25.2
_08236_,25.2
_15958_,25.2
_22662_,25.2
genblk11\[1\].SCG_b.clk_div\[14\],25.2
genblk7\[0\].TIMER_b.mtimecmp\[42\],25.2
genblk9\[3\].UART_b.max_rate_tx_r\[2\],25.2
P_REG_FILE.TIM_THRESH_H_3\[14\],25.18
_13605_,25.18
_16674_,25.18
genblk11\[3\].SCG_b.steps_left\[15\],25.18
genblk4\[1\].I2C_b.clk_div\[2\],25.18
genblk9\[1\].UART_b.max_rate_rx_r\[0\],25.18
P_REG_FILE.UART_TX_DATA_2\[6\],25.16
P_REG_FILE.UART_TX_RATE_DIV_2\[27\],25.16
_11760_,25.16
_15129_,25.16
_19098_,25.16
_23596_,25.16
genblk13\[3\].QEM_b.calib_state\[0\],25.16
genblk9\[1\].UART_b.max_rate_tx_r\[2\],25.16
_07845_,25.14
_14285_,25.14
_15371_,25.14
_18949_,25.14
_24195_,25.14
genblk11\[2\].SCG_b.op_clk.div_cnt\[15\],25.14
genblk6\[0\].PWM_b.cd1.out\[22\],25.14
genblk6\[0\].PWM_b.pg1.seq_cntr\[1\],25.14
genblk7\[0\].TIMER_b.mtime\[5\],25.14
_08903_,25.12
_11473_,25.12
genblk11\[0\].SCG_b.c_jerk_dur\[17\],25.12
genblk13\[2\].QEM_b.count\[28\],25.12
genblk7\[0\].TIMER_b.mtimecmp\[63\],25.12
_23237_,25.11
genblk11\[2\].SCG_b.wr_stop,25.105
P_REG_FILE.GPIO_MOD_13\[1\],25.1
_23192_,25.1
genblk9\[2\].UART_b.generatorInst.rxCounter\[1\],25.1
genblk7\[1\].TIMER_b.mtimecmp\[17\],25.085
_15389_,25.08
_17748_,25.08
_08365_,25.07
genblk13\[3\].QEM_b.count_thresh_reg\[10\],25.07
_07150_,25.065
_12751_,25.065
P_REG_FILE.SD_JERK_1\[26\],25.06
P_REG_FILE.UART_TX_RATE_DIV_1\[15\],25.06
_13783_,25.06
_14690_,25.06
_18242_,25.06
genblk6\[0\].PWM_b.cd1.out\[28\],25.06
genblk6\[2\].PWM_b.pg1.seq_cntr\[0\],25.06
_08860_,25.05
_06832_,25.04
_06952_,25.04
genblk11\[1\].SCG_b.steps_left\[27\],25.04
genblk11\[1\].SCG_b.steps_left\[29\],25.04
_19278_,25.02
_19874_,25.02
genblk13\[2\].QEM_b.calib_pos\[13\],25.02
_06954_,25
_07825_,25
_18048_,25
_24160_,25
P_REG_FILE.SD_JERK_3\[22\],24.98
P_REG_FILE.UART_TX_RATE_DIV_1\[22\],24.98
_06860_,24.98
_08773_,24.98
_09450_,24.98
_20048_,24.98
genblk4\[0\].I2C_b.divider_counter\[14\],24.98
genblk6\[3\].PWM_b.pg1.seq_cntr\[1\],24.98
P_REG_FILE.SD_ACCEL_DUR_3\[8\],24.97
P_REG_FILE.SD_ACCEL_DUR_2\[25\],24.96
_25166_,24.96
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[4\],24.96
_07296_,24.94
_15375_,24.94
_17148_,24.94
_21318_,24.94
_23616_,24.94
genblk11\[3\].SCG_b.clk_div\[9\],24.94
genblk9\[2\].UART_b.generatorInst.rxCounter\[5\],24.94
P_REG_FILE.SD_ACCEL_DUR_3\[29\],24.93
P_REG_FILE.TIM_THRESH_L_3\[23\],24.92
_07792_,24.92
_17803_,24.92
_20415_,24.92
genblk9\[0\].UART_b.generatorInst.rxCounter\[11\],24.92
_07241_,24.91
P_REG_FILE.SD_TOT_STEPS_2\[25\],24.9
_19517_,24.9
_23255_,24.9
genblk9\[3\].UART_b.generatorInst.rxCounter\[21\],24.9
_22674_,24.89
_07786_,24.88
genblk11\[2\].SCG_b.step_accum\[5\],24.88
_14892_,24.87
_02514_,24.865
_18323_,24.865
P_REG_FILE.TIM_THRESH_H_2\[6\],24.86
_08341_,24.86
_11774_,24.86
_21602_,24.86
_21635_,24.86
genblk11\[1\].SCG_b.op_clk.div_cnt\[11\],24.86
genblk11\[2\].SCG_b.steps_left\[13\],24.86
genblk13\[0\].QEM_b.count_thresh_reg\[29\],24.86
_07738_,24.85
genblk13\[2\].QEM_b.count_thresh_reg\[8\],24.85
P_REG_FILE.SD_JERK_DUR_2\[22\],24.84
_06984_,24.84
_08610_,24.84
_16882_,24.84
genblk13\[3\].QEM_b.calib_mode_reg,24.84
genblk4\[0\].I2C_b.clk_div\[12\],24.84
genblk9\[2\].UART_b.txEn_r,24.84
net189,24.84
P_REG_FILE.I2C_DEV_ADDR_1\[6\],24.82
P_REG_FILE.TIM_THRESH_L_1\[29\],24.82
_05936_,24.82
_06017_,24.82
_09119_,24.82
_14644_,24.82
_19035_,24.82
_19156_,24.82
_24220_,24.82
genblk11\[0\].SCG_b.steps_left\[2\],24.82
genblk11\[2\].SCG_b.steps_left\[30\],24.82
genblk11\[3\].SCG_b.jerk\[2\],24.82
_08881_,24.8
genblk4\[1\].I2C_b.clk_div\[10\],24.8
genblk11\[0\].SCG_b.step_accum\[2\],24.79
P_REG_FILE.SD_JERK_2\[19\],24.78
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[7\],24.78
net177,24.78
P_REG_FILE.QEM_I_CNT_4\[21\],24.76
P_REG_FILE.UART_RX_RATE_DIV_1\[16\],24.76
_06512_,24.76
_08006_,24.76
_13525_,24.76
_23484_,24.76
_24387_,24.76
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[1\],24.76
_26773_,24.75
P_REG_FILE.TIM_THRESH_H_4\[5\],24.74
_00022_,24.74
_16159_,24.74
_21193_,24.74
_23765_,24.74
genblk6\[0\].PWM_b.cd1.out\[19\],24.74
clknet_leaf_129_clk,24.74
P_REG_FILE.SD_JERK_DUR_1\[10\],24.72
_08777_,24.72
_20713_,24.72
_26779_,24.72
genblk9\[2\].UART_b.rxInst.bitIdx\[1\],24.72
clknet_leaf_35_clk,24.72
P_REG_FILE.SD_ACCEL_DUR_3\[6\],24.7
_04837_,24.7
_07276_,24.7
_07694_,24.7
_08692_,24.7
_13659_,24.7
_14824_,24.7
_15123_,24.7
genblk11\[3\].SCG_b.cur_speed\[2\],24.7
genblk9\[0\].UART_b.max_rate_tx_r\[9\],24.7
_08252_,24.69
_13524_,24.68
_17396_,24.68
_20688_,24.68
genblk13\[1\].QEM_b.count_thresh_reg\[3\],24.68
genblk4\[0\].I2C_b.enable,24.68
genblk6\[0\].PWM_b.pwm_period_div_r\[6\],24.68
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[12\],24.675
_15386_,24.665
_19816_,24.66
_21194_,24.66
_22865_,24.66
_26108_,24.66
P_REG_FILE.QEM_THRESH_2\[17\],24.64
_06821_,24.64
_23264_,24.64
_26624_,24.64
genblk11\[2\].SCG_b.bypass,24.64
genblk7\[3\].TIMER_b.mtimecmp\[17\],24.635
_15797_,24.62
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[2\],24.62
_20705_,24.61
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[3\],24.61
P_REG_FILE.GPIO_SEL_3\[1\],24.6
_06737_,24.6
_16284_,24.6
_16999_,24.6
_19034_,24.6
genblk9\[1\].UART_b.generatorInst.txCounter\[3\],24.6
genblk9\[2\].UART_b.max_rate_tx_r\[12\],24.6
_09184_,24.585
P_REG_FILE.I2C_CR_2\[27\],24.58
P_REG_FILE.TIM_THRESH_L_1\[27\],24.58
P_REG_FILE.UART_RX_RATE_DIV_1\[9\],24.58
_06962_,24.58
_07018_,24.58
genblk11\[0\].SCG_b.op_clk.div_cnt\[6\],24.58
genblk4\[0\].I2C_b.divider_counter\[12\],24.58
genblk9\[1\].UART_b.max_rate_tx_r\[5\],24.58
_14327_,24.57
_15148_,24.57
_14102_,24.56
_15952_,24.56
_16045_,24.56
_19068_,24.56
_22189_,24.56
genblk4\[0\].I2C_b.post_state\[0\],24.56
genblk6\[3\].PWM_b.cd1.out\[15\],24.56
P_REG_FILE.I2C_CR_2\[24\],24.54
P_REG_FILE.SD_ACCEL_DUR_2\[12\],24.54
P_REG_FILE.UART_TX_RATE_DIV_1\[26\],24.54
P_REG_FILE.UART_TX_RATE_DIV_2\[19\],24.54
_06974_,24.54
_08204_,24.54
_17755_,24.54
P_REG_FILE.TIM_THRESH_L_1\[14\],24.535
P_REG_FILE.QEM_I_CNT_3\[29\],24.52
_06982_,24.52
_15341_,24.52
_22361_,24.52
genblk9\[1\].UART_b.generatorInst.txCounter\[27\],24.52
_15735_,24.51
P_REG_FILE.SD_JERK_3\[2\],24.5
P_REG_FILE.SD_JERK_DUR_2\[21\],24.5
P_REG_FILE.SD_TOT_STEPS_4\[31\],24.5
P_REG_FILE.TIM_THRESH_L_4\[16\],24.5
_07842_,24.5
_12829_,24.5
_13832_,24.5
_20487_,24.5
genblk11\[0\].SCG_b.jerk\[1\],24.5
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[14\],24.5
genblk9\[1\].UART_b.rxInst.clockCount\[1\],24.5
P_REG_FILE.UART_RX_RATE_DIV_2\[18\],24.48
P_REG_FILE.UART_RX_RATE_DIV_2\[6\],24.48
_06304_,24.48
_06477_,24.48
_06989_,24.48
_08591_,24.48
_15228_,24.48
_18141_,24.48
genblk11\[2\].SCG_b.clk_div\[15\],24.48
_20785_,24.475
_16992_,24.465
_20075_,24.465
P_REG_FILE.SD_CR_1\[29\],24.46
P_REG_FILE.SD_JERK_4\[13\],24.46
_24607_,24.46
genblk13\[0\].QEM_b.count_thresh_reg\[30\],24.46
genblk6\[0\].PWM_b.cd1.out\[10\],24.46
genblk9\[3\].UART_b.rxInst.clockCount\[3\],24.46
P_REG_FILE.SD_JERK_DUR_2\[12\],24.44
P_REG_FILE.SD_JERK_DUR_2\[26\],24.44
_18675_,24.44
_26745_,24.44
genblk9\[1\].UART_b.max_rate_rx_r\[7\],24.44
P_REG_FILE.TIM_THRESH_H_2\[21\],24.42
P_REG_FILE.TIM_THRESH_L_3\[6\],24.42
P_REG_FILE.TIM_THRESH_L_4\[14\],24.42
_07188_,24.42
_08143_,24.42
_16359_,24.42
_19326_,24.42
genblk11\[2\].SCG_b.jerk\[12\],24.42
genblk13\[2\].QEM_b.count_thresh_reg\[25\],24.42
genblk9\[1\].UART_b.max_rate_rx_r\[17\],24.42
_13107_,24.4
_15753_,24.4
_19076_,24.4
genblk9\[1\].UART_b.max_rate_tx_r\[22\],24.4
_16253_,24.385
_08251_,24.38
_16185_,24.38
_16973_,24.38
_17061_,24.38
_18073_,24.38
_18660_,24.38
genblk11\[0\].SCG_b.steps_left\[3\],24.38
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[4\],24.38
genblk7\[3\].TIMER_b.wr_mtimecmp_in_l_r1,24.38
genblk9\[1\].UART_b.max_rate_tx_r\[16\],24.38
_08563_,24.37
_16363_,24.365
P_REG_FILE.I2C_REG_ADDR_2\[4\],24.36
_16980_,24.36
_22359_,24.36
_21938_,24.35
P_REG_FILE.SD_JERK_3\[16\],24.34
P_REG_FILE.SD_JERK_3\[23\],24.34
_11671_,24.34
_15772_,24.34
_15947_,24.34
_17154_,24.34
_25448_,24.34
_26363_,24.34
genblk11\[3\].SCG_b.steps_left\[22\],24.34
P_REG_FILE.SD_TOT_STEPS_1\[17\],24.32
_11766_,24.32
_17955_,24.32
_19518_,24.32
_21225_,24.32
genblk6\[3\].PWM_b.cd1.out\[16\],24.32
genblk9\[1\].UART_b.generatorInst.txCounter\[24\],24.31
_08021_,24.3
_09144_,24.3
genblk11\[3\].SCG_b.step_accum\[1\],24.3
_06872_,24.28
_11488_,24.28
_15619_,24.28
_20586_,24.28
_22400_,24.28
_22473_,24.28
genblk9\[1\].UART_b.max_rate_tx_r\[9\],24.28
P_REG_FILE.SD_CR_4\[29\],24.27
P_REG_FILE.GPIO_MOD_2\[0\],24.26
P_REG_FILE.SD_JERK_4\[5\],24.26
P_REG_FILE.SPI_TX_DATA_2\[3\],24.26
_13514_,24.26
_14403_,24.26
_23217_,24.26
genblk13\[3\].QEM_b.latched_count\[26\],24.26
genblk9\[1\].UART_b.txInst.bitIdx\[2\],24.26
_06423_,24.25
_08892_,24.25
genblk9\[1\].UART_b.txInst.state\[1\],24.25
P_REG_FILE.QEM_THRESH_2\[13\],24.24
P_REG_FILE.TIM_THRESH_H_4\[27\],24.24
_13994_,24.24
_24415_,24.24
_27118_,24.24
genblk4\[1\].I2C_b.clk_div\[11\],24.24
_09519_,24.23
_16142_,24.23
P_REG_FILE.TIM_THRESH_H_1\[11\],24.22
_06208_,24.22
_09004_,24.22
_15874_,24.22
_21832_,24.22
_23884_,24.22
genblk9\[1\].UART_b.txStart,24.22
P_REG_FILE.UART_RX_RATE_DIV_1\[10\],24.2
_08844_,24.2
_09527_,24.2
_16446_,24.2
_17099_,24.2
_19927_,24.2
genblk13\[1\].QEM_b.count_thresh_reg\[9\],24.2
genblk9\[0\].UART_b.rxInst.clockCount\[0\],24.2
_14805_,24.19
P_REG_FILE.TIM_THRESH_L_2\[10\],24.18
_06129_,24.18
_14337_,24.18
_17041_,24.18
_19706_,24.18
_19735_,24.18
_20454_,24.18
genblk11\[0\].SCG_b.steps_left\[15\],24.18
genblk9\[2\].UART_b.generatorInst.rxCounter\[18\],24.18
_16460_,24.17
_24805_,24.17
_14850_,24.16
_22397_,24.16
_23571_,24.16
_21506_,24.15
_07216_,24.14
_12287_,24.14
_21903_,24.14
_23372_,24.14
_24844_,24.14
genblk9\[1\].UART_b.data\[0\],24.14
_10263_,24.12
_18062_,24.12
_19149_,24.12
_26008_,24.12
genblk6\[3\].PWM_b.pg1.seq_cntr\[8\],24.12
genblk9\[0\].UART_b.generatorInst.rxCounter\[12\],24.11
P_REG_FILE.SD_CR_4\[22\],24.1
P_REG_FILE.TIM_THRESH_L_4\[25\],24.1
_06055_,24.1
genblk4\[0\].I2C_b.saved_device_addr\[1\],24.1
_08323_,24.08
_13161_,24.08
_17018_,24.08
_17863_,24.08
_23921_,24.08
genblk13\[2\].QEM_b.calib_pos\[24\],24.08
genblk2\[1\].SPI_b.i_TX_DV,24.08
genblk9\[0\].UART_b.rxEn,24.08
P_REG_FILE.TIM_THRESH_L_3\[21\],24.06
_09577_,24.06
_11648_,24.06
_14883_,24.06
_23240_,24.06
_23299_,24.06
_25373_,24.06
genblk11\[0\].SCG_b.jerk\[3\],24.06
genblk9\[1\].UART_b.max_rate_rx_r\[14\],24.06
net26,24.06
genblk13\[3\].QEM_b.calib_pos\[27\],24.05
P_REG_FILE.SD_ACCEL_DUR_3\[19\],24.04
P_REG_FILE.UART_RX_RATE_DIV_3\[1\],24.04
_07809_,24.04
_08399_,24.04
_25915_,24.04
genblk6\[1\].PWM_b.pwm_period_div_r\[4\],24.04
P_REG_FILE.I2C_MOSI_DATA_2\[7\],24.02
_11630_,24.02
_13616_,24.02
_20596_,24.02
genblk11\[0\].SCG_b.op_clk.div_cnt\[13\],24.02
genblk11\[1\].SCG_b.steps_left\[6\],24.005
P_REG_FILE.SD_ACCEL_DUR_4\[13\],24
P_REG_FILE.TIM_THRESH_H_1\[12\],24
_07305_,24
_08191_,24
_17109_,24
_20068_,24
_21307_,24
_22855_,24
_23448_,24
P_REG_FILE.TIM_THRESH_L_1\[7\],23.98
_08796_,23.98
_20071_,23.98
_20780_,23.98
P_REG_FILE.SD_JERK_DUR_2\[23\],23.975
_17074_,23.965
P_REG_FILE.SD_CR_4\[28\],23.96
P_REG_FILE.TIM_THRESH_L_1\[10\],23.96
_07162_,23.96
_09758_,23.96
_15342_,23.96
_15533_,23.96
_15941_,23.96
_16996_,23.96
_19691_,23.96
genblk11\[3\].SCG_b.clk_div\[10\],23.96
genblk11\[3\].SCG_b.clk_div\[2\],23.96
genblk4\[0\].I2C_b.clk_div\[11\],23.96
genblk9\[0\].UART_b.generatorInst.rxCounter\[6\],23.96
genblk9\[0\].UART_b.max_rate_tx_r\[19\],23.96
_20428_,23.95
P_REG_FILE.UART_RX_RATE_DIV_2\[23\],23.94
_17034_,23.94
_20179_,23.94
_23218_,23.94
_26268_,23.94
_15714_,23.93
P_REG_FILE.TIM_THRESH_H_1\[13\],23.92
P_REG_FILE.TIM_THRESH_H_3\[12\],23.92
_07158_,23.92
_14979_,23.92
_16946_,23.92
_19048_,23.92
_22263_,23.92
_22269_,23.92
_26134_,23.92
genblk11\[3\].SCG_b.jerk\[23\],23.92
net174,23.92
_08375_,23.91
_18041_,23.91
P_REG_FILE.UART_TX_DATA_3\[0\],23.9
_14406_,23.9
_17947_,23.9
genblk11\[1\].SCG_b.op_clk.div_cnt\[8\],23.9
genblk4\[1\].I2C_b.i_wr_cr,23.885
P_REG_FILE.I2C_DEV_ADDR_1\[1\],23.88
P_REG_FILE.QEM_I_CNT_1\[18\],23.88
P_REG_FILE.SD_TOT_STEPS_1\[23\],23.88
P_REG_FILE.TIM_THRESH_L_4\[20\],23.88
_14943_,23.88
_16425_,23.88
_17486_,23.88
_17637_,23.88
_18086_,23.88
_20093_,23.88
_20177_,23.88
genblk4\[1\].I2C_b.divider_counter\[15\],23.88
_13542_,23.87
_17992_,23.86
_23783_,23.86
genblk9\[3\].UART_b.data\[6\],23.86
genblk9\[3\].UART_b.generatorInst.txCounter\[23\],23.86
P_REG_FILE.SD_CR_4\[30\],23.84
P_REG_FILE.SD_JERK_DUR_4\[0\],23.84
P_REG_FILE.TIM_THRESH_L_4\[18\],23.84
_11784_,23.84
_25756_,23.84
P_REG_FILE.TIM_THRESH_H_1\[1\],23.82
_09008_,23.82
_14295_,23.82
_15961_,23.82
_25909_,23.82
genblk11\[0\].SCG_b.op_clk.div_cnt\[5\],23.82
genblk7\[1\].TIMER_b.mtime\[2\],23.82
_09322_,23.81
_06072_,23.8
_08571_,23.8
_16658_,23.8
_23288_,23.8
_24610_,23.8
genblk11\[1\].SCG_b.clk_div\[5\],23.8
P_REG_FILE.SD_JERK_DUR_3\[30\],23.78
P_REG_FILE.TIM_THRESH_H_4\[14\],23.78
_07167_,23.78
_09323_,23.78
_12974_,23.78
_14226_,23.78
_16418_,23.78
_24745_,23.78
genblk9\[3\].UART_b.txInst.data\[5\],23.78
P_REG_FILE.SD_ACCEL_DUR_4\[28\],23.76
_09116_,23.76
_16668_,23.76
_16969_,23.76
genblk13\[3\].QEM_b.count\[25\],23.76
P_REG_FILE.I2C_CR_1\[21\],23.74
P_REG_FILE.SD_ACCEL_DUR_2\[14\],23.74
P_REG_FILE.TIM_THRESH_H_4\[6\],23.74
_13218_,23.74
genblk9\[1\].UART_b.max_rate_tx_r\[21\],23.74
_19741_,23.735
_00024_,23.725
_14021_,23.72
_16358_,23.72
_21615_,23.72
_21705_,23.72
_24016_,23.72
_25472_,23.72
genblk11\[2\].SCG_b.c_jerk_dur\[13\],23.72
genblk11\[2\].SCG_b.step_accum\[10\],23.72
clknet_leaf_163_clk,23.72
genblk2\[1\].SPI_b.r_SPI_CS_en\[1\],23.71
_15783_,23.705
_11410_,23.7
_13576_,23.7
genblk13\[2\].QEM_b.count_thresh_reg\[1\],23.7
_16436_,23.685
P_REG_FILE.QEM_I_CNT_4\[16\],23.68
_06111_,23.68
_14818_,23.68
_16277_,23.68
_19570_,23.68
_24185_,23.68
_25331_,23.68
_25537_,23.68
genblk11\[3\].SCG_b.steps_left\[18\],23.68
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[2\],23.68
genblk2\[0\].SPI_b.r_SPI_CS_en\[0\],23.68
_13609_,23.675
_06392_,23.66
_13795_,23.66
_19478_,23.66
_25088_,23.66
genblk6\[3\].PWM_b.pg1.seq_cntr\[4\],23.66
genblk6\[1\].PWM_b.cd1.out\[9\],23.645
_07037_,23.64
_21329_,23.64
genblk9\[3\].UART_b.max_rate_rx_r\[20\],23.64
_08266_,23.62
_08798_,23.62
_13531_,23.62
genblk13\[0\].QEM_b.latched_count\[24\],23.62
genblk4\[0\].I2C_b.clk_div\[13\],23.62
genblk2\[1\].SPI_b.SPI_Master_Inst.o_SPI_Clk,23.61
P_REG_FILE.QEM_THRESH_3\[13\],23.6
P_REG_FILE.UART_TX_RATE_DIV_1\[23\],23.6
_20092_,23.6
_27137_,23.6
genblk13\[0\].QEM_b.latched_count\[4\],23.6
genblk4\[1\].I2C_b.clk_div\[5\],23.6
net180,23.6
_17931_,23.595
P_REG_FILE.UART_TX_RATE_DIV_1\[24\],23.58
_15938_,23.58
_26259_,23.58
genblk11\[1\].SCG_b.wr_c_accel_dur_r1,23.58
genblk13\[2\].QEM_b.latched_count\[22\],23.58
genblk9\[0\].UART_b.max_rate_tx_r\[16\],23.58
genblk9\[0\].UART_b.wr_max_rate_rx_r1,23.58
genblk9\[2\].UART_b.max_rate_rx_r\[10\],23.58
_18529_,23.57
P_REG_FILE.SD_TOT_STEPS_4\[15\],23.56
_08715_,23.56
_17668_,23.56
_18068_,23.56
_20934_,23.56
genblk11\[1\].SCG_b.wr_stop_r2,23.56
genblk13\[2\].QEM_b.quadB_delayed,23.56
genblk7\[2\].TIMER_b.mtime\[62\],23.56
_09536_,23.54
_17727_,23.54
_19064_,23.54
_19554_,23.54
_23843_,23.54
genblk11\[2\].SCG_b.steps_left\[2\],23.54
genblk13\[2\].QEM_b.calib_pos\[31\],23.54
genblk9\[0\].UART_b.rxInst.clockCount\[1\],23.54
net65,23.54
_15567_,23.525
genblk4\[0\].I2C_b.divider_counter\[1\],23.525
_06710_,23.52
_06852_,23.52
_21873_,23.52
genblk11\[2\].SCG_b.op_clk.div_cnt\[3\],23.52
genblk9\[0\].UART_b.generatorInst.rxCounter\[21\],23.52
P_REG_FILE.SD_TOT_STEPS_2\[4\],23.5
_07258_,23.5
_15587_,23.5
_16753_,23.5
_18944_,23.5
_25982_,23.5
genblk13\[2\].QEM_b.count_thresh_reg\[29\],23.5
genblk7\[0\].TIMER_b.mtime\[2\],23.5
P_REG_FILE.SD_ACCEL_DUR_4\[25\],23.48
P_REG_FILE.TIM_THRESH_L_1\[30\],23.48
P_REG_FILE.UART_TX_RATE_DIV_1\[14\],23.48
_13927_,23.48
_19087_,23.48
_20489_,23.48
_22199_,23.48
genblk11\[0\].SCG_b.steps_left\[22\],23.48
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[5\],23.48
genblk6\[3\].PWM_b.cd1.out\[21\],23.465
P_REG_FILE.SPI_TX_DATA_1\[0\],23.46
P_REG_FILE.TIM_THRESH_H_1\[10\],23.46
_08463_,23.46
_24986_,23.46
genblk13\[3\].QEM_b.count_thresh_reg\[8\],23.46
P_REG_FILE.QEM_THRESH_3\[22\],23.44
P_REG_FILE.SD_ACCEL_DUR_4\[22\],23.44
P_REG_FILE.UART_TX_RATE_DIV_2\[23\],23.44
_20151_,23.44
_24053_,23.44
genblk9\[2\].UART_b.generatorInst.rxCounter\[13\],23.44
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[13\],23.435
genblk6\[2\].PWM_b.cd1.out\[27\],23.43
_11765_,23.425
P_REG_FILE.SD_JERK_1\[20\],23.42
_21962_,23.42
_22053_,23.42
_23294_,23.42
genblk9\[0\].UART_b.generatorInst.rxCounter\[23\],23.42
_15989_,23.405
P_REG_FILE.UART_RX_RATE_DIV_2\[20\],23.4
_07679_,23.4
_19251_,23.4
genblk11\[0\].SCG_b.cur_speed\[3\],23.4
net149,23.4
P_REG_FILE.I2C_REG_ADDR_1\[1\],23.38
P_REG_FILE.TIM_THRESH_L_1\[21\],23.38
_06260_,23.38
_09124_,23.38
_09171_,23.38
_15363_,23.38
_17964_,23.38
_18989_,23.38
_19063_,23.38
genblk11\[3\].SCG_b.op_clk.div_cnt\[13\],23.38
genblk13\[3\].QEM_b.calib_pos\[19\],23.38
genblk9\[0\].UART_b.generatorInst.rxCounter\[26\],23.38
genblk9\[1\].UART_b.max_rate_rx_r\[22\],23.38
genblk9\[0\].UART_b.generatorInst.txCounter\[8\],23.37
_15534_,23.36
genblk11\[3\].SCG_b.steps_left\[5\],23.36
P_REG_FILE.SD_JERK_3\[24\],23.34
_07277_,23.34
_11789_,23.34
_16693_,23.34
_17365_,23.34
genblk13\[1\].QEM_b.count\[30\],23.34
genblk4\[1\].I2C_b.bit_counter\[7\],23.34
genblk6\[2\].PWM_b.cd1.out\[5\],23.34
genblk9\[0\].UART_b.max_rate_rx_r\[21\],23.34
net207,23.34
_25150_,23.335
P_REG_FILE.GPIO_SEL_4\[1\],23.32
P_REG_FILE.PWM_MOD_SETPOINT_3\[1\],23.32
P_REG_FILE.SD_TOT_STEPS_2\[24\],23.32
P_REG_FILE.UART_TX_RATE_DIV_3\[31\],23.32
_12741_,23.32
_17102_,23.32
genblk6\[3\].PWM_b.cd1.out\[1\],23.32
_12295_,23.3
_13997_,23.3
_20750_,23.3
genblk13\[1\].QEM_b.count_thresh_reg\[26\],23.3
genblk13\[3\].QEM_b.count_thresh_reg\[16\],23.3
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[0\],23.3
genblk11\[2\].SCG_b.steps_left\[7\],23.295
P_REG_FILE.spi_rx_done_buf1\[0\],23.28
_13901_,23.28
_20333_,23.28
_21665_,23.28
_25019_,23.28
genblk13\[2\].QEM_b.count_thresh_reg\[17\],23.28
genblk6\[3\].PWM_b.cd1.out\[20\],23.28
_16031_,23.265
P_REG_FILE.SD_CR_4\[27\],23.26
P_REG_FILE.TIM_THRESH_H_4\[9\],23.26
P_REG_FILE.TIM_THRESH_L_2\[20\],23.26
_06530_,23.26
_22970_,23.26
_24283_,23.26
P_REG_FILE.SD_JERK_2\[28\],23.24
_20117_,23.24
_22255_,23.24
_22808_,23.24
genblk11\[0\].SCG_b.clk_div\[9\],23.24
genblk6\[3\].PWM_b.cd1.out\[9\],23.225
P_REG_FILE.QEM_THRESH_2\[29\],23.22
_07572_,23.22
_11783_,23.22
_14877_,23.22
_19025_,23.22
_24026_,23.22
genblk9\[3\].UART_b.data\[3\],23.22
P_REG_FILE.I2C_CR_1\[16\],23.2
_08078_,23.2
_13000_,23.2
_19418_,23.2
genblk13\[1\].QEM_b.thresh_reached,23.2
genblk13\[3\].QEM_b.latched_count\[15\],23.2
genblk9\[2\].UART_b.data\[1\],23.2
_17260_,23.195
_19210_,23.185
P_REG_FILE.SD_JERK_1\[22\],23.18
_14033_,23.18
_24565_,23.18
genblk11\[2\].SCG_b.op_clk.div_cnt\[6\],23.18
genblk11\[3\].SCG_b.op_clk.div_cnt\[10\],23.18
_09552_,23.175
genblk11\[1\].SCG_b.step_timer_nonzero,23.165
P_REG_FILE.GPIO_SEL_3\[0\],23.16
_13449_,23.16
_23667_,23.16
genblk13\[0\].QEM_b.count_thresh_reg\[6\],23.16
genblk6\[1\].PWM_b.cd1.out\[1\],23.16
P_REG_FILE.GPIO_MOD_9\[0\],23.14
P_REG_FILE.QEM_I_CNT_2\[13\],23.14
_06939_,23.14
_16048_,23.14
_17033_,23.14
_17430_,23.14
_20444_,23.14
genblk13\[0\].QEM_b.calib_pos\[20\],23.14
genblk13\[1\].QEM_b.calib_pos\[12\],23.14
genblk6\[1\].PWM_b.pg1.seq_cntr\[1\],23.14
genblk9\[2\].UART_b.max_rate_rx_r\[29\],23.14
P_REG_FILE.SD_JERK_2\[13\],23.12
_26754_,23.12
P_REG_FILE.SD_ACCEL_DUR_1\[20\],23.1
P_REG_FILE.SD_CR_1\[30\],23.1
_14959_,23.1
_15164_,23.1
P_REG_FILE.GPIO_MOD_21\[1\],23.08
P_REG_FILE.I2C_CR_1\[26\],23.08
P_REG_FILE.SD_TOT_STEPS_3\[9\],23.08
P_REG_FILE.UART_TX_RATE_DIV_3\[0\],23.08
_07819_,23.08
_11816_,23.08
_14587_,23.08
_21208_,23.08
_23411_,23.08
genblk11\[0\].SCG_b.steps_left\[13\],23.08
P_REG_FILE.UART_TX_DATA_2\[7\],23.07
_23795_,23.07
_13890_,23.06
_14030_,23.06
_24048_,23.06
genblk11\[1\].SCG_b.clk_div\[1\],23.05
_06145_,23.04
_09196_,23.04
_13835_,23.04
_14623_,23.04
_15846_,23.04
_16377_,23.04
genblk11\[2\].SCG_b.jerk\[5\],23.04
_20130_,23.03
_20241_,23.02
_22860_,23.02
_24181_,23.02
genblk13\[2\].QEM_b.count\[1\],23.01
_09696_,23
_15065_,23
genblk11\[1\].SCG_b.op_clk.div_cnt\[1\],23
_07473_,22.98
_09370_,22.98
_15987_,22.98
_16857_,22.98
_17782_,22.98
_17916_,22.98
genblk13\[2\].QEM_b.calib_pos\[9\],22.98
P_REG_FILE.SD_ACCEL_DUR_4\[3\],22.96
P_REG_FILE.TIM_THRESH_H_4\[23\],22.96
_07651_,22.96
_16696_,22.96
_17681_,22.96
_20930_,22.96
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[3\],22.96
genblk6\[2\].PWM_b.cd1.out\[28\],22.96
genblk9\[3\].UART_b.max_rate_tx_r\[19\],22.96
P_REG_FILE.gpio_intr_buf1\[11\],22.95
P_REG_FILE.SD_TOT_STEPS_1\[1\],22.94
_08387_,22.94
_18138_,22.94
_07408_,22.93
genblk13\[3\].QEM_b.calib_pos\[10\],22.93
P_REG_FILE.QEM_THRESH_1\[31\],22.92
P_REG_FILE.SD_JERK_1\[25\],22.92
P_REG_FILE.SD_JERK_4\[0\],22.92
P_REG_FILE.TIM_THRESH_H_4\[21\],22.92
_06181_,22.92
_06473_,22.92
_08105_,22.92
_19384_,22.92
_20139_,22.92
_20172_,22.92
_22138_,22.92
genblk11\[3\].SCG_b.phase_count\[5\],22.92
_07164_,22.91
_21829_,22.91
genblk6\[2\].PWM_b.cd1.out\[3\],22.91
genblk11\[1\].SCG_b.wr_stop,22.905
genblk6\[3\].PWM_b.pg1.seq_cntr\[2\],22.905
P_REG_FILE.QEM_I_CNT_4\[24\],22.9
_19907_,22.9
_27241_,22.9
_16388_,22.885
P_REG_FILE.SD_CR_3\[25\],22.88
_05926_,22.88
_11627_,22.88
_11810_,22.88
_19765_,22.88
_20368_,22.88
_25643_,22.88
genblk11\[3\].SCG_b.steps_left\[19\],22.88
genblk6\[2\].PWM_b.mod_setpoint_r\[7\],22.88
net217,22.88
_19728_,22.87
P_REG_FILE.UART_RX_RATE_DIV_2\[27\],22.86
_06280_,22.86
_08046_,22.86
_11449_,22.86
_23184_,22.86
genblk11\[0\].SCG_b.c_accel_dur\[18\],22.86
genblk2\[1\].SPI_b.r_CS_Inactive_Count\[1\],22.86
genblk9\[1\].UART_b.max_rate_tx_r\[10\],22.86
P_REG_FILE.I2C_REG_ADDR_1\[3\],22.84
P_REG_FILE.SD_TOT_STEPS_3\[15\],22.84
_21246_,22.84
genblk11\[3\].SCG_b.cur_speed\[23\],22.84
genblk13\[0\].QEM_b.count_thresh_reg\[11\],22.84
genblk11\[3\].SCG_b.steps_left\[11\],22.835
_11623_,22.82
_17952_,22.82
_21985_,22.82
_23356_,22.82
genblk13\[0\].QEM_b.count_thresh_reg\[31\],22.82
genblk6\[2\].PWM_b.cd1.out\[2\],22.82
P_REG_FILE.SD_CR_2\[28\],22.8
P_REG_FILE.SPI_CR_1\[28\],22.8
_06780_,22.8
_07639_,22.8
_14866_,22.8
_19971_,22.8
P_REG_FILE.SD_TOT_STEPS_1\[24\],22.78
P_REG_FILE.TIM_THRESH_H_3\[10\],22.78
_10595_,22.78
_15327_,22.78
_22182_,22.78
_22324_,22.78
genblk13\[3\].QEM_b.calib_pos\[18\],22.78
genblk6\[2\].PWM_b.cd1.out\[11\],22.78
genblk9\[2\].UART_b.generatorInst.rxCounter\[3\],22.78
genblk9\[2\].UART_b.max_rate_rx_r\[7\],22.78
genblk11\[0\].SCG_b.op_clk.div_cnt\[2\],22.77
P_REG_FILE.I2C_DEV_ADDR_2\[5\],22.76
P_REG_FILE.SD_TOT_STEPS_2\[13\],22.76
P_REG_FILE.SPI_CR_1\[24\],22.76
P_REG_FILE.UART_TX_RATE_DIV_2\[18\],22.76
_06824_,22.76
_06877_,22.76
_09478_,22.76
_11510_,22.76
_23227_,22.76
_24263_,22.76
genblk11\[3\].SCG_b.estop,22.76
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[9\],22.76
_12785_,22.74
_13986_,22.74
_15791_,22.74
P_REG_FILE.PWM_PERIOD_DIV_2\[4\],22.72
_06672_,22.72
_08858_,22.72
_09492_,22.72
_17137_,22.72
_17714_,22.72
_19062_,22.72
_20138_,22.72
_20502_,22.72
_20931_,22.72
_17315_,22.71
_12551_,22.7
_13015_,22.7
_13518_,22.7
_26102_,22.7
genblk11\[2\].SCG_b.jerk\[26\],22.7
genblk9\[3\].UART_b.max_rate_rx_r\[2\],22.7
_07160_,22.68
_15017_,22.68
_15239_,22.68
genblk11\[1\].SCG_b.steps_left\[8\],22.68
genblk9\[2\].UART_b.max_rate_tx_r\[16\],22.68
P_REG_FILE.UART_RX_RATE_DIV_1\[11\],22.67
P_REG_FILE.GPIO_MOD_21\[0\],22.66
P_REG_FILE.GPIO_SEL_7\[1\],22.66
P_REG_FILE.I2C_DEV_ADDR_1\[0\],22.66
P_REG_FILE.QEM_I_CNT_1\[16\],22.66
_09394_,22.66
_13878_,22.66
_17236_,22.66
_19307_,22.66
genblk13\[2\].QEM_b.calib_pos\[19\],22.66
_04388_,22.645
P_REG_FILE.QEM_I_CNT_2\[28\],22.64
P_REG_FILE.SD_CR_4\[18\],22.64
_06589_,22.64
_06778_,22.64
_06953_,22.64
_07826_,22.64
_15768_,22.64
_19955_,22.64
_21315_,22.64
_23821_,22.64
genblk11\[3\].SCG_b.cur_speed\[5\],22.64
genblk6\[2\].PWM_b.cd1.out\[16\],22.64
genblk7\[2\].TIMER_b.mtime\[18\],22.635
_13788_,22.63
P_REG_FILE.SD_ACCEL_DUR_1\[19\],22.62
P_REG_FILE.SD_ACCEL_DUR_4\[12\],22.62
P_REG_FILE.SD_JERK_DUR_4\[31\],22.62
P_REG_FILE.SD_TOT_STEPS_2\[26\],22.62
_08996_,22.62
_11552_,22.62
_20475_,22.62
_20478_,22.62
_21889_,22.62
genblk7\[2\].TIMER_b.mtimecmp\[1\],22.62
P_REG_FILE.GPIO_MOD_11\[1\],22.6
P_REG_FILE.SPI_CR_1\[1\],22.6
_06651_,22.6
_11633_,22.6
_12895_,22.6
_14015_,22.6
_16532_,22.6
_16699_,22.6
_18104_,22.6
_19377_,22.6
_21830_,22.6
_21919_,22.6
genblk9\[3\].UART_b.max_rate_rx_r\[24\],22.6
_16242_,22.59
P_REG_FILE.TIM_THRESH_L_2\[19\],22.58
P_REG_FILE.UART_RX_RATE_DIV_2\[9\],22.58
_06020_,22.58
_11487_,22.58
_15357_,22.58
_18003_,22.58
_20302_,22.58
_24093_,22.58
_26978_,22.58
genblk11\[2\].SCG_b.steps_left\[24\],22.58
genblk11\[3\].SCG_b.step_accum\[4\],22.58
genblk13\[0\].QEM_b.calib_pos\[13\],22.58
P_REG_FILE.SD_JERK_DUR_3\[17\],22.56
P_REG_FILE.SPI_CR_1\[31\],22.56
_06496_,22.56
_08306_,22.56
_22401_,22.56
_24506_,22.56
genblk11\[3\].SCG_b.step_accum\[20\],22.56
genblk13\[0\].QEM_b.calib_mode_reg,22.56
genblk13\[1\].QEM_b.count_thresh_reg\[29\],22.55
P_REG_FILE.SD_TOT_STEPS_3\[7\],22.54
P_REG_FILE.UART_TX_RATE_DIV_3\[9\],22.54
_08603_,22.54
_09348_,22.54
_14509_,22.54
_19770_,22.54
_19945_,22.54
_20167_,22.54
_21104_,22.54
_23713_,22.54
genblk13\[0\].QEM_b.count\[7\],22.54
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[3\],22.54
clknet_leaf_186_clk,22.54
P_REG_FILE.UART_RX_RATE_DIV_4\[27\],22.53
P_REG_FILE.SPI_CR_1\[6\],22.52
P_REG_FILE.TIM_THRESH_H_1\[4\],22.52
P_REG_FILE.TIM_THRESH_L_3\[8\],22.52
_11452_,22.52
_25951_,22.52
genblk13\[0\].QEM_b.calib_motor_stopped,22.52
genblk13\[3\].QEM_b.calib_pos\[17\],22.52
P_REG_FILE.QEM_THRESH_3\[16\],22.5
P_REG_FILE.SD_ACCEL_DUR_4\[10\],22.5
P_REG_FILE.TIM_THRESH_H_1\[9\],22.5
_13377_,22.485
P_REG_FILE.SD_JERK_DUR_2\[17\],22.48
_04851_,22.48
_11788_,22.48
_15777_,22.48
_16373_,22.48
_18290_,22.48
genblk4\[1\].I2C_b.saved_reg_addr\[6\],22.48
genblk11\[3\].SCG_b.wr_stop,22.465
P_REG_FILE.UART_RX_RATE_DIV_1\[0\],22.46
P_REG_FILE.UART_TX_RATE_DIV_3\[8\],22.46
_06154_,22.46
_08158_,22.46
_15318_,22.46
_20243_,22.46
_21563_,22.46
_23238_,22.46
_23809_,22.46
_24849_,22.46
genblk13\[2\].QEM_b.calib_motor_stopped_reg,22.46
genblk6\[0\].PWM_b.cd1.out\[15\],22.46
_11569_,22.445
P_REG_FILE.QEM_THRESH_3\[28\],22.44
_06969_,22.44
_15983_,22.44
genblk11\[2\].SCG_b.clk_div\[5\],22.44
genblk13\[3\].QEM_b.calib_pos\[28\],22.44
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[6\],22.44
_15766_,22.435
P_REG_FILE.SD_JERK_3\[0\],22.42
P_REG_FILE.TIM_THRESH_L_4\[1\],22.42
_06738_,22.42
_14908_,22.42
_20933_,22.42
_23250_,22.42
_24993_,22.42
genblk13\[1\].QEM_b.latched_count\[20\],22.42
_08061_,22.4
_08770_,22.4
_17170_,22.4
genblk9\[0\].UART_b.max_rate_tx_r\[22\],22.4
genblk9\[1\].UART_b.max_rate_tx_r\[23\],22.4
P_REG_FILE.SD_ACCEL_DUR_1\[27\],22.38
P_REG_FILE.SD_ACCEL_DUR_4\[21\],22.38
_08360_,22.38
_13239_,22.38
_13405_,22.38
_21231_,22.38
_23605_,22.38
genblk11\[1\].SCG_b.clk_div\[2\],22.38
genblk11\[3\].SCG_b.wr_total_steps_r1,22.38
net129,22.38
_22272_,22.37
P_REG_FILE.TIM_THRESH_L_1\[11\],22.36
_13742_,22.36
_14582_,22.36
_20894_,22.36
_24944_,22.36
genblk6\[0\].PWM_b.cd1.out\[18\],22.36
genblk7\[0\].TIMER_b.mtime\[56\],22.36
genblk7\[0\].TIMER_b.mtime\[9\],22.36
net32,22.36
_23468_,22.35
P_REG_FILE.UART_TX_RATE_DIV_1\[2\],22.34
_06769_,22.34
_08113_,22.34
_09412_,22.34
_14306_,22.34
_16160_,22.34
_16698_,22.34
_25760_,22.34
genblk13\[2\].QEM_b.latched_count\[2\],22.34
genblk9\[1\].UART_b.max_rate_rx_r\[16\],22.34
genblk6\[2\].PWM_b.pg1.seq_cntr\[5\],22.33
_09166_,22.32
_23214_,22.32
P_REG_FILE.QEM_I_CNT_4\[2\],22.3
_06195_,22.3
_15647_,22.3
_21228_,22.3
genblk13\[2\].QEM_b.calib_pos\[2\],22.3
genblk13\[2\].QEM_b.calib_state\[0\],22.3
_17683_,22.29
_07938_,22.28
_08817_,22.28
_15936_,22.28
_25334_,22.28
_26869_,22.28
genblk13\[1\].QEM_b.latched_count\[16\],22.28
net135,22.28
net1532,22.28
_13881_,22.26
_16971_,22.26
_23728_,22.255
P_REG_FILE.SD_JERK_1\[14\],22.24
_11672_,22.24
_20074_,22.24
_21316_,22.24
_22634_,22.24
genblk9\[2\].UART_b.max_rate_rx_r\[4\],22.24
_13014_,22.23
_15835_,22.23
P_REG_FILE.SD_JERK_3\[10\],22.22
P_REG_FILE.SD_JERK_DUR_3\[27\],22.22
P_REG_FILE.SD_TOT_STEPS_4\[22\],22.22
_09262_,22.22
_11697_,22.22
_14108_,22.22
_23691_,22.22
genblk11\[2\].SCG_b.op_clk.div_cnt\[9\],22.22
genblk11\[2\].SCG_b.step_accum\[6\],22.22
genblk13\[3\].QEM_b.thresh_wr_reg1,22.22
genblk9\[1\].UART_b.max_rate_rx_r\[4\],22.22
_15361_,22.215
_13807_,22.21
_22448_,22.21
P_REG_FILE.SD_JERK_2\[12\],22.2
P_REG_FILE.SPI_CR_1\[18\],22.2
_09482_,22.2
_13656_,22.2
_16338_,22.2
_17730_,22.2
_25997_,22.2
_26823_,22.2
genblk6\[3\].PWM_b.cd1.out\[22\],22.2
P_REG_FILE.UART_TX_RATE_DIV_2\[5\],22.18
_16239_,22.18
_22706_,22.18
_24189_,22.18
_24235_,22.18
genblk11\[3\].SCG_b.clk_div\[3\],22.18
genblk6\[2\].PWM_b.cd1.out\[14\],22.18
P_REG_FILE.SD_JERK_DUR_2\[14\],22.16
_06119_,22.16
_07168_,22.16
_14968_,22.16
_18771_,22.16
_20032_,22.16
genblk11\[0\].SCG_b.clk_div\[13\],22.16
genblk9\[0\].UART_b.data\[4\],22.16
_23762_,22.145
genblk2\[0\].SPI_b.SPI_Master_Inst.o_SPI_Clk,22.145
P_REG_FILE.UART_TX_RATE_DIV_1\[17\],22.14
_14164_,22.14
_23734_,22.14
_08324_,22.125
_15041_,22.125
P_REG_FILE.TIM_THRESH_H_4\[13\],22.12
P_REG_FILE.TIM_THRESH_L_2\[11\],22.12
P_REG_FILE.UART_RX_RATE_DIV_2\[1\],22.12
_12998_,22.12
_15249_,22.12
_19204_,22.12
_24553_,22.12
_13626_,22.1
genblk11\[1\].SCG_b.step_timer\[3\],22.1
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[5\],22.1
genblk9\[3\].UART_b.generatorInst.txCounter\[26\],22.1
genblk4\[1\].I2C_b.i_wr_mosi_data,22.085
P_REG_FILE.SD_JERK_3\[4\],22.08
P_REG_FILE.SD_JERK_4\[3\],22.08
_09366_,22.08
_22332_,22.08
genblk11\[0\].SCG_b.op_clk.div_cnt\[8\],22.08
_06374_,22.07
P_REG_FILE.QEM_I_CNT_4\[4\],22.06
P_REG_FILE.SPI_TX_DATA_1\[15\],22.06
_13382_,22.06
_20127_,22.06
_20192_,22.06
genblk9\[2\].UART_b.wr_data,22.045
P_REG_FILE.GPIO_MOD_19\[0\],22.04
P_REG_FILE.QEM_THRESH_3\[24\],22.04
P_REG_FILE.SD_JERK_4\[2\],22.04
_08094_,22.04
_09551_,22.04
_16591_,22.04
_17110_,22.04
genblk11\[0\].SCG_b.step_accum\[6\],22.04
genblk6\[3\].PWM_b.cd1.out\[8\],22.04
genblk9\[1\].UART_b.max_rate_rx_r\[6\],22.04
genblk9\[2\].UART_b.max_rate_rx_r\[28\],22.04
pin_mux.PIN_18.INTR,22.04
pin_mux.PIN_3.INTR,22.04
_04450_,22.025
P_REG_FILE.PWM_MOD_SETPOINT_4\[5\],22.02
P_REG_FILE.TIM_THRESH_L_2\[8\],22.02
_17040_,22.02
_27018_,22.02
genblk11\[1\].SCG_b.steps_left\[17\],22.02
genblk11\[1\].SCG_b.wr_total_steps_r1,22.01
P_REG_FILE.TIM_THRESH_H_2\[14\],22
_15644_,22
_16965_,22
_19864_,22
_21790_,22
_21921_,22
_22165_,22
genblk13\[2\].QEM_b.calib_pos\[14\],22
genblk6\[0\].PWM_b.mod_setpoint_r\[1\],22
genblk6\[1\].PWM_b.cd1.out\[12\],22
genblk9\[3\].UART_b.max_rate_rx_r\[28\],22
_19075_,21.99
_17757_,21.985
P_REG_FILE.SD_TOT_STEPS_1\[13\],21.98
_17731_,21.98
_20338_,21.98
_23657_,21.98
genblk9\[3\].UART_b.max_rate_rx_r\[19\],21.98
P_REG_FILE.GPIO_SEL_9\[1\],21.96
P_REG_FILE.UART_TX_RATE_DIV_4\[5\],21.96
_06977_,21.96
_07514_,21.96
_08248_,21.96
_21543_,21.96
_24167_,21.96
genblk11\[1\].SCG_b.wr_c_jerk_dur_r1,21.96
genblk11\[2\].SCG_b.did_last_step,21.96
_04347_,21.945
P_REG_FILE.TIM_THRESH_H_1\[2\],21.94
P_REG_FILE.TIM_THRESH_H_2\[17\],21.94
P_REG_FILE.UART_RX_RATE_DIV_1\[8\],21.94
_07783_,21.94
_12374_,21.94
_20200_,21.94
_25282_,21.94
_26014_,21.94
genblk11\[3\].SCG_b.step_accum\[19\],21.94
P_REG_FILE.UART_TX_RATE_DIV_3\[17\],21.92
_08378_,21.92
_15370_,21.92
_19253_,21.92
_19337_,21.92
_24106_,21.92
genblk13\[1\].QEM_b.calib_pos\[9\],21.92
genblk9\[0\].UART_b.max_rate_tx_r\[11\],21.92
_04549_,21.9
_06890_,21.9
_07918_,21.9
_09892_,21.9
_17311_,21.9
_19155_,21.9
genblk6\[1\].PWM_b.wr_en_r1,21.9
_15535_,21.88
_25560_,21.86
genblk11\[1\].SCG_b.clk_div\[11\],21.86
genblk11\[1\].SCG_b.step_accum\[1\],21.86
_20708_,21.85
_21738_,21.85
P_REG_FILE.I2C_MOSI_DATA_2\[0\],21.84
_06037_,21.84
_06053_,21.84
_06358_,21.84
_12846_,21.84
_13693_,21.84
_15957_,21.84
_21379_,21.84
_22513_,21.84
genblk13\[2\].QEM_b.latched_count\[0\],21.84
genblk13\[3\].QEM_b.count_thresh_reg\[13\],21.84
genblk6\[0\].PWM_b.cd1.out\[8\],21.84
genblk6\[0\].PWM_b.pg1.seq_cntr\[8\],21.84
genblk11\[3\].SCG_b.steps_left\[21\],21.83
genblk11\[0\].SCG_b.step_accum\[5\],21.825
P_REG_FILE.SD_ACCEL_DUR_4\[19\],21.82
P_REG_FILE.TIM_THRESH_H_2\[8\],21.82
_13582_,21.82
_14272_,21.82
_16027_,21.82
_19079_,21.82
_19660_,21.82
_22392_,21.82
_23415_,21.82
_24790_,21.82
genblk11\[0\].SCG_b.clk_div\[3\],21.82
P_REG_FILE.SD_CR_3\[26\],21.8
P_REG_FILE.SD_TOT_STEPS_4\[4\],21.8
_13733_,21.8
_15863_,21.8
_16207_,21.8
_22347_,21.8
_24585_,21.8
genblk6\[0\].PWM_b.cd1.out\[20\],21.8
genblk6\[0\].PWM_b.cd1.out\[6\],21.8
genblk11\[2\].SCG_b.step_accum\[1\],21.795
_23244_,21.785
P_REG_FILE.SD_ACCEL_DUR_2\[7\],21.78
P_REG_FILE.TIM_THRESH_L_3\[31\],21.78
P_REG_FILE.UART_RX_RATE_DIV_1\[24\],21.78
P_REG_FILE.UART_TX_RATE_DIV_2\[21\],21.78
_06449_,21.78
_07569_,21.78
_16967_,21.78
_19332_,21.78
_21764_,21.78
_23404_,21.78
_23550_,21.78
_23602_,21.78
genblk2\[0\].SPI_b.r_SPI_CS_en\[3\],21.78
genblk9\[1\].UART_b.max_rate_rx_r\[13\],21.78
genblk9\[2\].UART_b.max_rate_tx_r\[18\],21.78
_07520_,21.76
_07968_,21.76
_15310_,21.76
_17047_,21.76
genblk13\[0\].QEM_b.calib_pos\[26\],21.76
_15242_,21.75
P_REG_FILE.QEM_THRESH_1\[29\],21.74
P_REG_FILE.SD_TOT_STEPS_1\[30\],21.74
P_REG_FILE.SD_TOT_STEPS_2\[9\],21.74
P_REG_FILE.SD_TOT_STEPS_3\[17\],21.74
_23661_,21.74
_24192_,21.74
genblk4\[0\].I2C_b.saved_device_addr\[6\],21.74
_15955_,21.735
genblk13\[3\].QEM_b.calib_pos\[4\],21.725
_06381_,21.72
_07763_,21.72
_14629_,21.72
_19807_,21.72
_23568_,21.72
_23678_,21.72
genblk7\[1\].TIMER_b.mtimecmp\[12\],21.72
genblk6\[0\].PWM_b.cd1.out\[13\],21.71
_16399_,21.705
genblk4\[1\].I2C_b.i_wr_dev_addr,21.705
P_REG_FILE.GPIO_MOD_19\[1\],21.7
P_REG_FILE.UART_RX_RATE_DIV_4\[2\],21.7
_11796_,21.7
_20463_,21.7
_22041_,21.7
_23383_,21.7
_24839_,21.7
genblk13\[2\].QEM_b.calib_pos\[8\],21.7
genblk13\[3\].QEM_b.calib_pos\[7\],21.7
genblk6\[2\].PWM_b.cd1.out\[12\],21.7
genblk9\[2\].UART_b.generatorInst.rxCounter\[30\],21.7
genblk9\[3\].UART_b.generatorInst.rxCounter\[18\],21.7
_14215_,21.69
P_REG_FILE.GPIO_MOD_11\[0\],21.68
P_REG_FILE.PWM_PERIOD_DIV_1\[3\],21.68
P_REG_FILE.SD_JERK_DUR_2\[11\],21.68
P_REG_FILE.SD_TOT_STEPS_3\[18\],21.68
_07184_,21.68
_16256_,21.68
_18385_,21.68
_20115_,21.68
_20209_,21.68
genblk11\[2\].SCG_b.op_clk.div_cnt\[8\],21.68
P_REG_FILE.QEM_I_CNT_1\[5\],21.67
P_REG_FILE.TIM_THRESH_L_3\[9\],21.66
P_REG_FILE.UART_RX_RATE_DIV_3\[3\],21.66
_09454_,21.66
_19879_,21.66
_20141_,21.66
_20383_,21.66
_20888_,21.66
_22005_,21.66
_23798_,21.66
genblk4\[0\].I2C_b.bit_counter\[2\],21.66
genblk11\[1\].SCG_b.clk_div\[10\],21.65
_06879_,21.645
P_REG_FILE.SD_ACCEL_DUR_1\[23\],21.64
P_REG_FILE.SPI_CR_2\[6\],21.64
P_REG_FILE.TIM_THRESH_H_1\[23\],21.64
_11718_,21.64
_21341_,21.64
_15037_,21.63
_07921_,21.62
_13572_,21.62
_14117_,21.62
_15558_,21.62
_23268_,21.62
_24164_,21.62
genblk4\[1\].I2C_b.saved_device_addr\[3\],21.62
genblk6\[2\].PWM_b.cd1.out\[26\],21.62
genblk7\[2\].TIMER_b.mtime\[15\],21.62
genblk9\[3\].UART_b.max_rate_rx_r\[21\],21.62
genblk9\[3\].UART_b.max_rate_rx_r\[6\],21.62
_20935_,21.6
_21185_,21.6
genblk9\[2\].UART_b.rxInst.clockCount\[1\],21.6
_25213_,21.59
_06568_,21.58
_06800_,21.58
_15980_,21.58
_18019_,21.58
_23613_,21.58
_25950_,21.58
genblk6\[0\].PWM_b.mod_setpoint_r\[3\],21.58
P_REG_FILE.SD_TOT_STEPS_3\[5\],21.56
_12896_,21.56
_16161_,21.56
_17029_,21.56
_20927_,21.56
P_REG_FILE.SD_ACCEL_DUR_4\[26\],21.54
P_REG_FILE.SPI_CR_1\[0\],21.54
P_REG_FILE.TIM_THRESH_L_3\[5\],21.54
P_REG_FILE.UART_RX_RATE_DIV_1\[20\],21.54
_06034_,21.54
_06897_,21.54
_15124_,21.54
genblk13\[2\].QEM_b.calib_pos\[15\],21.54
genblk9\[0\].UART_b.generatorInst.txCounter\[12\],21.54
P_REG_FILE.TIM_THRESH_H_1\[31\],21.535
_09636_,21.52
_19850_,21.52
genblk6\[0\].PWM_b.cd1.out\[25\],21.52
_20504_,21.51
genblk6\[1\].PWM_b.cd1.out\[3\],21.51
_08623_,21.505
P_REG_FILE.UART_RX_RATE_DIV_1\[22\],21.5
P_REG_FILE.UART_RX_RATE_DIV_4\[7\],21.5
_05992_,21.5
_07895_,21.5
_08843_,21.5
_15723_,21.5
_19758_,21.5
_24316_,21.5
genblk11\[2\].SCG_b.step_accum\[13\],21.5
genblk13\[2\].QEM_b.count_thresh_reg\[0\],21.5
genblk4\[1\].I2C_b.clk_div\[14\],21.5
genblk7\[3\].TIMER_b.mtime\[5\],21.5
genblk11\[2\].SCG_b.step_timer\[0\],21.495
_25087_,21.49
P_REG_FILE.QEM_I_CNT_4\[23\],21.48
P_REG_FILE.UART_RX_RATE_DIV_1\[25\],21.48
_24380_,21.48
P_REG_FILE.QEM_THRESH_4\[9\],21.46
_13386_,21.46
_13676_,21.46
_17111_,21.46
_20205_,21.46
_22270_,21.46
_25492_,21.46
genblk9\[2\].UART_b.generatorInst.txCounter\[17\],21.46
P_REG_FILE.PWM_PERIOD_DIV_4\[4\],21.44
_08003_,21.44
_11570_,21.44
_25066_,21.44
genblk9\[1\].UART_b.max_rate_tx_r\[18\],21.44
P_REG_FILE.QEM_I_CNT_4\[1\],21.435
_16577_,21.43
P_REG_FILE.SD_CR_2\[22\],21.42
_13697_,21.42
_27202_,21.42
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[11\],21.42
_23857_,21.41
_13942_,21.405
P_REG_FILE.SD_ACCEL_DUR_3\[21\],21.4
_14497_,21.4
_15014_,21.4
_17162_,21.4
_19040_,21.4
_22394_,21.4
_23200_,21.4
_25049_,21.4
genblk13\[1\].QEM_b.calib_state\[0\],21.4
P_REG_FILE.TIM_THRESH_L_1\[22\],21.38
P_REG_FILE.UART_RX_RATE_DIV_2\[15\],21.38
_07787_,21.38
_08307_,21.38
_08687_,21.38
_16350_,21.38
_19378_,21.38
_19826_,21.38
genblk2\[1\].SPI_b.r_TX_Count\[3\],21.38
genblk9\[0\].UART_b.max_rate_rx_r\[8\],21.38
P_REG_FILE.UART_RX_RATE_DIV_2\[3\],21.36
_09086_,21.36
_23632_,21.36
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[11\],21.36
genblk6\[1\].PWM_b.cd1.out\[2\],21.36
net148,21.36
P_REG_FILE.SD_TOT_STEPS_3\[27\],21.35
_13025_,21.34
_20091_,21.34
genblk13\[0\].QEM_b.calib_pos\[18\],21.34
_23215_,21.325
P_REG_FILE.I2C_CR_1\[27\],21.32
P_REG_FILE.TIM_THRESH_H_2\[18\],21.32
P_REG_FILE.TIM_THRESH_L_3\[0\],21.32
_09000_,21.32
_09211_,21.32
_13601_,21.32
_23173_,21.32
genblk6\[1\].PWM_b.cd1.out\[20\],21.32
_19670_,21.31
_07218_,21.3
_15207_,21.3
_21804_,21.3
_23226_,21.3
genblk11\[3\].SCG_b.steps_left\[30\],21.3
net72,21.3
P_REG_FILE.gpio_intr_buf1\[7\],21.28
_07279_,21.28
_08310_,21.28
_08564_,21.28
_11019_,21.28
_17649_,21.28
_19443_,21.28
genblk11\[3\].SCG_b.clk_div\[5\],21.28
genblk7\[0\].TIMER_b.mtimecmp\[59\],21.28
genblk9\[1\].UART_b.max_rate_tx_r\[4\],21.28
_11751_,21.26
_14928_,21.26
_26196_,21.26
genblk13\[1\].QEM_b.calib_pos\[3\],21.26
P_REG_FILE.SD_ACCEL_DUR_1\[31\],21.24
P_REG_FILE.SD_ACCEL_DUR_3\[22\],21.24
P_REG_FILE.SD_CR_3\[28\],21.24
P_REG_FILE.UART_TX_DATA_4\[4\],21.24
P_REG_FILE.UART_TX_RATE_DIV_4\[6\],21.24
_09355_,21.24
_11708_,21.24
_21350_,21.24
genblk11\[0\].SCG_b.jerk\[12\],21.24
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[5\],21.24
clknet_leaf_106_clk,21.24
P_REG_FILE.SD_CR_2\[23\],21.22
P_REG_FILE.TIM_THRESH_L_1\[26\],21.22
_06994_,21.22
_11716_,21.22
_15225_,21.22
P_REG_FILE.GPIO_MOD_1\[0\],21.2
P_REG_FILE.SPI_CR_1\[20\],21.2
_06669_,21.2
_13666_,21.2
_13819_,21.2
_14862_,21.2
_15756_,21.2
_17739_,21.2
_18498_,21.2
_19355_,21.2
genblk13\[1\].QEM_b.calib_pos\[26\],21.2
genblk13\[3\].QEM_b.calib_pos\[14\],21.2
genblk13\[3\].QEM_b.count_thresh_reg\[25\],21.2
genblk9\[2\].UART_b.generatorInst.txCounter\[27\],21.2
genblk9\[3\].UART_b.generatorInst.rxCounter\[10\],21.2
_06321_,21.19
genblk9\[3\].UART_b.generatorInst.txCounter\[12\],21.19
_25043_,21.18
_20554_,21.17
P_REG_FILE.GPIO_SEL_1\[1\],21.16
P_REG_FILE.SD_JERK_3\[3\],21.16
_06999_,21.16
_07703_,21.16
_14024_,21.16
_17522_,21.16
_23174_,21.16
genblk11\[1\].SCG_b.jerk\[12\],21.16
genblk13\[2\].QEM_b.calib_mode_reg,21.16
genblk13\[2\].QEM_b.calib_pos\[10\],21.16
genblk13\[0\].QEM_b.count_thresh_reg\[12\],21.15
P_REG_FILE.I2C_DEV_ADDR_2\[3\],21.14
P_REG_FILE.SD_TOT_STEPS_4\[24\],21.14
_07699_,21.14
_20050_,21.14
_18093_,21.13
genblk6\[2\].PWM_b.wr_mod_setpoint,21.125
P_REG_FILE.SPI_TX_DATA_1\[6\],21.12
_06075_,21.12
_08823_,21.12
_11779_,21.12
_14561_,21.12
_16163_,21.12
_19805_,21.12
genblk9\[3\].UART_b.max_rate_tx_r\[13\],21.12
_11512_,21.1
_14099_,21.1
genblk13\[3\].QEM_b.calib_pos\[8\],21.1
_16263_,21.09
_23206_,21.09
P_REG_FILE.TIM_THRESH_H_4\[17\],21.08
_01010_,21.08
_21392_,21.08
_25167_,21.08
genblk11\[3\].SCG_b.op_clk.div_cnt\[7\],21.08
_06525_,21.07
genblk6\[0\].PWM_b.cd1.out\[3\],21.065
genblk11\[3\].SCG_b.wr_stop_r1,21.06
P_REG_FILE.UART_TX_RATE_DIV_2\[26\],21.04
_08466_,21.04
_08847_,21.04
_08925_,21.04
_16364_,21.04
_26206_,21.04
_15469_,21.035
_22234_,21.03
P_REG_FILE.UART_RX_RATE_DIV_1\[3\],21.02
_06555_,21.02
_09818_,21.02
_24494_,21.02
genblk13\[3\].QEM_b.calib_pos\[11\],21.02
genblk9\[3\].UART_b.generatorInst.rxCounter\[12\],21.02
_19935_,21.005
P_REG_FILE.UART_RX_RATE_DIV_1\[14\],21
P_REG_FILE.UART_RX_RATE_DIV_1\[19\],21
P_REG_FILE.UART_RX_RATE_DIV_2\[13\],21
_06143_,21
_17509_,21
_21471_,21
_25598_,21
_25925_,21
_26813_,21
genblk6\[1\].PWM_b.mod_setpoint_r\[2\],21
genblk4\[1\].I2C_b.divider_counter\[1\],20.985
P_REG_FILE.QEM_THRESH_4\[24\],20.98
_08328_,20.98
_17525_,20.98
_20008_,20.98
_20529_,20.98
_22126_,20.98
_25604_,20.98
genblk11\[2\].SCG_b.op_clk.div_cnt\[11\],20.98
genblk9\[1\].UART_b.max_rate_tx_r\[19\],20.98
P_REG_FILE.SD_TOT_STEPS_4\[1\],20.96
P_REG_FILE.TIM_THRESH_H_1\[22\],20.96
P_REG_FILE.UART_RX_RATE_DIV_2\[19\],20.96
_06147_,20.96
_06775_,20.96
_11613_,20.96
_21945_,20.96
genblk11\[0\].SCG_b.steps_left\[11\],20.96
genblk11\[3\].SCG_b.wr_jerk_r1,20.96
_06232_,20.94
_07760_,20.94
_20277_,20.94
_21614_,20.94
_26849_,20.94
genblk9\[2\].UART_b.max_rate_tx_r\[25\],20.94
_09197_,20.93
genblk13\[3\].QEM_b.calib_pos\[6\],20.93
P_REG_FILE.SD_JERK_3\[20\],20.92
_06543_,20.92
_16962_,20.92
_18058_,20.92
_20047_,20.92
_22396_,20.92
_23365_,20.92
_25936_,20.92
genblk11\[1\].SCG_b.steps_left\[15\],20.92
genblk4\[1\].I2C_b.saved_mosi_data\[1\],20.92
genblk4\[1\].I2C_b.saved_mosi_data\[2\],20.92
genblk7\[3\].TIMER_b.mtimecmp\[32\],20.92
_14340_,20.915
_11573_,20.91
P_REG_FILE.QEM_I_CNT_1\[14\],20.9
_06631_,20.9
_09512_,20.9
_17815_,20.9
_17892_,20.9
_20116_,20.9
_24168_,20.9
genblk11\[2\].SCG_b.steps_left\[6\],20.9
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[1\],20.9
genblk4\[0\].I2C_b.r1_wr_reg_addr,20.9
genblk6\[0\].PWM_b.cd1.out\[11\],20.9
genblk7\[0\].TIMER_b.mtimecmp\[5\],20.9
_06401_,20.89
_16335_,20.885
P_REG_FILE.PWM_PERIOD_DIV_4\[2\],20.88
P_REG_FILE.SD_ACCEL_DUR_4\[7\],20.88
_07002_,20.88
_13348_,20.88
_16362_,20.88
_17289_,20.88
_19701_,20.88
_24249_,20.88
_24302_,20.88
_25330_,20.88
_26906_,20.88
genblk13\[0\].QEM_b.calib_pos\[19\],20.88
genblk13\[2\].QEM_b.latched_count\[6\],20.88
P_REG_FILE.PWM_PERIOD_DIV_3\[1\],20.86
P_REG_FILE.SD_JERK_DUR_2\[30\],20.86
_11443_,20.86
_11517_,20.86
_16450_,20.86
_17322_,20.86
_18862_,20.86
_21249_,20.86
_22459_,20.86
genblk11\[2\].SCG_b.steps_left\[3\],20.86
genblk13\[0\].QEM_b.count_thresh_reg\[16\],20.86
genblk13\[0\].QEM_b.latched_count\[9\],20.86
net192,20.86
P_REG_FILE.QEM_I_CNT_3\[30\],20.84
P_REG_FILE.SD_TOT_STEPS_3\[29\],20.84
P_REG_FILE.SPI_TX_DATA_2\[9\],20.84
P_REG_FILE.TIM_THRESH_H_2\[23\],20.84
_12530_,20.84
_12843_,20.84
_17597_,20.84
genblk9\[0\].UART_b.generatorInst.txCounter\[27\],20.84
P_REG_FILE.SD_JERK_DUR_1\[18\],20.83
P_REG_FILE.SD_JERK_DUR_3\[20\],20.82
P_REG_FILE.SD_TOT_STEPS_4\[23\],20.82
P_REG_FILE.TIM_THRESH_L_4\[29\],20.82
_07795_,20.82
_15573_,20.82
_16052_,20.82
_23968_,20.82
_24273_,20.82
_25636_,20.82
genblk13\[3\].QEM_b.latched_count\[24\],20.82
_03306_,20.805
P_REG_FILE.UART_TX_RATE_DIV_2\[30\],20.8
_03733_,20.8
_17886_,20.8
_20100_,20.8
_20524_,20.8
_20624_,20.8
_21501_,20.8
_23953_,20.8
_26010_,20.8
genblk11\[0\].SCG_b.cur_speed\[23\],20.8
P_REG_FILE.SD_JERK_4\[1\],20.78
P_REG_FILE.TIM_THRESH_H_1\[17\],20.78
P_REG_FILE.TIM_THRESH_H_2\[19\],20.78
_17723_,20.78
_17963_,20.78
_20548_,20.78
_22917_,20.78
_25753_,20.78
_26636_,20.78
genblk2\[0\].SPI_b.r_TX_Count\[2\],20.78
genblk9\[3\].UART_b.data\[4\],20.78
genblk6\[1\].PWM_b.cd1.out\[24\],20.77
_08416_,20.76
_11478_,20.76
_15801_,20.76
_19082_,20.76
_21953_,20.76
_23801_,20.76
_24629_,20.76
genblk6\[3\].PWM_b.cd1.out\[14\],20.76
genblk9\[2\].UART_b.txStart,20.76
genblk9\[3\].UART_b.max_rate_tx_r\[7\],20.76
_23813_,20.755
P_REG_FILE.TIM_THRESH_L_2\[16\],20.74
_06182_,20.74
_13275_,20.74
_17016_,20.74
_20574_,20.74
_23898_,20.74
_13614_,20.735
P_REG_FILE.SD_CR_3\[20\],20.72
P_REG_FILE.UART_TX_RATE_DIV_1\[3\],20.72
_16062_,20.72
_19932_,20.72
_23719_,20.72
_07607_,20.715
P_REG_FILE.TIM_THRESH_L_2\[7\],20.7
P_REG_FILE.TIM_THRESH_L_2\[9\],20.7
_14114_,20.7
_14811_,20.7
_17300_,20.7
_23128_,20.7
_25191_,20.7
genblk13\[2\].QEM_b.calib_pos\[29\],20.7
genblk4\[0\].I2C_b.saved_reg_addr\[6\],20.7
genblk6\[0\].PWM_b.cd1.out\[26\],20.7
genblk9\[2\].UART_b.txInst.data\[1\],20.7
genblk9\[3\].UART_b.max_rate_tx_r\[1\],20.7
_14027_,20.68
_16215_,20.68
_16818_,20.68
_26303_,20.68
genblk11\[3\].SCG_b.wr_c_jerk_dur_r1,20.68
genblk9\[0\].UART_b.generatorInst.rxCounter\[22\],20.68
genblk9\[1\].UART_b.wr_max_rate_rx_r1,20.68
P_REG_FILE.I2C_MOSI_DATA_2\[5\],20.66
P_REG_FILE.SD_TOT_STEPS_2\[5\],20.66
P_REG_FILE.SD_TOT_STEPS_3\[23\],20.66
P_REG_FILE.TIM_THRESH_H_1\[6\],20.66
P_REG_FILE.UART_TX_RATE_DIV_1\[8\],20.66
P_REG_FILE.gpio_intr_buf1\[2\],20.66
_15134_,20.66
_15448_,20.66
_17501_,20.66
_23471_,20.66
_25796_,20.66
genblk11\[1\].SCG_b.dir,20.66
genblk9\[1\].UART_b.max_rate_tx_r\[8\],20.66
genblk9\[2\].UART_b.max_rate_rx_r\[23\],20.66
_18036_,20.64
_20284_,20.64
_24074_,20.64
_26979_,20.64
genblk11\[3\].SCG_b.clk_div\[11\],20.64
genblk9\[0\].UART_b.max_rate_rx_r\[16\],20.635
P_REG_FILE.QEM_I_CNT_1\[20\],20.62
P_REG_FILE.SD_CR_4\[23\],20.62
P_REG_FILE.SD_JERK_DUR_3\[24\],20.62
P_REG_FILE.SD_JERK_DUR_3\[26\],20.62
P_REG_FILE.UART_TX_RATE_DIV_2\[6\],20.62
P_REG_FILE.gpio_intr_buf1\[6\],20.62
_07839_,20.62
_08371_,20.62
_13726_,20.62
_20465_,20.62
_23209_,20.62
_26271_,20.62
genblk11\[0\].SCG_b.wr_total_steps,20.62
genblk11\[3\].SCG_b.wr_c_accel_dur_r1,20.62
genblk6\[0\].PWM_b.mod_setpoint_r\[7\],20.62
_23291_,20.61
_08344_,20.6
_18060_,20.6
_26373_,20.6
genblk11\[0\].SCG_b.clk_div\[7\],20.6
_05982_,20.58
_08646_,20.58
_15395_,20.58
_20353_,20.58
_22117_,20.58
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[10\],20.58
P_REG_FILE.SD_JERK_1\[30\],20.57
_06665_,20.57
genblk6\[3\].PWM_b.cd1.out\[31\],20.57
_07245_,20.56
_17667_,20.56
_17801_,20.56
_22059_,20.56
_23322_,20.56
_25976_,20.56
_08608_,20.54
_11797_,20.54
_13714_,20.54
_15135_,20.54
_19085_,20.54
_19667_,20.54
_23319_,20.54
genblk9\[0\].UART_b.generatorInst.txCounter\[21\],20.54
genblk11\[2\].SCG_b.step_accum\[17\],20.53
genblk9\[2\].UART_b.txInst.state\[1\],20.53
_08037_,20.52
_14868_,20.52
_14958_,20.52
genblk13\[1\].QEM_b.count_thresh_reg\[6\],20.52
_08452_,20.515
genblk6\[1\].PWM_b.cd1.out\[17\],20.505
_07272_,20.5
_16961_,20.5
_19485_,20.5
_23203_,20.5
_23317_,20.5
_23742_,20.5
_27121_,20.5
genblk6\[1\].PWM_b.cd1.out\[26\],20.5
genblk9\[1\].UART_b.generatorInst.rxCounter\[27\],20.5
P_REG_FILE.SD_TOT_STEPS_1\[26\],20.49
_06763_,20.48
_09435_,20.48
_19295_,20.48
_25568_,20.48
genblk13\[0\].QEM_b.latched_count\[15\],20.48
genblk9\[2\].UART_b.data\[0\],20.48
_14926_,20.47
_03568_,20.465
P_REG_FILE.SD_TOT_STEPS_2\[16\],20.46
_19030_,20.46
_19080_,20.46
P_REG_FILE.GPIO_MOD_17\[0\],20.44
P_REG_FILE.SD_JERK_DUR_4\[1\],20.44
_06784_,20.44
_08135_,20.44
_16349_,20.44
_22288_,20.44
_24922_,20.44
_25970_,20.44
genblk4\[0\].I2C_b.bit_counter\[7\],20.44
genblk9\[2\].UART_b.max_rate_rx_r\[12\],20.44
_19622_,20.425
P_REG_FILE.QEM_I_CNT_4\[8\],20.42
P_REG_FILE.SD_ACCEL_DUR_2\[19\],20.42
_08921_,20.42
_15240_,20.42
_17591_,20.42
_21319_,20.42
_22275_,20.42
genblk9\[0\].UART_b.max_rate_rx_r\[23\],20.42
P_REG_FILE.QEM_THRESH_2\[18\],20.4
P_REG_FILE.SD_JERK_3\[9\],20.4
P_REG_FILE.SD_TOT_STEPS_2\[7\],20.4
P_REG_FILE.TIM_THRESH_L_2\[25\],20.4
_14494_,20.4
_17449_,20.4
_19755_,20.4
_21483_,20.4
_25176_,20.4
genblk11\[1\].SCG_b.jerk\[10\],20.4
genblk11\[2\].SCG_b.steps_left\[17\],20.4
genblk13\[3\].QEM_b.calib_pos\[29\],20.4
genblk9\[3\].UART_b.max_rate_rx_r\[0\],20.4
genblk6\[2\].PWM_b.cd1.out\[17\],20.39
_05192_,20.38
_06483_,20.38
_13425_,20.38
_18517_,20.38
_19560_,20.38
_21660_,20.38
genblk13\[1\].QEM_b.latched_count\[4\],20.38
genblk6\[2\].PWM_b.mod_setpoint_r\[4\],20.38
genblk9\[2\].UART_b.max_rate_tx_r\[15\],20.38
P_REG_FILE.QEM_THRESH_3\[18\],20.36
P_REG_FILE.SD_ACCEL_DUR_4\[29\],20.36
P_REG_FILE.SPI_CR_1\[19\],20.36
_08935_,20.36
_09361_,20.36
_19441_,20.36
_22420_,20.36
_23213_,20.36
genblk13\[0\].QEM_b.calib_pos\[21\],20.36
genblk13\[1\].QEM_b.calib_pos\[17\],20.36
genblk13\[3\].QEM_b.calib_pos\[16\],20.36
genblk2\[1\].SPI_b.r_SM_CS\[1\],20.36
genblk6\[0\].PWM_b.cd1.out\[2\],20.36
genblk9\[0\].UART_b.data\[3\],20.36
P_REG_FILE.UART_TX_RATE_DIV_4\[17\],20.34
_13308_,20.34
_17048_,20.34
genblk4\[0\].I2C_b.saved_reg_addr\[2\],20.34
genblk6\[2\].PWM_b.cd1.out\[19\],20.34
genblk7\[0\].TIMER_b.mtime\[59\],20.34
genblk9\[1\].UART_b.txInst.data\[6\],20.34
P_REG_FILE.I2C_CR_1\[31\],20.32
P_REG_FILE.SD_TOT_STEPS_1\[29\],20.32
P_REG_FILE.SPI_TX_DATA_1\[10\],20.32
_20036_,20.32
_20904_,20.32
_26364_,20.32
genblk9\[3\].UART_b.max_rate_tx_r\[11\],20.32
genblk11\[2\].SCG_b.clk_div\[8\],20.31
P_REG_FILE.SD_ACCEL_DUR_3\[24\],20.3
P_REG_FILE.TIM_THRESH_L_2\[3\],20.3
_15860_,20.3
genblk11\[0\].SCG_b.op_clk.div_cnt\[3\],20.3
genblk11\[2\].SCG_b.step_accum\[8\],20.3
genblk11\[2\].SCG_b.steps_left\[15\],20.3
genblk4\[1\].I2C_b.saved_reg_addr\[1\],20.3
_25683_,20.29
P_REG_FILE.QEM_THRESH_2\[11\],20.28
_11652_,20.28
_15562_,20.28
_17712_,20.28
_21258_,20.28
_23888_,20.28
_24951_,20.28
_27330_,20.28
genblk9\[2\].UART_b.rxInst.bitIdx\[0\],20.28
_07383_,20.27
_08335_,20.26
_08476_,20.26
_17694_,20.26
_23359_,20.26
_27120_,20.26
genblk11\[2\].SCG_b.swstop,20.26
_01642_,20.245
_11757_,20.245
P_REG_FILE.PWM_MOD_SETPOINT_4\[6\],20.24
_16195_,20.24
_22335_,20.24
genblk4\[1\].I2C_b.r2_wr_dev_addr,20.24
P_REG_FILE.SPI_CR_1\[15\],20.22
_06560_,20.22
_07823_,20.22
_14687_,20.22
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[12\],20.22
genblk9\[3\].UART_b.rxInst.state\[0\],20.22
_11423_,20.215
P_REG_FILE.SD_TOT_STEPS_1\[6\],20.2
P_REG_FILE.UART_TX_RATE_DIV_4\[21\],20.2
_15524_,20.2
_15929_,20.2
_21411_,20.2
_22872_,20.2
_23222_,20.2
_25515_,20.2
genblk13\[0\].QEM_b.calib_pos\[17\],20.2
genblk9\[1\].UART_b.data\[4\],20.2
_06179_,20.18
_09061_,20.18
_09357_,20.18
_22015_,20.18
_23252_,20.18
_26538_,20.18
_26987_,20.18
_27088_,20.18
genblk11\[0\].SCG_b.clk_div\[15\],20.18
_20158_,20.17
genblk11\[3\].SCG_b.step_accum\[16\],20.17
P_REG_FILE.SD_JERK_DUR_4\[27\],20.16
P_REG_FILE.SD_TOT_STEPS_2\[8\],20.16
P_REG_FILE.gpio_intr_buf2\[10\],20.16
_06428_,20.16
genblk11\[1\].SCG_b.wr_cr_r1,20.16
_13991_,20.15
P_REG_FILE.QEM_I_CNT_1\[29\],20.14
_08180_,20.14
_08214_,20.14
_08682_,20.14
_18567_,20.14
_23558_,20.14
_26820_,20.14
_27149_,20.14
genblk11\[1\].SCG_b.step_accum\[16\],20.14
genblk11\[3\].SCG_b.steps_left\[29\],20.14
genblk13\[1\].QEM_b.latched_count\[8\],20.14
_15965_,20.13
_18387_,20.13
_25447_,20.13
genblk6\[2\].PWM_b.cd1.out\[9\],20.13
genblk11\[3\].SCG_b.step_timer_nonzero,20.125
P_REG_FILE.SD_ACCEL_DUR_2\[5\],20.12
_09601_,20.12
_15804_,20.12
_16824_,20.12
_22578_,20.12
_24002_,20.12
_27013_,20.12
genblk7\[1\].TIMER_b.wr_mtimecmp_in_h_r2,20.12
_04831_,20.105
P_REG_FILE.GPIO_MOD_5\[0\],20.1
_08115_,20.1
_22835_,20.1
_25152_,20.1
_26256_,20.1
genblk2\[1\].SPI_b.SPI_Master_Inst.r_Leading_Edge,20.1
_20039_,20.09
P_REG_FILE.GPIO_MOD_5\[1\],20.08
_06127_,20.08
_07220_,20.08
_21216_,20.08
genblk13\[0\].QEM_b.latched_count\[10\],20.08
genblk13\[1\].QEM_b.latched_count\[26\],20.08
genblk4\[0\].I2C_b.clk_div\[5\],20.08
genblk4\[0\].I2C_b.clk_div\[8\],20.08
genblk6\[3\].PWM_b.cd1.out\[6\],20.08
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[2\],20.065
P_REG_FILE.SD_ACCEL_DUR_2\[20\],20.06
_00476_,20.06
_07054_,20.06
_18011_,20.06
_18343_,20.06
genblk11\[1\].SCG_b.clk_div\[13\],20.06
genblk11\[1\].SCG_b.clk_div\[6\],20.06
P_REG_FILE.UART_TX_RATE_DIV_2\[25\],20.04
_08316_,20.04
_08363_,20.04
_24971_,20.04
_27213_,20.04
genblk11\[3\].SCG_b.total_steps\[9\],20.04
genblk6\[0\].PWM_b.cd1.out\[27\],20.04
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[12\],20.03
P_REG_FILE.PWM_PERIOD_DIV_4\[6\],20.02
P_REG_FILE.SD_JERK_3\[19\],20.02
P_REG_FILE.SD_JERK_DUR_2\[27\],20.02
_06787_,20.02
_07008_,20.02
_07698_,20.02
_07932_,20.02
_17747_,20.02
_18303_,20.02
_19267_,20.02
_21247_,20.02
_23517_,20.02
_24161_,20.02
_27280_,20.02
genblk11\[3\].SCG_b.bypass,20.02
genblk9\[0\].UART_b.data\[7\],20.02
P_REG_FILE.SD_JERK_3\[25\],20
P_REG_FILE.SD_JERK_DUR_1\[9\],20
P_REG_FILE.UART_TX_DATA_2\[5\],20
_09035_,20
_09837_,20
_18833_,20
genblk6\[3\].PWM_b.mod_setpoint_r\[7\],20
genblk9\[3\].UART_b.data\[2\],20
_08337_,19.99
P_REG_FILE.SPI_TX_DATA_1\[5\],19.98
_06091_,19.98
_06106_,19.98
_07007_,19.98
_26798_,19.98
genblk9\[0\].UART_b.rxInst.state\[0\],19.98
genblk9\[3\].UART_b.max_rate_tx_r\[22\],19.98
_22094_,19.97
_13323_,19.96
_13939_,19.96
_23199_,19.96
_23284_,19.96
_24797_,19.96
_26249_,19.96
genblk6\[3\].PWM_b.cd1.out\[29\],19.96
P_REG_FILE.SD_TOT_STEPS_1\[8\],19.94
_08862_,19.94
_13116_,19.94
_17594_,19.94
genblk11\[3\].SCG_b.op_clk.div_cnt\[6\],19.94
P_REG_FILE.SD_ACCEL_DUR_4\[2\],19.92
P_REG_FILE.TIM_THRESH_H_4\[10\],19.92
_11812_,19.92
_25646_,19.92
genblk11\[1\].SCG_b.jerk\[17\],19.92
_14938_,19.91
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[10\],19.91
_04535_,19.905
_06214_,19.905
genblk11\[0\].SCG_b.wr_stop_r1,19.905
P_REG_FILE.SD_TOT_STEPS_2\[23\],19.9
P_REG_FILE.TIM_THRESH_L_2\[21\],19.9
P_REG_FILE.TIM_THRESH_L_4\[24\],19.9
_09364_,19.9
_14435_,19.9
_21607_,19.9
_23191_,19.9
_23208_,19.9
_24147_,19.9
_25510_,19.9
genblk13\[1\].QEM_b.calib_pos\[25\],19.9
genblk6\[3\].PWM_b.mod_setpoint_r\[4\],19.9
P_REG_FILE.QEM_I_CNT_2\[31\],19.88
P_REG_FILE.SD_CR_2\[27\],19.88
_22832_,19.88
_24823_,19.88
_25615_,19.88
genblk11\[3\].SCG_b.clk_div\[4\],19.88
net220,19.88
_08384_,19.875
genblk11\[1\].SCG_b.busy,19.87
P_REG_FILE.QEM_THRESH_2\[28\],19.86
P_REG_FILE.SD_JERK_3\[7\],19.86
P_REG_FILE.UART_RX_RATE_DIV_2\[2\],19.86
_19682_,19.86
genblk11\[2\].SCG_b.stop,19.86
genblk7\[0\].TIMER_b.mtimecmp\[9\],19.86
genblk9\[3\].UART_b.max_rate_rx_r\[26\],19.86
_03244_,19.845
P_REG_FILE.QEM_I_CNT_3\[26\],19.84
P_REG_FILE.SD_CR_2\[20\],19.84
P_REG_FILE.SPI_TX_DATA_2\[7\],19.84
P_REG_FILE.UART_RX_RATE_DIV_2\[26\],19.84
P_REG_FILE.UART_TX_RATE_DIV_1\[1\],19.84
_06732_,19.84
_06850_,19.84
_06921_,19.84
_07235_,19.84
_07733_,19.84
_08479_,19.84
_15421_,19.84
_15427_,19.84
_15820_,19.84
_17477_,19.84
_21449_,19.84
_24085_,19.84
_26048_,19.84
_26625_,19.84
genblk13\[2\].QEM_b.latched_count\[14\],19.84
_18016_,19.83
P_REG_FILE.TIM_THRESH_H_2\[26\],19.82
_13912_,19.82
_18130_,19.82
_19129_,19.82
_19463_,19.82
_20041_,19.82
_21977_,19.82
_26022_,19.82
genblk13\[2\].QEM_b.calib_pos\[3\],19.82
_07268_,19.81
_14446_,19.81
P_REG_FILE.SPI_TX_DATA_1\[9\],19.8
_08088_,19.8
_15070_,19.8
_21532_,19.8
_21968_,19.8
_25034_,19.8
genblk4\[0\].I2C_b.divider_counter\[0\],19.8
_08767_,19.795
P_REG_FILE.SD_ACCEL_DUR_4\[15\],19.78
P_REG_FILE.SD_JERK_3\[5\],19.78
P_REG_FILE.TIM_THRESH_L_3\[14\],19.78
_06123_,19.78
_17011_,19.78
_19394_,19.78
_26886_,19.78
genblk6\[3\].PWM_b.pwm_period_div_r\[4\],19.78
net138,19.78
P_REG_FILE.QEM_THRESH_2\[25\],19.76
P_REG_FILE.SD_ACCEL_DUR_4\[16\],19.76
_22283_,19.76
genblk6\[1\].PWM_b.pg1.seq_cntr\[4\],19.76
net223,19.76
_06936_,19.75
_14491_,19.75
_24465_,19.75
genblk9\[1\].UART_b.generatorInst.rxCounter\[8\],19.75
P_REG_FILE.PWM_MOD_SETPOINT_4\[4\],19.74
P_REG_FILE.QEM_I_CNT_3\[13\],19.74
P_REG_FILE.SD_ACCEL_DUR_2\[24\],19.74
P_REG_FILE.SD_CR_2\[19\],19.74
_06365_,19.74
_21243_,19.74
_24523_,19.74
genblk13\[2\].QEM_b.calib_pos\[26\],19.74
_07958_,19.735
_11733_,19.72
_18506_,19.72
_21245_,19.72
_24486_,19.72
genblk9\[3\].UART_b.generatorInst.rxCounter\[14\],19.72
_10035_,19.7
_15146_,19.7
_19565_,19.7
_21324_,19.7
genblk6\[2\].PWM_b.mod_setpoint_r\[5\],19.7
genblk6\[2\].PWM_b.cd1.out\[21\],19.685
P_REG_FILE.UART_RX_RATE_DIV_1\[7\],19.68
_14705_,19.68
_15051_,19.68
_19934_,19.675
P_REG_FILE.GPIO_MOD_23\[0\],19.66
_09319_,19.66
_17015_,19.66
_19411_,19.66
genblk9\[0\].UART_b.max_rate_rx_r\[10\],19.66
P_REG_FILE.QEM_THRESH_4\[19\],19.64
P_REG_FILE.SD_TOT_STEPS_2\[22\],19.64
P_REG_FILE.TIM_THRESH_H_2\[12\],19.64
_07474_,19.64
_07831_,19.64
_14207_,19.64
_14753_,19.64
_21162_,19.64
_25859_,19.64
genblk6\[1\].PWM_b.mod_setpoint_r\[1\],19.64
genblk9\[2\].UART_b.max_rate_tx_r\[28\],19.64
net33,19.64
_07219_,19.63
P_REG_FILE.I2C_REG_ADDR_1\[4\],19.62
P_REG_FILE.QEM_THRESH_3\[5\],19.62
P_REG_FILE.UART_RX_RATE_DIV_2\[5\],19.62
_08723_,19.62
_11639_,19.62
_20144_,19.62
_24766_,19.62
_25671_,19.62
genblk11\[2\].SCG_b.steps_left\[8\],19.62
genblk13\[0\].QEM_b.count_thresh_reg\[10\],19.62
pin_mux.PIN_22.IRQRES,19.62
P_REG_FILE.SD_ACCEL_DUR_2\[10\],19.6
P_REG_FILE.UART_RX_RATE_DIV_1\[29\],19.6
_11661_,19.6
_12725_,19.6
_13553_,19.6
_15616_,19.6
_18729_,19.6
_19835_,19.6
_22903_,19.6
genblk11\[2\].SCG_b.step_accum\[4\],19.6
P_REG_FILE.UART_TX_RATE_DIV_3\[30\],19.58
P_REG_FILE.UART_TX_RATE_DIV_4\[26\],19.58
_07888_,19.58
genblk7\[0\].TIMER_b.wr_mtimecmp_in_l_r1,19.58
genblk9\[1\].UART_b.generatorInst.txCounter\[12\],19.58
pin_mux.PIN_21.out_mux.A,19.58
clknet_leaf_39_clk,19.58
genblk13\[0\].QEM_b.calib_pos\[1\],19.565
_16260_,19.56
_20079_,19.56
_20395_,19.56
_20765_,19.56
_24237_,19.56
genblk13\[0\].QEM_b.count_thresh_reg\[8\],19.56
_06101_,19.545
P_REG_FILE.SPI_CR_1\[3\],19.54
P_REG_FILE.SPI_TX_DATA_1\[11\],19.54
_14518_,19.54
_16129_,19.54
_20174_,19.54
_21276_,19.54
_23245_,19.54
_23472_,19.54
_06526_,19.53
P_REG_FILE.SD_JERK_DUR_3\[6\],19.52
_13804_,19.52
_20006_,19.52
_20468_,19.52
_26771_,19.52
genblk13\[2\].QEM_b.count_thresh_reg\[15\],19.52
net224,19.52
P_REG_FILE.SD_CR_2\[31\],19.5
P_REG_FILE.SD_CR_4\[21\],19.5
P_REG_FILE.UART_RX_RATE_DIV_2\[25\],19.5
_23026_,19.5
P_REG_FILE.SD_JERK_DUR_3\[28\],19.48
P_REG_FILE.SD_JERK_DUR_4\[9\],19.48
P_REG_FILE.SPI_TX_DATA_1\[4\],19.48
P_REG_FILE.UART_RX_RATE_DIV_2\[17\],19.48
P_REG_FILE.UART_TX_RATE_DIV_1\[16\],19.48
_07438_,19.48
_10004_,19.48
_14222_,19.48
_16955_,19.48
_18023_,19.48
_20168_,19.48
_20759_,19.48
_23852_,19.48
genblk13\[2\].QEM_b.calib_pos\[18\],19.48
genblk4\[1\].I2C_b.saved_mosi_data\[0\],19.48
genblk9\[2\].UART_b.max_rate_rx_r\[15\],19.48
net139,19.48
_09541_,19.475
_17159_,19.47
P_REG_FILE.GPIO_MOD_24\[1\],19.46
P_REG_FILE.SD_JERK_4\[18\],19.46
P_REG_FILE.SD_JERK_DUR_3\[9\],19.46
_05935_,19.46
_06655_,19.46
_07016_,19.46
_08781_,19.46
_11692_,19.46
_11814_,19.46
_13591_,19.46
_15826_,19.46
_16025_,19.46
_22035_,19.46
_24820_,19.46
_26238_,19.46
genblk11\[2\].SCG_b.step_accum\[20\],19.46
P_REG_FILE.SD_TOT_STEPS_1\[5\],19.45
P_REG_FILE.SD_JERK_DUR_4\[8\],19.44
P_REG_FILE.UART_TX_DATA_4\[7\],19.44
_07790_,19.44
_17284_,19.44
_19231_,19.44
_20405_,19.44
_25281_,19.44
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk,19.44
genblk9\[1\].UART_b.max_rate_rx_r\[2\],19.44
_15891_,19.435
P_REG_FILE.SPI_CR_2\[14\],19.42
_07253_,19.42
_09652_,19.42
_21261_,19.42
_25336_,19.42
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[7\],19.42
_08548_,19.41
_19047_,19.41
P_REG_FILE.QEM_I_CNT_2\[4\],19.4
P_REG_FILE.SD_ACCEL_DUR_2\[0\],19.4
P_REG_FILE.SD_JERK_DUR_1\[21\],19.4
_06329_,19.4
_06938_,19.4
_09874_,19.4
_13453_,19.4
_19224_,19.4
_21982_,19.4
_22098_,19.4
_22858_,19.4
_23312_,19.4
genblk11\[1\].SCG_b.motor_stopped,19.4
genblk13\[1\].QEM_b.calib_pos\[19\],19.4
genblk13\[3\].QEM_b.calib_pos\[9\],19.4
genblk6\[2\].PWM_b.wr_en_r1,19.4
clknet_leaf_52_clk,19.4
_26791_,19.39
P_REG_FILE.QEM_THRESH_4\[26\],19.38
P_REG_FILE.UART_RX_RATE_DIV_1\[28\],19.38
P_REG_FILE.UART_RX_RATE_DIV_2\[12\],19.38
_08900_,19.38
_25628_,19.38
_26041_,19.38
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[7\],19.38
net147,19.38
_04468_,19.365
P_REG_FILE.QEM_THRESH_3\[9\],19.36
P_REG_FILE.SD_ACCEL_DUR_3\[2\],19.36
P_REG_FILE.SD_JERK_4\[27\],19.36
P_REG_FILE.SD_JERK_DUR_4\[29\],19.36
P_REG_FILE.TIM_THRESH_L_2\[28\],19.36
P_REG_FILE.UART_RX_RATE_DIV_4\[1\],19.36
_07973_,19.36
_11626_,19.36
_14941_,19.36
_19108_,19.36
_24227_,19.36
genblk13\[0\].QEM_b.count_thresh_reg\[9\],19.36
genblk9\[1\].UART_b.max_rate_tx_r\[7\],19.36
P_REG_FILE.SD_JERK_3\[12\],19.34
P_REG_FILE.SD_TOT_STEPS_2\[12\],19.34
_08077_,19.34
_13708_,19.34
genblk11\[3\].SCG_b.op_clk.div_cnt\[8\],19.34
genblk13\[2\].QEM_b.latched_count\[10\],19.34
net2014,19.34
genblk11\[2\].SCG_b.wr_stop_r1,19.325
P_REG_FILE.SD_JERK_DUR_1\[15\],19.32
P_REG_FILE.SD_TOT_STEPS_2\[20\],19.32
P_REG_FILE.SPI_CR_2\[27\],19.32
P_REG_FILE.SPI_CR_2\[4\],19.32
_07928_,19.32
_12880_,19.32
_13098_,19.32
_14693_,19.32
_20448_,19.32
_20910_,19.32
_22546_,19.32
genblk13\[3\].QEM_b.latched_count\[29\],19.32
genblk6\[0\].PWM_b.cd1.out\[30\],19.32
_06412_,19.3
_06610_,19.3
_07972_,19.3
_18942_,19.3
_24233_,19.3
genblk13\[3\].QEM_b.count_thresh_reg\[11\],19.3
net193,19.3
P_REG_FILE.SD_JERK_DUR_2\[15\],19.28
P_REG_FILE.TIM_THRESH_L_2\[17\],19.28
_06626_,19.28
_06667_,19.28
_08133_,19.28
_11536_,19.28
_14009_,19.28
_15368_,19.28
_18135_,19.28
_20938_,19.28
_25380_,19.28
_25533_,19.28
genblk11\[0\].SCG_b.clk_div\[4\],19.28
genblk13\[1\].QEM_b.count_thresh_reg\[28\],19.28
genblk9\[1\].UART_b.max_rate_tx_r\[12\],19.28
genblk9\[3\].UART_b.txInst.bitIdx\[2\],19.28
pin_mux.PIN_4.INTR,19.28
P_REG_FILE.UART_TX_DATA_2\[3\],19.26
_14152_,19.26
_14318_,19.26
_15887_,19.26
_18007_,19.26
_22343_,19.26
_24612_,19.26
genblk6\[2\].PWM_b.en,19.26
P_REG_FILE.GPIO_MOD_18\[1\],19.24
P_REG_FILE.QEM_THRESH_3\[11\],19.24
P_REG_FILE.SD_TOT_STEPS_2\[10\],19.24
_07952_,19.24
_11771_,19.24
_15339_,19.24
_18756_,19.24
_20733_,19.24
_21236_,19.24
genblk11\[2\].SCG_b.step_accum\[12\],19.24
genblk6\[2\].PWM_b.mod_setpoint_r\[6\],19.24
genblk9\[1\].UART_b.data\[6\],19.24
genblk9\[2\].UART_b.max_rate_tx_r\[21\],19.24
clknet_leaf_502_clk,19.24
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[8\],19.23
P_REG_FILE.GPIO_MOD_23\[1\],19.22
P_REG_FILE.PWM_MOD_SETPOINT_4\[7\],19.22
P_REG_FILE.SD_JERK_4\[12\],19.22
_20210_,19.22
_23210_,19.22
genblk6\[2\].PWM_b.cd1.out\[24\],19.22
P_REG_FILE.UART_RX_RATE_DIV_4\[19\],19.2
_06051_,19.2
_07192_,19.2
_08669_,19.2
_15212_,19.2
_19767_,19.2
_20145_,19.2
_20148_,19.2
_21264_,19.2
_25216_,19.2
_25415_,19.2
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[10\],19.2
genblk6\[2\].PWM_b.cd1.out\[7\],19.2
_07166_,19.195
_05960_,19.19
_06958_,19.19
P_REG_FILE.QEM_THRESH_1\[12\],19.18
_07601_,19.18
_11655_,19.18
_15030_,19.18
_15640_,19.18
_16622_,19.18
_17664_,19.18
_26203_,19.18
_26389_,19.18
genblk9\[0\].UART_b.rxInst.state\[1\],19.18
_19774_,19.175
P_REG_FILE.UART_RX_RATE_DIV_1\[17\],19.16
_07282_,19.16
_09410_,19.16
_20029_,19.16
_20912_,19.16
_23247_,19.16
_23287_,19.16
_23431_,19.16
_24049_,19.16
genblk6\[3\].PWM_b.cd1.out\[4\],19.16
genblk9\[0\].UART_b.data\[2\],19.16
genblk9\[1\].UART_b.max_rate_tx_r\[6\],19.16
P_REG_FILE.QEM_THRESH_4\[15\],19.14
_11674_,19.14
genblk11\[2\].SCG_b.op_clk.div_cnt\[5\],19.14
genblk13\[0\].QEM_b.calib_pos\[14\],19.14
genblk13\[3\].QEM_b.calib_pos\[20\],19.14
genblk7\[3\].TIMER_b.mtime\[2\],19.14
genblk9\[1\].UART_b.wr_data_r1,19.14
_14604_,19.13
P_REG_FILE.SD_ACCEL_DUR_2\[27\],19.12
_09461_,19.12
_11743_,19.12
_20090_,19.12
_22351_,19.12
_25579_,19.12
_26073_,19.12
_26756_,19.12
_21554_,19.11
P_REG_FILE.gpio_intr_buf1\[3\],19.1
_07013_,19.1
_10708_,19.1
_17407_,19.1
_19065_,19.1
_24731_,19.1
genblk13\[0\].QEM_b.count_thresh_reg\[22\],19.1
genblk4\[0\].I2C_b.bit_counter\[6\],19.1
P_REG_FILE.SD_JERK_1\[13\],19.08
P_REG_FILE.SD_JERK_2\[6\],19.08
_06379_,19.08
_07444_,19.08
_13838_,19.08
_18076_,19.08
_18283_,19.08
genblk9\[1\].UART_b.data\[1\],19.08
genblk9\[1\].UART_b.max_rate_tx_r\[25\],19.08
_15044_,19.07
_06482_,19.065
P_REG_FILE.UART_TX_RATE_DIV_4\[31\],19.06
_08016_,19.06
_08122_,19.06
_21731_,19.06
_24116_,19.06
_07670_,19.05
P_REG_FILE.QEM_THRESH_3\[2\],19.04
P_REG_FILE.SD_JERK_DUR_2\[31\],19.04
P_REG_FILE.UART_RX_RATE_DIV_4\[30\],19.04
P_REG_FILE.UART_TX_RATE_DIV_1\[6\],19.04
_06375_,19.04
_09458_,19.04
_11475_,19.04
_13594_,19.04
_15254_,19.04
_15523_,19.04
_19795_,19.04
_25396_,19.04
genblk11\[0\].SCG_b.jerk\[5\],19.04
clknet_leaf_38_clk,19.04
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[4\],19.025
P_REG_FILE.TIM_THRESH_L_4\[15\],19.02
_06524_,19.02
_07551_,19.02
_09630_,19.02
_20469_,19.02
_21493_,19.02
_21887_,19.02
_23874_,19.02
_26660_,19.02
genblk11\[3\].SCG_b.wr_cr_r1,19.02
genblk13\[2\].QEM_b.latched_count\[8\],19.02
P_REG_FILE.I2C_DEV_ADDR_1\[2\],19.01
_14390_,19.01
_15139_,19.005
P_REG_FILE.SD_ACCEL_DUR_3\[7\],19
_07480_,19
_19766_,19
_20611_,19
genblk11\[1\].SCG_b.clk_div\[15\],19
genblk6\[1\].PWM_b.cd1.out\[28\],19
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[0\],19
P_REG_FILE.QEM_I_CNT_1\[31\],18.98
P_REG_FILE.QEM_THRESH_4\[27\],18.98
P_REG_FILE.SD_ACCEL_DUR_1\[22\],18.98
_09816_,18.98
_12370_,18.98
_15548_,18.98
_16700_,18.98
_17116_,18.98
_17897_,18.98
_19262_,18.98
_26832_,18.98
_27004_,18.98
genblk11\[1\].SCG_b.step_timer\[0\],18.98
genblk7\[3\].TIMER_b.mtimecmp\[9\],18.98
genblk9\[0\].UART_b.data\[0\],18.98
P_REG_FILE.GPIO_MOD_7\[0\],18.96
P_REG_FILE.PWM_MOD_SETPOINT_1\[1\],18.96
P_REG_FILE.TIM_THRESH_H_4\[4\],18.96
_09329_,18.96
_09505_,18.96
_11659_,18.96
_16383_,18.96
P_REG_FILE.TIM_THRESH_H_2\[20\],18.94
P_REG_FILE.UART_TX_DATA_3\[2\],18.94
_06231_,18.94
_08004_,18.94
_15434_,18.94
_15522_,18.94
_20231_,18.94
_23224_,18.94
_26649_,18.94
genblk13\[0\].QEM_b.latched_count\[5\],18.94
genblk13\[3\].QEM_b.calib_pos\[15\],18.94
_11676_,18.92
_15569_,18.92
_17106_,18.92
_25928_,18.92
genblk13\[2\].QEM_b.calib_pos\[30\],18.92
P_REG_FILE.QEM_I_CNT_1\[10\],18.91
P_REG_FILE.GPIO_MOD_20\[0\],18.9
P_REG_FILE.SD_JERK_3\[1\],18.9
P_REG_FILE.TIM_THRESH_H_4\[26\],18.9
_14960_,18.9
_15935_,18.9
_17422_,18.9
_19386_,18.9
_20479_,18.9
_20920_,18.9
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[3\],18.9
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[1\],18.9
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[6\],18.9
genblk9\[3\].UART_b.generatorInst.rxCounter\[15\],18.9
P_REG_FILE.SD_TOT_STEPS_4\[11\],18.88
_08667_,18.88
_17510_,18.88
_19648_,18.88
_21289_,18.88
_24345_,18.88
genblk11\[0\].SCG_b.wr_c_jerk_dur_r2,18.88
genblk4\[0\].I2C_b.saved_device_addr\[2\],18.88
_15759_,18.87
P_REG_FILE.QEM_I_CNT_3\[27\],18.86
P_REG_FILE.SD_JERK_2\[11\],18.86
P_REG_FILE.UART_RX_RATE_DIV_1\[15\],18.86
_06500_,18.86
_07678_,18.86
_17760_,18.86
_19097_,18.86
_19465_,18.86
genblk6\[3\].PWM_b.cd1.out\[12\],18.86
P_REG_FILE.UART_TX_RATE_DIV_1\[27\],18.84
_08298_,18.84
_11437_,18.84
_13522_,18.84
_19724_,18.84
_19974_,18.84
_23998_,18.84
_25315_,18.84
_26594_,18.84
genblk11\[2\].SCG_b.wr_c_jerk_dur_r1,18.84
genblk7\[0\].TIMER_b.wr_en_r1,18.84
P_REG_FILE.SPI_CR_2\[20\],18.82
P_REG_FILE.SPI_TX_DATA_2\[10\],18.82
P_REG_FILE.SPI_TX_DATA_2\[1\],18.82
P_REG_FILE.UART_RX_RATE_DIV_4\[13\],18.82
P_REG_FILE.UART_TX_RATE_DIV_4\[20\],18.82
_13226_,18.82
_13833_,18.82
_14791_,18.82
_15532_,18.82
_17085_,18.82
_20159_,18.82
_20497_,18.82
_21597_,18.82
_23574_,18.82
_26267_,18.82
genblk6\[0\].PWM_b.cd1.out\[5\],18.82
genblk9\[1\].UART_b.max_rate_rx_r\[10\],18.82
net218,18.82
genblk11\[3\].SCG_b.op_clk.div_cnt\[3\],18.805
P_REG_FILE.I2C_CR_2\[22\],18.8
_06177_,18.8
_18741_,18.8
_18770_,18.8
_13868_,18.79
genblk11\[0\].SCG_b.step_timer\[0\],18.79
P_REG_FILE.QEM_THRESH_1\[21\],18.78
P_REG_FILE.SD_JERK_DUR_3\[22\],18.78
P_REG_FILE.TIM_THRESH_H_3\[9\],18.78
P_REG_FILE.UART_TX_RATE_DIV_4\[9\],18.78
_08576_,18.78
_17086_,18.78
_22007_,18.78
_23952_,18.78
_26118_,18.78
_26989_,18.78
genblk11\[2\].SCG_b.step_accum\[18\],18.78
genblk13\[0\].QEM_b.count_thresh_reg\[14\],18.78
genblk13\[3\].QEM_b.latched_count\[3\],18.78
P_REG_FILE.SPI_CR_1\[12\],18.76
_16998_,18.76
_20308_,18.76
_23285_,18.76
genblk13\[2\].QEM_b.calib_pos\[6\],18.76
P_REG_FILE.PWM_PERIOD_DIV_1\[4\],18.74
P_REG_FILE.SD_ACCEL_DUR_1\[12\],18.74
P_REG_FILE.SD_TOT_STEPS_1\[20\],18.74
_05941_,18.74
_13310_,18.74
_17511_,18.74
_18881_,18.74
_19354_,18.74
_19862_,18.74
_20064_,18.74
_21988_,18.74
_22693_,18.74
genblk11\[0\].SCG_b.clk_div\[11\],18.74
genblk13\[2\].QEM_b.calib_pos\[20\],18.74
genblk13\[2\].QEM_b.latched_count\[27\],18.74
genblk9\[2\].UART_b.txInst.data\[6\],18.74
_19201_,18.73
P_REG_FILE.SPI_CR_2\[3\],18.72
P_REG_FILE.UART_TX_RATE_DIV_4\[30\],18.72
_07035_,18.72
_07753_,18.72
_11170_,18.72
_13658_,18.72
_14297_,18.72
_14996_,18.72
genblk11\[1\].SCG_b.jerk\[2\],18.72
_09597_,18.71
P_REG_FILE.I2C_REG_ADDR_2\[5\],18.7
P_REG_FILE.SD_JERK_4\[29\],18.7
P_REG_FILE.TIM_THRESH_H_3\[3\],18.7
_10876_,18.7
_15229_,18.7
_16934_,18.7
_24430_,18.7
genblk11\[2\].SCG_b.estop,18.7
genblk13\[0\].QEM_b.latched_count\[29\],18.7
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[2\],18.7
genblk9\[0\].UART_b.max_rate_rx_r\[25\],18.7
genblk9\[1\].UART_b.max_rate_rx_r\[11\],18.7
P_REG_FILE.PWM_PERIOD_DIV_1\[1\],18.68
P_REG_FILE.UART_RX_RATE_DIV_2\[7\],18.68
_07643_,18.68
_15758_,18.68
genblk11\[0\].SCG_b.op_clk.div_cnt\[9\],18.68
genblk11\[2\].SCG_b.step_accum\[14\],18.68
net196,18.68
genblk6\[2\].PWM_b.wr_pwm_period_div,18.665
P_REG_FILE.SD_JERK_DUR_2\[0\],18.66
_08053_,18.66
_08506_,18.66
_16403_,18.66
_18071_,18.66
_20077_,18.66
_24826_,18.66
net44,18.66
P_REG_FILE.TIM_THRESH_H_2\[30\],18.65
_09772_,18.64
_13523_,18.64
_17475_,18.64
_18425_,18.64
_19077_,18.64
_20631_,18.64
_24182_,18.64
_25554_,18.64
_26000_,18.64
_26500_,18.64
net36,18.64
genblk9\[2\].UART_b.generatorInst.txCounter\[8\],18.635
P_REG_FILE.QEM_I_CNT_3\[22\],18.62
P_REG_FILE.SD_TOT_STEPS_1\[19\],18.62
P_REG_FILE.UART_RX_RATE_DIV_4\[16\],18.62
_07815_,18.62
_15424_,18.62
_17271_,18.62
genblk11\[0\].SCG_b.wr_c_accel_dur_r1,18.62
genblk9\[2\].UART_b.max_rate_tx_r\[2\],18.62
_22455_,18.61
P_REG_FILE.SD_JERK_DUR_1\[22\],18.6
P_REG_FILE.SPI_CR_1\[26\],18.6
P_REG_FILE.UART_RX_RATE_DIV_2\[11\],18.6
_16267_,18.6
_17144_,18.6
_18185_,18.6
_20542_,18.6
_21102_,18.6
_23869_,18.6
_25333_,18.6
genblk11\[2\].SCG_b.start_i,18.6
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[14\],18.6
genblk6\[2\].PWM_b.cd1.out\[23\],18.6
net195,18.6
_08111_,18.595
_20206_,18.595
_15770_,18.585
genblk6\[1\].PWM_b.cd1.out\[29\],18.585
_07577_,18.58
_13101_,18.58
_14309_,18.58
_14673_,18.58
_14955_,18.58
_17708_,18.58
_22229_,18.58
_22618_,18.58
_22899_,18.58
_24063_,18.58
genblk6\[3\].PWM_b.cd1.out\[11\],18.58
_22520_,18.57
P_REG_FILE.QEM_THRESH_3\[19\],18.56
P_REG_FILE.SD_ACCEL_DUR_2\[1\],18.56
P_REG_FILE.TIM_THRESH_H_1\[0\],18.56
P_REG_FILE.UART_RX_RATE_DIV_2\[22\],18.56
P_REG_FILE.UART_TX_RATE_DIV_4\[22\],18.56
_07012_,18.56
_08512_,18.56
_12332_,18.56
_14537_,18.56
_18995_,18.56
_23290_,18.56
genblk6\[2\].PWM_b.mod_setpoint_r\[3\],18.56
genblk9\[3\].UART_b.data\[5\],18.56
_19780_,18.55
_01161_,18.545
_23737_,18.545
P_REG_FILE.SD_TOT_STEPS_3\[6\],18.54
P_REG_FILE.UART_TX_DATA_3\[3\],18.54
_07749_,18.54
_11474_,18.54
_21215_,18.54
_21439_,18.54
_24250_,18.54
_24350_,18.54
_25384_,18.54
genblk6\[3\].PWM_b.pg1.seq_cntr\[3\],18.54
_19794_,18.535
P_REG_FILE.QEM_I_CNT_2\[25\],18.53
P_REG_FILE.I2C_CR_1\[29\],18.52
P_REG_FILE.SD_ACCEL_DUR_3\[17\],18.52
P_REG_FILE.SD_ACCEL_DUR_4\[6\],18.52
_06983_,18.52
_13168_,18.52
_18205_,18.52
_18654_,18.52
_20055_,18.52
_22042_,18.52
_23870_,18.52
_24088_,18.52
_25752_,18.52
_21495_,18.515
P_REG_FILE.UART_RX_RATE_DIV_2\[14\],18.5
_07653_,18.5
_14615_,18.5
_14886_,18.5
_15149_,18.5
_16995_,18.5
_20105_,18.5
_24022_,18.5
genblk13\[3\].QEM_b.count_thresh_reg\[7\],18.5
genblk6\[1\].PWM_b.cd1.out\[25\],18.5
P_REG_FILE.QEM_I_CNT_3\[23\],18.48
P_REG_FILE.QEM_THRESH_3\[10\],18.48
P_REG_FILE.QEM_THRESH_4\[23\],18.48
_08747_,18.48
_13302_,18.48
_16387_,18.48
_17996_,18.48
_20546_,18.48
_21255_,18.48
_22253_,18.48
_25163_,18.48
_26633_,18.48
_27182_,18.48
genblk13\[2\].QEM_b.calib_pos\[28\],18.48
genblk9\[2\].UART_b.rxEn,18.48
genblk9\[3\].UART_b.max_rate_tx_r\[0\],18.48
P_REG_FILE.TIM_THRESH_H_4\[25\],18.46
P_REG_FILE.UART_TX_RATE_DIV_4\[13\],18.46
_14179_,18.46
_19792_,18.46
_24243_,18.46
_26320_,18.46
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[5\],18.46
net71,18.46
_15764_,18.455
_16334_,18.45
P_REG_FILE.SD_ACCEL_DUR_4\[17\],18.44
P_REG_FILE.SD_JERK_3\[18\],18.44
P_REG_FILE.SD_TOT_STEPS_3\[14\],18.44
P_REG_FILE.UART_TX_RATE_DIV_1\[18\],18.44
P_REG_FILE.UART_TX_RATE_DIV_3\[26\],18.44
_06361_,18.44
_06868_,18.44
_08520_,18.44
_09019_,18.44
_09485_,18.44
_13162_,18.44
_13679_,18.44
_14741_,18.44
_15570_,18.44
_23101_,18.44
_25583_,18.44
genblk13\[3\].QEM_b.calib_pos\[31\],18.44
genblk6\[1\].PWM_b.cd1.out\[8\],18.44
pin_mux.PIN_2.INTR,18.44
_15350_,18.43
_16014_,18.43
_05167_,18.42
_08391_,18.42
_10869_,18.42
_12992_,18.42
_20288_,18.42
_22534_,18.42
_23556_,18.42
P_REG_FILE.TIM_THRESH_L_1\[24\],18.4
_14669_,18.4
_19066_,18.4
_19621_,18.4
_20758_,18.4
genblk11\[2\].SCG_b.step_timer\[4\],18.4
genblk9\[2\].UART_b.data\[4\],18.4
genblk9\[2\].UART_b.max_rate_tx_r\[14\],18.4
genblk9\[3\].UART_b.data\[7\],18.4
_22838_,18.395
_17950_,18.39
P_REG_FILE.QEM_THRESH_4\[25\],18.38
P_REG_FILE.SD_TOT_STEPS_1\[10\],18.38
_13736_,18.38
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[3\],18.38
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[4\],18.38
genblk4\[1\].I2C_b.i_wr_reg_addr,18.365
P_REG_FILE.QEM_THRESH_3\[6\],18.36
P_REG_FILE.SD_JERK_1\[28\],18.36
P_REG_FILE.UART_TX_RATE_DIV_2\[24\],18.36
_14174_,18.36
_15572_,18.36
_20485_,18.36
_22186_,18.36
_23223_,18.36
_23700_,18.36
P_REG_FILE.I2C_CR_2\[19\],18.34
_13113_,18.34
_16983_,18.34
_17783_,18.34
_19603_,18.34
P_REG_FILE.SD_JERK_2\[23\],18.33
P_REG_FILE.SD_JERK_DUR_4\[26\],18.32
_07371_,18.32
_17495_,18.32
_18766_,18.32
_20078_,18.32
_20768_,18.32
_26408_,18.32
genblk11\[0\].SCG_b.op_clk.div_cnt\[11\],18.32
genblk11\[1\].SCG_b.step_accum\[5\],18.32
genblk6\[2\].PWM_b.cd1.out\[15\],18.32
_17539_,18.31
P_REG_FILE.UART_TX_RATE_DIV_2\[29\],18.3
_14003_,18.3
_14251_,18.3
_16691_,18.3
_16979_,18.3
genblk9\[1\].UART_b.rxInst.state\[0\],18.3
P_REG_FILE.SD_ACCEL_DUR_2\[8\],18.28
P_REG_FILE.SPI_TX_DATA_2\[14\],18.28
_06707_,18.28
_12979_,18.28
_14184_,18.28
_15715_,18.28
_21933_,18.28
_25764_,18.28
_26900_,18.28
genblk11\[0\].SCG_b.wr_cr_r1,18.28
genblk11\[1\].SCG_b.step_timer\[8\],18.28
genblk13\[1\].QEM_b.latched_count\[0\],18.28
genblk13\[3\].QEM_b.latched_count\[17\],18.28
P_REG_FILE.SD_ACCEL_DUR_2\[26\],18.26
_08509_,18.26
_13948_,18.26
_22403_,18.26
_22614_,18.26
_26410_,18.26
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[6\],18.26
genblk9\[2\].UART_b.generatorInst.rxCounter\[27\],18.26
P_REG_FILE.SD_JERK_1\[11\],18.24
P_REG_FILE.SD_TOT_STEPS_2\[1\],18.24
_01495_,18.24
_14300_,18.24
_14506_,18.24
_15180_,18.24
_15931_,18.24
_19153_,18.24
_20354_,18.24
_20364_,18.24
_23256_,18.24
_24590_,18.24
genblk11\[1\].SCG_b.op_clk.div_cnt\[15\],18.24
genblk6\[2\].PWM_b.cd1.out\[30\],18.24
genblk9\[0\].UART_b.rxInst.bitIdx\[2\],18.24
_20566_,18.23
P_REG_FILE.SPI_CR_1\[11\],18.22
_06911_,18.22
_11505_,18.22
_18823_,18.22
_23197_,18.22
_07223_,18.2
_08432_,18.2
_14084_,18.2
_15462_,18.2
_17456_,18.2
_18158_,18.2
_18366_,18.2
_24240_,18.2
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[8\],18.2
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[2\],18.2
pin_mux.PIN_10.irqres_reg2,18.2
_03335_,18.185
_06529_,18.18
_13007_,18.18
_17696_,18.18
_20445_,18.18
_20464_,18.18
_22892_,18.18
_24277_,18.18
_24908_,18.18
P_REG_FILE.PWM_PERIOD_DIV_1\[5\],18.16
P_REG_FILE.TIM_THRESH_L_1\[23\],18.16
P_REG_FILE.UART_TX_DATA_4\[2\],18.16
_18108_,18.16
_18123_,18.16
_19921_,18.16
_19975_,18.16
_24852_,18.16
_25887_,18.16
genblk9\[1\].UART_b.data\[3\],18.16
_18553_,18.15
P_REG_FILE.SD_ACCEL_DUR_2\[23\],18.14
P_REG_FILE.SD_CR_1\[21\],18.14
_06536_,18.14
_09293_,18.14
_12884_,18.14
_14961_,18.14
_15012_,18.14
_18622_,18.14
_20088_,18.14
_20512_,18.14
_21090_,18.14
genblk4\[1\].I2C_b.post_state\[1\],18.14
pin_mux.PIN_15.out_mux.A,18.14
_21700_,18.135
_15126_,18.12
_18098_,18.12
_23977_,18.12
_25342_,18.12
genblk7\[2\].TIMER_b.mtime\[39\],18.12
genblk9\[1\].UART_b.rxInst.bitIdx\[2\],18.12
net2011,18.105
_07033_,18.1
_14699_,18.1
_18300_,18.1
_18856_,18.1
_18961_,18.1
_18964_,18.1
_21235_,18.1
_25407_,18.1
genblk9\[2\].UART_b.max_rate_tx_r\[10\],18.1
_26857_,18.09
P_REG_FILE.SD_JERK_DUR_3\[25\],18.08
P_REG_FILE.SPI_TX_DATA_1\[8\],18.08
_07750_,18.08
_08874_,18.08
_14081_,18.08
_22002_,18.08
genblk11\[0\].SCG_b.step_accum\[3\],18.08
genblk13\[2\].QEM_b.calib_pos\[25\],18.08
genblk4\[1\].I2C_b.r1_wr_cr,18.08
P_REG_FILE.PWM_MOD_SETPOINT_1\[0\],18.06
_13400_,18.06
_16369_,18.06
_16597_,18.06
_18600_,18.06
_20599_,18.06
_26991_,18.06
genblk13\[2\].QEM_b.calib_pos\[5\],18.06
net29,18.06
P_REG_FILE.QEM_THRESH_3\[27\],18.04
P_REG_FILE.TIM_THRESH_H_3\[27\],18.04
_06454_,18.04
_07785_,18.04
_08683_,18.04
_14985_,18.04
_19685_,18.04
_20472_,18.04
_21994_,18.04
genblk11\[1\].SCG_b.steps_left\[30\],18.04
genblk6\[3\].PWM_b.mod_setpoint_r\[5\],18.04
P_REG_FILE.SD_JERK_2\[7\],18.02
P_REG_FILE.SD_TOT_STEPS_3\[30\],18.02
_06038_,18.02
_23698_,18.02
genblk13\[0\].QEM_b.calib_pos\[7\],18.02
genblk6\[0\].PWM_b.pwm_period_div_r\[4\],18.02
_06967_,18
_07593_,18
_18090_,18
_19059_,18
_22568_,18
genblk13\[3\].QEM_b.calib_pos\[13\],18
genblk9\[1\].UART_b.txInst.state\[0\],18
peripheral_rdata[8],18
P_REG_FILE.SD_JERK_DUR_3\[16\],17.98
P_REG_FILE.TIM_THRESH_H_2\[24\],17.98
P_REG_FILE.UART_RX_RATE_DIV_1\[21\],17.98
_09608_,17.98
_09852_,17.98
_10762_,17.98
_23449_,17.98
_24170_,17.98
_24958_,17.98
_27001_,17.98
_13451_,17.97
P_REG_FILE.SD_ACCEL_DUR_2\[9\],17.96
_15868_,17.96
_17079_,17.96
_24301_,17.96
P_REG_FILE.I2C_CR_1\[17\],17.94
P_REG_FILE.QEM_THRESH_2\[7\],17.94
P_REG_FILE.SD_ACCEL_DUR_4\[27\],17.94
P_REG_FILE.TIM_THRESH_L_3\[27\],17.94
P_REG_FILE.qem_thresh_reached_buf2\[2\],17.94
_08447_,17.94
_09634_,17.94
_13416_,17.94
_14546_,17.94
_16017_,17.94
_18940_,17.94
_19036_,17.94
_20434_,17.94
_22212_,17.94
_22720_,17.94
_24665_,17.94
_26067_,17.94
_27212_,17.94
genblk13\[0\].QEM_b.calib_pos\[5\],17.94
_09467_,17.935
genblk4\[1\].I2C_b.post_sda_out,17.93
P_REG_FILE.GPIO_SEL_5\[0\],17.92
P_REG_FILE.SD_ACCEL_DUR_2\[17\],17.92
P_REG_FILE.SD_JERK_2\[25\],17.92
P_REG_FILE.SD_TOT_STEPS_1\[0\],17.92
_14503_,17.92
_14975_,17.92
_18260_,17.92
_19310_,17.92
_19539_,17.92
_21812_,17.92
_22303_,17.92
_22477_,17.92
genblk13\[0\].QEM_b.calib_pos\[10\],17.92
_26119_,17.915
_11533_,17.91
genblk4\[0\].I2C_b.saved_mosi_data\[0\],17.91
P_REG_FILE.PWM_PERIOD_DIV_2\[5\],17.9
_06607_,17.9
_06662_,17.9
_06899_,17.9
_17706_,17.9
_23575_,17.9
_25972_,17.9
genblk13\[0\].QEM_b.latched_count\[27\],17.9
genblk13\[3\].QEM_b.latched_count\[5\],17.9
genblk6\[3\].PWM_b.mod_setpoint_r\[1\],17.9
genblk9\[1\].UART_b.generatorInst.rxCounter\[2\],17.9
_09564_,17.89
_12764_,17.89
_22659_,17.89
_07892_,17.88
_12763_,17.88
_21285_,17.88
_21622_,17.88
_24356_,17.88
genblk6\[1\].PWM_b.pg1.seq_cntr\[2\],17.88
pin_mux.PIN_11.out_mux.A,17.88
clknet_leaf_198_clk,17.88
_18658_,17.87
P_REG_FILE.I2C_REG_ADDR_2\[7\],17.86
P_REG_FILE.QEM_I_CNT_1\[22\],17.86
P_REG_FILE.UART_TX_RATE_DIV_1\[7\],17.86
_16174_,17.86
_19409_,17.86
_20201_,17.86
_21270_,17.86
_22141_,17.86
_23923_,17.86
_25525_,17.86
_26488_,17.86
_26643_,17.86
genblk9\[2\].UART_b.generatorInst.txCounter\[12\],17.86
P_REG_FILE.SPI_CR_2\[7\],17.85
_09107_,17.84
_16144_,17.84
_18136_,17.84
_19598_,17.84
_19690_,17.84
genblk9\[2\].UART_b.data\[6\],17.84
P_REG_FILE.QEM_THRESH_4\[10\],17.82
P_REG_FILE.gpio_intr_buf2\[9\],17.82
_03704_,17.82
_06569_,17.82
_09546_,17.82
_14362_,17.82
_20038_,17.82
_20839_,17.82
_24229_,17.82
_24718_,17.82
_26627_,17.82
genblk11\[3\].SCG_b.step_accum\[0\],17.82
genblk2\[1\].SPI_b.TX_DV_1,17.82
genblk9\[1\].UART_b.txEn,17.82
P_REG_FILE.SPI_CR_1\[13\],17.8
_06173_,17.8
_08827_,17.8
_16196_,17.8
_22588_,17.8
genblk9\[2\].UART_b.txInst.data\[7\],17.8
_08312_,17.78
_13342_,17.78
_15973_,17.78
_20194_,17.78
_21703_,17.78
_23949_,17.78
_24274_,17.78
_26889_,17.78
genblk11\[3\].SCG_b.op_clk.div_cnt\[5\],17.78
genblk13\[3\].QEM_b.latched_count\[1\],17.78
genblk6\[2\].PWM_b.pg1.seq_cntr\[6\],17.78
genblk9\[2\].UART_b.max_rate_rx_r\[25\],17.78
_17911_,17.765
P_REG_FILE.SD_TOT_STEPS_1\[9\],17.76
_10122_,17.76
genblk2\[0\].SPI_b.r_CS_Inactive_Count\[0\],17.76
_09320_,17.75
_13662_,17.75
P_REG_FILE.QEM_THRESH_2\[27\],17.74
_12451_,17.74
_13930_,17.74
_17652_,17.74
_20204_,17.74
_21072_,17.74
_22299_,17.74
genblk9\[1\].UART_b.txInst.data\[2\],17.74
genblk13\[1\].QEM_b.count\[1\],17.735
_02434_,17.725
P_REG_FILE.QEM_THRESH_4\[29\],17.72
_07542_,17.72
_07675_,17.72
_09598_,17.72
_09832_,17.72
_15995_,17.72
_16702_,17.72
_19263_,17.72
_21555_,17.72
_24021_,17.72
_25175_,17.72
_27186_,17.72
genblk11\[1\].SCG_b.phase_count\[2\],17.72
genblk11\[3\].SCG_b.steps_left\[6\],17.72
genblk11\[3\].SCG_b.swstop,17.72
genblk13\[2\].QEM_b.calib_pos\[4\],17.72
genblk6\[3\].PWM_b.cd1.out\[24\],17.72
P_REG_FILE.SD_TOT_STEPS_4\[13\],17.7
P_REG_FILE.SPI_CR_2\[1\],17.7
P_REG_FILE.UART_TX_RATE_DIV_3\[24\],17.7
_09641_,17.7
_14177_,17.7
_14566_,17.7
genblk13\[2\].QEM_b.calib_pos\[27\],17.7
genblk2\[1\].SPI_b.r_SPI_CS_en\[0\],17.7
genblk2\[1\].SPI_b.r_TX_Count\[1\],17.7
pin_mux.PIN_9.out_mux.A,17.7
P_REG_FILE.UART_RX_RATE_DIV_2\[21\],17.68
_06963_,17.68
_11547_,17.68
_15246_,17.68
_17328_,17.68
_25430_,17.68
_24651_,17.67
_04657_,17.665
genblk9\[3\].UART_b.wr_max_rate_rx,17.665
P_REG_FILE.UART_RX_RATE_DIV_2\[24\],17.66
_07439_,17.66
_08103_,17.66
_18449_,17.66
_20135_,17.66
_24081_,17.66
_13945_,17.65
_26552_,17.65
genblk6\[0\].PWM_b.cd1.out\[29\],17.645
P_REG_FILE.SD_JERK_2\[0\],17.64
_06646_,17.64
_13755_,17.64
_14093_,17.64
_20503_,17.64
_21498_,17.64
_23229_,17.64
_25388_,17.64
genblk11\[2\].SCG_b.wr_cr_r2,17.64
genblk13\[2\].QEM_b.calib_pos\[22\],17.64
genblk4\[0\].I2C_b.saved_mosi_data\[1\],17.64
genblk7\[0\].TIMER_b.wr_mtimecmp_in_l_r2,17.64
genblk9\[2\].UART_b.max_rate_rx_r\[0\],17.64
genblk9\[2\].UART_b.max_rate_tx_r\[22\],17.64
_09730_,17.63
P_REG_FILE.PWM_PERIOD_DIV_2\[6\],17.62
P_REG_FILE.QEM_I_CNT_3\[12\],17.62
P_REG_FILE.QEM_I_CNT_4\[0\],17.62
P_REG_FILE.SD_ACCEL_DUR_4\[8\],17.62
P_REG_FILE.SD_TOT_STEPS_3\[28\],17.62
_05963_,17.62
_06690_,17.62
_08555_,17.62
_17012_,17.62
_19777_,17.62
_25908_,17.62
genblk11\[0\].SCG_b.wr_jerk_r2,17.62
P_REG_FILE.I2C_DEV_ADDR_2\[1\],17.6
P_REG_FILE.SD_ACCEL_DUR_4\[5\],17.6
P_REG_FILE.UART_RX_RATE_DIV_3\[6\],17.6
P_REG_FILE.UART_RX_RATE_DIV_4\[10\],17.6
_06880_,17.6
_07023_,17.6
_09528_,17.6
_13657_,17.6
_14382_,17.6
_20677_,17.6
_26161_,17.6
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[0\],17.6
genblk7\[2\].TIMER_b.mtime\[33\],17.6
_22093_,17.59
P_REG_FILE.SD_TOT_STEPS_1\[28\],17.58
_07902_,17.58
_09631_,17.58
_15943_,17.58
_20208_,17.58
_20728_,17.58
_25227_,17.58
_27166_,17.58
genblk13\[2\].QEM_b.latched_count\[3\],17.58
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[3\],17.58
_21912_,17.57
_19673_,17.565
P_REG_FILE.QEM_I_CNT_4\[13\],17.56
P_REG_FILE.QEM_THRESH_3\[12\],17.56
_06562_,17.56
_06674_,17.56
_07038_,17.56
_09191_,17.56
_09663_,17.56
_12932_,17.56
_14571_,17.56
_18855_,17.56
_21103_,17.56
_23232_,17.56
_26520_,17.56
_26792_,17.56
genblk9\[0\].UART_b.generatorInst.rxCounter\[27\],17.56
genblk9\[0\].UART_b.max_rate_rx_r\[20\],17.56
_06747_,17.55
genblk13\[2\].QEM_b.latched_count\[9\],17.55
P_REG_FILE.UART_RX_RATE_DIV_3\[30\],17.54
P_REG_FILE.UART_TX_DATA_2\[0\],17.54
_16175_,17.54
_16275_,17.54
_17405_,17.54
_19321_,17.54
_23109_,17.54
_23903_,17.54
_27057_,17.54
genblk11\[2\].SCG_b.step_accum\[19\],17.54
genblk7\[0\].TIMER_b.mtime\[15\],17.53
_04852_,17.525
P_REG_FILE.I2C_CR_1\[18\],17.52
P_REG_FILE.PWM_PERIOD_DIV_2\[2\],17.52
P_REG_FILE.QEM_THRESH_1\[20\],17.52
P_REG_FILE.SD_CR_1\[1\],17.52
P_REG_FILE.SD_JERK_3\[14\],17.52
P_REG_FILE.SPI_CR_2\[8\],17.52
P_REG_FILE.TIM_THRESH_L_1\[19\],17.52
P_REG_FILE.UART_TX_RATE_DIV_2\[1\],17.52
_08701_,17.52
_10470_,17.52
_15211_,17.52
_15309_,17.52
_15633_,17.52
_16208_,17.52
_18808_,17.52
_22611_,17.52
_23091_,17.52
_23493_,17.52
_23544_,17.52
_23931_,17.52
_25934_,17.52
genblk13\[1\].QEM_b.calib_pos\[11\],17.52
genblk9\[2\].UART_b.wr_cr,17.505
P_REG_FILE.SD_ACCEL_DUR_1\[18\],17.5
P_REG_FILE.SD_CR_1\[24\],17.5
_23347_,17.5
_23992_,17.5
_26618_,17.5
genblk13\[1\].QEM_b.calib_pos\[8\],17.5
_13982_,17.495
_12369_,17.48
_14969_,17.48
_15233_,17.48
_15789_,17.48
_16249_,17.48
_18085_,17.48
_18310_,17.48
_20049_,17.48
_20513_,17.48
_21314_,17.48
_23812_,17.48
_24979_,17.48
_26751_,17.48
genblk6\[2\].PWM_b.cd1.out\[20\],17.48
genblk6\[2\].PWM_b.pwm_period_div_r\[4\],17.48
_13457_,17.46
_14090_,17.46
_14123_,17.46
_16288_,17.46
_16640_,17.46
_17341_,17.46
_17391_,17.46
_21987_,17.46
_22965_,17.46
_25869_,17.46
_15192_,17.45
_04915_,17.445
P_REG_FILE.PWM_PERIOD_DIV_3\[2\],17.44
P_REG_FILE.SD_JERK_2\[24\],17.44
P_REG_FILE.TIM_THRESH_L_1\[15\],17.44
P_REG_FILE.TIM_THRESH_L_2\[22\],17.44
_07454_,17.44
_14512_,17.44
_14575_,17.44
_20549_,17.44
_20597_,17.44
_21989_,17.44
_07502_,17.43
_16423_,17.43
_01686_,17.425
P_REG_FILE.I2C_CR_2\[25\],17.42
P_REG_FILE.SD_JERK_1\[8\],17.42
P_REG_FILE.SD_JERK_DUR_3\[4\],17.42
_15546_,17.42
_21309_,17.42
_25260_,17.42
genblk11\[1\].SCG_b.step_timer\[2\],17.42
genblk13\[3\].QEM_b.latched_count\[25\],17.42
_15966_,17.405
P_REG_FILE.SD_ACCEL_DUR_2\[4\],17.4
P_REG_FILE.SPI_TX_DATA_1\[2\],17.4
P_REG_FILE.UART_TX_RATE_DIV_2\[3\],17.4
_01285_,17.4
_09213_,17.4
_18356_,17.4
_19408_,17.4
_19798_,17.4
_21286_,17.4
_22848_,17.4
_23133_,17.4
_23337_,17.4
_20202_,17.395
P_REG_FILE.I2C_REG_ADDR_2\[6\],17.38
_07317_,17.38
_07667_,17.38
_18450_,17.38
_23479_,17.38
genblk9\[2\].UART_b.generatorInst.rxCounter\[9\],17.38
genblk9\[3\].UART_b.rxInst.clockCount\[0\],17.38
_14972_,17.37
P_REG_FILE.UART_TX_RATE_DIV_3\[19\],17.36
_07580_,17.36
_08993_,17.36
_13137_,17.36
_15552_,17.36
_19168_,17.36
genblk13\[0\].QEM_b.latched_count\[17\],17.36
genblk2\[0\].SPI_b.r_TX_Count\[1\],17.36
genblk9\[0\].UART_b.max_rate_rx_r\[18\],17.36
P_REG_FILE.UART_TX_RATE_DIV_1\[12\],17.34
P_REG_FILE.UART_TX_RATE_DIV_3\[14\],17.34
_08235_,17.34
_08883_,17.34
_11756_,17.34
_23598_,17.34
genblk11\[1\].SCG_b.wr_c_jerk_dur_r2,17.34
genblk4\[0\].I2C_b.r1_wr_dev_addr,17.34
genblk11\[2\].SCG_b.step_timer\[2\],17.33
genblk6\[2\].PWM_b.wr_en,17.325
P_REG_FILE.SD_JERK_DUR_3\[0\],17.32
P_REG_FILE.TIM_THRESH_H_2\[31\],17.32
P_REG_FILE.UART_RX_RATE_DIV_3\[4\],17.32
_07489_,17.32
_19203_,17.32
_19863_,17.32
_20026_,17.32
_22091_,17.32
_22249_,17.32
_23582_,17.32
_24443_,17.32
genblk11\[0\].SCG_b.step_accum\[10\],17.32
genblk4\[1\].I2C_b.r1_wr_mosi_data,17.32
genblk6\[0\].PWM_b.mod_setpoint_r\[6\],17.32
genblk7\[1\].TIMER_b.mtimecmp\[59\],17.31
genblk6\[0\].PWM_b.wr_en,17.305
P_REG_FILE.I2C_CR_2\[20\],17.3
P_REG_FILE.gpio_intr_buf2\[14\],17.3
P_REG_FILE.sd_done_buf2\[2\],17.3
_25206_,17.3
_26491_,17.3
P_REG_FILE.UART_TX_DATA_4\[5\],17.29
_14412_,17.28
_21205_,17.28
_25397_,17.28
_25633_,17.28
genblk11\[2\].SCG_b.clk_div\[7\],17.28
genblk9\[1\].UART_b.generatorInst.rxCounter\[21\],17.28
genblk9\[2\].UART_b.txEn,17.28
P_REG_FILE.I2C_REG_ADDR_2\[2\],17.26
P_REG_FILE.SD_TOT_STEPS_4\[20\],17.26
_06402_,17.26
_14245_,17.26
_19966_,17.26
_24128_,17.26
_25190_,17.26
_26873_,17.26
genblk2\[0\].SPI_b.r_SM_CS\[1\],17.26
genblk9\[2\].UART_b.max_rate_rx_r\[13\],17.26
genblk11\[1\].SCG_b.op_clk.div_cnt\[6\],17.25
_06959_,17.24
_13748_,17.24
_17397_,17.24
_18738_,17.24
_19668_,17.24
_22553_,17.24
_22601_,17.24
_22617_,17.24
_25211_,17.24
genblk11\[1\].SCG_b.op_clk.div_cnt\[7\],17.24
genblk9\[0\].UART_b.max_rate_tx_r\[7\],17.24
_08775_,17.235
genblk13\[0\].QEM_b.calib_pos\[6\],17.23
P_REG_FILE.SPI_TX_DATA_1\[3\],17.22
_08863_,17.22
_10669_,17.22
_14738_,17.22
_14946_,17.22
_15027_,17.22
_16856_,17.22
_20331_,17.22
_24246_,17.22
genblk11\[2\].SCG_b.wr_c_accel_dur_r1,17.22
genblk9\[1\].UART_b.txEn_r,17.22
genblk9\[2\].UART_b.data\[5\],17.22
_17371_,17.21
_27235_,17.21
genblk11\[2\].SCG_b.step_timer\[1\],17.21
net2017,17.205
P_REG_FILE.QEM_THRESH_4\[21\],17.2
_05994_,17.2
_09151_,17.2
_10821_,17.2
_18705_,17.2
_21678_,17.2
genblk11\[2\].SCG_b.clk_div\[6\],17.2
genblk11\[2\].SCG_b.clk_div\[9\],17.2
genblk7\[1\].TIMER_b.mtime\[1\],17.2
_09422_,17.19
P_REG_FILE.QEM_I_CNT_4\[15\],17.18
P_REG_FILE.SD_JERK_DUR_1\[12\],17.18
P_REG_FILE.SD_TOT_STEPS_3\[0\],17.18
P_REG_FILE.TIM_THRESH_L_3\[3\],17.18
_06773_,17.18
_07237_,17.18
_08471_,17.18
_13410_,17.18
_16919_,17.18
_20244_,17.18
_20543_,17.18
_21113_,17.18
_23129_,17.18
_27246_,17.18
pin_mux.PIN_23.IN_last,17.18
P_REG_FILE.I2C_REG_ADDR_2\[3\],17.16
_08771_,17.16
_14755_,17.16
_21883_,17.16
_24365_,17.16
_25789_,17.16
_26288_,17.16
_27206_,17.16
genblk11\[0\].SCG_b.op_clk.div_cnt\[12\],17.16
genblk6\[2\].PWM_b.cd1.out\[18\],17.16
genblk6\[3\].PWM_b.wr_mod_setpoint_r1,17.145
P_REG_FILE.SD_JERK_2\[9\],17.14
_13343_,17.14
_19479_,17.14
_22163_,17.14
_26573_,17.14
genblk11\[3\].SCG_b.clk_div\[6\],17.14
genblk4\[1\].I2C_b.clk_div\[12\],17.14
genblk9\[2\].UART_b.rxInst.clockCount\[2\],17.14
_01864_,17.125
P_REG_FILE.TIM_THRESH_L_3\[2\],17.12
_04900_,17.12
_06993_,17.12
_09414_,17.12
_12198_,17.12
_13257_,17.12
_14006_,17.12
_14485_,17.12
_15794_,17.12
_18236_,17.12
_20343_,17.12
_23506_,17.11
P_REG_FILE.QEM_I_CNT_2\[1\],17.1
P_REG_FILE.TIM_THRESH_L_1\[3\],17.1
_06604_,17.1
_06931_,17.1
_07549_,17.1
_11429_,17.1
_17019_,17.1
_18551_,17.1
_19173_,17.1
_20905_,17.1
_22408_,17.1
_24050_,17.1
genblk13\[3\].QEM_b.quadB_delayed,17.1
genblk7\[1\].TIMER_b.mtime\[5\],17.1
P_REG_FILE.SD_JERK_DUR_2\[20\],17.09
_08085_,17.09
genblk9\[1\].UART_b.wr_data,17.085
P_REG_FILE.SPI_CR_1\[7\],17.08
_06873_,17.08
_13322_,17.08
_19184_,17.08
_21221_,17.08
genblk13\[1\].QEM_b.calib_pos\[16\],17.08
genblk4\[0\].I2C_b.post_state\[3\],17.08
_17557_,17.07
P_REG_FILE.PWM_PERIOD_DIV_3\[5\],17.06
P_REG_FILE.SD_JERK_3\[8\],17.06
P_REG_FILE.SD_JERK_DUR_1\[30\],17.06
P_REG_FILE.SD_TOT_STEPS_4\[21\],17.06
P_REG_FILE.TIM_THRESH_H_3\[15\],17.06
_04589_,17.06
_07229_,17.06
_14678_,17.06
_17709_,17.06
_19328_,17.06
_26744_,17.06
_14012_,17.04
_20467_,17.04
_21310_,17.04
genblk11\[1\].SCG_b.step_accum\[8\],17.04
_27222_,17.03
_08922_,17.02
_11515_,17.02
_13574_,17.02
_16549_,17.02
_22227_,17.02
genblk9\[1\].UART_b.data\[2\],17.02
P_REG_FILE.QEM_I_CNT_3\[20\],17
P_REG_FILE.QEM_THRESH_3\[14\],17
P_REG_FILE.SPI_CR_1\[4\],17
P_REG_FILE.UART_TX_DATA_2\[2\],17
_06136_,17
_22953_,17
genblk11\[1\].SCG_b.step_accum\[15\],17
genblk6\[3\].PWM_b.cd1.out\[23\],17
P_REG_FILE.QEM_I_CNT_1\[25\],16.98
P_REG_FILE.SD_JERK_DUR_2\[13\],16.98
_08584_,16.98
_09884_,16.98
_21470_,16.98
_23248_,16.98
_27151_,16.98
genblk13\[0\].QEM_b.latched_count\[13\],16.98
_04567_,16.965
P_REG_FILE.QEM_THRESH_4\[5\],16.96
_15607_,16.96
_15849_,16.96
_19494_,16.96
_20430_,16.96
genblk11\[3\].SCG_b.step_accum\[18\],16.96
genblk13\[0\].QEM_b.calib_pos\[25\],16.96
genblk6\[3\].PWM_b.cd1.out\[2\],16.96
_11625_,16.945
P_REG_FILE.UART_RX_RATE_DIV_4\[5\],16.94
_06830_,16.94
_07528_,16.94
_07632_,16.94
_09496_,16.94
_13758_,16.94
_18094_,16.94
_19694_,16.94
_20072_,16.94
_20198_,16.94
_26025_,16.94
_26146_,16.94
P_REG_FILE.QEM_THRESH_2\[10\],16.92
P_REG_FILE.QEM_THRESH_2\[19\],16.92
P_REG_FILE.SD_JERK_2\[27\],16.92
_22957_,16.92
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[4\],16.92
_19740_,16.91
P_REG_FILE.GPIO_MOD_18\[0\],16.9
P_REG_FILE.gpio_intr_buf2\[16\],16.9
_07375_,16.9
_11781_,16.9
_12613_,16.9
_15412_,16.9
_15991_,16.9
_16191_,16.9
_18861_,16.9
_20547_,16.9
genblk11\[1\].SCG_b.step_accum\[20\],16.9
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[5\],16.9
genblk4\[1\].I2C_b.saved_reg_addr\[0\],16.89
_04765_,16.885
_11501_,16.88
_20083_,16.88
_26807_,16.88
genblk13\[2\].QEM_b.latched_count\[28\],16.88
genblk9\[0\].UART_b.max_rate_tx_r\[18\],16.88
_16409_,16.875
_15531_,16.87
P_REG_FILE.SD_CR_3\[23\],16.86
P_REG_FILE.SD_JERK_2\[21\],16.86
P_REG_FILE.SD_JERK_3\[13\],16.86
P_REG_FILE.SPI_TX_DATA_2\[0\],16.86
P_REG_FILE.UART_RX_RATE_DIV_4\[14\],16.86
P_REG_FILE.UART_TX_RATE_DIV_2\[15\],16.86
_06455_,16.86
_06479_,16.86
_06557_,16.86
_08373_,16.86
_13749_,16.86
_17393_,16.86
_19901_,16.86
_21209_,16.86
_22122_,16.86
_26013_,16.86
genblk13\[3\].QEM_b.latched_count\[2\],16.86
genblk4\[1\].I2C_b.clk_div\[3\],16.86
genblk9\[3\].UART_b.generatorInst.rxCounter\[27\],16.86
genblk6\[3\].PWM_b.cd1.out\[5\],16.855
P_REG_FILE.SD_CR_1\[22\],16.85
P_REG_FILE.I2C_MOSI_DATA_1\[5\],16.84
P_REG_FILE.QEM_I_CNT_1\[21\],16.84
P_REG_FILE.UART_TX_DATA_1\[6\],16.84
_05980_,16.84
_06201_,16.84
_06234_,16.84
_06578_,16.84
_12852_,16.84
_18482_,16.84
_19159_,16.84
_21512_,16.84
_25387_,16.84
genblk11\[1\].SCG_b.step_timer\[1\],16.84
genblk2\[0\].SPI_b.SPI_Master_Inst.r2_wr_data,16.84
genblk7\[1\].TIMER_b.wr_en_r1,16.84
_11763_,16.82
_12688_,16.82
_13338_,16.82
_19142_,16.82
_25196_,16.82
_26788_,16.82
genblk11\[1\].SCG_b.op_clk.div_cnt\[9\],16.82
genblk13\[0\].QEM_b.latched_count\[0\],16.82
genblk13\[2\].QEM_b.calib_pos\[12\],16.82
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[3\],16.82
genblk9\[2\].UART_b.data\[2\],16.82
P_REG_FILE.SD_TOT_STEPS_2\[18\],16.8
_06728_,16.8
_08130_,16.8
_13294_,16.8
_18160_,16.8
_19120_,16.8
genblk13\[0\].QEM_b.latched_count\[22\],16.8
genblk13\[2\].QEM_b.count_wr_reg2,16.8
genblk6\[1\].PWM_b.mod_setpoint_r\[5\],16.8
genblk7\[1\].TIMER_b.wr_mtimecmp_in_l_r2,16.8
P_REG_FILE.SD_JERK_DUR_1\[11\],16.78
_04891_,16.78
_08553_,16.78
_09887_,16.78
_13473_,16.78
_13909_,16.78
_14075_,16.78
_19744_,16.78
_20561_,16.78
_24991_,16.78
_25893_,16.78
_26605_,16.78
_16439_,16.77
P_REG_FILE.SD_JERK_DUR_2\[9\],16.76
P_REG_FILE.SPI_CR_2\[22\],16.76
_07243_,16.76
_14756_,16.76
_19383_,16.76
_20013_,16.76
_20329_,16.76
_25698_,16.76
_27249_,16.76
genblk6\[1\].PWM_b.cd1.out\[6\],16.76
genblk6\[3\].PWM_b.cd1.out\[27\],16.76
P_REG_FILE.SD_ACCEL_DUR_1\[14\],16.74
_11493_,16.74
_14696_,16.74
_15659_,16.74
_15971_,16.74
_16024_,16.74
genblk11\[0\].SCG_b.step_accum\[12\],16.74
pin_mux.PIN_16.IRQPOL,16.74
pin_mux.PIN_21.IRQRES,16.74
_15600_,16.725
P_REG_FILE.UART_RX_RATE_DIV_3\[7\],16.72
_06703_,16.72
_08769_,16.72
_17608_,16.72
_19179_,16.72
_19403_,16.72
_24052_,16.72
_24092_,16.72
genblk11\[0\].SCG_b.clk_div\[6\],16.72
genblk11\[0\].SCG_b.wr_c_jerk_dur_r1,16.72
genblk13\[2\].QEM_b.calib_pos\[23\],16.72
pin_mux.PIN_20.out_mux.A,16.72
P_REG_FILE.SD_TOT_STEPS_3\[2\],16.7
P_REG_FILE.TIM_THRESH_L_1\[2\],16.7
P_REG_FILE.UART_RX_RATE_DIV_3\[8\],16.7
_06012_,16.7
_21340_,16.7
_21638_,16.7
_24941_,16.7
genblk11\[0\].SCG_b.step_accum\[16\],16.7
genblk13\[3\].QEM_b.calib_pos\[5\],16.7
genblk4\[1\].I2C_b.divider_counter\[14\],16.7
P_REG_FILE.SD_JERK_2\[10\],16.68
_07267_,16.68
_07433_,16.68
_14728_,16.68
_14754_,16.68
_14774_,16.68
_17546_,16.68
_17819_,16.68
_18223_,16.68
_19458_,16.68
_19607_,16.68
_21937_,16.68
_23723_,16.68
_25987_,16.68
_27199_,16.68
genblk9\[0\].UART_b.generatorInst.txCounter\[5\],16.68
genblk9\[3\].UART_b.txInst.state\[1\],16.67
genblk13\[1\].QEM_b.thresh_wr,16.665
P_REG_FILE.SD_JERK_DUR_4\[14\],16.66
_08353_,16.66
_13413_,16.66
_15082_,16.66
_16346_,16.66
_18402_,16.66
_18476_,16.66
_20186_,16.66
_21567_,16.66
_21930_,16.66
genblk13\[1\].QEM_b.latched_count\[15\],16.66
P_REG_FILE.SD_ACCEL_DUR_2\[21\],16.64
P_REG_FILE.SD_JERK_2\[3\],16.64
P_REG_FILE.SD_TOT_STEPS_1\[2\],16.64
P_REG_FILE.TIM_THRESH_L_3\[1\],16.64
_08752_,16.64
_15556_,16.64
_16989_,16.64
_18204_,16.64
_20435_,16.64
_21242_,16.64
_23254_,16.64
genblk11\[3\].SCG_b.steps_left\[9\],16.64
genblk4\[0\].I2C_b.clk_div\[4\],16.64
genblk9\[3\].UART_b.max_rate_tx_r\[4\],16.64
genblk11\[3\].SCG_b.jerk\[22\],16.63
P_REG_FILE.SD_ACCEL_DUR_4\[9\],16.62
P_REG_FILE.SD_JERK_DUR_4\[11\],16.62
P_REG_FILE.UART_TX_RATE_DIV_2\[8\],16.62
_00136_,16.62
_10264_,16.62
_14729_,16.62
_16361_,16.62
_17089_,16.62
_17448_,16.62
_17599_,16.62
_19665_,16.62
_19904_,16.62
_22176_,16.62
genblk6\[0\].PWM_b.cd1.out\[31\],16.62
_17702_,16.615
genblk6\[1\].PWM_b.wr_en,16.605
P_REG_FILE.I2C_REG_ADDR_1\[7\],16.6
P_REG_FILE.SD_JERK_1\[12\],16.6
P_REG_FILE.SD_TOT_STEPS_3\[1\],16.6
P_REG_FILE.SD_TOT_STEPS_3\[8\],16.6
P_REG_FILE.TIM_THRESH_L_4\[11\],16.6
P_REG_FILE.TIM_THRESH_L_4\[22\],16.6
P_REG_FILE.UART_TX_DATA_1\[4\],16.6
P_REG_FILE.gpio_intr_buf1\[1\],16.6
_06733_,16.6
_08897_,16.6
_15543_,16.6
_16336_,16.6
_19470_,16.6
_20417_,16.6
_21299_,16.6
_22144_,16.6
_22769_,16.6
_22956_,16.6
_25179_,16.6
_25700_,16.6
pin_mux.PIN_7.out_mux.A,16.6
P_REG_FILE.I2C_CR_2\[0\],16.58
P_REG_FILE.QEM_I_CNT_2\[10\],16.58
_12196_,16.58
_17719_,16.58
_18139_,16.58
_20683_,16.58
_26645_,16.58
genblk4\[1\].I2C_b.saved_reg_addr\[2\],16.58
P_REG_FILE.sd_done_buf2\[1\],16.565
P_REG_FILE.SD_CR_2\[24\],16.56
P_REG_FILE.SD_JERK_DUR_4\[4\],16.56
P_REG_FILE.TIM_THRESH_H_1\[26\],16.56
_07955_,16.56
_22383_,16.56
genblk11\[1\].SCG_b.cur_speed\[13\],16.56
_26657_,16.555
P_REG_FILE.QEM_I_CNT_3\[6\],16.54
P_REG_FILE.SD_TOT_STEPS_2\[21\],16.54
_07513_,16.54
_08090_,16.54
_11667_,16.54
_14159_,16.54
_17080_,16.54
_24536_,16.54
_25157_,16.54
_25910_,16.54
genblk4\[1\].I2C_b.divider_counter\[0\],16.54
genblk6\[0\].PWM_b.cd1.out\[17\],16.53
_04490_,16.525
P_REG_FILE.I2C_CR_2\[30\],16.52
P_REG_FILE.TIM_THRESH_H_4\[19\],16.52
_08486_,16.52
_08915_,16.52
_09235_,16.52
_13810_,16.52
_15479_,16.52
_17201_,16.52
_20153_,16.52
_24318_,16.52
genblk11\[2\].SCG_b.wr_cr,16.505
P_REG_FILE.QEM_I_CNT_4\[17\],16.5
_05932_,16.5
_07711_,16.5
_09091_,16.5
_21206_,16.5
_11012_,16.49
P_REG_FILE.SD_JERK_DUR_2\[19\],16.48
P_REG_FILE.SPI_CR_2\[12\],16.48
P_REG_FILE.UART_RX_RATE_DIV_3\[5\],16.48
_13284_,16.48
_13469_,16.48
_19707_,16.48
_19948_,16.48
_23198_,16.48
_24622_,16.48
genblk9\[2\].UART_b.max_rate_tx_r\[0\],16.48
genblk9\[3\].UART_b.rxInst.bitIdx\[2\],16.48
_14036_,16.46
_19440_,16.46
_19837_,16.46
_25771_,16.46
genblk11\[1\].SD_P.state\[1\],16.46
genblk11\[2\].SCG_b.step_accum\[9\],16.46
genblk13\[2\].QEM_b.count_wr_reg1,16.46
_05142_,16.445
_12871_,16.445
P_REG_FILE.SD_CR_3\[27\],16.44
P_REG_FILE.UART_TX_RATE_DIV_4\[10\],16.44
_05184_,16.44
_07436_,16.44
_08983_,16.44
_09480_,16.44
_17087_,16.44
_17647_,16.44
_19061_,16.44
_19568_,16.44
_20506_,16.44
_24948_,16.44
_25858_,16.44
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[7\],16.44
genblk9\[1\].UART_b.txInst.data\[3\],16.44
_26083_,16.435
_07453_,16.425
genblk13\[1\].QEM_b.latched_count\[1\],16.425
P_REG_FILE.TIM_THRESH_H_1\[19\],16.42
_16987_,16.42
_20423_,16.42
_20613_,16.42
_21323_,16.42
_24604_,16.42
_26286_,16.42
genblk11\[0\].SCG_b.step_accum\[7\],16.42
_07171_,16.415
_06409_,16.41
_14303_,16.41
_20869_,16.41
P_REG_FILE.QEM_I_CNT_4\[27\],16.4
P_REG_FILE.QEM_THRESH_4\[0\],16.4
P_REG_FILE.SD_TOT_STEPS_1\[22\],16.4
P_REG_FILE.SD_TOT_STEPS_4\[26\],16.4
_09176_,16.4
_13346_,16.4
_15159_,16.4
_21326_,16.4
_21458_,16.4
genblk13\[0\].QEM_b.latched_count\[21\],16.4
genblk13\[0\].QEM_b.latched_count\[6\],16.4
P_REG_FILE.QEM_I_CNT_2\[29\],16.38
P_REG_FILE.SD_ACCEL_DUR_1\[13\],16.38
_07769_,16.38
_13158_,16.38
_18702_,16.38
_22487_,16.38
_24098_,16.38
_25266_,16.38
genblk13\[3\].QEM_b.calib_pos\[25\],16.38
genblk7\[1\].TIMER_b.mtimecmp\[50\],16.38
_03113_,16.365
P_REG_FILE.GPIO_SEL_21\[0\],16.36
P_REG_FILE.TIM_THRESH_L_2\[13\],16.36
_08640_,16.36
_10340_,16.36
_18275_,16.36
_26675_,16.36
genblk11\[1\].SCG_b.bypass,16.36
genblk7\[0\].TIMER_b.wr_mtimecmp_in_h_r1,16.36
genblk9\[3\].UART_b.txInst.data\[4\],16.36
_06089_,16.355
P_REG_FILE.UART_TX_DATA_2\[1\],16.34
_12866_,16.34
_17743_,16.34
_19561_,16.34
_20864_,16.34
_22034_,16.34
_26652_,16.34
_26829_,16.34
genblk13\[3\].QEM_b.latched_count\[14\],16.34
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[8\],16.34
genblk6\[2\].PWM_b.cd1.out\[4\],16.34
P_REG_FILE.SD_ACCEL_DUR_4\[30\],16.32
_06513_,16.32
_09396_,16.32
_14708_,16.32
_18746_,16.32
_20626_,16.32
_25208_,16.32
_25297_,16.32
_25516_,16.32
genblk9\[2\].UART_b.wr_data_r1,16.32
_20893_,16.31
P_REG_FILE.QEM_I_CNT_3\[28\],16.3
P_REG_FILE.SD_TOT_STEPS_1\[21\],16.3
P_REG_FILE.SPI_TX_DATA_2\[11\],16.3
_08134_,16.3
_09520_,16.3
_15985_,16.3
_18255_,16.3
_18667_,16.3
_19933_,16.3
_20085_,16.3
_21736_,16.3
_22465_,16.3
_24382_,16.3
P_REG_FILE.I2C_CR_1\[23\],16.28
P_REG_FILE.PWM_MOD_SETPOINT_4\[0\],16.28
P_REG_FILE.QEM_THRESH_4\[13\],16.28
P_REG_FILE.SD_ACCEL_DUR_2\[11\],16.28
_07635_,16.28
_14889_,16.28
_18025_,16.28
_19657_,16.28
genblk9\[0\].UART_b.txEn_r,16.28
_02672_,16.265
P_REG_FILE.TIM_THRESH_H_3\[8\],16.26
_06792_,16.26
_08069_,16.26
_08124_,16.26
_08884_,16.26
_16470_,16.26
_20246_,16.26
_22506_,16.26
_24815_,16.26
genblk11\[2\].SCG_b.jerk\[6\],16.26
_13028_,16.255
P_REG_FILE.QEM_THRESH_4\[4\],16.24
P_REG_FILE.SD_ACCEL_DUR_3\[25\],16.24
P_REG_FILE.SD_ACCEL_DUR_3\[3\],16.24
P_REG_FILE.TIM_THRESH_L_2\[23\],16.24
_06226_,16.24
_07559_,16.24
_08652_,16.24
_11005_,16.24
_20188_,16.24
_21200_,16.24
_27017_,16.24
genblk7\[0\].TIMER_b.mtimecmp\[27\],16.24
genblk11\[2\].SD_P.state\[0\],16.225
P_REG_FILE.SD_ACCEL_DUR_3\[15\],16.22
P_REG_FILE.SD_TOT_STEPS_4\[19\],16.22
P_REG_FILE.SD_TOT_STEPS_4\[7\],16.22
P_REG_FILE.TIM_THRESH_L_1\[13\],16.22
_08295_,16.22
_09826_,16.22
_14569_,16.22
_15214_,16.22
_15525_,16.22
_16169_,16.22
_18493_,16.22
_19037_,16.22
_21817_,16.22
_22870_,16.22
genblk13\[0\].QEM_b.latched_count\[12\],16.22
P_REG_FILE.SD_JERK_1\[9\],16.21
_19596_,16.205
P_REG_FILE.SD_CR_4\[20\],16.2
P_REG_FILE.SD_TOT_STEPS_4\[2\],16.2
_02745_,16.2
_06022_,16.2
_16602_,16.2
_19178_,16.2
_20040_,16.2
_21884_,16.2
_22014_,16.2
genblk9\[3\].UART_b.rxInst.clockCount\[2\],16.2
P_REG_FILE.QEM_I_CNT_2\[7\],16.18
P_REG_FILE.SD_JERK_DUR_4\[25\],16.18
P_REG_FILE.SD_TOT_STEPS_2\[6\],16.18
P_REG_FILE.TIM_THRESH_H_3\[26\],16.18
_08107_,16.18
_08604_,16.18
_11704_,16.18
_16370_,16.18
_19041_,16.18
_20123_,16.18
_24753_,16.18
_27171_,16.18
genblk11\[3\].SCG_b.op_clk.div_cnt\[12\],16.18
genblk6\[2\].PWM_b.cd1.out\[6\],16.18
_24854_,16.17
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[14\],16.165
P_REG_FILE.qem_thresh_reached_buf2\[1\],16.16
_04164_,16.16
_13414_,16.16
_17355_,16.16
_19338_,16.16
_21645_,16.16
_25076_,16.15
P_REG_FILE.QEM_THRESH_2\[30\],16.14
P_REG_FILE.SD_JERK_4\[16\],16.14
P_REG_FILE.TIM_THRESH_L_1\[12\],16.14
P_REG_FILE.UART_RX_RATE_DIV_3\[9\],16.14
_06216_,16.14
_08940_,16.14
_10136_,16.14
_18978_,16.14
_19105_,16.14
_21843_,16.14
_23022_,16.14
_24471_,16.14
_25933_,16.14
_26162_,16.14
_26679_,16.14
_26837_,16.14
genblk11\[3\].SCG_b.clk_div\[13\],16.14
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[5\],16.14
_05098_,16.125
_15816_,16.12
_18017_,16.12
_19341_,16.12
_25182_,16.12
_25509_,16.12
_25594_,16.12
_26235_,16.12
genblk11\[1\].SCG_b.steps_left\[9\],16.12
genblk2\[0\].SPI_b.SPI_Master_Inst.r_Trailing_Edge,16.12
P_REG_FILE.I2C_DEV_ADDR_1\[5\],16.1
P_REG_FILE.SD_JERK_1\[6\],16.1
P_REG_FILE.SD_JERK_2\[22\],16.1
P_REG_FILE.TIM_THRESH_L_2\[1\],16.1
_06751_,16.1
_08192_,16.1
_08280_,16.1
_09321_,16.1
_09944_,16.1
_15235_,16.1
_15431_,16.1
_15974_,16.1
_18969_,16.1
_20037_,16.1
_21015_,16.1
_22127_,16.1
_22776_,16.1
_24286_,16.1
_06170_,16.08
_11059_,16.08
_14540_,16.08
_17640_,16.08
_22243_,16.08
_23243_,16.08
_24217_,16.08
_24619_,16.08
_26107_,16.08
genblk9\[3\].UART_b.rxInst.bitIdx\[0\],16.08
_01710_,16.065
genblk13\[1\].QEM_b.cr_wr,16.065
P_REG_FILE.I2C_CR_1\[22\],16.06
P_REG_FILE.QEM_I_CNT_1\[7\],16.06
P_REG_FILE.UART_TX_RATE_DIV_4\[3\],16.06
_06570_,16.06
_06857_,16.06
_15466_,16.06
_15824_,16.06
_16675_,16.06
_20882_,16.06
_21967_,16.06
_23296_,16.06
_23966_,16.06
_26313_,16.06
_26634_,16.06
genblk11\[2\].SCG_b.jerk\[2\],16.06
genblk11\[2\].SCG_b.op_clk.div_cnt\[14\],16.06
genblk9\[1\].UART_b.txInst.data\[7\],16.06
_15526_,16.05
_22551_,16.05
_05221_,16.045
P_REG_FILE.PWM_MOD_SETPOINT_4\[3\],16.04
P_REG_FILE.QEM_THRESH_3\[1\],16.04
_06211_,16.04
_11546_,16.04
_15118_,16.04
_17238_,16.04
_19309_,16.04
_19387_,16.04
_20099_,16.04
_20510_,16.04
_22068_,16.04
genblk11\[1\].SCG_b.step_accum\[7\],16.04
pin_mux.PIN_2.IRQRES,16.03
P_REG_FILE.QEM_I_CNT_2\[6\],16.02
P_REG_FILE.SD_TOT_STEPS_1\[18\],16.02
P_REG_FILE.SD_TOT_STEPS_4\[25\],16.02
P_REG_FILE.SPI_CR_2\[21\],16.02
P_REG_FILE.UART_TX_DATA_4\[3\],16.02
_06619_,16.02
_13193_,16.02
_19402_,16.02
_19856_,16.02
_26471_,16.02
genblk13\[3\].QEM_b.calib_pos\[26\],16.02
genblk2\[1\].SPI_b.SPI_Master_Inst.r2_wr_data,16.02
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[6\],16.02
_15171_,16.005
P_REG_FILE.TIM_THRESH_L_1\[6\],16
P_REG_FILE.TIM_THRESH_L_4\[12\],16
_07579_,16
_09646_,16
_25244_,16
_25966_,16
_07504_,15.985
P_REG_FILE.UART_RX_RATE_DIV_4\[0\],15.98
P_REG_FILE.gpio_intr_buf2\[11\],15.98
_08183_,15.98
_08443_,15.98
_11542_,15.98
_13351_,15.98
_14613_,15.98
_15147_,15.98
_16657_,15.98
_17761_,15.98
_23253_,15.98
genblk13\[0\].QEM_b.calib_pos\[24\],15.98
genblk13\[3\].QEM_b.calib_state\[1\],15.98
genblk9\[2\].UART_b.txInst.state\[2\],15.98
_17480_,15.97
P_REG_FILE.SD_TOT_STEPS_4\[3\],15.96
_06588_,15.96
_09460_,15.96
_14784_,15.96
_15617_,15.96
_17241_,15.96
_24902_,15.96
genblk11\[2\].SD_P.state\[1\],15.96
genblk13\[1\].QEM_b.calib_pos\[13\],15.95
P_REG_FILE.QEM_I_CNT_4\[28\],15.94
P_REG_FILE.UART_TX_RATE_DIV_1\[25\],15.94
P_REG_FILE.UART_TX_RATE_DIV_2\[22\],15.94
_08426_,15.94
_09807_,15.94
_12732_,15.94
_15418_,15.94
_16465_,15.94
_22538_,15.94
_25632_,15.94
_26593_,15.94
genblk11\[0\].SCG_b.op_clk.div_cnt\[15\],15.94
genblk11\[0\].SCG_b.swstop_i,15.94
genblk11\[2\].SCG_b.clk_div\[11\],15.94
genblk9\[1\].UART_b.rxInst.state\[1\],15.94
pin_mux.PIN_8.IRQRES,15.94
_15356_,15.935
_00524_,15.925
pin_mux.PIN_10.irqres_reg1,15.925
P_REG_FILE.TIM_THRESH_L_2\[31\],15.92
P_REG_FILE.gpio_intr_buf2\[3\],15.92
_06050_,15.92
_06538_,15.92
_07734_,15.92
_12997_,15.92
_19039_,15.92
_21153_,15.92
_21556_,15.92
genblk11\[2\].SCG_b.wr_c_jerk_dur_r2,15.92
genblk11\[3\].SCG_b.step_accum\[2\],15.92
net57,15.92
_18165_,15.9
_22632_,15.9
_26157_,15.9
_26582_,15.9
_26983_,15.9
genblk11\[0\].SCG_b.clk_div\[12\],15.9
_21788_,15.895
_13863_,15.89
genblk9\[3\].UART_b.data\[1\],15.89
_04282_,15.885
P_REG_FILE.SD_JERK_2\[26\],15.88
_07761_,15.88
_14322_,15.88
_14724_,15.88
_16786_,15.88
_20190_,15.88
_20793_,15.88
_20898_,15.88
_22322_,15.88
_24275_,15.88
_26049_,15.88
_26223_,15.88
_27286_,15.88
genblk9\[3\].UART_b.max_rate_tx_r\[3\],15.88
_04620_,15.875
P_REG_FILE.SD_TOT_STEPS_3\[4\],15.87
_26497_,15.865
P_REG_FILE.SD_ACCEL_DUR_1\[9\],15.86
_07006_,15.86
_08625_,15.86
_08807_,15.86
_09713_,15.86
_09733_,15.86
_13539_,15.86
_15593_,15.86
_17805_,15.86
_18988_,15.86
_19958_,15.86
_23989_,15.86
_24912_,15.86
_25978_,15.86
genblk4\[1\].I2C_b.clk_div\[4\],15.86
genblk9\[3\].UART_b.max_rate_rx_r\[13\],15.86
pin_mux.PIN_20.IRQRES,15.86
_03219_,15.845
_04761_,15.845
_04850_,15.845
P_REG_FILE.GPIO_SEL_6\[1\],15.84
P_REG_FILE.PWM_PERIOD_DIV_4\[5\],15.84
P_REG_FILE.SD_JERK_DUR_3\[10\],15.84
P_REG_FILE.TIM_THRESH_H_3\[1\],15.84
_09053_,15.84
_12894_,15.84
_15221_,15.84
_20147_,15.84
_23807_,15.84
_24693_,15.84
_24878_,15.84
_26569_,15.84
genblk11\[2\].SCG_b.step_accum\[15\],15.84
genblk6\[0\].PWM_b.wr_pwm_period_div_r1,15.84
_16883_,15.83
genblk6\[3\].PWM_b.wr_pwm_period_div,15.825
P_REG_FILE.QEM_I_CNT_4\[31\],15.82
_06054_,15.82
_13588_,15.82
_15063_,15.82
_21770_,15.82
_27305_,15.82
_01688_,15.805
P_REG_FILE.SD_ACCEL_DUR_4\[14\],15.8
P_REG_FILE.SD_JERK_2\[15\],15.8
_05961_,15.8
_08909_,15.8
_09609_,15.8
_14384_,15.8
_14970_,15.8
_15401_,15.8
_15565_,15.8
_15597_,15.8
_17108_,15.8
_19366_,15.8
_19959_,15.8
_21296_,15.8
_23329_,15.8
_24813_,15.8
_25056_,15.8
_25109_,15.8
_26473_,15.8
genblk11\[0\].SCG_b.jerk\[10\],15.8
genblk11\[1\].SCG_b.wr_start_r2,15.8
genblk13\[0\].QEM_b.count_thresh_reg\[27\],15.8
genblk6\[1\].PWM_b.cd1.out\[30\],15.8
genblk7\[0\].TIMER_b.mtimecmp\[22\],15.8
genblk9\[0\].UART_b.max_rate_rx_r\[14\],15.8
_15960_,15.79
P_REG_FILE.I2C_DEV_ADDR_2\[6\],15.78
P_REG_FILE.QEM_THRESH_1\[1\],15.78
P_REG_FILE.SD_JERK_2\[20\],15.78
P_REG_FILE.UART_TX_DATA_3\[4\],15.78
_08639_,15.78
_09227_,15.78
_09616_,15.78
_10863_,15.78
_19889_,15.78
_20982_,15.78
_21590_,15.78
_24019_,15.78
_24280_,15.78
_26170_,15.78
pin_mux.PIN_13.IN_last,15.78
_00398_,15.765
P_REG_FILE.QEM_THRESH_4\[20\],15.76
P_REG_FILE.SD_JERK_DUR_4\[16\],15.76
_17910_,15.76
_18031_,15.76
_18959_,15.76
_20319_,15.76
_21093_,15.76
_21404_,15.76
_22345_,15.76
_23964_,15.76
_25596_,15.76
genblk9\[0\].UART_b.data\[6\],15.76
P_REG_FILE.I2C_CR_2\[26\],15.74
_10683_,15.74
_11087_,15.74
_16202_,15.74
_18806_,15.74
_20760_,15.74
_22701_,15.74
_26899_,15.74
_27278_,15.74
genblk11\[1\].SCG_b.step_accum\[14\],15.74
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[6\],15.74
genblk7\[1\].TIMER_b.wr_mtimecmp_in_l_r1,15.74
P_REG_FILE.UART_TX_RATE_DIV_1\[9\],15.72
_06302_,15.72
_08333_,15.72
_09313_,15.72
_09753_,15.72
_11540_,15.72
_15098_,15.72
_17839_,15.72
_17870_,15.72
_19593_,15.72
_22032_,15.72
_25860_,15.72
_26405_,15.72
_26770_,15.72
genblk13\[1\].QEM_b.latched_count\[22\],15.72
genblk7\[2\].TIMER_b.mtimecmp\[61\],15.72
genblk9\[0\].UART_b.txInst.start_1,15.705
P_REG_FILE.QEM_THRESH_2\[14\],15.7
P_REG_FILE.TIM_THRESH_L_2\[30\],15.7
_06837_,15.7
_25639_,15.7
genblk11\[2\].SCG_b.step_accum\[16\],15.7
genblk11\[3\].SCG_b.steps_left\[17\],15.7
genblk9\[3\].UART_b.generatorInst.txCounter\[27\],15.7
_00952_,15.695
_03886_,15.685
P_REG_FILE.QEM_THRESH_2\[0\],15.68
P_REG_FILE.SD_TOT_STEPS_3\[16\],15.68
P_REG_FILE.TIM_THRESH_H_4\[16\],15.68
P_REG_FILE.UART_RX_RATE_DIV_1\[23\],15.68
P_REG_FILE.UART_RX_RATE_DIV_3\[29\],15.68
_07836_,15.68
_09118_,15.68
_19530_,15.68
_21649_,15.68
genblk13\[0\].QEM_b.count_thresh_reg\[5\],15.68
_00448_,15.675
_09258_,15.675
_25149_,15.67
P_REG_FILE.SPI_CR_2\[5\],15.66
P_REG_FILE.TIM_THRESH_H_1\[27\],15.66
P_REG_FILE.UART_RX_RATE_DIV_4\[15\],15.66
P_REG_FILE.UART_TX_RATE_DIV_2\[28\],15.66
_02587_,15.66
_08397_,15.66
_15799_,15.66
_17792_,15.66
_22012_,15.66
_25610_,15.66
P_REG_FILE.QEM_THRESH_4\[28\],15.64
_07840_,15.64
_08110_,15.64
_09190_,15.64
_09637_,15.64
_10405_,15.64
_12316_,15.64
_12826_,15.64
_13331_,15.64
_15609_,15.64
_18142_,15.64
_18762_,15.64
_19074_,15.64
_19094_,15.64
_19432_,15.64
_21100_,15.64
_23341_,15.64
_24186_,15.64
_24740_,15.64
_26716_,15.64
genblk11\[2\].SCG_b.steps_left\[22\],15.64
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[2\],15.64
P_REG_FILE.QEM_THRESH_4\[6\],15.62
P_REG_FILE.TIM_THRESH_L_1\[8\],15.62
_05235_,15.62
_22705_,15.62
genblk11\[0\].SCG_b.step_accum\[1\],15.62
genblk4\[1\].I2C_b.saved_device_addr\[6\],15.62
genblk11\[1\].SCG_b.op_clk.div_cnt\[2\],15.615
_21664_,15.605
P_REG_FILE.SPI_CR_1\[14\],15.6
_06510_,15.6
_09072_,15.6
_09146_,15.6
_09768_,15.6
_12104_,15.6
_12617_,15.6
_14078_,15.6
_14380_,15.6
_19872_,15.6
_20887_,15.6
_25161_,15.6
_25295_,15.6
_25502_,15.6
genblk13\[0\].QEM_b.calib_mode,15.6
genblk13\[2\].QEM_b.calib_pos\[0\],15.6
genblk2\[1\].SPI_b.SPI_Master_Inst.r_Trailing_Edge,15.6
genblk4\[1\].I2C_b.saved_reg_addr\[3\],15.6
genblk9\[2\].UART_b.generatorInst.rxCounter\[12\],15.6
P_REG_FILE.PWM_MOD_SETPOINT_3\[6\],15.58
_01301_,15.58
_08751_,15.58
_09043_,15.58
_13801_,15.58
_17076_,15.58
_18109_,15.58
_18333_,15.58
_22057_,15.58
_27114_,15.58
genblk6\[0\].PWM_b.pg1.seq_cntr\[6\],15.58
genblk9\[1\].UART_b.data\[5\],15.58
_18084_,15.575
_26730_,15.57
_02338_,15.565
_23392_,15.565
genblk11\[3\].SD_P.state\[0\],15.565
P_REG_FILE.SD_ACCEL_DUR_3\[10\],15.56
P_REG_FILE.UART_RX_RATE_DIV_4\[20\],15.56
_06712_,15.56
_07766_,15.56
_08916_,15.56
_09487_,15.56
_21199_,15.56
_21778_,15.56
_24226_,15.56
_25581_,15.56
_25592_,15.56
_25851_,15.56
_25983_,15.56
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[1\],15.56
genblk9\[0\].UART_b.data\[1\],15.56
pin_mux.PIN_2.out_mux.A,15.56
_02808_,15.545
P_REG_FILE.I2C_CR_1\[24\],15.54
P_REG_FILE.SD_JERK_2\[16\],15.54
P_REG_FILE.UART_TX_RATE_DIV_3\[12\],15.54
_08712_,15.54
_15881_,15.54
_23970_,15.54
_24129_,15.54
_26197_,15.54
genblk7\[2\].TIMER_b.mtimecmp\[28\],15.54
_09111_,15.53
_21728_,15.53
_21250_,15.525
P_REG_FILE.qem_thresh_reached_buf2\[3\],15.52
_07415_,15.52
_07796_,15.52
_13412_,15.52
_14515_,15.52
_15163_,15.52
_16646_,15.52
_20581_,15.52
_20932_,15.52
_21012_,15.52
_21691_,15.52
genblk11\[2\].SCG_b.clk_div\[3\],15.52
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[5\],15.52
genblk6\[1\].PWM_b.cd1.out\[14\],15.52
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[0\],15.52
genblk9\[3\].UART_b.generatorInst.rxCounter\[30\],15.52
_18264_,15.51
_22595_,15.505
P_REG_FILE.SPI_CR_1\[8\],15.5
_09463_,15.5
_15137_,15.5
_15425_,15.5
_15747_,15.5
_20196_,15.5
_23957_,15.5
net146,15.5
_04805_,15.485
P_REG_FILE.SD_ACCEL_DUR_2\[16\],15.48
P_REG_FILE.SD_ACCEL_DUR_4\[4\],15.48
P_REG_FILE.SD_TOT_STEPS_2\[15\],15.48
_06175_,15.48
_16744_,15.48
_18112_,15.48
_21213_,15.48
_21673_,15.48
_21913_,15.48
genblk13\[1\].QEM_b.calib_pos\[29\],15.48
net246,15.48
_07827_,15.46
_09018_,15.46
_17044_,15.46
_18393_,15.46
_18952_,15.46
_21940_,15.46
_22238_,15.46
_26140_,15.46
genblk13\[0\].QEM_b.latched_count\[23\],15.46
genblk4\[1\].I2C_b.scl_out,15.46
_06470_,15.445
genblk6\[0\].PWM_b.wr_pwm_period_div,15.445
P_REG_FILE.I2C_REG_ADDR_2\[1\],15.44
P_REG_FILE.SD_JERK_DUR_4\[20\],15.44
P_REG_FILE.uart_rx_done_buf2\[2\],15.44
_07765_,15.44
_10617_,15.44
_12641_,15.44
_14967_,15.44
_17354_,15.44
_20082_,15.44
_25773_,15.44
_27165_,15.44
genblk13\[2\].QEM_b.latched_count\[25\],15.44
_25074_,15.425
genblk13\[3\].QEM_b.calib_pos\[3\],15.425
P_REG_FILE.SD_TOT_STEPS_2\[30\],15.42
P_REG_FILE.UART_TX_RATE_DIV_4\[29\],15.42
P_REG_FILE.i2c_done_buf2\[1\],15.42
_06465_,15.42
_07343_,15.42
_07709_,15.42
_09372_,15.42
_09447_,15.42
_10261_,15.42
_13013_,15.42
_14661_,15.42
_15954_,15.42
_17665_,15.42
_26030_,15.42
_27277_,15.42
genblk13\[1\].QEM_b.calib_pos\[28\],15.42
genblk13\[3\].QEM_b.latched_count\[20\],15.42
genblk9\[2\].UART_b.generatorInst.rxCounter\[21\],15.42
_15188_,15.415
P_REG_FILE.QEM_I_CNT_4\[26\],15.4
P_REG_FILE.UART_RX_RATE_DIV_4\[9\],15.4
_06706_,15.4
_09408_,15.4
_09613_,15.4
_20449_,15.4
_22264_,15.4
_25552_,15.4
genblk11\[0\].SCG_b.wr_c_accel_dur_r2,15.4
genblk11\[3\].SCG_b.total_steps\[14\],15.4
_21727_,15.39
_23823_,15.39
_01660_,15.385
_01711_,15.385
_04821_,15.385
P_REG_FILE.SD_TOT_STEPS_1\[11\],15.38
_04341_,15.38
_09182_,15.38
_11455_,15.38
_14565_,15.38
_21256_,15.38
_22905_,15.38
_26810_,15.38
_27219_,15.38
_27258_,15.38
_07189_,15.36
_11698_,15.36
_14748_,15.36
_16415_,15.36
_18027_,15.36
_26990_,15.36
genblk11\[1\].SCG_b.phase_count\[29\],15.36
_15004_,15.355
_13521_,15.35
_19139_,15.35
P_REG_FILE.UART_TX_RATE_DIV_3\[2\],15.34
_00199_,15.34
_06679_,15.34
_08964_,15.34
_09683_,15.34
_14367_,15.34
_17540_,15.34
_18056_,15.34
_23978_,15.34
_25597_,15.34
_27229_,15.34
_27326_,15.34
genblk13\[0\].QEM_b.latched_count\[2\],15.34
genblk4\[0\].I2C_b.post_state\[2\],15.34
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[3\],15.34
_07794_,15.33
_19656_,15.33
_06491_,15.32
_17178_,15.32
_20131_,15.32
_22010_,15.32
genblk11\[1\].SCG_b.step_accum\[12\],15.32
net102,15.32
_24245_,15.31
genblk9\[3\].UART_b.txInst.state\[0\],15.31
_02754_,15.305
_03209_,15.305
_04476_,15.305
_05600_,15.305
P_REG_FILE.SD_JERK_DUR_1\[23\],15.3
P_REG_FILE.SD_JERK_DUR_2\[2\],15.3
P_REG_FILE.SD_JERK_DUR_4\[22\],15.3
_06206_,15.3
_08662_,15.3
_12748_,15.3
_13615_,15.3
_14725_,15.3
_16548_,15.3
_17811_,15.3
_18375_,15.3
_18559_,15.3
_18951_,15.3
_19576_,15.3
_23081_,15.3
_23082_,15.3
_25061_,15.3
_27221_,15.3
genblk11\[1\].SCG_b.c_jerk_dur\[12\],15.3
genblk11\[2\].SCG_b.clk_div\[2\],15.3
genblk9\[3\].UART_b.rxInst.state\[2\],15.3
pin_mux.PIN_8.out_mux.A,15.3
_05937_,15.29
_15132_,15.29
P_REG_FILE.QEM_THRESH_2\[9\],15.28
P_REG_FILE.UART_TX_RATE_DIV_3\[22\],15.28
_05165_,15.28
_06001_,15.28
_06415_,15.28
_07041_,15.28
_13022_,15.28
_13622_,15.28
_14074_,15.28
_18785_,15.28
_19785_,15.28
_21002_,15.28
_23195_,15.28
_26565_,15.28
_26992_,15.28
net1967,15.28
P_REG_FILE.I2C_CR_1\[25\],15.26
P_REG_FILE.QEM_I_CNT_4\[25\],15.26
P_REG_FILE.QEM_THRESH_2\[15\],15.26
P_REG_FILE.SD_CR_2\[17\],15.26
P_REG_FILE.SD_TOT_STEPS_1\[15\],15.26
P_REG_FILE.SD_TOT_STEPS_3\[26\],15.26
P_REG_FILE.TIM_THRESH_L_3\[16\],15.26
_05955_,15.26
_08852_,15.26
_11589_,15.26
_12018_,15.26
_13663_,15.26
_13691_,15.26
_14735_,15.26
_17269_,15.26
_17773_,15.26
_18930_,15.26
_21101_,15.26
_21269_,15.26
_22008_,15.26
_24067_,15.26
_26907_,15.26
genblk11\[0\].SCG_b.total_steps\[24\],15.26
genblk13\[0\].QEM_b.calib_pos\[30\],15.26
genblk4\[0\].I2C_b.clk_div\[9\],15.26
genblk4\[0\].I2C_b.saved_device_addr\[5\],15.26
genblk7\[3\].TIMER_b.mtimecmp\[54\],15.26
_13989_,15.25
_07413_,15.24
_12144_,15.24
_13876_,15.24
_15142_,15.24
_16384_,15.24
_19873_,15.24
_21504_,15.24
_21864_,15.24
_22104_,15.24
_23503_,15.24
_25195_,15.24
genblk7\[3\].TIMER_b.wr_mtimecmp_in_h_r2,15.23
_00101_,15.225
P_REG_FILE.QEM_I_CNT_2\[30\],15.22
P_REG_FILE.SD_JERK_DUR_4\[19\],15.22
P_REG_FILE.UART_RX_RATE_DIV_4\[21\],15.22
_01005_,15.22
_06044_,15.22
_06552_,15.22
_07876_,15.22
_12575_,15.22
_13896_,15.22
_13915_,15.22
_19832_,15.22
_20422_,15.22
_21398_,15.22
_21549_,15.22
_22107_,15.22
_24242_,15.22
_25368_,15.22
_25464_,15.22
net222,15.22
_00295_,15.205
net2016,15.205
_09876_,15.2
_13048_,15.2
_13775_,15.2
_19071_,15.2
_19467_,15.2
_19809_,15.2
_22442_,15.2
_22997_,15.2
_27185_,15.2
genblk11\[1\].SCG_b.step_accum\[9\],15.2
genblk13\[1\].QEM_b.latched_count\[29\],15.2
genblk2\[0\].SPI_b.SPI_Master_Inst.r2_wr_cr,15.2
genblk4\[1\].I2C_b.bit_counter\[3\],15.2
_19847_,15.19
_04689_,15.185
P_REG_FILE.SD_JERK_DUR_4\[2\],15.18
P_REG_FILE.SPI_CR_2\[2\],15.18
_08560_,15.18
_08917_,15.18
_19779_,15.18
_20028_,15.18
_20659_,15.18
_26380_,15.18
genblk11\[0\].SCG_b.step_accum\[15\],15.18
genblk11\[0\].SCG_b.step_timer\[8\],15.18
genblk4\[0\].I2C_b.bit_counter\[5\],15.18
P_REG_FILE.QEM_THRESH_3\[8\],15.16
P_REG_FILE.UART_RX_RATE_DIV_3\[23\],15.16
P_REG_FILE.UART_TX_RATE_DIV_4\[12\],15.16
_06613_,15.16
_11527_,15.16
_18233_,15.16
_21593_,15.16
genblk13\[1\].QEM_b.calib_pos\[14\],15.16
_11531_,15.15
P_REG_FILE.QEM_I_CNT_1\[27\],15.14
P_REG_FILE.SD_JERK_DUR_4\[17\],15.14
P_REG_FILE.TIM_THRESH_H_2\[25\],15.14
P_REG_FILE.UART_RX_RATE_DIV_2\[10\],15.14
_10309_,15.14
_16634_,15.14
_17499_,15.14
_18958_,15.14
_19637_,15.14
_26192_,15.14
genblk11\[3\].SCG_b.op_clk.div_cnt\[15\],15.14
genblk9\[3\].UART_b.max_rate_rx_r\[18\],15.14
P_REG_FILE.QEM_THRESH_2\[23\],15.12
P_REG_FILE.UART_RX_RATE_DIV_3\[21\],15.12
_13169_,15.12
_15839_,15.12
_16628_,15.12
P_REG_FILE.GPIO_MOD_12\[0\],15.1
P_REG_FILE.QEM_THRESH_3\[21\],15.1
P_REG_FILE.QEM_THRESH_4\[2\],15.1
P_REG_FILE.SD_JERK_DUR_2\[1\],15.1
P_REG_FILE.UART_TX_RATE_DIV_4\[25\],15.1
_07775_,15.1
_13061_,15.1
_16819_,15.1
_17380_,15.1
_21277_,15.1
_21434_,15.1
_23480_,15.1
_27079_,15.1
genblk9\[3\].UART_b.max_rate_tx_r\[16\],15.1
_19255_,15.095
_21957_,15.095
genblk4\[0\].I2C_b.i_wr_cr,15.095
_06600_,15.08
_08288_,15.08
_12940_,15.08
_16347_,15.08
_24785_,15.08
genblk13\[3\].QEM_b.latched_count\[12\],15.08
genblk9\[1\].UART_b.txInst.bitIdx\[1\],15.075
_13587_,15.07
P_REG_FILE.UART_TX_DATA_1\[7\],15.06
_06342_,15.06
_07357_,15.06
_09009_,15.06
_09557_,15.06
_13486_,15.06
_13671_,15.06
_18723_,15.06
_18943_,15.06
_18954_,15.06
_22658_,15.06
pin_mux.PIN_17.IN_last,15.06
_06565_,15.05
P_REG_FILE.UART_TX_DATA_1\[3\],15.04
P_REG_FILE.UART_TX_RATE_DIV_1\[29\],15.04
_08434_,15.04
_09846_,15.04
_17762_,15.04
_22825_,15.04
genblk13\[2\].QEM_b.calib_pos\[17\],15.04
P_REG_FILE.QEM_THRESH_3\[23\],15.02
P_REG_FILE.SD_ACCEL_DUR_1\[17\],15.02
P_REG_FILE.SD_CR_2\[21\],15.02
P_REG_FILE.SD_JERK_DUR_1\[2\],15.02
P_REG_FILE.UART_TX_RATE_DIV_2\[31\],15.02
_07483_,15.02
_07541_,15.02
_07721_,15.02
_09187_,15.02
_10169_,15.02
_11646_,15.02
_13954_,15.02
_18222_,15.02
_19360_,15.02
_24579_,15.02
_27180_,15.02
genblk9\[2\].UART_b.data\[3\],15.02
_23422_,15.01
_02430_,15.005
P_REG_FILE.I2C_MOSI_DATA_1\[7\],15
P_REG_FILE.PWM_MOD_SETPOINT_1\[7\],15
P_REG_FILE.UART_RX_RATE_DIV_4\[4\],15
_07829_,15
_10293_,15
_11545_,15
_12343_,15
_12740_,15
_16343_,15
_16464_,15
_18957_,15
_21906_,15
_23132_,15
_25658_,15
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[4\],15
genblk7\[0\].TIMER_b.mtime\[62\],15
genblk9\[3\].UART_b.max_rate_tx_r\[18\],15
net63,15
P_REG_FILE.GPIO_MOD_10\[0\],14.98
P_REG_FILE.SD_CR_3\[29\],14.98
_08320_,14.98
_16190_,14.98
_18447_,14.98
_22220_,14.98
_23707_,14.98
_24230_,14.98
genblk9\[0\].UART_b.txInst.data\[0\],14.98
net175,14.98
_01084_,14.965
_01689_,14.965
_02690_,14.965
P_REG_FILE.I2C_REG_ADDR_1\[6\],14.96
P_REG_FILE.TIM_THRESH_H_3\[18\],14.96
_06453_,14.96
_06869_,14.96
_10031_,14.96
_11638_,14.96
_12761_,14.96
_16451_,14.96
_16731_,14.96
_19681_,14.96
_20189_,14.96
_21931_,14.96
_22687_,14.96
genblk2\[1\].SPI_b.SPI_Master_Inst.r_spi_mode\[1\],14.96
_08536_,14.955
P_REG_FILE.QEM_I_CNT_1\[6\],14.94
P_REG_FILE.SD_JERK_1\[10\],14.94
P_REG_FILE.TIM_THRESH_L_2\[14\],14.94
_05985_,14.94
_06708_,14.94
_07366_,14.94
_07780_,14.94
_10458_,14.94
_13933_,14.94
_17025_,14.94
genblk4\[0\].I2C_b.clk_div\[3\],14.94
_00896_,14.925
_02389_,14.925
_04008_,14.925
_05223_,14.925
P_REG_FILE.SD_JERK_DUR_3\[21\],14.92
P_REG_FILE.SD_JERK_DUR_3\[23\],14.92
P_REG_FILE.UART_RX_RATE_DIV_2\[16\],14.92
_06187_,14.92
_06326_,14.92
_10073_,14.92
_12638_,14.92
_17482_,14.92
_20385_,14.92
_22409_,14.92
_24614_,14.92
_25155_,14.92
_25177_,14.92
_26684_,14.92
_27230_,14.92
genblk7\[1\].TIMER_b.mtimecmp\[52\],14.92
genblk9\[2\].UART_b.generatorInst.txCounter\[31\],14.92
genblk13\[3\].QEM_b.calib_pos\[2\],14.905
_07746_,14.9
_11870_,14.9
_15459_,14.9
_15946_,14.9
_16739_,14.9
_21419_,14.9
_21476_,14.9
_21744_,14.9
_26132_,14.9
genblk11\[3\].SCG_b.step_accum\[5\],14.9
genblk6\[3\].PWM_b.cd1.out\[18\],14.9
genblk7\[0\].TIMER_b.en,14.9
_02182_,14.885
_22478_,14.885
P_REG_FILE.QEM_I_CNT_2\[27\],14.88
P_REG_FILE.SD_JERK_4\[25\],14.88
P_REG_FILE.SD_TOT_STEPS_3\[19\],14.88
_07231_,14.88
_07306_,14.88
_09474_,14.88
_09665_,14.88
_11610_,14.88
_11703_,14.88
_11846_,14.88
_13698_,14.88
_15645_,14.88
_15892_,14.88
_17951_,14.88
_21456_,14.88
_22853_,14.88
_23014_,14.88
_23487_,14.88
_23919_,14.88
genblk4\[1\].I2C_b.sda_out,14.88
genblk7\[1\].TIMER_b.mtimecmp\[33\],14.88
_03293_,14.865
_15320_,14.865
_05987_,14.86
_09456_,14.86
_22250_,14.86
_23756_,14.86
_25991_,14.86
_26274_,14.86
genblk11\[0\].SCG_b.step_accum\[0\],14.86
P_REG_FILE.SPI_CR_2\[25\],14.84
P_REG_FILE.UART_TX_RATE_DIV_1\[11\],14.84
_08149_,14.84
_08240_,14.84
_09469_,14.84
_10113_,14.84
_12197_,14.84
_12768_,14.84
_14364_,14.84
_14489_,14.84
_14757_,14.84
_17049_,14.84
_17073_,14.84
_17097_,14.84
_21611_,14.84
_21984_,14.84
_23988_,14.84
_25022_,14.84
genblk13\[0\].QEM_b.calib_pos\[4\],14.84
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[11\],14.84
pin_mux.PIN_21.IN_last,14.84
_01751_,14.835
_16412_,14.83
P_REG_FILE.mem_access_err_buf2,14.82
_06395_,14.82
_06558_,14.82
_06878_,14.82
_09540_,14.82
_12774_,14.82
_13203_,14.82
_17536_,14.82
_20391_,14.82
_23152_,14.82
_25351_,14.82
pin_mux.PIN_12.IRQRES,14.82
_09667_,14.815
genblk6\[3\].PWM_b.pg1.seq_cntr_0_d1,14.81
_04531_,14.805
P_REG_FILE.SD_JERK_DUR_3\[18\],14.8
_09342_,14.8
_10667_,14.8
_12106_,14.8
_12616_,14.8
_14948_,14.8
_16684_,14.8
_20171_,14.8
_26664_,14.8
genblk11\[2\].SCG_b.c_accel_dur\[26\],14.8
genblk13\[0\].QEM_b.calib_pos\[27\],14.8
genblk6\[3\].PWM_b.mod_setpoint_r\[6\],14.8
genblk9\[2\].UART_b.generatorInst.rxCounter\[24\],14.8
genblk9\[2\].UART_b.generatorInst.rxCounter\[7\],14.8
P_REG_FILE.QEM_I_CNT_2\[23\],14.78
P_REG_FILE.QEM_THRESH_4\[7\],14.78
P_REG_FILE.TIM_THRESH_H_3\[19\],14.78
_10093_,14.78
_14944_,14.78
_21204_,14.78
_21742_,14.78
_27259_,14.78
pin_mux.PIN_24.irqres_reg1,14.78
P_REG_FILE.QEM_I_CNT_3\[7\],14.77
_19611_,14.77
genblk6\[1\].PWM_b.cd1.out\[5\],14.77
_04487_,14.765
P_REG_FILE.I2C_REG_ADDR_1\[2\],14.76
P_REG_FILE.TIM_THRESH_H_2\[29\],14.76
_06384_,14.76
_10730_,14.76
_13687_,14.76
_16009_,14.76
_18087_,14.76
_19269_,14.76
_19556_,14.76
_19612_,14.76
_19942_,14.76
_21202_,14.76
_23899_,14.76
_26168_,14.76
genblk9\[1\].UART_b.txInst.data\[5\],14.76
net1951,14.76
_04618_,14.755
_05239_,14.745
_26731_,14.745
P_REG_FILE.QEM_THRESH_3\[15\],14.74
P_REG_FILE.SPI_CR_1\[5\],14.74
_07818_,14.74
_13122_,14.74
_17348_,14.74
_17844_,14.74
_20086_,14.74
_20778_,14.74
_21807_,14.74
_23746_,14.74
_23922_,14.74
_27156_,14.74
genblk9\[0\].UART_b.generatorInst.rxCounter\[8\],14.73
P_REG_FILE.GPIO_MOD_22\[0\],14.72
P_REG_FILE.SD_JERK_DUR_1\[28\],14.72
_06988_,14.72
_07806_,14.72
_08615_,14.72
_11507_,14.72
_13592_,14.72
_13757_,14.72
_14595_,14.72
_22493_,14.72
_23394_,14.72
_23593_,14.72
_23681_,14.72
genblk11\[1\].SCG_b.clk_div\[9\],14.72
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[4\],14.72
_17166_,14.715
P_REG_FILE.PWM_MOD_SETPOINT_1\[4\],14.7
P_REG_FILE.UART_TX_RATE_DIV_1\[10\],14.7
_08047_,14.7
_09465_,14.7
_11543_,14.7
_18699_,14.7
_19897_,14.7
_20491_,14.7
_25077_,14.7
_09966_,14.685
net2028,14.685
P_REG_FILE.GPIO_MOD_10\[1\],14.68
P_REG_FILE.SD_JERK_DUR_2\[16\],14.68
_06495_,14.68
_06940_,14.68
_07063_,14.68
_14291_,14.68
_16865_,14.68
_20033_,14.68
_21856_,14.68
_23778_,14.68
_27225_,14.68
genblk6\[3\].PWM_b.mod_setpoint_r\[2\],14.68
_09239_,14.67
P_REG_FILE.GPIO_SEL_13\[0\],14.66
P_REG_FILE.QEM_THRESH_2\[24\],14.66
P_REG_FILE.QEM_THRESH_2\[6\],14.66
P_REG_FILE.SD_JERK_DUR_2\[5\],14.66
_09594_,14.66
_16563_,14.66
_23986_,14.66
_24728_,14.66
_25291_,14.66
genblk4\[0\].I2C_b.saved_reg_addr\[0\],14.645
P_REG_FILE.SD_CR_1\[0\],14.64
P_REG_FILE.TIM_THRESH_H_3\[22\],14.64
_08273_,14.64
_08343_,14.64
_08989_,14.64
_09443_,14.64
_14998_,14.64
_18078_,14.64
_19274_,14.64
_19481_,14.64
_22379_,14.64
_22507_,14.64
_24024_,14.64
_26577_,14.64
genblk11\[0\].SCG_b.step_accum\[18\],14.64
genblk11\[0\].SCG_b.step_timer\[1\],14.64
_24519_,14.63
_04622_,14.625
P_REG_FILE.PWM_PERIOD_DIV_1\[6\],14.62
P_REG_FILE.QEM_THRESH_2\[8\],14.62
P_REG_FILE.TIM_THRESH_H_3\[21\],14.62
_00997_,14.62
_02355_,14.62
_06202_,14.62
_17308_,14.62
_20401_,14.62
_24120_,14.62
genblk11\[1\].SCG_b.step_accum\[0\],14.62
genblk13\[1\].QEM_b.latched_count\[14\],14.62
genblk9\[3\].UART_b.generatorInst.rxCounter\[31\],14.62
_27108_,14.615
P_REG_FILE.QEM_I_CNT_2\[11\],14.6
_08979_,14.6
_12822_,14.6
_14556_,14.6
_16982_,14.6
_21537_,14.6
_21654_,14.6
_26621_,14.6
_27302_,14.6
genblk11\[0\].SCG_b.step_accum\[9\],14.6
genblk13\[3\].QEM_b.latched_count\[19\],14.6
genblk13\[3\].QEM_b.latched_count\[4\],14.6
genblk9\[1\].UART_b.rxInst.inputSw\[1\],14.6
pin_mux.PIN_9.irqres_reg1,14.6
P_REG_FILE.QEM_I_CNT_4\[9\],14.58
_09350_,14.58
_09633_,14.58
_16270_,14.58
_21197_,14.58
_21840_,14.58
genblk13\[2\].QEM_b.calib_pos\[16\],14.58
genblk6\[1\].PWM_b.wr_pwm_period_div_r2,14.58
_01011_,14.565
_01713_,14.565
P_REG_FILE.SD_JERK_DUR_1\[3\],14.56
_10784_,14.56
_11482_,14.56
_12229_,14.56
_17564_,14.56
_22287_,14.56
_23378_,14.56
_25158_,14.56
_25178_,14.56
_26863_,14.56
genblk11\[0\].SCG_b.wr_start_r1,14.56
genblk9\[1\].UART_b.wr_cr_r2,14.56
peripheral_addr[29],14.55
_05193_,14.545
P_REG_FILE.QEM_THRESH_2\[31\],14.54
P_REG_FILE.SD_JERK_DUR_4\[21\],14.54
P_REG_FILE.SPI_CR_2\[29\],14.54
_07028_,14.54
_09880_,14.54
_13132_,14.54
_13696_,14.54
_15793_,14.54
_16854_,14.54
_19038_,14.54
_20103_,14.54
_21368_,14.54
pin_mux.PIN_5.IRQRES,14.54
_16204_,14.53
_25350_,14.53
net2000,14.525
_17252_,14.52
_19839_,14.52
_19899_,14.52
_21313_,14.52
_21389_,14.52
_26229_,14.52
genblk13\[0\].QEM_b.latched_count\[11\],14.52
genblk13\[1\].QEM_b.count_wr_reg1,14.52
genblk9\[0\].UART_b.txInst.state\[0\],14.52
_20155_,14.515
_01636_,14.505
P_REG_FILE.SD_JERK_1\[24\],14.5
_06697_,14.5
_06854_,14.5
_07073_,14.5
_09376_,14.5
_14105_,14.5
_15781_,14.5
_16911_,14.5
_17788_,14.5
_24690_,14.5
_25165_,14.5
_26204_,14.5
_27194_,14.5
genblk11\[0\].SCG_b.step_accum\[19\],14.5
genblk2\[1\].SPI_b.r_CS_Inactive_Count\[0\],14.5
genblk7\[2\].TIMER_b.mtimecmp\[26\],14.5
genblk9\[0\].UART_b.wr_max_rate_tx_r1,14.5
_00716_,14.485
P_REG_FILE.QEM_THRESH_4\[18\],14.48
P_REG_FILE.SD_ACCEL_DUR_3\[14\],14.48
P_REG_FILE.SD_JERK_1\[0\],14.48
_04849_,14.48
_08695_,14.48
_11448_,14.48
_11813_,14.48
_15610_,14.48
_17765_,14.48
_18038_,14.48
_20410_,14.48
_21182_,14.48
_22782_,14.48
genblk7\[2\].TIMER_b.mtimecmp\[25\],14.48
P_REG_FILE.QEM_I_CNT_1\[26\],14.47
_23483_,14.47
_26793_,14.47
_04687_,14.465
P_REG_FILE.TIM_THRESH_H_4\[20\],14.46
_06834_,14.46
_08034_,14.46
_10732_,14.46
_12762_,14.46
_14416_,14.46
_16059_,14.46
_17476_,14.46
_20350_,14.46
_21071_,14.46
_27133_,14.46
_27314_,14.46
genblk11\[1\].SCG_b.did_last_step,14.46
genblk6\[1\].PWM_b.mod_setpoint_r\[3\],14.46
genblk9\[1\].UART_b.generatorInst.rxCounter\[7\],14.46
_01779_,14.455
genblk9\[0\].UART_b.txInst.state\[1\],14.45
_01099_,14.445
P_REG_FILE.QEM_I_CNT_1\[15\],14.44
_15075_,14.44
_15626_,14.44
_17127_,14.44
_18327_,14.44
_22252_,14.44
_22587_,14.44
_27238_,14.44
_16141_,14.435
_00394_,14.425
_04876_,14.425
P_REG_FILE.QEM_THRESH_3\[30\],14.42
P_REG_FILE.SD_ACCEL_DUR_4\[18\],14.42
P_REG_FILE.TIM_THRESH_L_1\[17\],14.42
P_REG_FILE.UART_RX_RATE_DIV_3\[27\],14.42
P_REG_FILE.UART_TX_RATE_DIV_2\[4\],14.42
_09618_,14.42
_11197_,14.42
_13130_,14.42
_13586_,14.42
_14980_,14.42
_15583_,14.42
_16351_,14.42
_16960_,14.42
_17771_,14.42
_19756_,14.42
_20618_,14.42
_21142_,14.42
_22256_,14.42
_22495_,14.42
_26628_,14.42
_27104_,14.42
genblk7\[3\].TIMER_b.mtimecmp\[10\],14.42
genblk9\[2\].UART_b.generatorInst.rxCounter\[29\],14.42
P_REG_FILE.SD_TOT_STEPS_2\[28\],14.4
P_REG_FILE.UART_TX_RATE_DIV_3\[29\],14.4
_01827_,14.4
_06517_,14.4
_06978_,14.4
_08292_,14.4
_09169_,14.4
_12347_,14.4
_25341_,14.4
genblk13\[2\].QEM_b.latched_count\[21\],14.4
genblk6\[3\].PWM_b.cd1.out\[25\],14.4
genblk7\[2\].TIMER_b.mtimecmp\[58\],14.4
pin_mux.PIN_14.IRQPOL,14.4
_15829_,14.395
_24340_,14.395
_03203_,14.385
P_REG_FILE.SD_JERK_4\[28\],14.38
P_REG_FILE.SD_TOT_STEPS_2\[2\],14.38
P_REG_FILE.TIM_THRESH_L_1\[9\],14.38
_06652_,14.38
_06973_,14.38
_09745_,14.38
_12019_,14.38
_14018_,14.38
_18373_,14.38
_18613_,14.38
_19659_,14.38
_19757_,14.38
_20993_,14.38
_21784_,14.38
_22187_,14.38
_23083_,14.38
_24095_,14.38
_26885_,14.38
genblk13\[2\].QEM_b.latched_count\[5\],14.38
genblk2\[1\].SPI_b.r_TX_Count\[0\],14.38
pin_mux.PIN_11.irqres_reg1,14.38
_03055_,14.365
_03765_,14.365
_04820_,14.365
_12433_,14.36
_19427_,14.36
_21219_,14.36
genblk9\[1\].UART_b.rxInst.clockCount\[2\],14.36
_18859_,14.35
_04190_,14.345
P_REG_FILE.SD_ACCEL_DUR_3\[11\],14.34
P_REG_FILE.SD_TOT_STEPS_3\[10\],14.34
P_REG_FILE.SPI_CR_2\[15\],14.34
P_REG_FILE.TIM_THRESH_L_1\[31\],14.34
P_REG_FILE.UART_TX_RATE_DIV_2\[0\],14.34
_06207_,14.34
_10145_,14.34
_11470_,14.34
_13619_,14.34
_15058_,14.34
_15521_,14.34
_15761_,14.34
_18882_,14.34
_20505_,14.34
_22286_,14.34
_22981_,14.34
_23098_,14.34
_23303_,14.34
_25490_,14.34
_26257_,14.34
_27231_,14.34
genblk13\[1\].QEM_b.latched_count\[2\],14.34
genblk9\[3\].UART_b.max_rate_rx_r\[25\],14.34
_00671_,14.335
genblk9\[1\].UART_b.generatorInst.txCounter\[8\],14.33
P_REG_FILE.GPIO_SEL_12\[0\],14.32
P_REG_FILE.PWM_MOD_SETPOINT_2\[3\],14.32
_09212_,14.32
_14898_,14.32
_20251_,14.32
_03227_,14.305
_17441_,14.305
P_REG_FILE.SD_ACCEL_DUR_1\[10\],14.3
P_REG_FILE.SD_CR_1\[25\],14.3
P_REG_FILE.SD_JERK_DUR_1\[14\],14.3
P_REG_FILE.SD_TOT_STEPS_4\[17\],14.3
P_REG_FILE.UART_RX_RATE_DIV_4\[31\],14.3
P_REG_FILE.UART_TX_RATE_DIV_2\[13\],14.3
P_REG_FILE.spi_rx_done_buf2\[0\],14.3
_07619_,14.3
_08389_,14.3
_09862_,14.3
_12368_,14.3
_12875_,14.3
_13287_,14.3
_13883_,14.3
_13921_,14.3
_14759_,14.3
_17439_,14.3
_21540_,14.3
_21954_,14.3
_23967_,14.3
_25888_,14.3
_27115_,14.3
_27210_,14.3
genblk9\[2\].UART_b.txInst.data\[2\],14.3
_17833_,14.29
_21961_,14.29
genblk9\[0\].UART_b.txEn,14.29
_05134_,14.285
P_REG_FILE.UART_RX_RATE_DIV_4\[29\],14.28
_02377_,14.28
_06608_,14.28
_08828_,14.28
_13200_,14.28
_16601_,14.28
_17882_,14.28
_17923_,14.28
_26019_,14.28
genblk9\[1\].UART_b.generatorInst.txCounter\[31\],14.27
P_REG_FILE.UART_TX_RATE_DIV_3\[18\],14.26
_09279_,14.26
_12159_,14.26
_12795_,14.26
_12805_,14.26
_13266_,14.26
_15483_,14.26
_15888_,14.26
_19574_,14.26
_19725_,14.26
_20203_,14.26
_23500_,14.26
_24239_,14.26
genblk13\[0\].QEM_b.calib_state\[2\],14.26
pin_mux.PIN_10.IRQRES,14.26
clknet_leaf_95_clk,14.26
clknet_leaf_196_clk,14.26
_17813_,14.255
_00250_,14.245
P_REG_FILE.I2C_MOSI_DATA_2\[3\],14.24
P_REG_FILE.UART_TX_RATE_DIV_3\[5\],14.24
_06471_,14.24
_08338_,14.24
_11800_,14.24
_15416_,14.24
_19829_,14.24
_25650_,14.24
genblk11\[0\].SCG_b.clk_div\[10\],14.24
genblk11\[0\].SCG_b.estop_i,14.24
genblk11\[2\].SCG_b.clk_div\[10\],14.24
genblk9\[1\].UART_b.generatorInst.txCounter\[30\],14.24
_02206_,14.235
_05243_,14.235
genblk11\[1\].SCG_b.op_clk.div_cnt\[14\],14.23
P_REG_FILE.GPIO_SEL_16\[0\],14.22
P_REG_FILE.SD_TOT_STEPS_4\[8\],14.22
_06599_,14.22
_06650_,14.22
_07228_,14.22
_09103_,14.22
_10761_,14.22
_11076_,14.22
_14545_,14.22
_17472_,14.22
genblk11\[0\].SCG_b.c_jerk_dur\[18\],14.22
genblk13\[1\].QEM_b.calib_pos\[0\],14.22
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[0\],14.22
genblk9\[1\].UART_b.generatorInst.rxCounter\[12\],14.22
net221,14.22
P_REG_FILE.SD_TOT_STEPS_4\[6\],14.215
_08488_,14.21
genblk9\[3\].UART_b.wr_cr,14.205
P_REG_FILE.PWM_MOD_SETPOINT_3\[5\],14.2
P_REG_FILE.QEM_THRESH_2\[2\],14.2
P_REG_FILE.TIM_THRESH_H_3\[2\],14.2
_04552_,14.2
_12454_,14.2
_15201_,14.2
_15351_,14.2
_21152_,14.2
_23938_,14.2
P_REG_FILE.SD_TOT_STEPS_1\[25\],14.19
_00989_,14.185
_04833_,14.185
P_REG_FILE.SD_JERK_DUR_4\[18\],14.18
P_REG_FILE.SPI_CR_1\[9\],14.18
_07211_,14.18
_08119_,14.18
_08357_,14.18
_13369_,14.18
_15990_,14.18
_17379_,14.18
_17715_,14.18
_17817_,14.18
_22244_,14.18
genblk11\[2\].SCG_b.clk_div\[13\],14.18
pin_mux.PIN_6.IRQRES,14.18
P_REG_FILE.QEM_THRESH_1\[24\],14.16
P_REG_FILE.UART_RX_RATE_DIV_3\[17\],14.16
_10838_,14.16
_12686_,14.16
_15658_,14.16
_21191_,14.16
_22241_,14.16
_22483_,14.16
_22915_,14.16
_22919_,14.16
_24540_,14.16
_25250_,14.16
_26082_,14.16
genblk13\[1\].QEM_b.latched_count\[9\],14.16
_20163_,14.145
_06515_,14.14
_07411_,14.14
_14161_,14.14
_20014_,14.14
_20235_,14.14
_21048_,14.14
_24296_,14.14
genblk9\[2\].UART_b.max_rate_rx_r\[11\],14.14
genblk9\[3\].UART_b.max_rate_rx_r\[27\],14.14
pin_mux.PIN_7.irqres_reg1,14.135
_19623_,14.13
P_REG_FILE.UART_TX_RATE_DIV_2\[9\],14.12
_06448_,14.12
_12986_,14.12
_15324_,14.12
_15460_,14.12
_17575_,14.12
_20971_,14.12
_23123_,14.12
_23775_,14.12
_24591_,14.12
_24847_,14.12
_26149_,14.12
_27140_,14.12
genblk13\[1\].QEM_b.calib_pos\[31\],14.12
_02392_,14.105
genblk13\[3\].QEM_b.calib_pos\[1\],14.105
_06514_,14.1
_08385_,14.1
_11442_,14.1
_13217_,14.1
_15592_,14.1
_16443_,14.1
_17526_,14.1
_18546_,14.1
_18584_,14.1
_18962_,14.1
_20173_,14.1
_20891_,14.1
_22079_,14.1
_23758_,14.1
_24599_,14.1
genblk7\[0\].TIMER_b.wr_mtimecmp_in_h_r2,14.1
genblk9\[0\].UART_b.txStart,14.1
_01628_,14.085
_04194_,14.085
P_REG_FILE.TIM_THRESH_H_3\[30\],14.08
_08645_,14.08
_09642_,14.08
_09747_,14.08
_10850_,14.08
_12212_,14.08
_14994_,14.08
_17320_,14.08
genblk13\[0\].QEM_b.calib_pos\[16\],14.08
genblk13\[2\].QEM_b.latched_count\[12\],14.08
genblk13\[3\].QEM_b.latched_count\[22\],14.08
genblk7\[3\].TIMER_b.mtimecmp\[7\],14.08
pin_mux.PIN_11.irqres_reg2,14.08
_03412_,14.07
genblk9\[2\].UART_b.txInst.data\[5\],14.07
_01778_,14.065
_09651_,14.06
_13957_,14.06
_14620_,14.06
_18607_,14.06
_19073_,14.06
_24638_,14.06
_25274_,14.06
genblk6\[1\].PWM_b.mod_setpoint_r\[0\],14.06
_23883_,14.05
_04288_,14.045
P_REG_FILE.SD_ACCEL_DUR_1\[8\],14.04
_06794_,14.04
_09092_,14.04
_09532_,14.04
_10258_,14.04
_11734_,14.04
_11867_,14.04
_12706_,14.04
_14165_,14.04
_14400_,14.04
_16847_,14.04
_19973_,14.04
_20005_,14.04
_21585_,14.04
_22018_,14.04
_26557_,14.04
_27292_,14.04
genblk13\[1\].QEM_b.latched_count\[25\],14.04
genblk6\[2\].PWM_b.cd1.out\[8\],14.04
_07179_,14.02
_07356_,14.02
_07717_,14.02
_14574_,14.02
_14737_,14.02
_17402_,14.02
_18269_,14.02
_19801_,14.02
_25361_,14.02
_25395_,14.02
_25469_,14.02
_26292_,14.02
_26603_,14.02
genblk11\[0\].SCG_b.step_accum\[13\],14.02
genblk11\[0\].SCG_b.step_accum\[17\],14.02
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[2\],14.02
genblk7\[2\].TIMER_b.mtime\[36\],14.02
_22020_,14.015
_00073_,14.005
_01687_,14.005
genblk11\[3\].SCG_b.steps_left\[8\],14.005
net2004,14.005
P_REG_FILE.QEM_I_CNT_1\[17\],14
P_REG_FILE.SD_TOT_STEPS_1\[14\],14
P_REG_FILE.SD_TOT_STEPS_3\[13\],14
P_REG_FILE.SPI_TX_DATA_2\[15\],14
_06378_,14
_09230_,14
_09559_,14
_17376_,14
_18745_,14
_19045_,14
_21321_,14
_21529_,14
_22087_,14
_25100_,14
_26185_,14
_26293_,14
net1968,14
_20199_,13.99
_23909_,13.99
_23789_,13.98
_26827_,13.98
genblk11\[2\].SCG_b.step_accum\[11\],13.98
genblk13\[1\].QEM_b.calib_pos\[30\],13.98
_00389_,13.965
_05913_,13.965
P_REG_FILE.PWM_MOD_SETPOINT_3\[3\],13.96
P_REG_FILE.SD_ACCEL_DUR_1\[11\],13.96
P_REG_FILE.SD_ACCEL_DUR_1\[15\],13.96
P_REG_FILE.TIM_THRESH_H_4\[24\],13.96
_06336_,13.96
_06875_,13.96
_07428_,13.96
_07560_,13.96
_07847_,13.96
_08213_,13.96
_09834_,13.96
_13536_,13.96
_13816_,13.96
_15166_,13.96
_15554_,13.96
_16276_,13.96
_17458_,13.96
_17524_,13.96
_17535_,13.96
_19760_,13.96
_19823_,13.96
_20523_,13.96
_20978_,13.96
_21229_,13.96
_21633_,13.96
_23120_,13.96
_25311_,13.96
_25981_,13.96
_26023_,13.96
_26406_,13.96
genblk11\[0\].SCG_b.step_accum\[20\],13.96
genblk13\[1\].QEM_b.calib_pos\[27\],13.96
genblk13\[3\].QEM_b.latched_count\[11\],13.96
genblk4\[0\].I2C_b.saved_mosi_data\[6\],13.96
genblk9\[1\].UART_b.generatorInst.rxCounter\[30\],13.96
P_REG_FILE.SD_TOT_STEPS_4\[12\],13.94
_06571_,13.94
_08170_,13.94
_10123_,13.94
_10247_,13.94
_11282_,13.94
_13682_,13.94
_18475_,13.94
_19880_,13.94
_20094_,13.94
_20747_,13.94
_25329_,13.94
_26080_,13.94
genblk7\[0\].TIMER_b.mtime\[63\],13.94
_04204_,13.925
net1959,13.925
P_REG_FILE.SD_JERK_4\[10\],13.92
P_REG_FILE.SD_JERK_DUR_2\[10\],13.92
P_REG_FILE.SPI_TX_DATA_2\[4\],13.92
P_REG_FILE.TIM_THRESH_H_2\[28\],13.92
P_REG_FILE.TIM_THRESH_L_3\[10\],13.92
P_REG_FILE.TIM_THRESH_L_4\[27\],13.92
_08477_,13.92
_09102_,13.92
_12840_,13.92
_15008_,13.92
_15474_,13.92
_16166_,13.92
_17083_,13.92
_21347_,13.92
_23315_,13.92
_26581_,13.92
genblk11\[0\].SCG_b.step_accum\[14\],13.92
genblk11\[2\].SCG_b.op_clk.sclk,13.92
genblk13\[2\].QEM_b.latched_count\[24\],13.92
genblk13\[3\].QEM_b.latched_count\[13\],13.92
genblk7\[1\].TIMER_b.mtimecmp\[63\],13.92
_23399_,13.91
P_REG_FILE.QEM_THRESH_2\[3\],13.9
_18294_,13.9
_19985_,13.9
_24337_,13.9
_25989_,13.9
genblk11\[3\].SCG_b.clk_div\[15\],13.9
P_REG_FILE.TIM_THRESH_H_1\[28\],13.885
_02436_,13.885
P_REG_FILE.I2C_DEV_ADDR_2\[2\],13.88
P_REG_FILE.QEM_I_CNT_4\[6\],13.88
P_REG_FILE.SD_ACCEL_DUR_3\[18\],13.88
P_REG_FILE.UART_RX_RATE_DIV_4\[18\],13.88
P_REG_FILE.UART_TX_RATE_DIV_4\[4\],13.88
_00802_,13.88
_07898_,13.88
_08579_,13.88
_10214_,13.88
_13712_,13.88
_14745_,13.88
_15855_,13.88
_16145_,13.88
_16655_,13.88
_16848_,13.88
_19060_,13.88
_20219_,13.88
_20299_,13.88
_24445_,13.88
_25144_,13.88
_25286_,13.88
_26213_,13.88
_26437_,13.88
genblk11\[2\].SCG_b.clk_div\[12\],13.88
P_REG_FILE.QEM_THRESH_3\[26\],13.86
P_REG_FILE.TIM_THRESH_H_4\[12\],13.86
P_REG_FILE.UART_TX_DATA_1\[2\],13.86
P_REG_FILE.UART_TX_RATE_DIV_4\[15\],13.86
_04250_,13.86
_07355_,13.86
_08067_,13.86
_10090_,13.86
_16233_,13.86
_23204_,13.86
_23212_,13.86
_19651_,13.855
_00118_,13.845
_04592_,13.845
_05144_,13.845
_22472_,13.845
P_REG_FILE.I2C_MOSI_DATA_2\[4\],13.84
P_REG_FILE.sd_done_buf2\[0\],13.84
_06146_,13.84
_06971_,13.84
_07479_,13.84
_07621_,13.84
_08218_,13.84
_09108_,13.84
_10852_,13.84
_11250_,13.84
_12547_,13.84
_12947_,13.84
_16214_,13.84
_16345_,13.84
_17296_,13.84
_17779_,13.84
_18999_,13.84
_20881_,13.84
_21780_,13.84
_23122_,13.84
_23901_,13.84
_23951_,13.84
_24901_,13.84
_25953_,13.84
genblk11\[2\].SCG_b.wr_start_r1,13.84
genblk13\[0\].QEM_b.calib_pos\[29\],13.84
genblk13\[3\].QEM_b.latched_count\[16\],13.84
genblk4\[0\].I2C_b.scl_out,13.84
pin_mux.PIN_5.irqres_reg1,13.84
_07759_,13.83
_01692_,13.825
_03225_,13.825
_04060_,13.825
P_REG_FILE.UART_TX_RATE_DIV_3\[28\],13.82
_07224_,13.82
_07808_,13.82
_15485_,13.82
_16011_,13.82
_17452_,13.82
_17827_,13.82
_18100_,13.82
_18106_,13.82
_18274_,13.82
_23880_,13.82
_26230_,13.82
pin_mux.PIN_10.IN_last,13.82
_21959_,13.815
P_REG_FILE.SD_TOT_STEPS_2\[14\],13.8
P_REG_FILE.gpio_intr_buf2\[12\],13.8
_08332_,13.8
_08616_,13.8
_08902_,13.8
_09165_,13.8
_15792_,13.8
_17370_,13.8
_17766_,13.8
_18809_,13.8
_20137_,13.8
_22040_,13.8
_22777_,13.8
_25201_,13.8
_26216_,13.8
genblk6\[3\].PWM_b.cd1.out\[30\],13.8
genblk9\[1\].UART_b.txInst.data\[4\],13.8
_17689_,13.79
_00701_,13.785
_09397_,13.78
_11518_,13.78
_11620_,13.78
_13262_,13.78
_21311_,13.78
_22246_,13.78
_23555_,13.78
_25316_,13.78
_27010_,13.78
_14209_,13.76
_15984_,13.76
_04590_,13.755
_14988_,13.75
P_REG_FILE.gpio_intr_buf2\[6\],13.74
_07552_,13.74
_10735_,13.74
_11125_,13.74
_11431_,13.74
_12395_,13.74
_12736_,13.74
_13305_,13.74
_14577_,13.74
_19954_,13.74
_21238_,13.74
_21844_,13.74
_22954_,13.74
genblk9\[2\].UART_b.wr_cr_r1,13.74
_22021_,13.735
net2064,13.725
P_REG_FILE.SD_ACCEL_DUR_1\[24\],13.72
P_REG_FILE.SD_JERK_1\[5\],13.72
P_REG_FILE.UART_RX_RATE_DIV_3\[15\],13.72
P_REG_FILE.spi_rx_done_buf2\[1\],13.72
_06944_,13.72
_07640_,13.72
_12581_,13.72
_17997_,13.72
_18455_,13.72
_19778_,13.72
_20614_,13.72
_20641_,13.72
_22031_,13.72
_22230_,13.72
_26172_,13.72
genblk11\[2\].SCG_b.wr_c_accel_dur_r2,13.72
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[6\],13.72
genblk4\[0\].I2C_b.post_sda_out,13.72
_08556_,13.715
_08957_,13.7
_12412_,13.7
_13760_,13.7
_17435_,13.7
_22095_,13.7
_16467_,13.69
_02136_,13.685
_04183_,13.685
_04901_,13.685
_06992_,13.685
P_REG_FILE.I2C_CR_2\[28\],13.68
P_REG_FILE.SD_JERK_1\[17\],13.68
_02114_,13.68
_06193_,13.68
_06553_,13.68
_09122_,13.68
_09561_,13.68
_15182_,13.68
_21441_,13.68
_24152_,13.68
_25467_,13.68
_25574_,13.68
_26003_,13.68
_26558_,13.68
_26876_,13.68
genblk11\[1\].SCG_b.step_accum\[18\],13.68
_14763_,13.675
_24178_,13.665
genblk11\[2\].SCG_b.wr_cr_r1,13.665
P_REG_FILE.PWM_PERIOD_DIV_3\[4\],13.66
P_REG_FILE.SD_ACCEL_DUR_3\[28\],13.66
_07910_,13.66
_08498_,13.66
_11656_,13.66
_16140_,13.66
_16550_,13.66
_17479_,13.66
_18267_,13.66
_18994_,13.66
_23108_,13.66
_25870_,13.66
_27269_,13.66
genblk13\[2\].QEM_b.latched_count\[11\],13.66
genblk7\[1\].TIMER_b.mtimecmp\[1\],13.66
P_REG_FILE.SD_JERK_1\[2\],13.64
P_REG_FILE.SD_TOT_STEPS_2\[31\],13.64
P_REG_FILE.SD_TOT_STEPS_4\[27\],13.64
P_REG_FILE.UART_RX_RATE_DIV_1\[27\],13.64
_06839_,13.64
_09269_,13.64
_12981_,13.64
_13751_,13.64
_15959_,13.64
_17894_,13.64
_18693_,13.64
_21437_,13.64
_22533_,13.64
_24040_,13.64
_24304_,13.64
_24322_,13.64
_25924_,13.64
genblk11\[3\].SCG_b.clk_div\[7\],13.64
_24384_,13.63
pin_mux.PIN_8.irqres_reg1,13.625
P_REG_FILE.QEM_THRESH_3\[0\],13.62
_06654_,13.62
_06910_,13.62
_07286_,13.62
_09277_,13.62
_09661_,13.62
_11798_,13.62
_16997_,13.62
_17003_,13.62
_17663_,13.62
_18889_,13.62
_23748_,13.62
_27117_,13.62
_27290_,13.62
genblk6\[1\].PWM_b.mod_setpoint_r\[7\],13.62
genblk9\[1\].UART_b.max_rate_rx_r\[18\],13.62
_21801_,13.61
genblk13\[3\].QEM_b.latched_count\[0\],13.61
_03094_,13.605
_26177_,13.605
_06724_,13.6
_07957_,13.6
_08914_,13.6
_11121_,13.6
_12754_,13.6
_15476_,13.6
_19069_,13.6
_20844_,13.6
_22668_,13.6
_24547_,13.6
_23652_,13.59
_00531_,13.585
_23473_,13.585
net1985,13.585
P_REG_FILE.PWM_MOD_SETPOINT_2\[7\],13.58
P_REG_FILE.SD_JERK_4\[23\],13.58
P_REG_FILE.SD_TOT_STEPS_3\[31\],13.58
P_REG_FILE.UART_TX_RATE_DIV_2\[11\],13.58
_09828_,13.58
_13924_,13.58
_14263_,13.58
_15637_,13.58
_18049_,13.58
_19264_,13.58
_19413_,13.58
_20723_,13.58
_20849_,13.58
_21451_,13.58
_23424_,13.58
genblk7\[3\].TIMER_b.mtime\[1\],13.58
pin_mux.PIN_12.IN_last,13.58
_04934_,13.575
_14111_,13.575
genblk4\[1\].I2C_b.saved_mosi_data\[4\],13.565
P_REG_FILE.GPIO_MOD_22\[1\],13.56
P_REG_FILE.PWM_MOD_SETPOINT_2\[6\],13.56
_07365_,13.56
_07994_,13.56
_08821_,13.56
_10734_,13.56
_15136_,13.56
_15651_,13.56
_20318_,13.56
_20902_,13.56
_22395_,13.56
_24308_,13.56
_25670_,13.56
_26429_,13.56
genblk13\[1\].QEM_b.calib_motor_stopped,13.56
genblk13\[1\].QEM_b.latched_count\[28\],13.56
genblk13\[2\].QEM_b.calib_mode,13.56
pin_mux.PIN_6.IN_last,13.56
_16845_,13.555
_02342_,13.545
_05111_,13.545
_05181_,13.545
P_REG_FILE.QEM_I_CNT_3\[15\],13.54
_09501_,13.54
_10709_,13.54
_10866_,13.54
_11347_,13.54
_11990_,13.54
_11999_,13.54
_22247_,13.54
_23585_,13.54
_23858_,13.54
_24187_,13.54
_25378_,13.54
genblk4\[0\].I2C_b.saved_device_addr\[4\],13.54
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[4\],13.54
_09576_,13.525
P_REG_FILE.SD_TOT_STEPS_1\[12\],13.52
P_REG_FILE.UART_TX_RATE_DIV_4\[8\],13.52
_06016_,13.52
_08439_,13.52
_11490_,13.52
_14389_,13.52
_14864_,13.52
_15890_,13.52
_16953_,13.52
_19577_,13.52
_20287_,13.52
_20899_,13.52
_21822_,13.52
_26183_,13.52
genblk6\[3\].PWM_b.en,13.52
_15853_,13.515
_19558_,13.51
_26529_,13.51
_17573_,13.505
P_REG_FILE.QEM_THRESH_3\[17\],13.5
_06159_,13.5
_09306_,13.5
_10603_,13.5
_12673_,13.5
_14666_,13.5
_16192_,13.5
_16748_,13.5
_17326_,13.5
_17493_,13.5
_19436_,13.5
_19920_,13.5
_22562_,13.5
_22988_,13.5
_23538_,13.5
_24336_,13.5
_25319_,13.5
_26189_,13.5
_27112_,13.5
genblk13\[0\].QEM_b.latched_count\[19\],13.5
genblk7\[0\].TIMER_b.mtimecmp\[40\],13.5
net1961,13.5
_16869_,13.485
P_REG_FILE.TIM_THRESH_H_1\[25\],13.48
_06009_,13.48
_14237_,13.48
_18486_,13.48
_19827_,13.48
_21400_,13.48
_24089_,13.48
_25780_,13.48
genblk7\[3\].TIMER_b.mtimecmp\[16\],13.48
_01823_,13.465
net1962,13.465
P_REG_FILE.TIM_THRESH_L_1\[5\],13.46
_06497_,13.46
_06935_,13.46
_07309_,13.46
_07512_,13.46
_07663_,13.46
_09611_,13.46
_10094_,13.46
_14169_,13.46
_17790_,13.46
_18968_,13.46
_19414_,13.46
_19669_,13.46
_21227_,13.46
_22003_,13.46
_23032_,13.46
_23489_,13.46
_24256_,13.46
_24391_,13.46
_26001_,13.46
_26208_,13.46
_27203_,13.46
_17742_,13.45
P_REG_FILE.QEM_THRESH_3\[7\],13.44
P_REG_FILE.UART_TX_DATA_3\[5\],13.44
_14124_,13.44
_15557_,13.44
_21698_,13.44
_21763_,13.44
_25106_,13.44
_15028_,13.435
genblk6\[0\].PWM_b.wr_mod_setpoint_r1,13.425
genblk9\[2\].UART_b.txStart_r,13.425
P_REG_FILE.QEM_THRESH_3\[31\],13.42
P_REG_FILE.SD_JERK_4\[11\],13.42
P_REG_FILE.SD_JERK_DUR_3\[19\],13.42
P_REG_FILE.SD_TOT_STEPS_3\[20\],13.42
P_REG_FILE.SPI_CR_2\[0\],13.42
P_REG_FILE.TIM_THRESH_H_2\[22\],13.42
P_REG_FILE.TIM_THRESH_L_3\[19\],13.42
P_REG_FILE.UART_TX_RATE_DIV_3\[20\],13.42
_06039_,13.42
_10519_,13.42
_12129_,13.42
_13032_,13.42
_13765_,13.42
_16631_,13.42
_18040_,13.42
_26265_,13.42
_26404_,13.42
_27332_,13.42
genblk9\[0\].UART_b.generatorInst.rxCounter\[30\],13.42
genblk9\[3\].UART_b.txInst.data\[2\],13.42
_05017_,13.4
_07391_,13.4
_15956_,13.4
_19689_,13.4
_27242_,13.4
genblk11\[0\].SCG_b.step_timer\[7\],13.4
_08489_,13.385
genblk6\[3\].PWM_b.wr_en,13.385
P_REG_FILE.QEM_I_CNT_1\[8\],13.38
P_REG_FILE.QEM_THRESH_1\[7\],13.38
P_REG_FILE.SPI_TX_DATA_2\[5\],13.38
P_REG_FILE.UART_RX_RATE_DIV_1\[26\],13.38
P_REG_FILE.UART_RX_RATE_DIV_3\[26\],13.38
P_REG_FILE.UART_RX_RATE_DIV_3\[2\],13.38
_03638_,13.38
_06542_,13.38
_07269_,13.38
_08066_,13.38
_08128_,13.38
_12056_,13.38
_14347_,13.38
_17167_,13.38
_17285_,13.38
_17325_,13.38
_18018_,13.38
_20178_,13.38
_23164_,13.38
_23834_,13.38
_24184_,13.38
_24512_,13.38
_27161_,13.38
genblk13\[0\].QEM_b.latched_count\[18\],13.38
genblk13\[1\].QEM_b.latched_count\[19\],13.38
genblk4\[0\].I2C_b.bit_counter\[3\],13.38
genblk9\[3\].UART_b.wr_max_rate_tx,13.38
P_REG_FILE.SPI_CR_2\[28\],13.37
P_REG_FILE.gpio_intr_buf2\[21\],13.36
_02310_,13.36
_05090_,13.36
_13936_,13.36
_14157_,13.36
_20798_,13.36
_21859_,13.36
_22678_,13.36
_24069_,13.36
_25006_,13.36
_26071_,13.36
_27297_,13.36
genblk11\[1\].SCG_b.step_timer\[4\],13.36
genblk4\[0\].I2C_b.r1_wr_cr,13.36
_14254_,13.35
genblk6\[2\].PWM_b.wr_mod_setpoint_r1,13.345
P_REG_FILE.SD_JERK_DUR_4\[6\],13.34
P_REG_FILE.uart_rx_done_buf2\[3\],13.34
_01742_,13.34
_17686_,13.34
_18013_,13.34
_18542_,13.34
_19146_,13.34
_25580_,13.34
_26365_,13.34
genblk7\[0\].TIMER_b.mtimecmp\[36\],13.34
genblk9\[2\].UART_b.generatorInst.rxCounter\[26\],13.34
_12705_,13.335
_01638_,13.325
P_REG_FILE.UART_RX_RATE_DIV_4\[28\],13.32
P_REG_FILE.UART_TX_RATE_DIV_3\[16\],13.32
_01106_,13.32
_04165_,13.32
_13962_,13.32
_15742_,13.32
_17425_,13.32
_17553_,13.32
_19011_,13.32
_23194_,13.32
_25836_,13.32
_27012_,13.32
_02264_,13.3
_06871_,13.3
_09740_,13.3
_10426_,13.3
_14373_,13.3
_14974_,13.3
_16662_,13.3
_20820_,13.3
_22184_,13.3
_24793_,13.3
_26692_,13.3
genblk6\[1\].PWM_b.cd1.out\[23\],13.3
genblk6\[2\].PWM_b.mod_setpoint_r\[0\],13.3
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[2\],13.3
_04239_,13.285
_04655_,13.285
_04904_,13.285
P_REG_FILE.QEM_I_CNT_3\[17\],13.28
P_REG_FILE.QEM_THRESH_1\[25\],13.28
P_REG_FILE.TIM_THRESH_L_2\[12\],13.28
P_REG_FILE.UART_TX_RATE_DIV_3\[7\],13.28
_04847_,13.28
_10037_,13.28
_13575_,13.28
_17082_,13.28
_17339_,13.28
_19523_,13.28
_26012_,13.28
genblk6\[1\].PWM_b.mod_setpoint_r\[6\],13.28
P_REG_FILE.QEM_I_CNT_1\[23\],13.27
_04417_,13.265
_16661_,13.265
net1993,13.265
P_REG_FILE.PWM_MOD_SETPOINT_2\[4\],13.26
P_REG_FILE.SD_JERK_DUR_1\[19\],13.26
_05169_,13.26
_07971_,13.26
_08456_,13.26
_10007_,13.26
_11523_,13.26
_14330_,13.26
_15145_,13.26
_15198_,13.26
_18982_,13.26
_19616_,13.26
_19824_,13.26
_20182_,13.26
_20297_,13.26
_21587_,13.26
_21709_,13.26
_22225_,13.26
_24930_,13.26
_25563_,13.26
_25678_,13.26
_27327_,13.26
genblk11\[1\].SCG_b.step_accum\[13\],13.26
genblk13\[1\].QEM_b.latched_count\[13\],13.26
genblk13\[3\].QEM_b.latched_count\[18\],13.26
_09602_,13.255
_07350_,13.25
_04621_,13.245
_15023_,13.24
_19854_,13.24
_21760_,13.24
_24029_,13.24
_24983_,13.24
pin_mux.PIN_16.IRQRES,13.24
P_REG_FILE.QEM_I_CNT_1\[4\],13.23
P_REG_FILE.QEM_THRESH_1\[6\],13.22
_06002_,13.22
_06165_,13.22
_17403_,13.22
_19871_,13.22
_21837_,13.22
_22948_,13.22
_23292_,13.22
_24949_,13.22
_25411_,13.22
_25895_,13.22
_26882_,13.22
_26947_,13.22
P_REG_FILE.QEM_THRESH_2\[4\],13.2
P_REG_FILE.gpio_intr_buf2\[15\],13.2
_11369_,13.2
_17972_,13.2
_20176_,13.2
_20517_,13.2
_20559_,13.2
_21332_,13.2
_21964_,13.2
_23590_,13.2
_23722_,13.2
_25420_,13.2
_25955_,13.2
genblk6\[3\].PWM_b.wr_pwm_period_div_r2,13.2
P_REG_FILE.SD_JERK_3\[6\],13.19
_13036_,13.19
_22167_,13.19
_04989_,13.185
_05121_,13.185
_06950_,13.18
_09229_,13.18
_09426_,13.18
_17032_,13.18
_17800_,13.18
_18069_,13.18
_20752_,13.18
_20788_,13.18
_22902_,13.18
genblk13\[3\].QEM_b.calib_pos\[24\],13.18
genblk7\[2\].TIMER_b.mtimecmp\[50\],13.18
genblk9\[2\].UART_b.generatorInst.txCounter\[21\],13.18
_25257_,13.175
_00021_,13.165
_06648_,13.16
_09804_,13.16
_10501_,13.16
_11841_,13.16
_14162_,13.16
_16584_,13.16
_17560_,13.16
_18253_,13.16
_18266_,13.16
_18867_,13.16
_19158_,13.16
_19165_,13.16
_19372_,13.16
_21901_,13.16
genblk13\[0\].QEM_b.calib_pos\[11\],13.16
genblk13\[0\].QEM_b.calib_pos\[2\],13.16
genblk2\[1\].SPI_b.r_TX_Count\[2\],13.16
genblk7\[0\].TIMER_b.mtimecmp\[26\],13.16
genblk9\[0\].UART_b.txInst.data\[1\],13.16
_26743_,13.145
_08036_,13.14
_08970_,13.14
_09224_,13.14
_09923_,13.14
_13865_,13.14
_15861_,13.14
_18296_,13.14
_21754_,13.14
_22192_,13.14
_22233_,13.14
_22259_,13.14
_23666_,13.14
_23708_,13.14
_27103_,13.14
pin_mux.PIN_5.IN_last,13.14
_01577_,13.135
_06968_,13.13
_04686_,13.125
_04899_,13.125
_04916_,13.125
net1960,13.125
P_REG_FILE.QEM_THRESH_1\[3\],13.12
P_REG_FILE.SD_JERK_DUR_3\[12\],13.12
P_REG_FILE.SPI_CR_2\[26\],13.12
_07778_,13.12
_09206_,13.12
_12709_,13.12
_13260_,13.12
_13635_,13.12
_14360_,13.12
_19180_,13.12
_23840_,13.12
_24906_,13.12
_25992_,13.12
_26851_,13.12
genblk11\[1\].SCG_b.op_clk.div_cnt\[5\],13.12
genblk13\[0\].QEM_b.calib_pos\[9\],13.12
genblk6\[2\].PWM_b.cd1.out\[31\],13.12
genblk7\[1\].TIMER_b.mtimecmp\[60\],13.12
_12516_,13.11
P_REG_FILE.QEM_I_CNT_2\[18\],13.1
P_REG_FILE.QEM_I_CNT_3\[10\],13.1
P_REG_FILE.QEM_I_CNT_4\[29\],13.1
P_REG_FILE.SPI_TX_DATA_2\[12\],13.1
_09177_,13.1
_13397_,13.1
_15232_,13.1
_15372_,13.1
_18172_,13.1
_18436_,13.1
_21986_,13.1
_23818_,13.1
_24915_,13.1
_27237_,13.1
genblk13\[0\].QEM_b.calib_pos\[23\],13.1
genblk7\[3\].TIMER_b.wr_en_r2,13.1
pin_mux.PIN_22.IRQPOL,13.1
_00722_,13.085
_00867_,13.085
_01703_,13.085
_26147_,13.085
P_REG_FILE.QEM_I_CNT_2\[24\],13.08
_05608_,13.08
_09374_,13.08
_09678_,13.08
_10518_,13.08
_10739_,13.08
_22732_,13.08
_24710_,13.08
_25284_,13.08
_25767_,13.08
_27172_,13.08
genblk7\[2\].TIMER_b.mtimecmp\[31\],13.08
_08302_,13.06
_09391_,13.06
_09600_,13.06
_11591_,13.06
_17147_,13.06
_17259_,13.06
_17786_,13.06
_23466_,13.06
_24333_,13.06
_26176_,13.06
genblk11\[1\].SCG_b.step_accum\[2\],13.06
_11773_,13.055
_15391_,13.05
_00670_,13.045
_01658_,13.045
_04844_,13.045
P_REG_FILE.GPIO_SEL_13\[1\],13.04
P_REG_FILE.I2C_CR_1\[19\],13.04
P_REG_FILE.PWM_MOD_SETPOINT_3\[2\],13.04
P_REG_FILE.QEM_THRESH_1\[23\],13.04
P_REG_FILE.QEM_THRESH_3\[29\],13.04
P_REG_FILE.UART_RX_RATE_DIV_3\[19\],13.04
_06356_,13.04
_06603_,13.04
_06986_,13.04
_07096_,13.04
_08407_,13.04
_11586_,13.04
_12017_,13.04
_12529_,13.04
_12989_,13.04
_13433_,13.04
_14550_,13.04
_14733_,13.04
_17769_,13.04
_17962_,13.04
_18477_,13.04
_18848_,13.04
_19943_,13.04
_20228_,13.04
_21750_,13.04
_22585_,13.04
_22827_,13.04
_23080_,13.04
_23127_,13.04
_24727_,13.04
_24827_,13.04
_25404_,13.04
_25995_,13.04
_27106_,13.04
_27197_,13.04
genblk11\[2\].SCG_b.step_timer\[8\],13.04
genblk11\[3\].SCG_b.step_timer\[4\],13.04
genblk2\[1\].SPI_b.SPI_Master_Inst.r2_wr_cr,13.04
genblk7\[1\].TIMER_b.mtimecmp\[41\],13.04
genblk7\[2\].TIMER_b.mtimecmp\[7\],13.04
pin_mux.PIN_12.IRQPOL,13.04
P_REG_FILE.PWM_MOD_SETPOINT_2\[0\],13.02
P_REG_FILE.TIM_THRESH_L_1\[4\],13.02
_06348_,13.02
_12036_,13.02
_12655_,13.02
_21619_,13.02
_21690_,13.02
_21814_,13.02
_22660_,13.02
_26169_,13.02
_26468_,13.02
genblk13\[1\].QEM_b.latched_count\[6\],13.02
genblk4\[1\].I2C_b.r2_wr_mosi_data,13.02
_19507_,13.015
_24251_,13.015
_01675_,13.005
_04413_,13.005
_24006_,13.005
P_REG_FILE.SD_JERK_DUR_4\[23\],13
_06806_,13
_09014_,13
_09573_,13
_09721_,13
_11142_,13
_11571_,13
_11995_,13
_13155_,13
_14521_,13
_14828_,13
_19370_,13
_20833_,13
_20842_,13
_21677_,13
_25221_,13
_25523_,13
_25707_,13
_25943_,13
_26550_,13
_26853_,13
genblk9\[0\].UART_b.rxInst.bitIdx\[1\],13
pin_mux.PIN_15.IRQRES,13
pin_mux.PIN_21.irqres_reg1,13
_25709_,12.99
_04233_,12.985
genblk11\[0\].SCG_b.wr_stop,12.985
_03315_,12.98
_07592_,12.98
_14573_,12.98
_18192_,12.98
_20134_,12.98
_20903_,12.98
_04489_,12.965
_22621_,12.965
P_REG_FILE.QEM_I_CNT_3\[11\],12.96
P_REG_FILE.QEM_I_CNT_3\[25\],12.96
P_REG_FILE.SD_ACCEL_DUR_4\[1\],12.96
P_REG_FILE.UART_RX_RATE_DIV_4\[11\],12.96
P_REG_FILE.UART_TX_DATA_1\[1\],12.96
_08674_,12.96
_09653_,12.96
_09677_,12.96
_10699_,12.96
_11683_,12.96
_12130_,12.96
_12958_,12.96
_14178_,12.96
_15056_,12.96
_15167_,12.96
_15259_,12.96
_16355_,12.96
_16576_,12.96
_17816_,12.96
_18913_,12.96
_20062_,12.96
_20247_,12.96
_22766_,12.96
_24516_,12.96
_25436_,12.96
_26260_,12.96
_26398_,12.96
_26708_,12.96
P_REG_FILE.QEM_THRESH_3\[3\],12.94
P_REG_FILE.UART_TX_RATE_DIV_2\[12\],12.94
P_REG_FILE.UART_TX_RATE_DIV_3\[23\],12.94
_06447_,12.94
_14822_,12.94
_16197_,12.94
_23442_,12.94
_25081_,12.94
_25246_,12.94
_26193_,12.94
genblk13\[1\].QEM_b.latched_count\[5\],12.94
genblk9\[2\].UART_b.wr_max_rate_rx,12.935
_03312_,12.925
_04213_,12.925
net2046,12.925
P_REG_FILE.QEM_THRESH_4\[3\],12.92
P_REG_FILE.SPI_TX_DATA_2\[8\],12.92
_06023_,12.92
_08289_,12.92
_12430_,12.92
_14940_,12.92
_15484_,12.92
_15544_,12.92
_16649_,12.92
_19220_,12.92
_20816_,12.92
_22907_,12.92
_23066_,12.92
_24011_,12.92
_26545_,12.92
genblk6\[0\].PWM_b.cd1.out\[23\],12.92
_16125_,12.915
_26533_,12.91
_00713_,12.905
net1982,12.905
P_REG_FILE.PWM_PERIOD_DIV_2\[3\],12.9
_04843_,12.9
_06516_,12.9
_07003_,12.9
_07435_,12.9
_14600_,12.9
_15596_,12.9
_17270_,12.9
_17512_,12.9
_18461_,12.9
_26659_,12.9
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[5\],12.9
_03310_,12.885
_26654_,12.885
P_REG_FILE.QEM_I_CNT_3\[1\],12.88
P_REG_FILE.SD_ACCEL_DUR_1\[21\],12.88
_05930_,12.88
_07463_,12.88
_07533_,12.88
_07942_,12.88
_08020_,12.88
_09476_,12.88
_10216_,12.88
_10612_,12.88
_12776_,12.88
_13841_,12.88
_14351_,12.88
_15586_,12.88
_16391_,12.88
_20867_,12.88
_21096_,12.88
_24103_,12.88
_25641_,12.88
_26217_,12.88
_26831_,12.88
_27110_,12.88
genblk11\[1\].SCG_b.clk_div\[3\],12.88
_04857_,12.865
P_REG_FILE.QEM_THRESH_1\[17\],12.86
P_REG_FILE.SD_ACCEL_DUR_3\[13\],12.86
_00358_,12.86
_14720_,12.86
_18024_,12.86
_22356_,12.86
_25090_,12.86
_25313_,12.86
_25911_,12.86
io_in[23],12.86
_03221_,12.845
P_REG_FILE.uart_rx_done_buf2\[0\],12.84
_11665_,12.84
_14675_,12.84
_15127_,12.84
_15964_,12.84
_19569_,12.84
_21477_,12.84
_22055_,12.84
_22385_,12.84
_23738_,12.84
_26112_,12.84
_26866_,12.84
genblk7\[3\].TIMER_b.mtimecmp\[41\],12.84
genblk9\[1\].UART_b.max_rate_rx_r\[15\],12.84
_00096_,12.835
_00095_,12.825
P_REG_FILE.SD_TOT_STEPS_1\[16\],12.82
P_REG_FILE.SPI_CR_2\[13\],12.82
_12877_,12.82
_19884_,12.82
_25640_,12.82
_25800_,12.82
_00338_,12.805
_04214_,12.805
_07535_,12.8
_08578_,12.8
_10814_,12.8
_13144_,12.8
_15452_,12.8
_15784_,12.8
_18587_,12.8
_18673_,12.8
_18704_,12.8
_19176_,12.8
_21461_,12.8
_22334_,12.8
_24695_,12.8
_26495_,12.8
_26697_,12.8
genblk11\[3\].SCG_b.step_accum\[14\],12.8
genblk13\[2\].QEM_b.latched_count\[18\],12.8
genblk9\[0\].UART_b.data\[5\],12.8
pin_mux.PIN_3.IRQRES,12.8
net225,12.8
_00462_,12.795
_21674_,12.795
_03450_,12.785
_04061_,12.785
_04486_,12.785
P_REG_FILE.QEM_THRESH_2\[20\],12.78
P_REG_FILE.UART_RX_RATE_DIV_4\[22\],12.78
_06606_,12.78
_08840_,12.78
_16223_,12.78
_19608_,12.78
_21772_,12.78
genblk9\[3\].UART_b.txInst.data\[1\],12.78
_17471_,12.77
genblk9\[3\].UART_b.txStart_r,12.765
P_REG_FILE.GPIO_MOD_3\[1\],12.76
P_REG_FILE.GPIO_MOD_6\[1\],12.76
P_REG_FILE.SD_CR_3\[19\],12.76
P_REG_FILE.UART_RX_RATE_DIV_3\[31\],12.76
_06118_,12.76
_06523_,12.76
_07490_,12.76
_12020_,12.76
_14786_,12.76
_15076_,12.76
_15588_,12.76
_17069_,12.76
_17453_,12.76
_21519_,12.76
_24687_,12.76
_25193_,12.76
genblk13\[3\].QEM_b.calib_mode,12.76
genblk9\[0\].UART_b.txInst.data\[5\],12.76
pin_mux.PIN_10.out_mux.A,12.76
_01379_,12.745
_01704_,12.745
_04336_,12.745
P_REG_FILE.QEM_I_CNT_2\[21\],12.74
P_REG_FILE.SD_JERK_2\[14\],12.74
_11341_,12.74
_11528_,12.74
_13339_,12.74
_17616_,12.74
_20973_,12.74
_21482_,12.74
_23097_,12.74
_25355_,12.74
genblk7\[2\].TIMER_b.mtimecmp\[37\],12.74
_00717_,12.725
_02544_,12.725
_04617_,12.725
P_REG_FILE.I2C_MOSI_DATA_1\[6\],12.72
_07021_,12.72
_11790_,12.72
_11791_,12.72
_16331_,12.72
_16737_,12.72
_17498_,12.72
_17679_,12.72
_19211_,12.72
_21758_,12.72
_23228_,12.72
_23358_,12.72
_24146_,12.72
_25321_,12.72
_03724_,12.715
_16575_,12.71
_18733_,12.71
_04471_,12.705
_05164_,12.705
_05190_,12.705
P_REG_FILE.QEM_THRESH_1\[4\],12.7
P_REG_FILE.SD_ACCEL_DUR_1\[25\],12.7
P_REG_FILE.SD_JERK_4\[26\],12.7
P_REG_FILE.SD_JERK_DUR_1\[8\],12.7
P_REG_FILE.SD_JERK_DUR_4\[24\],12.7
_02385_,12.7
_06278_,12.7
_07042_,12.7
_07608_,12.7
_10312_,12.7
_10755_,12.7
_11924_,12.7
_12195_,12.7
_12380_,12.7
_12549_,12.7
_12592_,12.7
_13047_,12.7
_13207_,12.7
_14160_,12.7
_14451_,12.7
_15786_,12.7
_16613_,12.7
_17070_,12.7
_17251_,12.7
_17534_,12.7
_17933_,12.7
_21966_,12.7
_23496_,12.7
_25339_,12.7
_26868_,12.7
genblk13\[0\].QEM_b.latched_count\[26\],12.7
genblk13\[0\].QEM_b.latched_count\[30\],12.7
P_REG_FILE.qem_thresh_reached_buf2\[0\],12.68
_08014_,12.68
_09315_,12.68
_10893_,12.68
_17785_,12.68
_18120_,12.68
_19631_,12.68
_22223_,12.68
_23882_,12.68
_24043_,12.68
genblk11\[2\].SCG_b.wr_start_r2,12.68
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[9\],12.68
genblk9\[0\].UART_b.rxInst.bitIdx\[0\],12.68
genblk9\[1\].UART_b.rxInst.bitIdx\[1\],12.68
_11464_,12.67
_05633_,12.665
_05810_,12.665
P_REG_FILE.I2C_CR_2\[16\],12.66
P_REG_FILE.SPI_TX_DATA_2\[13\],12.66
_04927_,12.66
_06991_,12.66
_07251_,12.66
_13681_,12.66
_13729_,12.66
_14742_,12.66
_17659_,12.66
_19877_,12.66
_19882_,12.66
_20069_,12.66
_20644_,12.66
_21125_,12.66
_21893_,12.66
_25442_,12.66
_26523_,12.66
genblk11\[2\].SCG_b.wr_total_steps_r2,12.66
genblk11\[3\].SCG_b.step_timer\[5\],12.66
genblk13\[0\].QEM_b.calib_pos\[31\],12.66
genblk7\[2\].TIMER_b.mtimecmp\[21\],12.66
genblk9\[3\].UART_b.generatorInst.rxCounter\[2\],12.66
pin_mux.PIN_17.irqres_reg1,12.66
P_REG_FILE.GPIO_MOD_6\[0\],12.64
P_REG_FILE.QEM_THRESH_1\[5\],12.64
P_REG_FILE.SPI_CR_2\[18\],12.64
_06332_,12.64
_07359_,12.64
_13424_,12.64
_15256_,12.64
_18869_,12.64
_21547_,12.64
_22314_,12.64
_25314_,12.64
_25847_,12.64
genblk11\[2\].SCG_b.wr_stop_r2,12.64
genblk13\[3\].QEM_b.latched_count\[6\],12.64
_01116_,12.635
P_REG_FILE.UART_TX_DATA_4\[0\],12.62
_06184_,12.62
_08091_,12.62
_09812_,12.62
_11654_,12.62
_12523_,12.62
_12722_,12.62
_13770_,12.62
_16231_,12.62
_17353_,12.62
_17831_,12.62
_20633_,12.62
_21128_,12.62
_21960_,12.62
_23027_,12.62
_23342_,12.62
_25234_,12.62
_26179_,12.62
_26339_,12.62
genblk11\[3\].SCG_b.step_accum\[15\],12.62
genblk7\[3\].TIMER_b.mtimecmp\[27\],12.62
net194,12.62
_04074_,12.615
P_REG_FILE.SD_CR_2\[1\],12.6
P_REG_FILE.uart_rx_done_buf2\[1\],12.6
_20030_,12.6
_21580_,12.6
_27191_,12.6
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[8\],12.6
_05917_,12.585
genblk6\[3\].PWM_b.wr_mod_setpoint,12.585
P_REG_FILE.QEM_THRESH_4\[8\],12.58
P_REG_FILE.SD_JERK_DUR_2\[6\],12.58
P_REG_FILE.UART_RX_RATE_DIV_3\[18\],12.58
_08679_,12.58
_09695_,12.58
_10495_,12.58
_10516_,12.58
_10524_,12.58
_10526_,12.58
_12953_,12.58
_16895_,12.58
_17457_,12.58
_17772_,12.58
_18168_,12.58
_19363_,12.58
_19915_,12.58
_21007_,12.58
_22240_,12.58
_23004_,12.58
_23916_,12.58
_25080_,12.58
_26219_,12.58
_27200_,12.58
genblk13\[0\].QEM_b.count_thresh_reg\[18\],12.58
genblk13\[0\].QEM_b.latched_count\[3\],12.58
genblk7\[1\].TIMER_b.mtimecmp\[35\],12.58
genblk9\[1\].UART_b.rxInst.bitIdx\[0\],12.58
genblk9\[3\].UART_b.wr_cr_r1,12.58
_19315_,12.57
_11899_,12.565
P_REG_FILE.GPIO_SEL_21\[1\],12.56
P_REG_FILE.I2C_MOSI_DATA_1\[1\],12.56
_01114_,12.56
_01359_,12.56
_06458_,12.56
_08286_,12.56
_09050_,12.56
_09411_,12.56
_09470_,12.56
_12800_,12.56
_14256_,12.56
_15048_,12.56
_21595_,12.56
_23802_,12.56
genblk11\[0\].SCG_b.step_timer\[2\],12.56
genblk11\[1\].SCG_b.step_accum\[6\],12.56
genblk7\[0\].TIMER_b.mtimecmp\[39\],12.56
genblk9\[3\].UART_b.max_rate_rx_r\[23\],12.56
_20126_,12.555
_22047_,12.555
_01581_,12.545
_02361_,12.545
P_REG_FILE.GPIO_SEL_1\[0\],12.54
P_REG_FILE.SD_JERK_DUR_2\[3\],12.54
P_REG_FILE.SD_JERK_DUR_3\[13\],12.54
P_REG_FILE.SD_TOT_STEPS_3\[3\],12.54
P_REG_FILE.SPI_CR_1\[2\],12.54
P_REG_FILE.UART_TX_DATA_4\[1\],12.54
_06370_,12.54
_06437_,12.54
_06643_,12.54
_06750_,12.54
_07610_,12.54
_10446_,12.54
_11508_,12.54
_17770_,12.54
_17867_,12.54
_19072_,12.54
_19400_,12.54
_21124_,12.54
_24218_,12.54
_24802_,12.54
_25985_,12.54
_26400_,12.54
_26544_,12.54
genblk13\[0\].QEM_b.calib_pos\[22\],12.54
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[5\],12.54
genblk7\[0\].TIMER_b.mtimecmp\[28\],12.54
genblk7\[1\].TIMER_b.mtimecmp\[58\],12.54
_01104_,12.535
_16976_,12.53
_02010_,12.525
_16846_,12.525
_09579_,12.52
_10024_,12.52
_12142_,12.52
_14681_,12.52
_16156_,12.52
_17920_,12.52
_22333_,12.52
_23837_,12.52
_24926_,12.52
_27245_,12.52
genblk13\[1\].QEM_b.calib_pos\[5\],12.52
_18396_,12.51
_00699_,12.505
_02432_,12.505
_02515_,12.505
P_REG_FILE.SD_JERK_DUR_4\[28\],12.5
P_REG_FILE.SD_TOT_STEPS_3\[11\],12.5
P_REG_FILE.SPI_CR_1\[10\],12.5
P_REG_FILE.UART_RX_RATE_DIV_4\[26\],12.5
_01604_,12.5
_06450_,12.5
_09316_,12.5
_11077_,12.5
_11780_,12.5
_11802_,12.5
_13422_,12.5
_15972_,12.5
_17366_,12.5
_18157_,12.5
_21397_,12.5
_22076_,12.5
_23716_,12.5
_24764_,12.5
_25194_,12.5
_25521_,12.5
_25790_,12.5
net39,12.5
_02414_,12.495
_04269_,12.495
_03630_,12.48
_04557_,12.48
_06005_,12.48
_06802_,12.48
_08626_,12.48
_13699_,12.48
_17294_,12.48
_19316_,12.48
_20783_,12.48
_22761_,12.48
_23991_,12.48
_24886_,12.48
_25171_,12.48
_25429_,12.48
pin_mux.PIN_22.irqres_reg1,12.48
_04536_,12.465
_05607_,12.465
P_REG_FILE.PWM_MOD_SETPOINT_2\[5\],12.46
P_REG_FILE.QEM_I_CNT_3\[21\],12.46
P_REG_FILE.UART_TX_RATE_DIV_4\[19\],12.46
_05925_,12.46
_09647_,12.46
_12525_,12.46
_16785_,12.46
_17976_,12.46
_19325_,12.46
_19711_,12.46
_20239_,12.46
_21521_,12.46
_22437_,12.46
_25096_,12.46
_25672_,12.46
_25906_,12.46
_26485_,12.46
_26874_,12.46
genblk11\[0\].SCG_b.step_accum\[8\],12.46
genblk11\[2\].SCG_b.step_accum\[2\],12.46
genblk11\[3\].SCG_b.step_accum\[13\],12.46
genblk4\[1\].I2C_b.bit_counter\[6\],12.46
pin_mux.PIN_4.IRQRES,12.46
_04140_,12.445
P_REG_FILE.GPIO_SEL_4\[0\],12.44
_00354_,12.44
_01118_,12.44
_08873_,12.44
_09096_,12.44
_09643_,12.44
_12883_,12.44
_15537_,12.44
_18739_,12.44
_19029_,12.44
_22643_,12.44
genblk11\[1\].SCG_b.op_clk.div_cnt\[3\],12.44
genblk2\[0\].SPI_b.SPI_Master_Inst.r_Leading_Edge,12.44
_13269_,12.43
P_REG_FILE.GPIO_MOD_4\[1\],12.42
_06192_,12.42
_06808_,12.42
_11300_,12.42
_12127_,12.42
_12960_,12.42
_13918_,12.42
_14579_,12.42
_18592_,12.42
_18977_,12.42
_19161_,12.42
_19776_,12.42
_21463_,12.42
_22599_,12.42
_24660_,12.42
_25356_,12.42
_27176_,12.42
genblk11\[3\].SCG_b.step_timer\[1\],12.42
genblk6\[2\].PWM_b.wr_pwm_period_div_r1,12.42
_24335_,12.415
_08888_,12.41
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[1\],12.41
_01712_,12.405
_03230_,12.405
_03642_,12.405
_05307_,12.405
P_REG_FILE.I2C_CR_2\[29\],12.4
P_REG_FILE.PWM_PERIOD_DIV_4\[3\],12.4
_04877_,12.4
_05166_,12.4
_06693_,12.4
_13990_,12.4
_22000_,12.4
_23095_,12.4
_26136_,12.4
genblk13\[0\].QEM_b.thresh_wr_reg1,12.4
_03723_,12.395
_10297_,12.39
_09297_,12.38
_12461_,12.38
_12674_,12.38
_13717_,12.38
_19946_,12.38
_20330_,12.38
_21659_,12.38
_25258_,12.38
genblk13\[0\].QEM_b.calib_pos\[12\],12.38
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[3\],12.38
_05122_,12.365
_23817_,12.365
P_REG_FILE.I2C_MOSI_DATA_1\[2\],12.36
P_REG_FILE.QEM_I_CNT_4\[12\],12.36
P_REG_FILE.UART_TX_RATE_DIV_4\[23\],12.36
_07227_,12.36
_15830_,12.36
_16339_,12.36
_18006_,12.36
_21658_,12.36
genblk11\[3\].SCG_b.steps_left\[3\],12.36
genblk13\[2\].QEM_b.latched_count\[16\],12.36
genblk13\[3\].QEM_b.count_wr_reg2,12.36
P_REG_FILE.I2C_DEV_ADDR_2\[4\],12.34
P_REG_FILE.QEM_I_CNT_4\[30\],12.34
P_REG_FILE.SD_JERK_1\[21\],12.34
P_REG_FILE.UART_TX_RATE_DIV_4\[7\],12.34
_07568_,12.34
_08586_,12.34
_08631_,12.34
_09371_,12.34
_12367_,12.34
_13690_,12.34
_16916_,12.34
_17101_,12.34
_17277_,12.34
_19480_,12.34
_20156_,12.34
_20830_,12.34
_22564_,12.34
_24042_,12.34
_24842_,12.34
_25668_,12.34
_26280_,12.34
_26310_,12.34
genblk13\[1\].QEM_b.latched_count\[27\],12.34
genblk4\[1\].I2C_b.bit_counter\[5\],12.34
_03967_,12.335
P_REG_FILE.GPIO_SEL_6\[0\],12.32
P_REG_FILE.QEM_THRESH_4\[11\],12.32
_00457_,12.32
_08086_,12.32
_08300_,12.32
_16229_,12.32
_25779_,12.32
_26453_,12.32
_27335_,12.32
genblk2\[0\].SPI_b.r_CS_Inactive_Count\[1\],12.32
genblk9\[3\].UART_b.txInst.data\[0\],12.32
_22945_,12.31
_08854_,12.305
_04126_,12.3
_08219_,12.3
_08889_,12.3
_11101_,12.3
_15338_,12.3
_16183_,12.3
_17151_,12.3
_17673_,12.3
_18623_,12.3
_18748_,12.3
_24563_,12.3
_02431_,12.285
P_REG_FILE.QEM_THRESH_3\[20\],12.28
_06776_,12.28
_09764_,12.28
_12044_,12.28
_12735_,12.28
_14632_,12.28
_16887_,12.28
_20802_,12.28
_23117_,12.28
_27260_,12.28
genblk11\[3\].SCG_b.step_accum\[17\],12.28
genblk6\[0\].PWM_b.wr_mod_setpoint,12.28
pin_mux.PIN_17.IRQPOL,12.28
_06537_,12.27
_02538_,12.265
P_REG_FILE.SD_TOT_STEPS_4\[28\],12.26
_10162_,12.26
_13828_,12.26
_14913_,12.26
_15119_,12.26
_15697_,12.26
_17559_,12.26
_17651_,12.26
_19056_,12.26
_19288_,12.26
_21898_,12.26
_24009_,12.26
_25881_,12.26
_25998_,12.26
_27005_,12.26
_05191_,12.255
_01656_,12.245
P_REG_FILE.QEM_THRESH_4\[30\],12.24
P_REG_FILE.SD_JERK_DUR_1\[5\],12.24
_06786_,12.24
_08891_,12.24
_09617_,12.24
_11992_,12.24
_12700_,12.24
_13774_,12.24
_14752_,12.24
_15838_,12.24
_18692_,12.24
_20307_,12.24
_20608_,12.24
_23140_,12.24
_23665_,12.24
_23887_,12.24
_24012_,12.24
_26155_,12.24
_26252_,12.24
_26472_,12.24
_26531_,12.24
genblk6\[1\].PWM_b.mod_setpoint_r\[4\],12.24
genblk7\[3\].TIMER_b.mtimecmp\[11\],12.24
P_REG_FILE.UART_RX_RATE_DIV_3\[22\],12.22
_06740_,12.22
_07030_,12.22
_07423_,12.22
_09032_,12.22
_09079_,12.22
_17578_,12.22
_19273_,12.22
_20166_,12.22
_20183_,12.22
_20917_,12.22
_20936_,12.22
_22607_,12.22
_25572_,12.22
_25682_,12.22
_27301_,12.22
genblk11\[1\].SCG_b.clk_div\[4\],12.22
genblk13\[1\].QEM_b.latched_count\[7\],12.22
genblk6\[0\].PWM_b.en,12.22
genblk6\[1\].PWM_b.cd1.out\[31\],12.22
genblk9\[0\].UART_b.generatorInst.txCounter\[31\],12.22
genblk9\[3\].UART_b.max_rate_rx_r\[29\],12.22
_04138_,12.205
_04537_,12.205
genblk9\[0\].UART_b.txStart_r,12.205
P_REG_FILE.I2C_DEV_ADDR_1\[4\],12.2
P_REG_FILE.QEM_I_CNT_3\[9\],12.2
P_REG_FILE.QEM_THRESH_4\[12\],12.2
P_REG_FILE.UART_TX_RATE_DIV_3\[3\],12.2
_06046_,12.2
_08042_,12.2
_08098_,12.2
_08901_,12.2
_09344_,12.2
_09792_,12.2
_10623_,12.2
_12432_,12.2
_14353_,12.2
_17382_,12.2
_18665_,12.2
_21105_,12.2
_21212_,12.2
_21737_,12.2
_21971_,12.2
_22830_,12.2
_24020_,12.2
_24125_,12.2
_27097_,12.2
_27250_,12.2
genblk11\[1\].SCG_b.move_done,12.2
genblk4\[0\].I2C_b.clk_div\[7\],12.2
genblk9\[0\].UART_b.max_rate_rx_r\[17\],12.2
genblk9\[3\].UART_b.max_rate_tx_r\[15\],12.2
_15446_,12.19
P_REG_FILE.QEM_I_CNT_4\[11\],12.18
_05615_,12.18
_12226_,12.18
_14381_,12.18
_15530_,12.18
_23490_,12.18
_26198_,12.18
_27282_,12.18
_02354_,12.175
_05931_,12.17
_17716_,12.17
_00082_,12.165
_00528_,12.165
_01612_,12.165
_04141_,12.165
pin_mux.PIN_16.irqres_reg1,12.165
net1994,12.165
P_REG_FILE.SD_JERK_4\[22\],12.16
P_REG_FILE.TIM_THRESH_L_3\[4\],12.16
_09659_,12.16
_10042_,12.16
_10344_,12.16
_10509_,12.16
_10750_,12.16
_11606_,12.16
_11969_,12.16
_13238_,12.16
_14746_,12.16
_16176_,12.16
_17024_,12.16
_17500_,12.16
_20222_,12.16
_23070_,12.16
_23754_,12.16
_23890_,12.16
_24663_,12.16
_27254_,12.16
genblk9\[2\].UART_b.max_rate_tx_r\[20\],12.16
pin_mux.PIN_18.IRQPOL,12.16
genblk4\[0\].I2C_b.saved_mosi_data\[4\],12.145
P_REG_FILE.TIM_THRESH_H_1\[20\],12.14
_08494_,12.14
_11755_,12.14
_12797_,12.14
_13608_,12.14
_16959_,12.14
_18485_,12.14
_19136_,12.14
_19896_,12.14
_20402_,12.14
_20514_,12.14
_21266_,12.14
_22049_,12.14
genblk4\[0\].I2C_b.r2_wr_mosi_data,12.14
genblk9\[3\].UART_b.generatorInst.rxCounter\[7\],12.14
_02337_,12.135
_03601_,12.135
_05175_,12.135
_02540_,12.125
_04822_,12.125
_08589_,12.12
_09640_,12.12
_12274_,12.12
_13562_,12.12
_14374_,12.12
_14482_,12.12
_14640_,12.12
_14919_,12.12
_15882_,12.12
_16908_,12.12
_17359_,12.12
_18820_,12.12
_19822_,12.12
_20375_,12.12
_20876_,12.12
_21288_,12.12
_21328_,12.12
_21339_,12.12
_22101_,12.12
_23134_,12.12
_23301_,12.12
_24102_,12.12
_24203_,12.12
_25173_,12.12
_25255_,12.12
_25256_,12.12
_25450_,12.12
_26607_,12.12
_26918_,12.12
_27285_,12.12
genblk13\[1\].QEM_b.latched_count\[11\],12.12
genblk13\[3\].QEM_b.calib_pos\[0\],12.12
genblk9\[1\].UART_b.txInst.data\[1\],12.12
genblk9\[2\].UART_b.rxInst.inputSw\[1\],12.12
pin_mux.PIN_14.out_mux.A,12.12
_08469_,12.11
_14087_,12.11
_19888_,12.11
_06564_,12.1
_08261_,12.1
_08424_,12.1
_08716_,12.1
_09328_,12.1
_12718_,12.1
_14420_,12.1
_15072_,12.1
_17261_,12.1
_18371_,12.1
_18860_,12.1
_20703_,12.1
_21460_,12.1
_22603_,12.1
_23114_,12.1
_24342_,12.1
_25089_,12.1
_27284_,12.1
genblk13\[0\].QEM_b.latched_count\[20\],12.1
_07447_,12.09
_02049_,12.085
_04312_,12.085
P_REG_FILE.SD_JERK_2\[2\],12.08
P_REG_FILE.SD_JERK_DUR_3\[1\],12.08
_05989_,12.08
_06559_,12.08
_07262_,12.08
_07494_,12.08
_11662_,12.08
_12340_,12.08
_13229_,12.08
_13490_,12.08
_13581_,12.08
_14657_,12.08
_15114_,12.08
_15948_,12.08
_17112_,12.08
_17203_,12.08
_19626_,12.08
_20293_,12.08
_21783_,12.08
_22985_,12.08
_23297_,12.08
_24200_,12.08
_24334_,12.08
_25401_,12.08
_26245_,12.08
_26612_,12.08
_26870_,12.08
_27169_,12.08
genblk11\[2\].SCG_b.total_steps\[14\],12.08
genblk13\[0\].QEM_b.latched_count\[31\],12.08
genblk7\[1\].TIMER_b.mtimecmp\[20\],12.08
P_REG_FILE.UART_RX_RATE_DIV_3\[20\],12.06
_02423_,12.06
_08920_,12.06
_13204_,12.06
_16458_,12.06
_19212_,12.06
_19769_,12.06
_23822_,12.06
_25012_,12.06
_25273_,12.05
_04142_,12.045
P_REG_FILE.gpio_intr_buf2\[5\],12.04
_07119_,12.04
_09150_,12.04
_11666_,12.04
_11747_,12.04
_12640_,12.04
_13612_,12.04
_14732_,12.04
_15353_,12.04
_16692_,12.04
_17078_,12.04
_20257_,12.04
_21013_,12.04
_21222_,12.04
_21257_,12.04
_22365_,12.04
_23867_,12.04
_24434_,12.04
genblk4\[0\].I2C_b.saved_device_addr\[3\],12.04
net2027,12.04
genblk11\[1\].SCG_b.step_accum\[3\],12.03
P_REG_FILE.TIM_THRESH_H_3\[7\],12.02
P_REG_FILE.i2c_done_buf2\[0\],12.02
_00128_,12.02
_06951_,12.02
_12891_,12.02
_13951_,12.02
_16457_,12.02
_16850_,12.02
_16912_,12.02
_18717_,12.02
_19844_,12.02
_20326_,12.02
_24618_,12.02
_25446_,12.02
_26251_,12.02
genblk7\[0\].TIMER_b.mtimecmp\[6\],12.02
peripheral_rdata[0],12.02
peripheral_rdata[16],12.02
peripheral_rdata[17],12.02
peripheral_rdata[18],12.02
peripheral_rdata[19],12.02
peripheral_rdata[1],12.02
peripheral_rdata[20],12.02
peripheral_rdata[21],12.02
peripheral_rdata[22],12.02
peripheral_rdata[23],12.02
peripheral_rdata[24],12.02
peripheral_rdata[25],12.02
peripheral_rdata[2],12.02
peripheral_rdata[4],12.02
peripheral_rdata[5],12.02
peripheral_rdata[6],12.02
peripheral_rdata[9],12.02
peripheral_rvalid,12.02
pin_mux.PIN_13.IRQPOL,12.02
pin_mux.PIN_19.IN_last,12.02
timer_intr,12.02
_10590_,12.01
_01825_,12.005
_05140_,12.005
_05149_,12.005
P_REG_FILE.QEM_I_CNT_1\[11\],12
P_REG_FILE.gpio_intr_buf2\[20\],12
_04284_,12
_08451_,12
_08818_,12
_11878_,12
_14795_,12
_17519_,12
_19606_,12
_20113_,12
_20248_,12
_21407_,12
_24598_,12
_24997_,12
_25060_,12
_25181_,12
_26279_,12
_26919_,12
_27273_,12
genblk11\[0\].SCG_b.wr_stop_r2,12
pin_mux.PIN_19.IRQRES,12
net259,12
_04614_,11.985
_04911_,11.985
_04995_,11.985
_08189_,11.985
P_REG_FILE.PWM_MOD_SETPOINT_1\[2\],11.98
P_REG_FILE.QEM_I_CNT_2\[20\],11.98
P_REG_FILE.UART_TX_RATE_DIV_3\[13\],11.98
P_REG_FILE.UART_TX_RATE_DIV_3\[6\],11.98
_00329_,11.98
_01715_,11.98
_06942_,11.98
_07526_,11.98
_07737_,11.98
_08649_,11.98
_12796_,11.98
_12855_,11.98
_14775_,11.98
_17582_,11.98
_22370_,11.98
_22727_,11.98
_23502_,11.98
_24126_,11.98
_15408_,11.965
_06765_,11.96
_07373_,11.96
_09292_,11.96
_12472_,11.96
_18902_,11.96
_24990_,11.96
_25053_,11.96
_26547_,11.96
_26806_,11.96
genblk11\[3\].SCG_b.clk_div\[12\],11.96
P_REG_FILE.SD_JERK_DUR_3\[29\],11.95
_21916_,11.95
_00715_,11.945
P_REG_FILE.UART_TX_DATA_1\[0\],11.94
_00030_,11.94
_01716_,11.94
_02008_,11.94
_04251_,11.94
_06771_,11.94
_06948_,11.94
_10447_,11.94
_20245_,11.94
_21496_,11.94
_22967_,11.94
genblk13\[1\].QEM_b.calib_motor_stopped_reg,11.94
_07799_,11.92
_08012_,11.92
_12141_,11.92
_16595_,11.92
_18543_,11.92
_18782_,11.92
_19678_,11.92
_20342_,11.92
_20639_,11.92
_22475_,11.92
genblk9\[0\].UART_b.max_rate_rx_r\[19\],11.92
_02433_,11.915
_03720_,11.915
_05118_,11.905
P_REG_FILE.QEM_I_CNT_3\[4\],11.9
_09518_,11.9
_11805_,11.9
_14035_,11.9
_18350_,11.9
_20426_,11.9
_23234_,11.9
_23692_,11.9
genblk13\[3\].QEM_b.latched_count\[21\],11.9
_16610_,11.89
p_i_enable[51],11.89
_03889_,11.885
_16172_,11.885
net2006,11.885
P_REG_FILE.PWM_MOD_SETPOINT_1\[6\],11.88
P_REG_FILE.SPI_CR_2\[11\],11.88
P_REG_FILE.UART_TX_RATE_DIV_4\[16\],11.88
_07001_,11.88
_09221_,11.88
_13139_,11.88
_14328_,11.88
_14624_,11.88
_15019_,11.88
_16820_,11.88
_17791_,11.88
_18119_,11.88
_21000_,11.88
_21111_,11.88
_21574_,11.88
_21718_,11.88
_22222_,11.88
_22868_,11.88
_24000_,11.88
_24278_,11.88
_24895_,11.88
_25280_,11.88
_26695_,11.88
genblk11\[1\].SCG_b.clk_div\[8\],11.88
genblk11\[2\].SCG_b.wr_start,11.88
genblk13\[2\].QEM_b.latched_count\[20\],11.88
genblk4\[0\].I2C_b.r1_wr_mosi_data,11.88
genblk4\[0\].I2C_b.saved_mosi_data\[5\],11.88
_04329_,11.875
net2047,11.875
_18681_,11.87
_00186_,11.865
_04192_,11.865
P_REG_FILE.I2C_CR_2\[17\],11.86
P_REG_FILE.UART_TX_DATA_4\[6\],11.86
_06014_,11.86
_06413_,11.86
_20843_,11.86
_20970_,11.86
_24557_,11.86
_00593_,11.855
_16851_,11.855
_00363_,11.845
_02077_,11.845
P_REG_FILE.TIM_THRESH_L_2\[15\],11.84
P_REG_FILE.gpio_intr_buf2\[17\],11.84
_07725_,11.84
_10032_,11.84
_11105_,11.84
_11634_,11.84
_16893_,11.84
_18728_,11.84
_18967_,11.84
_19761_,11.84
_19786_,11.84
_19881_,11.84
_21792_,11.84
_22084_,11.84
genblk9\[0\].UART_b.max_rate_rx_r\[15\],11.84
_00337_,11.825
P_REG_FILE.SD_TOT_STEPS_4\[10\],11.82
P_REG_FILE.SD_TOT_STEPS_4\[18\],11.82
_06160_,11.82
_08062_,11.82
_09596_,11.82
_09656_,11.82
_12437_,11.82
_13464_,11.82
_15432_,11.82
_15444_,11.82
_18293_,11.82
_18857_,11.82
_21443_,11.82
_23820_,11.82
_24094_,11.82
_25379_,11.82
_26969_,11.82
_26985_,11.82
genblk11\[0\].SD_P.state\[1\],11.82
genblk9\[3\].UART_b.rxEn,11.82
pin_mux.PIN_3.irqres_reg1,11.82
_22215_,11.815
_13263_,11.81
P_REG_FILE.GPIO_MOD_12\[1\],11.8
P_REG_FILE.GPIO_MOD_9\[1\],11.8
P_REG_FILE.QEM_I_CNT_1\[13\],11.8
P_REG_FILE.SPI_CR_2\[31\],11.8
_07390_,11.8
_07754_,11.8
_08193_,11.8
_08845_,11.8
_19812_,11.8
_23635_,11.8
_26912_,11.8
genblk11\[3\].SCG_b.wr_total_steps_r2,11.8
genblk9\[3\].UART_b.max_rate_tx_r\[25\],11.8
_01824_,11.785
_05195_,11.785
genblk9\[2\].UART_b.txInst.start_1,11.785
P_REG_FILE.SPI_CR_2\[17\],11.78
_06188_,11.78
_06494_,11.78
_06949_,11.78
_07209_,11.78
_09991_,11.78
_12730_,11.78
_13292_,11.78
_14365_,11.78
_14372_,11.78
_14375_,11.78
_15110_,11.78
_15328_,11.78
_15465_,11.78
_15878_,11.78
_17451_,11.78
_17726_,11.78
_18541_,11.78
_18818_,11.78
_18976_,11.78
_19477_,11.78
_19632_,11.78
_22177_,11.78
_23659_,11.78
_24748_,11.78
_26199_,11.78
_26289_,11.78
_26761_,11.78
genblk11\[0\].SCG_b.step_timer\[4\],11.78
genblk13\[2\].QEM_b.calib_pos\[1\],11.78
genblk13\[2\].QEM_b.latched_count\[7\],11.78
genblk4\[0\].I2C_b.saved_mosi_data\[3\],11.78
genblk6\[1\].PWM_b.wr_pwm_period_div_r1,11.78
genblk7\[2\].TIMER_b.mtimecmp\[27\],11.78
genblk9\[3\].UART_b.txEn,11.78
pin_mux.PIN_5.out_mux.A,11.78
_21621_,11.77
P_REG_FILE.PWM_MOD_SETPOINT_2\[2\],11.76
_07199_,11.76
_08272_,11.76
_12865_,11.76
_17987_,11.76
_18363_,11.76
_20025_,11.76
_20979_,11.76
_21860_,11.76
_21978_,11.76
_22528_,11.76
_23885_,11.76
_25704_,11.76
genblk11\[3\].SCG_b.step_accum\[9\],11.76
genblk13\[0\].QEM_b.count_wr_reg1,11.76
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[8\],11.76
_00176_,11.745
_05089_,11.745
_05522_,11.745
P_REG_FILE.I2C_CR_2\[18\],11.74
P_REG_FILE.SPI_TX_DATA_1\[7\],11.74
_04563_,11.74
_06702_,11.74
_07000_,11.74
_08483_,11.74
_12814_,11.74
_12937_,11.74
_14563_,11.74
_14751_,11.74
_15329_,11.74
_15358_,11.74
_15685_,11.74
_16852_,11.74
_18010_,11.74
_18122_,11.74
_18918_,11.74
_19550_,11.74
_19842_,11.74
_23069_,11.74
_23092_,11.74
_23976_,11.74
_24368_,11.74
_24425_,11.74
_24470_,11.74
_25481_,11.74
_26667_,11.74
genblk7\[0\].TIMER_b.mtimecmp\[45\],11.74
genblk7\[1\].TIMER_b.mtimecmp\[53\],11.74
_04585_,11.735
_21894_,11.73
_00365_,11.725
_00631_,11.725
_06066_,11.725
P_REG_FILE.PWM_MOD_SETPOINT_1\[3\],11.72
_09572_,11.72
_13189_,11.72
_14378_,11.72
_14749_,11.72
_18101_,11.72
_18479_,11.72
_20325_,11.72
_22831_,11.72
_25003_,11.72
_25475_,11.72
_25676_,11.72
_27107_,11.72
_24628_,11.71
_00829_,11.705
_03126_,11.705
_03894_,11.705
_04509_,11.705
_04709_,11.705
_04763_,11.705
_08168_,11.705
_19978_,11.705
genblk4\[0\].I2C_b.i_wr_dev_addr,11.705
P_REG_FILE.UART_RX_RATE_DIV_3\[24\],11.7
_06429_,11.7
_06829_,11.7
_07089_,11.7
_08209_,11.7
_09654_,11.7
_12231_,11.7
_12564_,11.7
_12936_,11.7
_13245_,11.7
_15382_,11.7
_15480_,11.7
_15979_,11.7
_16278_,11.7
_16783_,11.7
_17120_,11.7
_21097_,11.7
_22148_,11.7
_22813_,11.7
_24551_,11.7
_25485_,11.7
_25975_,11.7
_26184_,11.7
_26224_,11.7
_26275_,11.7
_26911_,11.7
_27270_,11.7
genblk4\[1\].I2C_b.saved_mosi_data\[6\],11.7
genblk7\[3\].TIMER_b.mtimecmp\[20\],11.7
_12668_,11.695
_00003_,11.685
_01669_,11.685
_03730_,11.685
_11525_,11.68
_11753_,11.68
_14476_,11.68
_16282_,11.68
_19162_,11.68
_21320_,11.68
_26752_,11.68
_24142_,11.67
_01822_,11.665
_01892_,11.665
_02370_,11.665
P_REG_FILE.SD_TOT_STEPS_2\[19\],11.66
P_REG_FILE.TIM_THRESH_H_3\[4\],11.66
_06025_,11.66
_06725_,11.66
_07247_,11.66
_08657_,11.66
_09429_,11.66
_10015_,11.66
_10180_,11.66
_11045_,11.66
_11909_,11.66
_12440_,11.66
_12766_,11.66
_13688_,11.66
_14586_,11.66
_15196_,11.66
_15800_,11.66
_17001_,11.66
_17278_,11.66
_17738_,11.66
_17841_,11.66
_17845_,11.66
_18012_,11.66
_18389_,11.66
_18908_,11.66
_19088_,11.66
_19141_,11.66
_19151_,11.66
_19233_,11.66
_20339_,11.66
_21534_,11.66
_21689_,11.66
_22236_,11.66
_22661_,11.66
_23145_,11.66
_24228_,11.66
_26055_,11.66
genblk13\[3\].QEM_b.cr_wr_reg1,11.66
_06484_,11.64
_07027_,11.64
_09275_,11.64
_11960_,11.64
_13548_,11.64
_17617_,11.64
_18153_,11.64
_20232_,11.64
_22368_,11.64
genblk7\[1\].TIMER_b.mtimecmp\[11\],11.64
_01691_,11.625
_05244_,11.625
P_REG_FILE.QEM_I_CNT_1\[28\],11.62
P_REG_FILE.QEM_I_CNT_4\[10\],11.62
P_REG_FILE.SD_TOT_STEPS_2\[17\],11.62
P_REG_FILE.SD_TOT_STEPS_3\[24\],11.62
P_REG_FILE.UART_RX_RATE_DIV_3\[16\],11.62
_06366_,11.62
_06748_,11.62
_11009_,11.62
_13904_,11.62
_14073_,11.62
_14180_,11.62
_14796_,11.62
_15348_,11.62
_16281_,11.62
_16525_,11.62
_16724_,11.62
_17228_,11.62
_18884_,11.62
_18898_,11.62
_19617_,11.62
_21823_,11.62
_22261_,11.62
_23075_,11.62
_23078_,11.62
_25399_,11.62
genblk7\[0\].TIMER_b.mtimecmp\[20\],11.62
genblk7\[0\].TIMER_b.mtimecmp\[49\],11.62
net264,11.62
_11229_,11.605
_15733_,11.605
P_REG_FILE.QEM_THRESH_4\[16\],11.6
_01053_,11.6
_02170_,11.6
_06711_,11.6
_07401_,11.6
_09776_,11.6
_11555_,11.6
_12152_,11.6
_12399_,11.6
_12841_,11.6
_13689_,11.6
_14932_,11.6
_15840_,11.6
_17940_,11.6
_19015_,11.6
_20565_,11.6
_21503_,11.6
_25545_,11.6
_26253_,11.6
genblk4\[1\].I2C_b.clk_div\[13\],11.6
_11000_,11.595
_06042_,11.59
_01645_,11.585
_01650_,11.585
P_REG_FILE.TIM_THRESH_L_2\[24\],11.58
_01735_,11.58
_04565_,11.58
_07843_,11.58
_08223_,11.58
_09606_,11.58
_10506_,11.58
_11651_,11.58
_12087_,11.58
_12329_,11.58
_12726_,11.58
_13232_,11.58
_17650_,11.58
_18348_,11.58
_19984_,11.58
_20509_,11.58
_21017_,11.58
_21045_,11.58
_21082_,11.58
_21088_,11.58
_22336_,11.58
_22532_,11.58
_22717_,11.58
_23071_,11.58
_24920_,11.58
genblk11\[2\].SCG_b.step_accum\[7\],11.58
genblk9\[2\].UART_b.max_rate_rx_r\[17\],11.58
genblk9\[3\].UART_b.data\[0\],11.58
_03319_,11.575
_25797_,11.57
_02832_,11.565
_01609_,11.56
_08705_,11.56
_09125_,11.56
_15630_,11.56
_21632_,11.56
_22024_,11.56
_24407_,11.56
_24998_,11.56
_25169_,11.56
genblk7\[2\].TIMER_b.wr_en_r1,11.56
_01903_,11.545
_02857_,11.545
_01105_,11.54
_07740_,11.54
_07755_,11.54
_08279_,11.54
_08367_,11.54
_08693_,11.54
_09236_,11.54
_12977_,11.54
_13724_,11.54
_14228_,11.54
_14369_,11.54
_14392_,11.54
_15204_,11.54
_15737_,11.54
_15993_,11.54
_16800_,11.54
_17729_,11.54
_17756_,11.54
_18948_,11.54
_19281_,11.54
_20484_,11.54
_20671_,11.54
_22210_,11.54
_22305_,11.54
_22605_,11.54
_23546_,11.54
_23954_,11.54
_24221_,11.54
_24780_,11.54
genblk13\[2\].QEM_b.latched_count\[23\],11.54
genblk13\[3\].QEM_b.count_thresh_reg\[21\],11.54
genblk13\[3\].QEM_b.latched_count\[23\],11.54
genblk6\[2\].PWM_b.pg1.seq_cntr_0_d1,11.54
_04195_,11.535
_05226_,11.525
genblk4\[0\].I2C_b.i_wr_reg_addr,11.525
net2032,11.525
P_REG_FILE.PWM_MOD_SETPOINT_1\[5\],11.52
_07254_,11.52
_09231_,11.52
_09550_,11.52
_11650_,11.52
_13072_,11.52
_19391_,11.52
pin_mux.PIN_1.INTR,11.52
pin_mux.PIN_20.IN_last,11.52
_04202_,11.5
_07684_,11.5
_10400_,11.5
_12012_,11.5
_12050_,11.5
_13502_,11.5
_17655_,11.5
_19838_,11.5
_23357_,11.5
_24315_,11.5
_25005_,11.5
_27240_,11.5
genblk9\[0\].UART_b.generatorInst.rxCounter\[31\],11.5
_17944_,11.49
_00827_,11.485
_04211_,11.485
_05267_,11.485
P_REG_FILE.UART_TX_RATE_DIV_3\[11\],11.48
_03362_,11.48
_07920_,11.48
_08109_,11.48
_13023_,11.48
_15376_,11.48
_18850_,11.48
_21990_,11.48
io_in[22],11.48
_01101_,11.475
_22232_,11.475
P_REG_FILE.SD_ACCEL_DUR_2\[3\],11.46
P_REG_FILE.UART_RX_RATE_DIV_3\[10\],11.46
P_REG_FILE.UART_TX_DATA_3\[6\],11.46
P_REG_FILE.sd_done_buf2\[3\],11.46
_13143_,11.46
_16652_,11.46
_16974_,11.46
_19642_,11.46
_19726_,11.46
_21075_,11.46
_22228_,11.46
_22341_,11.46
_23126_,11.46
_24056_,11.46
_25095_,11.46
genblk11\[1\].SCG_b.step_accum\[4\],11.46
pin_mux.PIN_16.out_mux.A,11.46
_04498_,11.445
P_REG_FILE.QEM_I_CNT_3\[14\],11.44
_13279_,11.44
_14825_,11.44
_15049_,11.44
_15467_,11.44
_15988_,11.44
_22352_,11.44
_24597_,11.44
_26848_,11.44
_04972_,11.435
_08734_,11.43
_21833_,11.43
_22046_,11.43
_01083_,11.425
_02724_,11.425
_03728_,11.425
_04242_,11.425
_04943_,11.425
P_REG_FILE.PWM_MOD_SETPOINT_2\[1\],11.42
_06980_,11.42
_07630_,11.42
_07673_,11.42
_08030_,11.42
_08968_,11.42
_13381_,11.42
_16154_,11.42
_16246_,11.42
_17226_,11.42
_17883_,11.42
_17994_,11.42
_18052_,11.42
_18772_,11.42
_19113_,11.42
_19292_,11.42
_21561_,11.42
_22377_,11.42
_24204_,11.42
_24755_,11.42
_25028_,11.42
_25922_,11.42
_25967_,11.42
genblk6\[2\].PWM_b.cd1.out\[29\],11.42
genblk9\[3\].UART_b.generatorInst.txCounter\[31\],11.42
_00834_,11.415
_02531_,11.415
_09638_,11.415
_04311_,11.405
net2020,11.405
P_REG_FILE.UART_RX_RATE_DIV_3\[11\],11.4
P_REG_FILE.UART_TX_RATE_DIV_4\[28\],11.4
_06190_,11.4
_17865_,11.4
_20926_,11.4
_23207_,11.4
_24515_,11.4
_25961_,11.4
genblk9\[2\].UART_b.txInst.data\[4\],11.4
_00269_,11.395
_16005_,11.39
_06198_,11.38
_08602_,11.38
_10486_,11.38
_12628_,11.38
_15749_,11.38
_15815_,11.38
_20213_,11.38
_20224_,11.38
_22975_,11.38
_23105_,11.38
_23747_,11.38
_23779_,11.38
_24373_,11.38
_26602_,11.38
genblk11\[1\].SCG_b.wr_c_accel_dur_r2,11.38
_04208_,11.375
P_REG_FILE.UART_TX_RATE_DIV_4\[14\],11.37
_02585_,11.365
_05220_,11.365
_06833_,11.36
_06929_,11.36
_09415_,11.36
_15447_,11.36
_16793_,11.36
_17037_,11.36
_17586_,11.36
_17631_,11.36
_18708_,11.36
_20870_,11.36
_20972_,11.36
_21490_,11.36
_23188_,11.36
_25386_,11.36
_25941_,11.36
_25988_,11.36
_27227_,11.36
genblk11\[2\].SCG_b.c_accel_dur\[25\],11.36
genblk13\[1\].QEM_b.quadA_delayed,11.36
genblk6\[2\].PWM_b.mod_setpoint_r\[1\],11.36
_04775_,11.345
_07238_,11.34
_07770_,11.34
_08377_,11.34
_11245_,11.34
_11497_,11.34
_12707_,11.34
_14787_,11.34
_16352_,11.34
_21650_,11.34
_22082_,11.34
_22088_,11.34
_04118_,11.335
_26258_,11.33
_00841_,11.325
_03507_,11.325
P_REG_FILE.QEM_I_CNT_2\[8\],11.32
P_REG_FILE.SD_ACCEL_DUR_3\[12\],11.32
_07516_,11.32
_08441_,11.32
_08622_,11.32
_10077_,11.32
_10440_,11.32
_11729_,11.32
_12522_,11.32
_12824_,11.32
_13489_,11.32
_13532_,11.32
_14487_,11.32
_16022_,11.32
_16704_,11.32
_16844_,11.32
_16925_,11.32
_17346_,11.32
_17478_,11.32
_19650_,11.32
_19964_,11.32
_21119_,11.32
_22331_,11.32
_22630_,11.32
_22932_,11.32
_24577_,11.32
_24965_,11.32
_25920_,11.32
_26287_,11.32
_26894_,11.32
_27279_,11.32
genblk13\[2\].QEM_b.cr_wr_reg1,11.32
genblk4\[1\].I2C_b.post_state\[2\],11.32
genblk7\[1\].TIMER_b.mtimecmp\[54\],11.32
genblk7\[3\].TIMER_b.mtimecmp\[3\],11.32
pin_mux.PIN_15.IN_last,11.32
_02794_,11.305
_03566_,11.305
P_REG_FILE.I2C_MOSI_DATA_2\[1\],11.3
_06691_,11.3
_08458_,11.3
_08668_,11.3
_08999_,11.3
_15442_,11.3
_16066_,11.3
_18464_,11.3
_24219_,11.3
_26587_,11.3
_26690_,11.3
_26822_,11.3
genblk13\[1\].QEM_b.calib_pos\[1\],11.3
genblk4\[0\].I2C_b.saved_reg_addr\[1\],11.3
_07193_,11.29
_10530_,11.29
_00085_,11.285
_00526_,11.285
_04262_,11.285
_04839_,11.285
P_REG_FILE.I2C_MOSI_DATA_2\[6\],11.28
P_REG_FILE.SD_CR_3\[0\],11.28
P_REG_FILE.SPI_CR_2\[19\],11.28
_06346_,11.28
_09375_,11.28
_09599_,11.28
_11237_,11.28
_11246_,11.28
_12656_,11.28
_14385_,11.28
_14388_,11.28
_15055_,11.28
_16123_,11.28
_18574_,11.28
_19112_,11.28
_19967_,11.28
_20162_,11.28
_22190_,11.28
_23314_,11.28
_24643_,11.28
_25242_,11.28
_25426_,11.28
_26949_,11.28
_27025_,11.28
genblk11\[0\].SCG_b.step_accum\[11\],11.28
genblk6\[3\].PWM_b.mod_setpoint_r\[0\],11.28
net1964,11.28
_22106_,11.27
_00530_,11.265
_01064_,11.265
P_REG_FILE.SD_ACCEL_DUR_1\[5\],11.26
P_REG_FILE.UART_RX_RATE_DIV_3\[12\],11.26
_04804_,11.26
_06240_,11.26
_07130_,11.26
_09048_,11.26
_10328_,11.26
_10550_,11.26
_12666_,11.26
_15986_,11.26
_19181_,11.26
_26610_,11.26
_26721_,11.26
genblk9\[1\].UART_b.wr_data_r2,11.26
_00091_,11.245
_00174_,11.245
_01521_,11.245
_03107_,11.245
_03127_,11.245
_04473_,11.245
net2036,11.245
P_REG_FILE.GPIO_SEL_14\[0\],11.24
P_REG_FILE.SD_ACCEL_DUR_2\[2\],11.24
P_REG_FILE.SD_JERK_DUR_1\[4\],11.24
_07335_,11.24
_07445_,11.24
_08850_,11.24
_10723_,11.24
_10753_,11.24
_14383_,11.24
_14590_,11.24
_15366_,11.24
_16206_,11.24
_18033_,11.24
_19244_,11.24
_19843_,11.24
_20221_,11.24
_21083_,11.24
_21415_,11.24
_21732_,11.24
_22113_,11.24
_22140_,11.24
_22648_,11.24
_22778_,11.24
_22976_,11.24
_23444_,11.24
_24145_,11.24
_25338_,11.24
_25360_,11.24
_26653_,11.24
_26843_,11.24
_27000_,11.24
_27195_,11.24
_27275_,11.24
genblk7\[2\].TIMER_b.mtime\[9\],11.24
P_REG_FILE.SPI_CR_2\[9\],11.23
_15143_,11.23
_01033_,11.225
_04925_,11.225
_06616_,11.225
_02573_,11.22
_07205_,11.22
_07232_,11.22
_10378_,11.22
_15175_,11.22
_16643_,11.22
_16690_,11.22
_18993_,11.22
_19677_,11.22
_19748_,11.22
_19868_,11.22
_21568_,11.22
_21944_,11.22
_27136_,11.22
genblk11\[0\].SCG_b.step_timer\[5\],11.22
_01843_,11.205
_02426_,11.205
_04186_,11.205
_04334_,11.205
_04507_,11.205
_04790_,11.205
_05135_,11.205
P_REG_FILE.SD_JERK_DUR_1\[1\],11.2
P_REG_FILE.SD_JERK_DUR_2\[7\],11.2
P_REG_FILE.SD_TOT_STEPS_2\[29\],11.2
P_REG_FILE.TIM_THRESH_L_2\[18\],11.2
_02224_,11.2
_06026_,11.2
_06611_,11.2
_06617_,11.2
_07083_,11.2
_07362_,11.2
_07531_,11.2
_07830_,11.2
_08690_,11.2
_09311_,11.2
_10721_,11.2
_12023_,11.2
_12029_,11.2
_12060_,11.2
_13140_,11.2
_13268_,11.2
_13824_,11.2
_14156_,11.2
_14166_,11.2
_14191_,11.2
_14651_,11.2
_16543_,11.2
_17043_,11.2
_17465_,11.2
_17666_,11.2
_17899_,11.2
_17977_,11.2
_18091_,11.2
_18407_,11.2
_18454_,11.2
_19104_,11.2
_19533_,11.2
_19952_,11.2
_20058_,11.2
_20645_,11.2
_21023_,11.2
_21038_,11.2
_21167_,11.2
_21240_,11.2
_21515_,11.2
_23848_,11.2
_23947_,11.2
_25263_,11.2
_25304_,11.2
_25564_,11.2
_26306_,11.2
_26615_,11.2
_27207_,11.2
_27296_,11.2
genblk13\[3\].QEM_b.latched_count\[30\],11.2
genblk7\[2\].TIMER_b.mtimecmp\[45\],11.2
genblk7\[3\].TIMER_b.mtimecmp\[14\],11.2
genblk9\[2\].UART_b.txInst.data\[0\],11.2
pin_mux.PIN_9.IN_last,11.2
_10418_,11.18
_11244_,11.18
_12782_,11.18
_13600_,11.18
_13813_,11.18
_16042_,11.18
_17636_,11.18
_17753_,11.18
_18140_,11.18
_20812_,11.18
_22516_,11.18
_23936_,11.18
_25128_,11.18
_25371_,11.18
_25455_,11.18
_26081_,11.18
_26956_,11.18
genblk11\[0\].SCG_b.step_accum\[4\],11.18
genblk7\[3\].TIMER_b.mtimecmp\[37\],11.18
genblk7\[3\].TIMER_b.mtimecmp\[61\],11.18
pin_mux.PIN_22.out_mux.A,11.18
_01039_,11.175
_00525_,11.165
_04854_,11.165
P_REG_FILE.SD_JERK_DUR_1\[25\],11.16
P_REG_FILE.SD_JERK_DUR_1\[7\],11.16
P_REG_FILE.UART_TX_RATE_DIV_3\[10\],11.16
_06104_,11.16
_06430_,11.16
_06462_,11.16
_07991_,11.16
_09179_,11.16
_09431_,11.16
_09592_,11.16
_09671_,11.16
_10601_,11.16
_10901_,11.16
_12052_,11.16
_12086_,11.16
_12584_,11.16
_12627_,11.16
_12809_,11.16
_14354_,11.16
_14567_,11.16
_17589_,11.16
_17718_,11.16
_18263_,11.16
_20918_,11.16
_20984_,11.16
_22124_,11.16
_23615_,11.16
_26154_,11.16
_26212_,11.16
_26840_,11.16
_27321_,11.16
genblk7\[3\].TIMER_b.mtimecmp\[22\],11.16
_01207_,11.145
_03210_,11.145
_00355_,11.14
_02018_,11.14
_02494_,11.14
_02725_,11.14
_04244_,11.14
_07939_,11.14
_09766_,11.14
_09770_,11.14
_09774_,11.14
_11862_,11.14
_13474_,11.14
_14101_,11.14
_16896_,11.14
_19851_,11.14
_25918_,11.14
genblk13\[0\].QEM_b.thresh_wr_reg2,11.14
genblk13\[2\].QEM_b.latched_count\[17\],11.14
genblk9\[2\].UART_b.rxInst.bitIdx\[2\],11.14
_08303_,11.13
_00399_,11.125
_02409_,11.125
_06486_,11.12
_10283_,11.12
_10466_,11.12
_11188_,11.12
_12177_,11.12
_12381_,11.12
_12758_,11.12
_13668_,11.12
_14120_,11.12
_14598_,11.12
_15605_,11.12
_16651_,11.12
_17193_,11.12
_17751_,11.12
_18840_,11.12
_18986_,11.12
_19584_,11.12
_21513_,11.12
_22004_,11.12
_22380_,11.12
_22986_,11.12
_23057_,11.12
_23061_,11.12
_23398_,11.12
pin_mux.PIN_20.IRQPOL,11.12
net47,11.12
_01497_,11.1
_03204_,11.1
_04807_,11.1
_04965_,11.1
_09440_,11.1
_14426_,11.1
_16589_,11.1
_21446_,11.1
_23641_,11.1
_25652_,11.1
_26680_,11.1
peripheral_rdata[3],11.1
peripheral_rdata[7],11.1
_20635_,11.095
_15950_,11.09
_02407_,11.085
_04660_,11.085
_05150_,11.085
P_REG_FILE.GPIO_MOD_14\[1\],11.08
P_REG_FILE.UART_RX_RATE_DIV_3\[28\],11.08
_07399_,11.08
_07585_,11.08
_12337_,11.08
_13585_,11.08
_17184_,11.08
_22039_,11.08
_25949_,11.08
_27255_,11.08
_01518_,11.075
_16407_,11.075
_24055_,11.07
_00012_,11.065
_00554_,11.065
_00697_,11.065
_00917_,11.065
_02828_,11.065
_03551_,11.065
_04290_,11.065
_05158_,11.06
_13082_,11.06
_20065_,11.06
genblk6\[1\].PWM_b.cd1.out\[4\],11.06
p_i_enable[50],11.05
_03183_,11.045
_08998_,11.04
_09610_,11.04
_16915_,11.04
_19282_,11.04
_19686_,11.04
_22258_,11.04
_23877_,11.04
_25586_,11.04
_25883_,11.04
_27263_,11.04
genblk11\[3\].SCG_b.wr_start_r1,11.04
_04374_,11.025
_05294_,11.025
P_REG_FILE.QEM_THRESH_2\[1\],11.02
P_REG_FILE.QEM_THRESH_3\[25\],11.02
P_REG_FILE.SD_ACCEL_DUR_1\[3\],11.02
P_REG_FILE.UART_RX_RATE_DIV_4\[12\],11.02
_00630_,11.02
_01075_,11.02
_02511_,11.02
_02738_,11.02
_09409_,11.02
_15323_,11.02
_15622_,11.02
_16034_,11.02
_17601_,11.02
_18235_,11.02
_19425_,11.02
_23391_,11.02
_25277_,11.02
io_in[12],11.02
_17600_,11.01
_07034_,11
_07666_,11
_11232_,11
_13398_,11
_17264_,11
_17383_,11
_17466_,11
_19754_,11
_23072_,11
_23267_,11
_26515_,11
_26676_,11
_27248_,11
genblk11\[1\].SCG_b.wr_cr_r2,11
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[5\],11
pin_mux.PIN_4.out_mux.A,11
_00225_,10.985
_05139_,10.985
P_REG_FILE.UART_TX_RATE_DIV_3\[25\],10.98
_06457_,10.98
_13391_,10.98
_14997_,10.98
_16732_,10.98
_21643_,10.98
_23395_,10.98
pin_mux.PIN_8.IN_last,10.98
_05215_,10.965
_09493_,10.965
_19676_,10.965
P_REG_FILE.SD_JERK_2\[8\],10.96
P_REG_FILE.SD_JERK_DUR_2\[4\],10.96
P_REG_FILE.SD_TOT_STEPS_1\[27\],10.96
_08587_,10.96
_09158_,10.96
_10532_,10.96
_12599_,10.96
_14001_,10.96
_14396_,10.96
_18690_,10.96
_18774_,10.96
_19361_,10.96
_19460_,10.96
_19742_,10.96
_23540_,10.96
_24202_,10.96
_24309_,10.96
_24375_,10.96
_25000_,10.96
_26297_,10.96
_26830_,10.96
genblk11\[3\].SCG_b.op_clk.div_cnt\[14\],10.96
genblk9\[3\].UART_b.txInst.state\[2\],10.96
_04246_,10.955
_00376_,10.945
_05086_,10.945
P_REG_FILE.QEM_THRESH_1\[14\],10.94
_01496_,10.94
_04568_,10.94
_06920_,10.94
_18644_,10.94
_19806_,10.94
_21312_,10.94
_22023_,10.94
_24157_,10.94
_25938_,10.94
_13625_,10.93
_20031_,10.925
P_REG_FILE.UART_RX_RATE_DIV_4\[25\],10.92
P_REG_FILE.gpio_intr_buf2\[18\],10.92
_06006_,10.92
_06100_,10.92
_07467_,10.92
_08166_,10.92
_13063_,10.92
_17030_,10.92
_19289_,10.92
_20252_,10.92
_21707_,10.92
_22937_,10.92
genblk9\[0\].UART_b.max_rate_rx_r\[22\],10.92
net1957,10.92
_22863_,10.91
genblk7\[3\].TIMER_b.mtimecmp\[24\],10.91
_00103_,10.905
_02401_,10.905
_05386_,10.905
P_REG_FILE.UART_RX_RATE_DIV_4\[3\],10.9
P_REG_FILE.gpio_intr_buf2\[2\],10.9
_08024_,10.9
_09040_,10.9
_11869_,10.9
_13551_,10.9
_15478_,10.9
_17705_,10.9
_17721_,10.9
_17960_,10.9
_20584_,10.9
_21063_,10.9
_23826_,10.9
_25199_,10.9
_25393_,10.9
_26381_,10.9
_27276_,10.9
genblk11\[2\].SCG_b.clk_div\[4\],10.9
_02150_,10.885
_02721_,10.885
P_REG_FILE.UART_TX_DATA_3\[7\],10.88
_00647_,10.88
_08511_,10.88
_13017_,10.88
_13095_,10.88
_13407_,10.88
_14218_,10.88
_20915_,10.88
_21722_,10.88
_25529_,10.88
genblk13\[1\].QEM_b.calib_state\[2\],10.88
mem_access_err,10.88
reset_n,10.88
genblk9\[1\].UART_b.txInst.state\[2\],10.875
_23125_,10.87
_00682_,10.865
_00778_,10.865
_05920_,10.865
P_REG_FILE.TIM_THRESH_L_1\[1\],10.86
_06113_,10.86
_06410_,10.86
_07692_,10.86
_08997_,10.86
_09181_,10.86
_09717_,10.86
_11453_,10.86
_12462_,10.86
_12729_,10.86
_13242_,10.86
_13478_,10.86
_13547_,10.86
_16134_,10.86
_16772_,10.86
_18985_,10.86
_21224_,10.86
_21536_,10.86
_22174_,10.86
_23182_,10.86
_24135_,10.86
_24747_,10.86
_24837_,10.86
_25416_,10.86
_25823_,10.86
_25839_,10.86
_26239_,10.86
genblk13\[1\].QEM_b.latched_count\[21\],10.86
genblk7\[2\].TIMER_b.mtimecmp\[18\],10.86
genblk13\[2\].QEM_b.calib_state\[2\],10.85
_04941_,10.84
_07270_,10.84
_13785_,10.84
_14235_,10.84
_14247_,10.84
_15661_,10.84
_18798_,10.84
_20711_,10.84
_21756_,10.84
_21998_,10.84
_23362_,10.84
_25017_,10.84
_25902_,10.84
_26311_,10.84
_26928_,10.84
genblk11\[1\].SCG_b.step_accum\[19\],10.84
_00523_,10.835
_20323_,10.83
_00081_,10.825
_01394_,10.825
_04236_,10.825
_04491_,10.825
_04539_,10.825
net2029,10.825
net2043,10.825
P_REG_FILE.QEM_THRESH_4\[1\],10.82
P_REG_FILE.SD_JERK_4\[24\],10.82
P_REG_FILE.TIM_THRESH_H_1\[3\],10.82
_08954_,10.82
_09430_,10.82
_10301_,10.82
_11085_,10.82
_12183_,10.82
_12609_,10.82
_12786_,10.82
_13354_,10.82
_14568_,10.82
_17316_,10.82
_18391_,10.82
_19319_,10.82
_19417_,10.82
_19424_,10.82
_19446_,10.82
_21069_,10.82
_22294_,10.82
_22765_,10.82
_23725_,10.82
_24560_,10.82
_25734_,10.82
_27300_,10.82
genblk11\[0\].SCG_b.wr_start_r2,10.82
genblk13\[0\].QEM_b.calib_pos\[8\],10.82
genblk13\[0\].QEM_b.count_thresh_reg\[17\],10.82
genblk7\[0\].TIMER_b.mtimecmp\[11\],10.82
genblk7\[0\].TIMER_b.mtimecmp\[44\],10.82
genblk7\[1\].TIMER_b.mtimecmp\[21\],10.82
genblk7\[3\].TIMER_b.mtimecmp\[1\],10.82
genblk9\[3\].UART_b.rxInst.bitIdx\[1\],10.82
P_REG_FILE.QEM_THRESH_4\[14\],10.8
P_REG_FILE.SD_CR_4\[17\],10.8
_04243_,10.8
_06498_,10.8
_07774_,10.8
_10602_,10.8
_13114_,10.8
_14210_,10.8
_14758_,10.8
_15555_,10.8
_16871_,10.8
_16891_,10.8
_17134_,10.8
_17186_,10.8
_17533_,10.8
_17887_,10.8
_18412_,10.8
_20264_,10.8
_25347_,10.8
_26579_,10.8
io_oeb_no[11],10.8
io_out[7],10.8
_04205_,10.795
_01653_,10.785
_01676_,10.785
_02589_,10.785
P_REG_FILE.TIM_THRESH_H_3\[23\],10.78
_06105_,10.78
_06736_,10.78
_07718_,10.78
_08636_,10.78
_09625_,10.78
_09675_,10.78
_10520_,10.78
_10606_,10.78
_10745_,10.78
_11673_,10.78
_11764_,10.78
_12168_,10.78
_12999_,10.78
_14549_,10.78
_15513_,10.78
_15894_,10.78
_16874_,10.78
_16905_,10.78
_17095_,10.78
_17139_,10.78
_17155_,10.78
_17212_,10.78
_18400_,10.78
_18679_,10.78
_21049_,10.78
_21955_,10.78
_22344_,10.78
_22709_,10.78
_23104_,10.78
_23904_,10.78
_25073_,10.78
_26300_,10.78
_26536_,10.78
_27320_,10.78
genblk7\[0\].TIMER_b.mtimecmp\[37\],10.78
genblk9\[1\].UART_b.txInst.data\[0\],10.78
pin_mux.PIN_1.IRQRES,10.78
pin_mux.PIN_18.irqres_reg1,10.78
_00383_,10.765
_03473_,10.765
_03703_,10.765
_05603_,10.765
P_REG_FILE.I2C_MOSI_DATA_2\[2\],10.76
P_REG_FILE.TIM_THRESH_H_1\[29\],10.76
_00590_,10.76
_07742_,10.76
_12633_,10.76
_15112_,10.76
_18649_,10.76
_23482_,10.76
_24624_,10.76
_26129_,10.76
_26153_,10.76
_26570_,10.76
genblk11\[3\].SCG_b.step_timer\[2\],10.76
genblk7\[2\].TIMER_b.wr_mtimecmp_in_h_r2,10.76
_00591_,10.745
_00632_,10.745
_03014_,10.745
_04260_,10.745
P_REG_FILE.QEM_THRESH_1\[8\],10.74
P_REG_FILE.QEM_THRESH_2\[16\],10.74
P_REG_FILE.TIM_THRESH_H_1\[30\],10.74
_05927_,10.74
_06000_,10.74
_06768_,10.74
_06976_,10.74
_07210_,10.74
_07300_,10.74
_09029_,10.74
_09607_,10.74
_09838_,10.74
_09850_,10.74
_09985_,10.74
_10365_,10.74
_10523_,10.74
_10528_,10.74
_10604_,10.74
_10880_,10.74
_11843_,10.74
_12000_,10.74
_12961_,10.74
_13406_,10.74
_13743_,10.74
_14627_,10.74
_14895_,10.74
_15538_,10.74
_15577_,10.74
_15627_,10.74
_16823_,10.74
_16870_,10.74
_16907_,10.74
_17447_,10.74
_17545_,10.74
_18229_,10.74
_18825_,10.74
_18983_,10.74
_19050_,10.74
_19347_,10.74
_19535_,10.74
_19555_,10.74
_20875_,10.74
_21040_,10.74
_21135_,10.74
_21672_,10.74
_21826_,10.74
_22062_,10.74
_22453_,10.74
_23623_,10.74
_23900_,10.74
_24576_,10.74
_24932_,10.74
_24968_,10.74
_25285_,10.74
_26713_,10.74
genblk11\[0\].SCG_b.wr_total_steps_r1,10.74
genblk13\[0\].QEM_b.calib_pos\[3\],10.74
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[1\],10.74
genblk6\[2\].PWM_b.wr_pwm_period_div_r2,10.74
genblk9\[2\].UART_b.wr_max_rate_tx_r1,10.74
_18394_,10.73
_04662_,10.725
_26366_,10.725
P_REG_FILE.TIM_THRESH_H_1\[15\],10.72
_04248_,10.72
_10026_,10.72
_10057_,10.72
_10984_,10.72
_14685_,10.72
_15500_,10.72
_16515_,10.72
_17902_,10.72
_18061_,10.72
_18868_,10.72
_21232_,10.72
_22581_,10.72
_23260_,10.72
_24330_,10.72
_24953_,10.72
_25686_,10.72
_25689_,10.72
_25942_,10.72
_26262_,10.72
_26772_,10.72
_27153_,10.72
genblk13\[2\].QEM_b.latched_count\[19\],10.72
_01739_,10.715
_01833_,10.705
_02291_,10.705
_02435_,10.705
_04551_,10.705
_04766_,10.705
_04912_,10.705
_01993_,10.7
_06189_,10.7
_07382_,10.7
_08932_,10.7
_09736_,10.7
_09781_,10.7
_10054_,10.7
_12832_,10.7
_14614_,10.7
_16007_,10.7
_17220_,10.7
_17795_,10.7
_18043_,10.7
_18306_,10.7
_19364_,10.7
_20522_,10.7
_20873_,10.7
_21089_,10.7
_21841_,10.7
_22221_,10.7
_23073_,10.7
_23433_,10.7
_23648_,10.7
_24008_,10.7
_24313_,10.7
_25271_,10.7
genblk7\[2\].TIMER_b.mtimecmp\[4\],10.7
genblk7\[3\].TIMER_b.mtimecmp\[28\],10.7
_03317_,10.695
_03776_,10.685
_07950_,10.68
_11281_,10.68
_16573_,10.68
_17133_,10.68
_18807_,10.68
_19497_,10.68
_25301_,10.68
_04240_,10.665
_04787_,10.665
P_REG_FILE.UART_TX_RATE_DIV_4\[24\],10.66
_05973_,10.66
_06685_,10.66
_07045_,10.66
_07325_,10.66
_07781_,10.66
_08372_,10.66
_09591_,10.66
_09870_,10.66
_10484_,10.66
_12131_,10.66
_12605_,10.66
_12988_,10.66
_13700_,10.66
_14750_,10.66
_16217_,10.66
_18046_,10.66
_19177_,10.66
_19727_,10.66
_20045_,10.66
_20266_,10.66
_21711_,10.66
_21768_,10.66
_22105_,10.66
_23525_,10.66
_24402_,10.66
_26509_,10.66
_26727_,10.66
genblk7\[2\].TIMER_b.mtimecmp\[16\],10.66
_01113_,10.64
_06150_,10.64
_07949_,10.64
_08281_,10.64
_08910_,10.64
_09304_,10.64
_09521_,10.64
_12140_,10.64
_12143_,10.64
_17411_,10.64
_18096_,10.64
_22802_,10.64
_24175_,10.64
pin_mux.PIN_24.IN_last,10.64
_10847_,10.63
_14765_,10.63
_00614_,10.625
_04570_,10.625
P_REG_FILE.I2C_REG_ADDR_2\[0\],10.62
P_REG_FILE.SD_CR_4\[0\],10.62
_03653_,10.62
_06380_,10.62
_06622_,10.62
_07246_,10.62
_08308_,10.62
_09622_,10.62
_10172_,10.62
_12345_,10.62
_14096_,10.62
_14288_,10.62
_14547_,10.62
_14634_,10.62
_14739_,10.62
_15079_,10.62
_17349_,10.62
_19379_,10.62
_20494_,10.62
_20861_,10.62
_21189_,10.62
_21317_,10.62
_21652_,10.62
_21806_,10.62
_23413_,10.62
_25349_,10.62
_26705_,10.62
_27096_,10.62
genblk9\[0\].UART_b.txInst.data\[2\],10.62
pin_mux.PIN_22.irqres_reg2,10.62
_01117_,10.605
_04221_,10.605
_04663_,10.605
_05033_,10.605
_05224_,10.605
_05606_,10.605
_05777_,10.605
_07629_,10.605
net2013,10.605
net2058,10.605
_02834_,10.6
_08880_,10.6
_09214_,10.6
_12004_,10.6
_12629_,10.6
_13583_,10.6
_13744_,10.6
_17660_,10.6
_18288_,10.6
_19688_,10.6
_20080_,10.6
_22736_,10.6
_25495_,10.6
genblk11\[0\].SCG_b.op_clk.div_cnt\[14\],10.6
genblk13\[1\].QEM_b.latched_count\[23\],10.6
_22583_,10.595
_02836_,10.585
_07148_,10.58
_10648_,10.58
_15977_,10.58
_16977_,10.58
_17687_,10.58
_17736_,10.58
_17798_,10.58
_21583_,10.58
_21929_,10.58
_23972_,10.58
_24975_,10.58
_25164_,10.58
_25527_,10.58
_26537_,10.58
_27101_,10.58
net202,10.58
_01485_,10.575
_02196_,10.575
_02661_,10.575
_20649_,10.575
_03856_,10.565
_04079_,10.565
_04909_,10.565
_05072_,10.565
_06164_,10.565
genblk4\[1\].I2C_b.saved_device_addr\[2\],10.565
P_REG_FILE.UART_RX_RATE_DIV_2\[4\],10.56
P_REG_FILE.UART_RX_RATE_DIV_4\[17\],10.56
_06866_,10.56
_07874_,10.56
_08048_,10.56
_09325_,10.56
_12848_,10.56
_14528_,10.56
_16057_,10.56
_16710_,10.56
_17021_,10.56
_17357_,10.56
io_in[21],10.56
_20061_,10.55
_05997_,10.54
_11853_,10.54
_12478_,10.54
_16673_,10.54
_18004_,10.54
_20043_,10.54
_20954_,10.54
_22463_,10.54
_23686_,10.54
_25872_,10.54
genblk13\[0\].QEM_b.calib_state\[1\],10.54
genblk9\[3\].UART_b.generatorInst.txCounter\[6\],10.54
pin_mux.PIN_17.out_mux.A,10.54
net109,10.54
_01238_,10.535
_02422_,10.535
_22026_,10.53
genblk11\[1\].SD_P.state\[0\],10.53
_01661_,10.525
_01714_,10.525
P_REG_FILE.PWM_PERIOD_DIV_3\[3\],10.52
P_REG_FILE.UART_TX_RATE_DIV_3\[15\],10.52
_07916_,10.52
_12334_,10.52
_12889_,10.52
_15579_,10.52
_15769_,10.52
genblk13\[3\].QEM_b.latched_count\[10\],10.52
P_REG_FILE.QEM_I_CNT_3\[8\],10.5
_06085_,10.5
_11894_,10.5
_11947_,10.5
_12102_,10.5
_12276_,10.5
_12868_,10.5
_13640_,10.5
_14118_,10.5
_14671_,10.5
_14679_,10.5
_17692_,10.5
_20112_,10.5
_21388_,10.5
_22208_,10.5
_22739_,10.5
_23528_,10.5
_23529_,10.5
_24133_,10.5
_25241_,10.5
_25470_,10.5
_25655_,10.5
_27135_,10.5
genblk11\[3\].SCG_b.step_accum\[12\],10.5
genblk4\[0\].I2C_b.r2_wr_reg_addr,10.5
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[1\],10.5
genblk9\[3\].UART_b.max_rate_rx_r\[22\],10.5
_08038_,10.495
_25657_,10.49
_01051_,10.485
_03385_,10.485
_13595_,10.485
_16001_,10.485
net2001,10.485
_06914_,10.48
_16378_,10.48
_19655_,10.48
_20087_,10.48
_24602_,10.48
genblk9\[3\].UART_b.txInst.data\[7\],10.48
_00563_,10.465
_04245_,10.465
_04249_,10.465
_05031_,10.465
_09507_,10.46
_09560_,10.46
_09920_,10.46
_11422_,10.46
_12606_,10.46
_16712_,10.46
_17682_,10.46
_19021_,10.46
_20073_,10.46
_22074_,10.46
_22097_,10.46
_23814_,10.46
_25372_,10.46
genblk6\[0\].PWM_b.mod_setpoint_r\[4\],10.46
_00468_,10.455
peripheral_wdata[3],10.45
_01648_,10.445
P_REG_FILE.PWM_PERIOD_DIV_3\[6\],10.44
P_REG_FILE.QEM_THRESH_1\[30\],10.44
_06811_,10.44
_10219_,10.44
_11031_,10.44
_12680_,10.44
_14194_,10.44
_15402_,10.44
_16227_,10.44
_18929_,10.44
_23278_,10.44
_25264_,10.44
genblk7\[2\].TIMER_b.mtimecmp\[11\],10.44
genblk7\[3\].TIMER_b.mtimecmp\[4\],10.44
genblk9\[2\].UART_b.txInst.data\[3\],10.44
_12557_,10.435
_12890_,10.43
_08097_,10.42
_08398_,10.42
_12071_,10.42
_18617_,10.42
_18664_,10.42
_19909_,10.42
_20290_,10.42
_22216_,10.42
_23696_,10.42
_24899_,10.42
_26141_,10.42
_27198_,10.42
genblk11\[1\].SCG_b.wr_total_steps_r2,10.42
genblk11\[3\].SCG_b.was_busy,10.42
genblk13\[2\].QEM_b.latched_count\[4\],10.42
net1946,10.42
_00474_,10.415
_00600_,10.415
_01234_,10.405
_02946_,10.405
_05248_,10.405
genblk9\[1\].UART_b.txInst.start_1,10.405
P_REG_FILE.QEM_I_CNT_2\[0\],10.4
P_REG_FILE.SD_ACCEL_DUR_1\[16\],10.4
_00185_,10.4
_04625_,10.4
_07728_,10.4
_08117_,10.4
_08928_,10.4
_12429_,10.4
_13005_,10.4
_14371_,10.4
_15832_,10.4
_17428_,10.4
_19329_,10.4
_20352_,10.4
_20550_,10.4
_20600_,10.4
_21995_,10.4
_22194_,10.4
_22213_,10.4
_22958_,10.4
_23634_,10.4
_23979_,10.4
_24431_,10.4
_24449_,10.4
genblk13\[3\].QEM_b.latched_count\[8\],10.4
genblk6\[1\].PWM_b.wr_mod_setpoint,10.4
genblk6\[3\].PWM_b.pwm_period_div_r\[6\],10.4
genblk7\[2\].TIMER_b.mtimecmp\[20\],10.4
genblk7\[3\].TIMER_b.mtimecmp\[8\],10.4
_04278_,10.385
_06644_,10.38
_08099_,10.38
_12394_,10.38
_14039_,10.38
_15833_,10.38
_17165_,10.38
_18037_,10.38
_18842_,10.38
_20109_,10.38
_21852_,10.38
_22754_,10.38
_24508_,10.38
_01289_,10.375
_11706_,10.375
_00331_,10.365
_03387_,10.365
net1947,10.365
net1989,10.365
_00260_,10.36
_04120_,10.36
_04819_,10.36
_06478_,10.36
_07820_,10.36
_07960_,10.36
_08898_,10.36
_09310_,10.36
_09893_,10.36
_11198_,10.36
_11991_,10.36
_14188_,10.36
_14544_,10.36
_15652_,10.36
_16574_,10.36
_18915_,10.36
_19111_,10.36
_19439_,10.36
_20164_,10.36
_20919_,10.36
_21139_,10.36
_21148_,10.36
_21234_,10.36
_22421_,10.36
_25123_,10.36
_26323_,10.36
_27322_,10.36
genblk11\[2\].SCG_b.step_timer\[5\],10.36
genblk7\[0\].TIMER_b.mtimecmp\[18\],10.36
genblk7\[1\].TIMER_b.mtimecmp\[25\],10.36
pin_mux.PIN_16.IN_last,10.36
_15042_,10.35
_02827_,10.345
P_REG_FILE.QEM_I_CNT_1\[19\],10.34
P_REG_FILE.QEM_I_CNT_2\[22\],10.34
_08039_,10.34
_08632_,10.34
_08670_,10.34
_09949_,10.34
_11352_,10.34
_12913_,10.34
_15120_,10.34
_15362_,10.34
_16213_,10.34
_16292_,10.34
_16884_,10.34
_17141_,10.34
_17492_,10.34
_21508_,10.34
_23012_,10.34
_23154_,10.34
_27252_,10.34
io_oeb_no[20],10.34
io_out[16],10.34
_26996_,10.335
_09280_,10.33
_03000_,10.325
_04160_,10.325
_04488_,10.325
_04540_,10.325
_04879_,10.325
P_REG_FILE.TIM_THRESH_L_2\[2\],10.32
_06975_,10.32
_08899_,10.32
_09193_,10.32
_09261_,10.32
_09386_,10.32
_09588_,10.32
_10908_,10.32
_11267_,10.32
_11438_,10.32
_11559_,10.32
_13251_,10.32
_14029_,10.32
_16508_,10.32
_16636_,10.32
_16755_,10.32
_16898_,10.32
_17494_,10.32
_17750_,10.32
_19468_,10.32
_21133_,10.32
_21156_,10.32
_21849_,10.32
_21857_,10.32
_23052_,10.32
_23257_,10.32
_23430_,10.32
_24800_,10.32
_25354_,10.32
_25553_,10.32
_25743_,10.32
_27081_,10.32
_27220_,10.32
genblk9\[2\].UART_b.max_rate_rx_r\[19\],10.32
net1935,10.32
net1936,10.32
net1937,10.32
net1938,10.32
net1939,10.32
net1940,10.32
net1941,10.32
net1942,10.32
net1943,10.32
net1944,10.32
net1945,10.32
net1934,10.32
_00460_,10.305
_05053_,10.305
_05185_,10.305
_05384_,10.305
_00370_,10.3
_03683_,10.3
_05752_,10.3
_06686_,10.3
_06946_,10.3
_13493_,10.3
_16053_,10.3
_16798_,10.3
_17610_,10.3
_18927_,10.3
_20286_,10.3
_24363_,10.3
_24742_,10.3
mem_err_int,10.29
_00023_,10.285
_01492_,10.285
_01828_,10.285
_02941_,10.285
_04270_,10.285
_04514_,10.285
_05219_,10.285
P_REG_FILE.QEM_I_CNT_3\[24\],10.28
P_REG_FILE.SD_JERK_DUR_3\[5\],10.28
P_REG_FILE.SD_TOT_STEPS_3\[12\],10.28
P_REG_FILE.TIM_THRESH_H_1\[21\],10.28
P_REG_FILE.TIM_THRESH_H_3\[25\],10.28
_06205_,10.28
_06632_,10.28
_06657_,10.28
_06918_,10.28
_07412_,10.28
_07457_,10.28
_07756_,10.28
_07944_,10.28
_08267_,10.28
_08428_,10.28
_08638_,10.28
_09219_,10.28
_09351_,10.28
_09691_,10.28
_10443_,10.28
_11090_,10.28
_11302_,10.28
_12912_,10.28
_13427_,10.28
_13812_,10.28
_15090_,10.28
_15194_,10.28
_16784_,10.28
_16817_,10.28
_17149_,10.28
_18137_,10.28
_18305_,10.28
_18624_,10.28
_18853_,10.28
_18946_,10.28
_19559_,10.28
_20096_,10.28
_20553_,10.28
_21382_,10.28
_21581_,10.28
_22224_,10.28
_22317_,10.28
_22940_,10.28
_23990_,10.28
_25905_,10.28
_26413_,10.28
_27119_,10.28
genblk13\[3\].QEM_b.latched_count\[7\],10.28
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_DV,10.28
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[8\],10.28
genblk7\[3\].TIMER_b.mtimecmp\[63\],10.28
genblk9\[0\].UART_b.wr_data_r2,10.28
pin_mux.PIN_18.IN_last,10.28
_01357_,10.265
_05055_,10.265
_03123_,10.26
_06874_,10.26
_14618_,10.26
_15496_,10.26
_17367_,10.26
_17414_,10.26
_17626_,10.26
_19459_,10.26
_24698_,10.26
genblk7\[1\].TIMER_b.wr_en_r2,10.26
_05312_,10.255
_20486_,10.25
_23872_,10.25
genblk6\[1\].PWM_b.wr_pwm_period_div,10.245
_07744_,10.24
_07919_,10.24
_08549_,10.24
_09687_,10.24
_10193_,10.24
_10747_,10.24
_11073_,10.24
_11516_,10.24
_13399_,10.24
_14962_,10.24
_16069_,10.24
_16112_,10.24
_16393_,10.24
_16405_,10.24
_16938_,10.24
_17484_,10.24
_17609_,10.24
_18042_,10.24
_18215_,10.24
_18354_,10.24
_18448_,10.24
_18883_,10.24
_20909_,10.24
_21825_,10.24
_23051_,10.24
_24534_,10.24
_24838_,10.24
_25459_,10.24
_25798_,10.24
_26933_,10.24
genblk11\[3\].SCG_b.op_clk.div_cnt\[11\],10.24
genblk13\[0\].QEM_b.calib_pos\[28\],10.24
_24617_,10.23
_02046_,10.22
_06744_,10.22
_09140_,10.22
_11375_,10.22
_16199_,10.22
_19543_,10.22
_23914_,10.22
genblk7\[2\].TIMER_b.wr_mtimecmp_in_h_r1,10.22
_21336_,10.21
_25438_,10.21
_00379_,10.205
_00473_,10.205
_02633_,10.205
_04690_,10.205
_17871_,10.205
P_REG_FILE.QEM_I_CNT_2\[12\],10.2
P_REG_FILE.gpio_intr_buf2\[1\],10.2
P_REG_FILE.gpio_intr_buf2\[8\],10.2
_05971_,10.2
_06033_,10.2
_09645_,10.2
_12317_,10.2
_12703_,10.2
_13135_,10.2
_13434_,10.2
_14432_,10.2
_14923_,10.2
_16738_,10.2
_19473_,10.2
_19588_,10.2
_19883_,10.2
_20334_,10.2
_22980_,10.2
_23447_,10.2
_23459_,10.2
_23461_,10.2
_23570_,10.2
_25300_,10.2
_26247_,10.2
genblk9\[0\].UART_b.txInst.state\[2\],10.2
_20237_,10.185
_25766_,10.185
P_REG_FILE.TIM_THRESH_H_3\[28\],10.18
_00814_,10.18
_01812_,10.18
_02500_,10.18
_04247_,10.18
_04838_,10.18
_05114_,10.18
_09157_,10.18
_09942_,10.18
_09950_,10.18
_16248_,10.18
_16745_,10.18
_19515_,10.18
_19936_,10.18
_20474_,10.18
_25477_,10.18
_25677_,10.18
_25963_,10.18
genblk11\[1\].SCG_b.step_accum\[11\],10.18
genblk11\[2\].SCG_b.wr_jerk_r2,10.18
pin_mux.PIN_3.IN_last,10.18
net1545,10.18
_03656_,10.175
_23776_,10.17
_03207_,10.165
_04056_,10.165
_04235_,10.165
_04666_,10.165
_24323_,10.165
_06601_,10.16
_07221_,10.16
_07510_,10.16
_09336_,10.16
_11370_,10.16
_12235_,10.16
_13520_,10.16
_14978_,10.16
_15186_,10.16
_16616_,10.16
_17793_,10.16
_18099_,10.16
_22217_,10.16
_22319_,10.16
_24658_,10.16
_25366_,10.16
_26032_,10.16
_26638_,10.16
_27077_,10.16
genblk11\[3\].SCG_b.step_timer\[8\],10.16
_00008_,10.145
_03299_,10.145
_04199_,10.145
_04401_,10.145
_04762_,10.145
net2056,10.145
P_REG_FILE.PWM_MOD_SETPOINT_3\[0\],10.14
_00653_,10.14
_04510_,10.14
_04774_,10.14
_06628_,10.14
_11615_,10.14
_11748_,10.14
_21394_,10.14
genblk7\[2\].TIMER_b.wr_mtimecmp_in_l_r1,10.14
peripheral_wdata[22],10.13
_04151_,10.125
_04874_,10.12
_07044_,10.12
_07594_,10.12
_07899_,10.12
_13111_,10.12
_13719_,10.12
_17552_,10.12
_17872_,10.12
_18081_,10.12
_22169_,10.12
_22469_,10.12
_27147_,10.12
genblk7\[3\].TIMER_b.mtimecmp\[2\],10.12
_00522_,10.105
_01643_,10.105
_02452_,10.105
_04829_,10.105
_05381_,10.105
P_REG_FILE.UART_TX_RATE_DIV_2\[2\],10.1
_00588_,10.1
_05991_,10.1
_08151_,10.1
_15994_,10.1
_16988_,10.1
_18696_,10.1
_20647_,10.1
io_in[2],10.1
_06742_,10.09
_23935_,10.09
_05412_,10.08
_07662_,10.08
_08653_,10.08
_08816_,10.08
_10300_,10.08
_13716_,10.08
_14770_,10.08
_16625_,10.08
_16633_,10.08
_17004_,10.08
_17979_,10.08
_19482_,10.08
_19836_,10.08
_19870_,10.08
_20378_,10.08
_20863_,10.08
_22796_,10.08
_24212_,10.08
_25370_,10.08
_26411_,10.08
_26672_,10.08
_26815_,10.08
genblk13\[3\].QEM_b.thresh_wr_reg2,10.08
_01820_,10.065
_01826_,10.065
_02192_,10.065
_02400_,10.065
_04129_,10.065
_04470_,10.065
_04691_,10.065
_04896_,10.065
P_REG_FILE.GPIO_SEL_5\[1\],10.06
P_REG_FILE.QEM_THRESH_1\[22\],10.06
_17415_,10.06
_20518_,10.06
_21669_,10.06
_05112_,10.045
net2067,10.045
P_REG_FILE.I2C_REG_ADDR_1\[5\],10.04
P_REG_FILE.SD_CR_3\[1\],10.04
P_REG_FILE.SPI_TX_DATA_2\[6\],10.04
P_REG_FILE.UART_TX_RATE_DIV_3\[21\],10.04
_00966_,10.04
_07931_,10.04
_11723_,10.04
_12123_,10.04
_12483_,10.04
_13088_,10.04
_14230_,10.04
_15345_,10.04
_16707_,10.04
_16837_,10.04
_17298_,10.04
_17384_,10.04
_18230_,10.04
_20924_,10.04
_21061_,10.04
_21335_,10.04
_22285_,10.04
_22531_,10.04
_25602_,10.04
_26606_,10.04
_27016_,10.04
genblk6\[0\].PWM_b.cd1.out\[4\],10.04
_00665_,10.035
_00308_,10.025
_04997_,10.025
_08834_,10.02
_13230_,10.02
_18339_,10.02
P_REG_FILE.I2C_CR_1\[20\],10
_05605_,10
_08035_,10
_09167_,10
_09452_,10
_09655_,10
_10737_,10
_12327_,10
_12744_,10
_13704_,10
_15828_,10
_17356_,10
_20337_,10
_22089_,10
_25761_,10
_26566_,10
_27009_,10
pin_mux.PIN_19.out_mux.A,10
_24209_,9.99
_00681_,9.985
_01378_,9.985
_01640_,9.985
_02416_,9.985
P_REG_FILE.UART_TX_RATE_DIV_2\[16\],9.98
_06572_,9.98
_06581_,9.98
_06618_,9.98
_07442_,9.98
_07498_,9.98
_08060_,9.98
_09276_,9.98
_10607_,9.98
_11091_,9.98
_11866_,9.98
_14098_,9.98
_15073_,9.98
_15771_,9.98
_18865_,9.98
_19857_,9.98
_20301_,9.98
_21871_,9.98
_22561_,9.98
_23511_,9.98
_23682_,9.98
_23759_,9.98
_25204_,9.98
_25412_,9.98
_26795_,9.98
genblk11\[3\].SCG_b.op_clk.sclk,9.98
genblk13\[1\].QEM_b.count_wr_reg2,9.98
genblk4\[0\].I2C_b.r2_wr_dev_addr,9.98
_01744_,9.975
_21979_,9.975
_04268_,9.965
net2065,9.965
P_REG_FILE.SD_CR_4\[1\],9.96
_06680_,9.96
_07757_,9.96
_12068_,9.96
_12623_,9.96
_15663_,9.96
_15822_,9.96
_17504_,9.96
_20120_,9.96
_23350_,9.96
_24488_,9.96
_24750_,9.96
_25153_,9.96
_27085_,9.96
pin_mux.PIN_13.out_mux.A,9.96
P_REG_FILE.QEM_I_CNT_1\[9\],9.955
_02485_,9.955
_02648_,9.945
_02722_,9.945
_04553_,9.945
_05163_,9.945
P_REG_FILE.SD_JERK_2\[18\],9.94
_06431_,9.94
_06716_,9.94
_07597_,9.94
_09434_,9.94
_09445_,9.94
_09491_,9.94
_13953_,9.94
_14016_,9.94
_14190_,9.94
_14859_,9.94
_15625_,9.94
_15809_,9.94
_17150_,9.94
_17974_,9.94
_18105_,9.94
_19285_,9.94
_19312_,9.94
_20651_,9.94
_20997_,9.94
_22265_,9.94
_23019_,9.94
_24080_,9.94
_24518_,9.94
_26511_,9.94
_26671_,9.94
_26883_,9.94
_27158_,9.94
genblk13\[2\].QEM_b.latched_count\[13\],9.94
genblk7\[0\].TIMER_b.mtimecmp\[8\],9.94
genblk7\[1\].TIMER_b.mtimecmp\[4\],9.94
_03645_,9.925
_04395_,9.925
_04403_,9.925
_13031_,9.925
_06713_,9.92
_07798_,9.92
_08104_,9.92
_08820_,9.92
_10879_,9.92
_12952_,9.92
_14167_,9.92
_19926_,9.92
_20063_,9.92
_21395_,9.92
_21425_,9.92
_24636_,9.92
_00200_,9.905
_00251_,9.905
_00364_,9.905
_00702_,9.905
_01835_,9.905
_01839_,9.905
_02335_,9.905
_04992_,9.905
_04996_,9.905
net2040,9.905
P_REG_FILE.SD_JERK_DUR_2\[8\],9.9
_01016_,9.9
_06169_,9.9
_08032_,9.9
_09160_,9.9
_09498_,9.9
_11260_,9.9
_12322_,9.9
_12869_,9.9
_13083_,9.9
_13166_,9.9
_13880_,9.9
_14386_,9.9
_15716_,9.9
_16695_,9.9
_18034_,9.9
_19033_,9.9
_19679_,9.9
_20398_,9.9
_20424_,9.9
_21535_,9.9
_21969_,9.9
_22983_,9.9
_23044_,9.9
_23944_,9.9
_23969_,9.9
_24760_,9.9
_25075_,9.9
_25278_,9.9
_26060_,9.9
_26554_,9.9
_27309_,9.9
genblk11\[3\].SCG_b.move_done,9.9
genblk11\[3\].SCG_b.wr_jerk_r2,9.9
genblk13\[3\].QEM_b.calib_motor_stopped,9.9
genblk7\[2\].TIMER_b.mtimecmp\[8\],9.9
genblk9\[2\].UART_b.generatorInst.rxCounter\[6\],9.9
P_REG_FILE.SD_JERK_DUR_1\[29\],9.88
P_REG_FILE.TIM_THRESH_H_4\[2\],9.88
_05942_,9.88
_07687_,9.88
_11123_,9.88
_14527_,9.88
_15169_,9.88
_19575_,9.88
_20152_,9.88
_20697_,9.88
_23369_,9.88
_23925_,9.88
genblk4\[1\].I2C_b.saved_mosi_data\[3\],9.88
io_oeb_no[1],9.88
_01671_,9.865
_01681_,9.865
_01717_,9.865
_03129_,9.865
_03810_,9.865
_04375_,9.865
_04693_,9.865
_04856_,9.865
_04938_,9.865
P_REG_FILE.SD_TOT_STEPS_2\[11\],9.86
P_REG_FILE.SPI_CR_2\[10\],9.86
_06906_,9.86
_06965_,9.86
_07970_,9.86
_09001_,9.86
_09346_,9.86
_09387_,9.86
_09953_,9.86
_10455_,9.86
_10589_,9.86
_10598_,9.86
_10700_,9.86
_10914_,9.86
_11368_,9.86
_12089_,9.86
_12100_,9.86
_12328_,9.86
_12457_,9.86
_14630_,9.86
_15915_,9.86
_15962_,9.86
_16374_,9.86
_17008_,9.86
_17583_,9.86
_17794_,9.86
_17917_,9.86
_17927_,9.86
_18845_,9.86
_19359_,9.86
_20311_,9.86
_21544_,9.86
_22099_,9.86
_22628_,9.86
_23283_,9.86
_23644_,9.86
_23811_,9.86
_24504_,9.86
_24529_,9.86
_24702_,9.86
_24956_,9.86
_26998_,9.86
_27020_,9.86
_27102_,9.86
genblk7\[3\].TIMER_b.mtimecmp\[52\],9.86
pin_mux.PIN_12.irqres_reg1,9.86
_03038_,9.855
_15219_,9.85
_03849_,9.845
_04897_,9.845
_03313_,9.84
_06441_,9.84
_08297_,9.84
_09423_,9.84
_12098_,9.84
_12314_,9.84
_12771_,9.84
_16769_,9.84
_17678_,9.84
_17973_,9.84
_22348_,9.84
_25916_,9.84
_26388_,9.84
_26630_,9.84
_26892_,9.84
_27086_,9.84
_03475_,9.835
_00235_,9.825
_01837_,9.825
_01982_,9.825
_02365_,9.825
_02543_,9.825
_03118_,9.825
_04200_,9.825
_04451_,9.825
P_REG_FILE.QEM_I_CNT_2\[2\],9.82
P_REG_FILE.QEM_THRESH_1\[16\],9.82
P_REG_FILE.SD_JERK_DUR_3\[14\],9.82
_02521_,9.82
_04942_,9.82
_06334_,9.82
_06511_,9.82
_07316_,9.82
_07647_,9.82
_07947_,9.82
_08073_,9.82
_08076_,9.82
_08364_,9.82
_08448_,9.82
_09170_,9.82
_10257_,9.82
_10421_,9.82
_10454_,9.82
_10610_,9.82
_10720_,9.82
_10906_,9.82
_11014_,9.82
_11028_,9.82
_11884_,9.82
_12148_,9.82
_12241_,9.82
_12441_,9.82
_12622_,9.82
_13617_,9.82
_13753_,9.82
_14458_,9.82
_14766_,9.82
_14813_,9.82
_16864_,9.82
_16906_,9.82
_16927_,9.82
_17200_,9.82
_17207_,9.82
_17603_,9.82
_18129_,9.82
_18390_,9.82
_18900_,9.82
_20227_,9.82
_20989_,9.82
_21074_,9.82
_21085_,9.82
_21095_,9.82
_23013_,9.82
_23388_,9.82
_23421_,9.82
_23642_,9.82
_24108_,9.82
_24907_,9.82
_25031_,9.82
_25108_,9.82
_26016_,9.82
_26785_,9.82
genblk7\[2\].TIMER_b.mtimecmp\[23\],9.82
genblk7\[3\].TIMER_b.mtimecmp\[50\],9.82
genblk9\[2\].UART_b.wr_data_r2,9.82
pin_mux.PIN_14.IN_last,9.82
_01745_,9.8
_08454_,9.8
_14531_,9.8
_20946_,9.8
_22708_,9.8
_23845_,9.8
_24955_,9.8
_25125_,9.8
_25142_,9.8
genblk11\[3\].SCG_b.step_accum\[11\],9.8
pin_mux.PIN_20.irqres_reg1,9.8
_19663_,9.79
_02418_,9.785
_06746_,9.78
_07867_,9.78
_09969_,9.78
_10211_,9.78
_11103_,9.78
_12199_,9.78
_12409_,9.78
_13472_,9.78
_13611_,9.78
_13998_,9.78
_14903_,9.78
_15085_,9.78
_17058_,9.78
_17908_,9.78
_17932_,9.78
_20089_,9.78
_20490_,9.78
_21140_,9.78
_21373_,9.78
_23148_,9.78
_27023_,9.78
_27315_,9.78
genblk7\[0\].TIMER_b.mtimecmp\[19\],9.78
genblk7\[2\].TIMER_b.mtimecmp\[3\],9.78
net200,9.78
net209,9.78
net213,9.78
_03430_,9.76
_03681_,9.76
_10262_,9.76
_10899_,9.76
_17734_,9.76
_21803_,9.76
_26150_,9.76
_04212_,9.745
_04449_,9.745
_04705_,9.745
net2008,9.745
P_REG_FILE.QEM_THRESH_1\[19\],9.74
_00678_,9.74
_03001_,9.74
_05999_,9.74
_09425_,9.74
_10608_,9.74
_10733_,9.74
_11003_,9.74
_11861_,9.74
_12318_,9.74
_12339_,9.74
_13278_,9.74
_13632_,9.74
_14151_,9.74
_15414_,9.74
_16600_,9.74
_18302_,9.74
_18965_,9.74
_19014_,9.74
_20436_,9.74
_23830_,9.74
_24143_,9.74
_25892_,9.74
P_REG_FILE.QEM_I_CNT_3\[16\],9.72
P_REG_FILE.UART_TX_RATE_DIV_4\[27\],9.72
_00464_,9.72
_01367_,9.72
_01752_,9.72
_04131_,9.72
_06585_,9.72
_07974_,9.72
_11562_,9.72
_11849_,9.72
_13613_,9.72
_13754_,9.72
_14511_,9.72
_15491_,9.72
_20856_,9.72
_21947_,9.72
_23344_,9.72
_23509_,9.72
_23591_,9.72
genblk9\[0\].UART_b.txInst.data\[3\],9.72
net2052,9.72
_00296_,9.705
_04265_,9.705
_04409_,9.705
_05749_,9.705
net1948,9.705
net1971,9.705
net1983,9.705
net2005,9.705
P_REG_FILE.QEM_I_CNT_4\[7\],9.7
P_REG_FILE.UART_RX_RATE_DIV_3\[13\],9.7
_06689_,9.7
_07914_,9.7
_08550_,9.7
_09259_,9.7
_09809_,9.7
_10525_,9.7
_11096_,9.7
_14530_,9.7
_16164_,9.7
_16782_,9.7
_17853_,9.7
_19429_,9.7
_20175_,9.7
_24300_,9.7
_24379_,9.7
genblk6\[1\].PWM_b.pg1.seq_cntr_0_d1,9.7
pin_mux.PIN_18.IRQRES,9.7
_02954_,9.685
_02996_,9.685
_03754_,9.685
_04390_,9.685
_04740_,9.685
_00687_,9.68
_02498_,9.68
_04836_,9.68
_05208_,9.68
_05211_,9.68
_07525_,9.68
_13093_,9.68
_14316_,9.68
_17395_,9.68
_25445_,9.68
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[8\],9.68
_09159_,9.67
_25957_,9.665
_14601_,9.66
_19175_,9.66
_21781_,9.66
_22627_,9.66
_23050_,9.66
_25932_,9.66
genblk9\[3\].UART_b.wr_max_rate_rx_r1,9.66
_00349_,9.645
_02027_,9.645
_02499_,9.645
_02829_,9.645
_04606_,9.645
_04694_,9.645
_12851_,9.64
_16294_,9.64
_17196_,9.64
_17676_,9.64
_22013_,9.64
_22799_,9.64
_26402_,9.64
io_in[0],9.64
io_in[10],9.64
io_in[11],9.64
io_in[13],9.64
io_in[14],9.64
io_in[15],9.64
io_in[16],9.64
io_in[17],9.64
io_in[18],9.64
io_in[19],9.64
io_in[1],9.64
io_in[3],9.64
io_in[4],9.64
io_in[5],9.64
io_in[6],9.64
io_in[7],9.64
io_in[8],9.64
io_in[9],9.64
pin_mux.PIN_2.IRQPOL,9.64
_04050_,9.635
P_REG_FILE.gpio_intr_buf2\[0\],9.63
P_REG_FILE.QEM_I_CNT_3\[5\],9.62
P_REG_FILE.SD_JERK_DUR_2\[18\],9.62
_02510_,9.62
_07138_,9.62
_07249_,9.62
_07534_,9.62
_08339_,9.62
_08386_,9.62
_10236_,9.62
_10731_,9.62
_11538_,9.62
_13039_,9.62
_13274_,9.62
_14641_,9.62
_14809_,9.62
_16645_,9.62
_17209_,9.62
_17222_,9.62
_17245_,9.62
_17249_,9.62
_17644_,9.62
_18256_,9.62
_18678_,9.62
_21448_,9.62
_21683_,9.62
_21917_,9.62
_23940_,9.62
_25276_,9.62
genblk13\[2\].QEM_b.calib_state\[1\],9.62
genblk9\[3\].UART_b.rxInst.inputSw\[1\],9.62
_00202_,9.605
_01471_,9.605
_02581_,9.605
_02678_,9.605
_02710_,9.605
_03114_,9.605
_04018_,9.605
_04033_,9.605
_04500_,9.605
_14935_,9.605
P_REG_FILE.I2C_DEV_ADDR_2\[0\],9.6
P_REG_FILE.QEM_I_CNT_3\[31\],9.6
P_REG_FILE.QEM_THRESH_1\[26\],9.6
P_REG_FILE.SD_JERK_DUR_1\[31\],9.6
_08129_,9.6
_09393_,9.6
_13404_,9.6
_14257_,9.6
_18768_,9.6
_19527_,9.6
_20498_,9.6
_22644_,9.6
_23829_,9.6
_23833_,9.6
_25226_,9.6
genblk11\[1\].SCG_b.step_timer\[5\],9.6
genblk11\[3\].SCG_b.wr_c_jerk_dur_r2,9.6
genblk9\[2\].UART_b.max_rate_rx_r\[18\],9.6
_23704_,9.59
_00273_,9.585
_00543_,9.585
_02503_,9.585
_03605_,9.585
_05374_,9.585
_05539_,9.585
net1999,9.585
net2002,9.585
net2050,9.585
P_REG_FILE.GPIO_MOD_16\[1\],9.58
P_REG_FILE.SD_ACCEL_DUR_3\[0\],9.58
_07459_,9.58
_07567_,9.58
_08304_,9.58
_08736_,9.58
_09367_,9.58
_09800_,9.58
_10381_,9.58
_12359_,9.58
_14676_,9.58
_15568_,9.58
_15780_,9.58
_16914_,9.58
_17604_,9.58
_19528_,9.58
_20292_,9.58
_20372_,9.58
_20751_,9.58
_22131_,9.58
_22615_,9.58
_22622_,9.58
_25009_,9.58
_25599_,9.58
_26433_,9.58
genblk13\[0\].QEM_b.cr_wr_reg1,9.58
net1535,9.58
_19831_,9.575
_00092_,9.565
_00292_,9.565
_01629_,9.565
_01776_,9.565
_03769_,9.565
_04908_,9.565
net1987,9.565
_07574_,9.56
_19412_,9.56
_21896_,9.56
_24905_,9.56
peripheral_wdata[0],9.55
_00362_,9.545
_01385_,9.545
P_REG_FILE.UART_TX_RATE_DIV_2\[7\],9.54
_09666_,9.54
_10234_,9.54
_11485_,9.54
_13686_,9.54
_14761_,9.54
_16454_,9.54
_19855_,9.54
_21774_,9.54
_24432_,9.54
peripheral_addr[7],9.53
_00914_,9.525
_02775_,9.525
_03524_,9.525
_04133_,9.525
_15721_,9.525
P_REG_FILE.QEM_I_CNT_4\[19\],9.52
_06396_,9.52
_08017_,9.52
_09354_,9.52
_10313_,9.52
_10475_,9.52
_11858_,9.52
_11864_,9.52
_12309_,9.52
_12366_,9.52
_12583_,9.52
_12923_,9.52
_14275_,9.52
_15400_,9.52
_16686_,9.52
_17720_,9.52
_18686_,9.52
_19369_,9.52
_23090_,9.52
_23100_,9.52
_25634_,9.52
_25747_,9.52
_26409_,9.52
_27027_,9.52
_00456_,9.505
_04562_,9.505
_04974_,9.505
_05233_,9.505
P_REG_FILE.SD_JERK_DUR_3\[3\],9.5
_07430_,9.5
_07773_,9.5
_08270_,9.5
_08731_,9.5
_12881_,9.5
_12893_,9.5
_15321_,9.5
_18726_,9.5
_23757_,9.5
_23878_,9.5
_25559_,9.5
_27143_,9.5
_02550_,9.495
_04474_,9.495
_25603_,9.495
_01120_,9.485
_01135_,9.485
_03323_,9.485
_04887_,9.485
_27100_,9.485
P_REG_FILE.SD_CR_1\[17\],9.48
P_REG_FILE.SD_JERK_2\[17\],9.48
_05024_,9.48
_06700_,9.48
_07458_,9.48
_08197_,9.48
_09109_,9.48
_09384_,9.48
_09398_,9.48
_10049_,9.48
_10189_,9.48
_10692_,9.48
_10810_,9.48
_11367_,9.48
_11663_,9.48
_12157_,9.48
_12363_,9.48
_12747_,9.48
_14248_,9.48
_14625_,9.48
_16440_,9.48
_17812_,9.48
_18022_,9.48
_18206_,9.48
_19234_,9.48
_19451_,9.48
_20035_,9.48
_20165_,9.48
_21014_,9.48
_21151_,9.48
_21372_,9.48
_21922_,9.48
_21963_,9.48
_22571_,9.48
_23863_,9.48
_24201_,9.48
_24266_,9.48
_24630_,9.48
_26031_,9.48
_26305_,9.48
_26939_,9.48
genblk7\[0\].TIMER_b.mtimecmp\[4\],9.48
genblk7\[1\].TIMER_b.mtimecmp\[16\],9.48
genblk7\[1\].TIMER_b.mtimecmp\[40\],9.48
_00350_,9.465
_01522_,9.465
_03572_,9.465
_04191_,9.465
P_REG_FILE.SD_JERK_DUR_1\[16\],9.46
_08001_,9.46
_11428_,9.46
_12541_,9.46
_13069_,9.46
_13692_,9.46
_17810_,9.46
_17866_,9.46
_18803_,9.46
_21120_,9.46
_22961_,9.46
_25880_,9.46
genblk11\[1\].SCG_b.step_accum\[17\],9.46
_17700_,9.45
_00126_,9.445
_00294_,9.445
_01034_,9.445
_01413_,9.445
_01420_,9.445
_01699_,9.445
_01700_,9.445
_01785_,9.445
_02282_,9.445
_02522_,9.445
_03484_,9.445
_03805_,9.445
_03991_,9.445
_04511_,9.445
_04795_,9.445
_04933_,9.445
_04998_,9.445
net1955,9.445
_05983_,9.44
_06705_,9.44
_07646_,9.44
_08354_,9.44
_10086_,9.44
_11273_,9.44
_12061_,9.44
_14942_,9.44
_15359_,9.44
_15367_,9.44
_16859_,9.44
_16867_,9.44
_17419_,9.44
_17569_,9.44
_18001_,9.44
_18197_,9.44
_18228_,9.44
_18326_,9.44
_18935_,9.44
_20295_,9.44
_25016_,9.44
_25453_,9.44
_25629_,9.44
_26295_,9.44
_27316_,9.44
net27,9.44
_04285_,9.42
_06584_,9.42
_07908_,9.42
_08923_,9.42
_09574_,9.42
_13746_,9.42
_16728_,9.42
_17369_,9.42
_17577_,9.42
_18963_,9.42
_20834_,9.42
_23094_,9.42
genblk4\[1\].I2C_b.saved_device_addr\[5\],9.42
genblk7\[0\].TIMER_b.mtimecmp\[17\],9.42
genblk7\[0\].TIMER_b.mtimecmp\[57\],9.42
io_oeb_no[10],9.42
io_out[6],9.42
p_interrupts[45],9.41
_00204_,9.405
_00533_,9.405
_01306_,9.405
_01670_,9.405
_01842_,9.405
_01980_,9.405
_03340_,9.405
_04103_,9.405
_04335_,9.405
_05203_,9.405
_05581_,9.405
genblk9\[1\].UART_b.txStart_r,9.405
net1988,9.405
P_REG_FILE.SD_JERK_DUR_1\[26\],9.4
_04892_,9.4
_06416_,9.4
_09383_,9.4
_09436_,9.4
_09619_,9.4
_09860_,9.4
_10201_,9.4
_10754_,9.4
_10858_,9.4
_10982_,9.4
_11118_,9.4
_11844_,9.4
_12546_,9.4
_12559_,9.4
_12801_,9.4
_13499_,9.4
_14255_,9.4
_15762_,9.4
_15932_,9.4
_16291_,9.4
_17824_,9.4
_18888_,9.4
_19119_,9.4
_21039_,9.4
_21697_,9.4
_21879_,9.4
_22090_,9.4
_22498_,9.4
_22552_,9.4
_22809_,9.4
_23608_,9.4
_24205_,9.4
_26993_,9.4
_27067_,9.4
genblk7\[3\].TIMER_b.mtimecmp\[42\],9.4
_17426_,9.39
_00278_,9.385
_03016_,9.385
_03924_,9.385
_04634_,9.385
_05830_,9.385
_00353_,9.38
_06425_,9.38
_07543_,9.38
_08334_,9.38
_08366_,9.38
_11519_,9.38
_15851_,9.38
_17814_,9.38
_18805_,9.38
_19652_,9.38
_25959_,9.38
_26069_,9.38
_26905_,9.38
genblk7\[2\].TIMER_b.mtimecmp\[42\],9.38
_01456_,9.365
_01498_,9.365
_01834_,9.365
_04846_,9.365
_04888_,9.365
_05146_,9.365
_05236_,9.365
_05908_,9.365
_16332_,9.365
P_REG_FILE.QEM_I_CNT_3\[3\],9.36
P_REG_FILE.SD_ACCEL_DUR_3\[16\],9.36
_06003_,9.36
_06676_,9.36
_08318_,9.36
_08962_,9.36
_09400_,9.36
_10638_,9.36
_10678_,9.36
_11027_,9.36
_11068_,9.36
_11391_,9.36
_11521_,9.36
_11967_,9.36
_12280_,9.36
_12431_,9.36
_12607_,9.36
_12639_,9.36
_12652_,9.36
_12728_,9.36
_12812_,9.36
_13272_,9.36
_13877_,9.36
_14633_,9.36
_14907_,9.36
_15155_,9.36
_16630_,9.36
_16821_,9.36
_16890_,9.36
_17505_,9.36
_18496_,9.36
_18676_,9.36
_18810_,9.36
_18922_,9.36
_19430_,9.36
_19562_,9.36
_20578_,9.36
_21253_,9.36
_21646_,9.36
_21743_,9.36
_22702_,9.36
_23196_,9.36
_23770_,9.36
_23895_,9.36
_24293_,9.36
_25279_,9.36
_26687_,9.36
_26800_,9.36
_26835_,9.36
_27129_,9.36
_27181_,9.36
genblk13\[0\].QEM_b.latched_count\[7\],9.36
genblk13\[3\].QEM_b.latched_count\[27\],9.36
genblk2\[0\].SPI_b.r_TX_Count\[3\],9.36
genblk7\[2\].TIMER_b.en,9.36
pin_mux.PIN_14.irqres_reg1,9.36
pin_mux.PIN_18.out_mux.A,9.36
_05765_,9.345
_25751_,9.345
P_REG_FILE.QEM_I_CNT_1\[3\],9.34
_02495_,9.34
_09538_,9.34
_10831_,9.34
_13589_,9.34
_14815_,9.34
_16315_,9.34
_16664_,9.34
_21117_,9.34
_22929_,9.34
_24586_,9.34
_25036_,9.34
_25382_,9.34
_26430_,9.34
_07351_,9.335
_18009_,9.33
_00098_,9.325
_00122_,9.325
_00346_,9.325
_00684_,9.325
_01211_,9.325
_02588_,9.325
_05426_,9.325
_09731_,9.32
_11902_,9.32
_12007_,9.32
_12014_,9.32
_12153_,9.32
_12264_,9.32
_14951_,9.32
_16708_,9.32
_16868_,9.32
_17094_,9.32
_18151_,9.32
_18346_,9.32
_19620_,9.32
_19939_,9.32
_21081_,9.32
_21365_,9.32
_22342_,9.32
_22991_,9.32
_23534_,9.32
_23587_,9.32
_25421_,9.32
_25506_,9.32
_25813_,9.32
_26693_,9.32
_27038_,9.32
_27154_,9.32
_27329_,9.32
genblk7\[1\].TIMER_b.mtimecmp\[28\],9.32
genblk7\[2\].TIMER_b.mtimecmp\[22\],9.32
_01393_,9.315
_11184_,9.315
genblk6\[0\].PWM_b.wr_en_r1,9.31
_03499_,9.305
_03495_,9.3
_03628_,9.3
_05095_,9.3
_05171_,9.3
_09216_,9.3
_11631_,9.3
_12145_,9.3
_14465_,9.3
_15638_,9.3
_16740_,9.3
_18618_,9.3
_20427_,9.3
_22092_,9.3
_22235_,9.3
_22525_,9.3
_23530_,9.3
_23695_,9.3
_23743_,9.3
_25584_,9.3
genblk4\[1\].I2C_b.divider_counter\[2\],9.3
_00326_,9.285
_00918_,9.285
_01666_,9.285
_01884_,9.285
_08314_,9.28
_10609_,9.28
_10811_,9.28
_11863_,9.28
_13421_,9.28
_13702_,9.28
_15069_,9.28
_15316_,9.28
_16098_,9.28
_20965_,9.28
_22142_,9.28
_22597_,9.28
_22758_,9.28
_22816_,9.28
_23115_,9.28
_23242_,9.28
_23689_,9.28
_24018_,9.28
_24829_,9.28
_25079_,9.28
genblk4\[1\].I2C_b.saved_device_addr\[4\],9.28
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[0\],9.275
_00469_,9.26
_01381_,9.26
_02364_,9.26
_03304_,9.26
_03772_,9.26
_08634_,9.26
_16100_,9.26
_16621_,9.26
_17860_,9.26
_18410_,9.26
_19344_,9.26
_23588_,9.26
_24366_,9.26
_25306_,9.26
_25463_,9.26
genblk11\[1\].SCG_b.cur_speed\[9\],9.26
genblk7\[0\].TIMER_b.mtimecmp\[60\],9.26
pin_mux.PIN_14.irqres_reg2,9.26
_11156_,9.255
_01611_,9.245
_01614_,9.245
_01617_,9.245
_01626_,9.245
_01627_,9.245
_04404_,9.245
_04408_,9.245
_04410_,9.245
net1969,9.245
net1970,9.245
net1975,9.245
net2003,9.245
net2035,9.245
net2037,9.245
net2053,9.245
net2057,9.245
_00190_,9.24
_08263_,9.24
_08644_,9.24
_08991_,9.24
_10334_,9.24
_11008_,9.24
_11328_,9.24
_11425_,9.24
_11740_,9.24
_12662_,9.24
_13267_,9.24
_13905_,9.24
_14185_,9.24
_16736_,9.24
_17903_,9.24
_17975_,9.24
_18672_,9.24
_18691_,9.24
_19563_,9.24
_20104_,9.24
_21696_,9.24
_21796_,9.24
_21981_,9.24
_22500_,9.24
_24206_,9.24
_24873_,9.24
genblk11\[0\].SCG_b.wr_total_steps_r2,9.24
genblk11\[3\].SCG_b.wr_start_r2,9.24
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[1\],9.24
_08226_,9.235
_22308_,9.23
_02323_,9.225
_04452_,9.225
net2012,9.225
P_REG_FILE.gpio_intr_buf2\[19\],9.22
_02558_,9.22
_03901_,9.22
_04778_,9.22
_05751_,9.22
_16266_,9.22
_18020_,9.22
_25487_,9.22
_27006_,9.22
genblk11\[1\].SCG_b.steps_left\[3\],9.22
_02082_,9.205
_04178_,9.205
_04935_,9.205
_07338_,9.2
_07546_,9.2
_10489_,9.2
_10565_,9.2
_10999_,9.2
_11581_,9.2
_14005_,9.2
_17214_,9.2
_18711_,9.2
_21201_,9.2
_21741_,9.2
_22896_,9.2
_23727_,9.2
_26324_,9.2
genblk11\[1\].SCG_b.clk_div\[7\],9.2
net2049,9.2
_01074_,9.195
_00704_,9.185
_01633_,9.185
_01673_,9.185
_03023_,9.185
_03813_,9.185
_04080_,9.185
_05199_,9.185
_05217_,9.185
_05742_,9.185
P_REG_FILE.SD_CR_1\[16\],9.18
P_REG_FILE.UART_RX_RATE_DIV_3\[14\],9.18
P_REG_FILE.UART_TX_DATA_3\[1\],9.18
P_REG_FILE.UART_TX_RATE_DIV_2\[14\],9.18
P_REG_FILE.UART_TX_RATE_DIV_3\[27\],9.18
_01134_,9.18
_04155_,9.18
_05160_,9.18
_07441_,9.18
_08756_,9.18
_13549_,9.18
_14050_,9.18
_14956_,9.18
_14992_,9.18
_16077_,9.18
_19618_,9.18
_19994_,9.18
_20446_,9.18
_23671_,9.18
_03927_,9.175
_02474_,9.16
_03874_,9.16
_07348_,9.16
_07873_,9.16
_11580_,9.16
_12042_,9.16
_12598_,9.16
_14653_,9.16
_15010_,9.16
_15803_,9.16
_16637_,9.16
_18616_,9.16
_19445_,9.16
_21024_,9.16
_22133_,9.16
_23103_,9.16
_24343_,9.16
_24647_,9.16
_24832_,9.16
_25041_,9.16
_27261_,9.16
net268,9.16
_22559_,9.155
_05075_,9.145
_05320_,9.145
P_REG_FILE.QEM_THRESH_1\[18\],9.14
_06269_,9.14
_06411_,9.14
_11173_,9.14
_14646_,9.14
_16000_,9.14
_16603_,9.14
_17568_,9.14
_22382_,9.14
_22575_,9.14
_24914_,9.14
_23677_,9.13
_00637_,9.125
_00944_,9.125
_01333_,9.125
_01519_,9.125
_02949_,9.125
_03006_,9.125
_03095_,9.125
_03465_,9.125
_03501_,9.125
_03719_,9.125
_03721_,9.125
_03722_,9.125
_04627_,9.125
P_REG_FILE.GPIO_MOD_14\[0\],9.12
P_REG_FILE.SD_JERK_DUR_3\[7\],9.12
P_REG_FILE.UART_TX_RATE_DIV_3\[1\],9.12
_09270_,9.12
_09294_,9.12
_09407_,9.12
_14393_,9.12
_18277_,9.12
_18714_,9.12
_19358_,9.12
_19702_,9.12
_21022_,9.12
_21203_,9.12
_21239_,9.12
_22061_,9.12
_23187_,9.12
_23445_,9.12
_24270_,9.12
_25605_,9.12
_26070_,9.12
genblk11\[0\].SCG_b.phase_count\[3\],9.12
_00480_,9.105
_15325_,9.105
net2048,9.105
P_REG_FILE.UART_RX_RATE_DIV_4\[24\],9.1
P_REG_FILE.UART_TX_RATE_DIV_4\[2\],9.1
_01838_,9.1
_19055_,9.1
_19512_,9.1
_21303_,9.1
_23706_,9.09
peripheral_wdata[2],9.09
peripheral_wdata[6],9.09
_01197_,9.085
_01384_,9.085
_04682_,9.085
P_REG_FILE.UART_TX_RATE_DIV_2\[10\],9.08
_05974_,9.08
_06518_,9.08
_08071_,9.08
_08152_,9.08
_09629_,9.08
_10756_,9.08
_12536_,9.08
_12572_,9.08
_13669_,9.08
_16209_,9.08
_16715_,9.08
_17635_,9.08
_17821_,9.08
_18987_,9.08
_19131_,9.08
_19236_,9.08
_23107_,9.08
_24247_,9.08
_04801_,9.075
_00599_,9.065
_01619_,9.065
P_REG_FILE.PWM_MOD_SETPOINT_3\[4\],9.06
_06243_,9.06
_08499_,9.06
_08758_,9.06
_08941_,9.06
_09217_,9.06
_09542_,9.06
_09567_,9.06
_09693_,9.06
_10611_,9.06
_10759_,9.06
_11061_,9.06
_11778_,9.06
_11787_,9.06
_11865_,9.06
_12537_,9.06
_12711_,9.06
_13385_,9.06
_13485_,9.06
_13513_,9.06
_15165_,9.06
_16283_,9.06
_16311_,9.06
_16594_,9.06
_16877_,9.06
_16902_,9.06
_17901_,9.06
_18026_,9.06
_18372_,9.06
_18688_,9.06
_18838_,9.06
_19284_,9.06
_20403_,9.06
_20516_,9.06
_22619_,9.06
_23031_,9.06
_23111_,9.06
_23201_,9.06
_23580_,9.06
_23842_,9.06
_24075_,9.06
_24810_,9.06
_25214_,9.06
_25364_,9.06
_25845_,9.06
_25948_,9.06
_26139_,9.06
genblk11\[3\].SCG_b.wr_stop_r2,9.06
genblk9\[2\].UART_b.data\[7\],9.06
pin_mux.PIN_2.irqres_reg1,9.06
_17624_,9.05
_20076_,9.05
_01274_,9.045
_04564_,9.045
P_REG_FILE.SD_TOT_STEPS_4\[14\],9.04
_06140_,9.04
_06943_,9.04
_08116_,9.04
_08430_,9.04
_08812_,9.04
_12301_,9.04
_13715_,9.04
_14083_,9.04
_16827_,9.04
_17758_,9.04
_19548_,9.04
_19613_,9.04
_21848_,9.04
_22673_,9.04
_23771_,9.04
_23897_,9.04
_25631_,9.04
genblk11\[3\].SCG_b.step_timer\[7\],9.04
genblk13\[2\].QEM_b.latched_count\[29\],9.04
genblk9\[0\].UART_b.generatorInst.txCounter\[30\],9.04
genblk9\[1\].UART_b.wr_max_rate_tx_r1,9.04
_05395_,9.035
_00384_,9.025
_00900_,9.025
_02007_,9.025
_03278_,9.025
_03453_,9.025
_04466_,9.025
_04581_,9.025
_04880_,9.025
P_REG_FILE.I2C_CR_2\[31\],9.02
P_REG_FILE.SD_CR_3\[17\],9.02
P_REG_FILE.SD_JERK_1\[4\],9.02
P_REG_FILE.UART_RX_RATE_DIV_3\[0\],9.02
P_REG_FILE.gpio_intr_buf2\[23\],9.02
_05689_,9.02
_06758_,9.02
_07451_,9.02
_08355_,9.02
_08435_,9.02
_08525_,9.02
_08566_,9.02
_08833_,9.02
_08865_,9.02
_10339_,9.02
_10480_,9.02
_10717_,9.02
_11010_,9.02
_11393_,9.02
_11644_,9.02
_11906_,9.02
_12283_,9.02
_12445_,9.02
_12591_,9.02
_12863_,9.02
_13336_,9.02
_15725_,9.02
_15902_,9.02
_16501_,9.02
_16808_,9.02
_17210_,9.02
_17297_,9.02
_17988_,9.02
_18328_,9.02
_19609_,9.02
_20229_,9.02
_21541_,9.02
_22043_,9.02
_22418_,9.02
_22457_,9.02
_23423_,9.02
_23501_,9.02
_25935_,9.02
_26061_,9.02
_27190_,9.02
genblk7\[3\].TIMER_b.mtimecmp\[30\],9.02
pin_mux.PIN_17.IRQRES,9.02
_05387_,9.005
_15760_,9.005
_08322_,9
_12648_,9
_18384_,9
_18689_,9
_20670_,9
_21479_,9
_22158_,9
_24463_,9
_26844_,9
_01871_,8.995
_16039_,8.99
_00064_,8.985
_01690_,8.985
_01721_,8.985
_01743_,8.985
_02301_,8.985
_02353_,8.985
_03356_,8.985
_04396_,8.985
_04407_,8.985
_04580_,8.985
_04889_,8.985
_05054_,8.985
_05180_,8.985
_05881_,8.985
_07988_,8.98
_10041_,8.98
_10152_,8.98
_10694_,8.98
_11875_,8.98
_11964_,8.98
_12618_,8.98
_12819_,8.98
_13307_,8.98
_13560_,8.98
_14559_,8.98
_15585_,8.98
_17046_,8.98
_17333_,8.98
_17619_,8.98
_17776_,8.98
_18423_,8.98
_18878_,8.98
_19654_,8.98
_19963_,8.98
_21874_,8.98
_21992_,8.98
_22982_,8.98
_25102_,8.98
_25990_,8.98
_01601_,8.965
P_REG_FILE.QEM_I_CNT_1\[12\],8.96
_06309_,8.96
_09232_,8.96
_09326_,8.96
_10018_,8.96
_10159_,8.96
_12708_,8.96
_14049_,8.96
_14192_,8.96
_14560_,8.96
_16880_,8.96
_18790_,8.96
_20563_,8.96
_20885_,8.96
_22315_,8.96
_24130_,8.96
_24814_,8.96
io_oeb_no[0],8.96
io_oeb_no[12],8.96
io_oeb_no[13],8.96
io_oeb_no[14],8.96
io_oeb_no[15],8.96
io_oeb_no[16],8.96
io_oeb_no[17],8.96
io_oeb_no[18],8.96
io_oeb_no[19],8.96
io_oeb_no[21],8.96
io_oeb_no[22],8.96
io_oeb_no[23],8.96
io_oeb_no[2],8.96
io_oeb_no[3],8.96
io_oeb_no[4],8.96
io_oeb_no[5],8.96
io_oeb_no[6],8.96
io_oeb_no[7],8.96
io_oeb_no[8],8.96
io_oeb_no[9],8.96
io_out[0],8.96
io_out[10],8.96
io_out[11],8.96
io_out[12],8.96
io_out[13],8.96
io_out[14],8.96
io_out[15],8.96
io_out[17],8.96
io_out[18],8.96
io_out[19],8.96
io_out[1],8.96
io_out[20],8.96
io_out[21],8.96
io_out[22],8.96
io_out[23],8.96
io_out[2],8.96
io_out[3],8.96
io_out[4],8.96
io_out[5],8.96
io_out[8],8.96
io_out[9],8.96
_01416_,8.955
_04252_,8.955
_01295_,8.945
_01349_,8.945
_01524_,8.945
_01762_,8.945
_01875_,8.945
_02731_,8.945
_03217_,8.945
_03802_,8.945
_04668_,8.945
_04919_,8.945
_05709_,8.945
genblk13\[2\].QEM_b.cr_wr,8.945
_06456_,8.94
_07278_,8.94
_08050_,8.94
_08442_,8.94
_08942_,8.94
_09935_,8.94
_10218_,8.94
_10439_,8.94
_11114_,8.94
_11349_,8.94
_11792_,8.94
_12053_,8.94
_12221_,8.94
_13443_,8.94
_14200_,8.94
_14647_,8.94
_15628_,8.94
_16300_,8.94
_16462_,8.94
_16580_,8.94
_17503_,8.94
_17878_,8.94
_18814_,8.94
_18835_,8.94
_18836_,8.94
_19495_,8.94
_19693_,8.94
_20118_,8.94
_20632_,8.94
_22680_,8.94
_23124_,8.94
_23816_,8.94
_24369_,8.94
_24447_,8.94
_24696_,8.94
_25422_,8.94
_26096_,8.94
_26291_,8.94
_26556_,8.94
_26677_,8.94
_27008_,8.94
_27049_,8.94
genblk13\[0\].QEM_b.count_thresh_reg\[15\],8.94
pin_mux.PIN_13.irqres_reg1,8.94
P_REG_FILE.I2C_MOSI_DATA_1\[0\],8.93
_15594_,8.93
_24419_,8.93
_02852_,8.925
_04111_,8.925
_05107_,8.92
_08299_,8.92
_08691_,8.92
_09114_,8.92
_09362_,8.92
_12563_,8.92
_13220_,8.92
_14914_,8.92
_16021_,8.92
_16809_,8.92
_17759_,8.92
_18710_,8.92
_18753_,8.92
_18801_,8.92
_19501_,8.92
_19752_,8.92
_20396_,8.92
_20577_,8.92
_24121_,8.92
_25479_,8.92
_26861_,8.92
genblk7\[0\].TIMER_b.mtimecmp\[2\],8.92
_16607_,8.915
_21355_,8.91
_01122_,8.905
_01840_,8.905
_02650_,8.905
_02729_,8.905
_04261_,8.905
_04743_,8.905
_04981_,8.905
_05148_,8.905
_05237_,8.905
_19171_,8.905
genblk11\[3\].SCG_b.wr_start,8.905
P_REG_FILE.QEM_I_CNT_1\[24\],8.9
P_REG_FILE.TIM_THRESH_H_3\[16\],8.9
_08205_,8.9
_08619_,8.9
_08814_,8.9
_08875_,8.9
_09052_,8.9
_09089_,8.9
_09205_,8.9
_09291_,8.9
_10148_,8.9
_10420_,8.9
_10507_,8.9
_10792_,8.9
_11719_,8.9
_11845_,8.9
_11921_,8.9
_12942_,8.9
_14158_,8.9
_14277_,8.9
_14564_,8.9
_14920_,8.9
_15591_,8.9
_15808_,8.9
_15914_,8.9
_16110_,8.9
_16435_,8.9
_16495_,8.9
_16552_,8.9
_16826_,8.9
_17064_,8.9
_17273_,8.9
_17282_,8.9
_17413_,8.9
_17550_,8.9
_17741_,8.9
_17906_,8.9
_18533_,8.9
_18560_,8.9
_18827_,8.9
_18829_,8.9
_19202_,8.9
_19448_,8.9
_19720_,8.9
_20324_,8.9
_20545_,8.9
_21475_,8.9
_21605_,8.9
_21606_,8.9
_21686_,8.9
_22070_,8.9
_22281_,8.9
_23119_,8.9
_23225_,8.9
_23266_,8.9
_23436_,8.9
_23803_,8.9
_24013_,8.9
_24105_,8.9
_24264_,8.9
_24290_,8.9
_24292_,8.9
_24787_,8.9
_24938_,8.9
_25772_,8.9
_26340_,8.9
_26562_,8.9
_26746_,8.9
_26855_,8.9
genblk7\[0\].TIMER_b.mtimecmp\[7\],8.9
genblk7\[1\].TIMER_b.mtimecmp\[61\],8.9
genblk7\[3\].TIMER_b.mtimecmp\[33\],8.9
genblk9\[2\].UART_b.generatorInst.rxCounter\[31\],8.9
genblk9\[2\].UART_b.wr_max_rate_rx_r1,8.9
genblk9\[3\].UART_b.wr_data,8.9
pin_mux.PIN_11.IN_last,8.9
pin_mux.PIN_13.IRQRES,8.9
pin_mux.PIN_6.irqres_reg1,8.9
net257,8.9
net1965,8.9
_05996_,8.895
_04864_,8.88
_07124_,8.88
_08569_,8.88
_15916_,8.88
_20367_,8.88
_20698_,8.88
_20779_,8.88
_22881_,8.88
genblk11\[2\].SCG_b.wr_total_steps_r1,8.88
pin_mux.PIN_19.irqres_reg1,8.88
pin_mux.PIN_21.IRQPOL,8.88
_25614_,8.87
_00395_,8.865
_03091_,8.865
_04402_,8.865
_05094_,8.865
_05216_,8.865
_19213_,8.865
_00428_,8.86
_07722_,8.86
_09134_,8.86
_09243_,8.86
_09373_,8.86
_10081_,8.86
_10144_,8.86
_10345_,8.86
_10664_,8.86
_10779_,8.86
_11199_,8.86
_11216_,8.86
_11617_,8.86
_12604_,8.86
_12646_,8.86
_12789_,8.86
_14290_,8.86
_14713_,8.86
_15303_,8.86
_15976_,8.86
_16533_,8.86
_16777_,8.86
_16920_,8.86
_16933_,8.86
_16937_,8.86
_19542_,8.86
_20214_,8.86
_20879_,8.86
_21134_,8.86
_21681_,8.86
_22703_,8.86
_23450_,8.86
_24303_,8.86
_24435_,8.86
_24664_,8.86
_24700_,8.86
_25471_,8.86
_26276_,8.86
_26443_,8.86
_26560_,8.86
_27328_,8.86
genblk13\[1\].QEM_b.calib_pos\[22\],8.86
_04492_,8.855
_26584_,8.855
_15189_,8.85
_00505_,8.84
_00992_,8.84
_03248_,8.84
_03731_,8.84
_04871_,8.84
_05179_,8.84
_06094_,8.84
_07598_,8.84
_10241_,8.84
_15153_,8.84
_15272_,8.84
_19434_,8.84
_19487_,8.84
_25403_,8.84
_26588_,8.84
genblk7\[0\].TIMER_b.mtimecmp\[52\],8.84
io_in[20],8.84
pin_mux.PIN_15.irqres_reg2,8.84
_03101_,8.835
_03117_,8.825
_06501_,8.82
_09481_,8.82
_11539_,8.82
_13059_,8.82
_14505_,8.82
_14865_,8.82
_17198_,8.82
_17574_,8.82
_19313_,8.82
_19930_,8.82
_21553_,8.82
_21627_,8.82
_21640_,8.82
_22747_,8.82
_23729_,8.82
_24620_,8.82
_25101_,8.82
_26027_,8.82
genblk13\[0\].QEM_b.latched_count\[16\],8.82
genblk13\[0\].QEM_b.quadA_delayed,8.82
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[2\],8.82
genblk7\[2\].TIMER_b.mtimecmp\[33\],8.82
genblk9\[0\].UART_b.txInst.data\[4\],8.82
genblk9\[3\].UART_b.wr_data_r1,8.82
_05013_,8.805
_02524_,8.8
_03621_,8.8
_04875_,8.8
_05764_,8.8
_07508_,8.8
_15930_,8.8
_16131_,8.8
_17490_,8.8
_18648_,8.8
_23772_,8.8
_27331_,8.8
net2039,8.8
_00495_,8.785
_00577_,8.785
_03222_,8.785
_03394_,8.785
_04454_,8.785
_04533_,8.785
P_REG_FILE.SD_JERK_1\[1\],8.78
P_REG_FILE.SPI_CR_2\[30\],8.78
_02990_,8.78
_07256_,8.78
_07342_,8.78
_07448_,8.78
_09015_,8.78
_12110_,8.78
_14183_,8.78
_14501_,8.78
_16771_,8.78
_19534_,8.78
_20591_,8.78
_20815_,8.78
_21631_,8.78
_23663_,8.78
_23836_,8.78
_26072_,8.78
genblk9\[2\].UART_b.max_rate_rx_r\[2\],8.78
_26995_,8.77
_00527_,8.765
_03431_,8.765
_03955_,8.765
net2030,8.765
_00879_,8.76
_01926_,8.76
_03100_,8.76
_04780_,8.76
_05079_,8.76
_05084_,8.76
_05085_,8.76
_05137_,8.76
_05300_,8.76
_05909_,8.76
_08096_,8.76
_11466_,8.76
_11602_,8.76
_17338_,8.76
_18873_,8.76
_23136_,8.76
_26879_,8.76
peripheral_addr[28],8.75
_02570_,8.745
_03990_,8.745
_06580_,8.74
_06934_,8.74
_13150_,8.74
_15859_,8.74
_22876_,8.74
_22996_,8.74
_23426_,8.74
_24096_,8.74
_24198_,8.74
_25454_,8.74
_19276_,8.735
_07273_,8.73
peripheral_wdata[1],8.73
_01680_,8.725
_03150_,8.725
_05212_,8.725
P_REG_FILE.QEM_THRESH_1\[13\],8.72
_02005_,8.72
_09535_,8.72
_13734_,8.72
_15312_,8.72
_17488_,8.72
_24354_,8.72
_27099_,8.72
_27152_,8.72
genblk11\[1\].SCG_b.step_accum\[10\],8.72
P_REG_FILE.I2C_DEV_ADDR_1\[3\],8.7
_06997_,8.7
_07644_,8.7
_07824_,8.7
_07901_,8.7
_07989_,8.7
_08924_,8.7
_12548_,8.7
_13291_,8.7
_13352_,8.7
_13840_,8.7
_15437_,8.7
_15821_,8.7
_16280_,8.7
_17375_,8.7
_17563_,8.7
_17697_,8.7
_17778_,8.7
_19733_,8.7
_20108_,8.7
_20643_,8.7
_21653_,8.7
_22594_,8.7
_25029_,8.7
_25170_,8.7
_25962_,8.7
genblk13\[0\].QEM_b.latched_count\[14\],8.7
_03471_,8.695
_10335_,8.695
_00316_,8.685
_01607_,8.685
_04253_,8.685
_04926_,8.685
_06373_,8.68
_13018_,8.68
_15453_,8.68
_17983_,8.68
_19951_,8.68
_20122_,8.68
_20949_,8.68
_21853_,8.68
_24543_,8.68
_25035_,8.68
_26575_,8.68
_05313_,8.675
_03654_,8.665
_03998_,8.665
genblk11\[1\].SCG_b.wr_cr,8.665
_07377_,8.66
_10103_,8.66
_12784_,8.66
_13285_,8.66
_15599_,8.66
_17295_,8.66
_17618_,8.66
_20741_,8.66
_22231_,8.66
_22386_,8.66
_24001_,8.66
pin_mux.PIN_14.IRQRES,8.66
_02347_,8.655
_13460_,8.655
_03355_,8.645
net2066,8.645
P_REG_FILE.PWM_PERIOD_DIV_1\[2\],8.64
_02424_,8.64
_08677_,8.64
_22501_,8.64
_06749_,8.635
_20784_,8.63
_00227_,8.625
_00416_,8.625
_01112_,8.625
_06345_,8.62
_09218_,8.62
_09757_,8.62
_09858_,8.62
_10752_,8.62
_11566_,8.62
_12271_,8.62
_12558_,8.62
_16838_,8.62
_24014_,8.62
_25392_,8.62
_25431_,8.62
_00957_,8.615
_27311_,8.615
_20389_,8.61
_02105_,8.605
_04339_,8.605
_04381_,8.605
_05851_,8.605
P_REG_FILE.UART_TX_DATA_1\[5\],8.6
_04293_,8.6
_06124_,8.6
_07039_,8.6
_07132_,8.6
_08026_,8.6
_09104_,8.6
_09246_,8.6
_09939_,8.6
_09982_,8.6
_10016_,8.6
_10250_,8.6
_10597_,8.6
_10855_,8.6
_10890_,8.6
_11234_,8.6
_11312_,8.6
_11378_,8.6
_12112_,8.6
_12225_,8.6
_13314_,8.6
_13380_,8.6
_13394_,8.6
_13515_,8.6
_15304_,8.6
_15481_,8.6
_16049_,8.6
_16620_,8.6
_16757_,8.6
_17707_,8.6
_17789_,8.6
_17857_,8.6
_18885_,8.6
_18997_,8.6
_19294_,8.6
_19846_,8.6
_19866_,8.6
_20865_,8.6
_20908_,8.6
_21526_,8.6
_21983_,8.6
_23024_,8.6
_23116_,8.6
_23796_,8.6
_24115_,8.6
_24197_,8.6
_24788_,8.6
_26034_,8.6
_26054_,8.6
_26438_,8.6
_27226_,8.6
genblk7\[2\].TIMER_b.mtimecmp\[52\],8.6
genblk9\[1\].UART_b.generatorInst.rxCounter\[31\],8.6
_01186_,8.585
_03088_,8.585
_05249_,8.585
P_REG_FILE.QEM_I_CNT_3\[0\],8.58
_06432_,8.58
_07194_,8.58
_07236_,8.58
_07941_,8.58
_09848_,8.58
_12810_,8.58
_13021_,8.58
_13037_,8.58
_13418_,8.58
_16268_,8.58
_16424_,8.58
_19630_,8.58
_23586_,8.58
_26507_,8.58
_05245_,8.575
_06615_,8.57
_22411_,8.57
_24939_,8.57
_00040_,8.565
_01107_,8.565
_02439_,8.565
_03742_,8.565
_03925_,8.565
_04271_,8.565
_04798_,8.565
P_REG_FILE.gpio_intr_buf2\[7\],8.56
_02803_,8.56
_06598_,8.56
_08002_,8.56
_09502_,8.56
_09897_,8.56
_10091_,8.56
_10546_,8.56
_10588_,8.56
_10888_,8.56
_11140_,8.56
_11715_,8.56
_12030_,8.56
_12978_,8.56
_13481_,8.56
_14608_,8.56
_14727_,8.56
_14925_,8.56
_15020_,8.56
_15086_,8.56
_15105_,8.56
_15516_,8.56
_15542_,8.56
_16381_,8.56
_16413_,8.56
_16774_,8.56
_16807_,8.56
_16886_,8.56
_16913_,8.56
_17307_,8.56
_17347_,8.56
_17804_,8.56
_18189_,8.56
_18503_,8.56
_18569_,8.56
_18737_,8.56
_19000_,8.56
_19664_,8.56
_19976_,8.56
_20356_,8.56
_20470_,8.56
_20813_,8.56
_20868_,8.56
_21121_,8.56
_21620_,8.56
_21878_,8.56
_22273_,8.56
_23001_,8.56
_23683_,8.56
_23832_,8.56
_23862_,8.56
_24036_,8.56
_24210_,8.56
_24406_,8.56
_25930_,8.56
_26035_,8.56
_26424_,8.56
_26572_,8.56
_26728_,8.56
genblk6\[0\].PWM_b.mod_setpoint_r\[0\],8.56
genblk7\[0\].TIMER_b.mtimecmp\[46\],8.56
genblk7\[3\].TIMER_b.mtimecmp\[25\],8.56
_21003_,8.545
P_REG_FILE.QEM_I_CNT_1\[0\],8.54
_05256_,8.54
_08523_,8.54
_12458_,8.54
_14788_,8.54
_17661_,8.54
_18164_,8.54
_26512_,8.54
_00298_,8.525
_00700_,8.525
_01719_,8.525
_02348_,8.525
_02756_,8.525
_02759_,8.525
_02766_,8.525
_03274_,8.525
_03478_,8.525
_03494_,8.525
_04144_,8.525
_04351_,8.525
_04361_,8.525
_04828_,8.525
_04848_,8.525
_05496_,8.525
_05883_,8.525
genblk13\[3\].QEM_b.cr_wr,8.525
net2007,8.525
P_REG_FILE.TIM_THRESH_L_3\[17\],8.52
_04800_,8.52
_06043_,8.52
_08074_,8.52
_09047_,8.52
_09632_,8.52
_10147_,8.52
_10255_,8.52
_12376_,8.52
_13487_,8.52
_14267_,8.52
_14538_,8.52
_14937_,8.52
_16536_,8.52
_17565_,8.52
_17754_,8.52
_18336_,8.52
_19043_,8.52
_19401_,8.52
_19464_,8.52
_21076_,8.52
_21386_,8.52
_21514_,8.52
_22794_,8.52
_22941_,8.52
_23139_,8.52
_24771_,8.52
_26237_,8.52
_27189_,8.52
_27287_,8.52
genblk11\[2\].SCG_b.move_done,8.52
genblk9\[0\].UART_b.wr_data,8.515
_05196_,8.5
_07634_,8.5
_09662_,8.5
_10009_,8.5
_10950_,8.5
_12227_,8.5
_13867_,8.5
_17197_,8.5
_19157_,8.5
_22841_,8.5
_25503_,8.5
_26322_,8.5
genblk6\[3\].PWM_b.wr_pwm_period_div_r1,8.5
genblk7\[0\].TIMER_b.mtimecmp\[14\],8.5
_04256_,8.495
_00661_,8.485
_01139_,8.485
_01377_,8.485
_01436_,8.485
_01801_,8.485
_02362_,8.485
_02760_,8.485
_03255_,8.485
_03427_,8.485
_03492_,8.485
_04392_,8.485
_05151_,8.485
_05154_,8.485
_05501_,8.485
_05872_,8.485
_05914_,8.485
P_REG_FILE.QEM_I_CNT_2\[14\],8.48
_06209_,8.48
_06227_,8.48
_06594_,8.48
_07680_,8.48
_07846_,8.48
_09468_,8.48
_09697_,8.48
_10192_,8.48
_10270_,8.48
_10416_,8.48
_10442_,8.48
_10616_,8.48
_10618_,8.48
_10826_,8.48
_10862_,8.48
_11042_,8.48
_11366_,8.48
_12084_,8.48
_12154_,8.48
_12580_,8.48
_12603_,8.48
_12959_,8.48
_12973_,8.48
_13638_,8.48
_14224_,8.48
_14520_,8.48
_14817_,8.48
_14853_,8.48
_14882_,8.48
_15080_,8.48
_15883_,8.48
_16046_,8.48
_16587_,8.48
_16805_,8.48
_17529_,8.48
_18487_,8.48
_18505_,8.48
_18891_,8.48
_18955_,8.48
_19007_,8.48
_19101_,8.48
_19333_,8.48
_19890_,8.48
_19997_,8.48
_20057_,8.48
_20397_,8.48
_21044_,8.48
_22054_,8.48
_22456_,8.48
_22598_,8.48
_22897_,8.48
_23221_,8.48
_23753_,8.48
_24307_,8.48
_24580_,8.48
_24783_,8.48
_24816_,8.48
_25307_,8.48
_26513_,8.48
_26595_,8.48
genblk13\[1\].QEM_b.calib_mode,8.48
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[7\],8.48
genblk7\[1\].TIMER_b.mtimecmp\[8\],8.48
genblk7\[3\].TIMER_b.mtimecmp\[40\],8.48
pin_mux.PIN_1.IRQPOL,8.48
pin_mux.PIN_2.irqres_reg2,8.48
_01547_,8.465
_05371_,8.465
_05911_,8.465
_02358_,8.46
_07779_,8.46
_15078_,8.46
_17286_,8.46
_17527_,8.46
_19462_,8.46
_21062_,8.46
_21777_,8.46
_22460_,8.46
_24213_,8.46
_25367_,8.46
genblk13\[1\].QEM_b.latched_count\[31\],8.46
_00066_,8.445
_01267_,8.445
_01841_,8.445
_03211_,8.445
_04506_,8.445
_04516_,8.445
_04600_,8.445
_23744_,8.445
P_REG_FILE.I2C_MOSI_DATA_1\[4\],8.44
P_REG_FILE.SD_ACCEL_DUR_1\[6\],8.44
P_REG_FILE.SD_JERK_1\[3\],8.44
P_REG_FILE.SPI_CR_2\[24\],8.44
_02788_,8.44
_06343_,8.44
_06509_,8.44
_07139_,8.44
_07393_,8.44
_07478_,8.44
_08082_,8.44
_08570_,8.44
_09081_,8.44
_09199_,8.44
_09345_,8.44
_10099_,8.44
_10222_,8.44
_10627_,8.44
_10946_,8.44
_11145_,8.44
_11265_,8.44
_11268_,8.44
_11722_,8.44
_11842_,8.44
_11879_,8.44
_12277_,8.44
_12588_,8.44
_12794_,8.44
_12966_,8.44
_13068_,8.44
_13087_,8.44
_13360_,8.44
_13496_,8.44
_13641_,8.44
_13937_,8.44
_14182_,8.44
_14187_,8.44
_14259_,8.44
_14355_,8.44
_14539_,8.44
_14635_,8.44
_14677_,8.44
_15018_,8.44
_15039_,8.44
_15099_,8.44
_15710_,8.44
_15918_,8.44
_16171_,8.44
_17544_,8.44
_17990_,8.44
_18301_,8.44
_18657_,8.44
_18925_,8.44
_19196_,8.44
_19793_,8.44
_20066_,8.44
_20070_,8.44
_20312_,8.44
_20421_,8.44
_20831_,8.44
_21005_,8.44
_21291_,8.44
_21459_,8.44
_21488_,8.44
_21808_,8.44
_22245_,8.44
_23015_,8.44
_23016_,8.44
_23366_,8.44
_23672_,8.44
_23971_,8.44
_24976_,8.44
_25608_,8.44
_25824_,8.44
_26091_,8.44
_26480_,8.44
_27109_,8.44
_27162_,8.44
genblk13\[0\].QEM_b.calib_pos\[0\],8.44
genblk13\[2\].QEM_b.calib_motor_stopped,8.44
_00968_,8.435
_01164_,8.435
_02981_,8.425
P_REG_FILE.SPI_TX_DATA_2\[2\],8.42
_02322_,8.42
_08224_,8.42
_09455_,8.42
_11660_,8.42
_13071_,8.42
_13861_,8.42
_16688_,8.42
_19916_,8.42
_22849_,8.42
_23987_,8.42
_25390_,8.42
_00662_,8.405
_00807_,8.405
_01768_,8.405
_05338_,8.405
_05720_,8.405
net2031,8.405
P_REG_FILE.SD_ACCEL_DUR_1\[7\],8.4
_04566_,8.4
_08102_,8.4
_08542_,8.4
_09148_,8.4
_09724_,8.4
_10199_,8.4
_10259_,8.4
_10592_,8.4
_11163_,8.4
_11649_,8.4
_12263_,8.4
_13678_,8.4
_13846_,8.4
_14532_,8.4
_15673_,8.4
_16181_,8.4
_16193_,8.4
_18270_,8.4
_19345_,8.4
_19917_,8.4
_20974_,8.4
_21087_,8.4
_21254_,8.4
_21523_,8.4
_21684_,8.4
_22130_,8.4
_25310_,8.4
_26123_,8.4
_26367_,8.4
_26541_,8.4
_26799_,8.4
_27291_,8.4
genblk6\[3\].PWM_b.wr_en_r1,8.4
genblk7\[0\].TIMER_b.mtimecmp\[16\],8.4
genblk7\[1\].TIMER_b.mtimecmp\[30\],8.4
_18209_,8.39
_00266_,8.38
_01090_,8.38
_01254_,8.38
_01858_,8.38
_02280_,8.38
_05115_,8.38
_07595_,8.38
_07611_,8.38
_13710_,8.38
_14872_,8.38
_16356_,8.38
_17528_,8.38
_17562_,8.38
_19810_,8.38
_20480_,8.38
_21706_,8.38
_24076_,8.38
_25884_,8.38
_04870_,8.375
_21025_,8.375
_04647_,8.37
_01046_,8.365
_01144_,8.365
_03648_,8.365
genblk11\[0\].SD_P.state\[0\],8.365
_06817_,8.36
_06960_,8.36
_08547_,8.36
_09545_,8.36
_09808_,8.36
_09854_,8.36
_11046_,8.36
_11182_,8.36
_11934_,8.36
_13886_,8.36
_14135_,8.36
_14223_,8.36
_14437_,8.36
_14457_,8.36
_15022_,8.36
_15869_,8.36
_16778_,8.36
_17605_,8.36
_17690_,8.36
_18426_,8.36
_20630_,8.36
_21688_,8.36
_22102_,8.36
_24652_,8.36
_24732_,8.36
_25844_,8.36
_26662_,8.36
_26720_,8.36
_26927_,8.36
_27304_,8.36
_14983_,8.35
_02789_,8.345
_03158_,8.345
P_REG_FILE.TIM_THRESH_H_3\[24\],8.34
_00449_,8.34
_00545_,8.34
_00738_,8.34
_00875_,8.34
_01494_,8.34
_05097_,8.34
_05153_,8.34
_06527_,8.34
_12698_,8.34
_16449_,8.34
_16615_,8.34
_16810_,8.34
_18386_,8.34
_19858_,8.34
_20572_,8.34
_23846_,8.34
_25541_,8.34
_25705_,8.34
_26510_,8.34
_26834_,8.34
_26369_,8.33
_00890_,8.325
_01271_,8.325
_03228_,8.325
_03607_,8.325
_04797_,8.325
_05201_,8.325
_05210_,8.325
_07301_,8.32
_10429_,8.32
_11190_,8.32
_11896_,8.32
_14242_,8.32
_14287_,8.32
_16067_,8.32
_17152_,8.32
_18732_,8.32
_20810_,8.32
_21440_,8.32
_21675_,8.32
_21752_,8.32
_21795_,8.32
_21936_,8.32
_23361_,8.32
_24306_,8.32
_25303_,8.32
_25546_,8.32
_26370_,8.32
_26784_,8.32
pin_mux.PIN_24.out_mux.A,8.32
_00532_,8.305
_01635_,8.305
_01641_,8.305
_02277_,8.305
_02428_,8.305
_03816_,8.305
_05907_,8.305
net1977,8.305
net1995,8.305
net2042,8.305
net2059,8.305
P_REG_FILE.SD_JERK_DUR_3\[8\],8.3
_02758_,8.3
_03332_,8.3
_06597_,8.3
_11762_,8.3
_13607_,8.3
_13903_,8.3
genblk13\[1\].QEM_b.calib_pos\[6\],8.3
_02965_,8.285
_04184_,8.285
P_REG_FILE.gpio_intr_buf2\[4\],8.28
_03796_,8.28
_07627_,8.28
_08029_,8.28
_11168_,8.28
_14227_,8.28
_15161_,8.28
_17274_,8.28
_19956_,8.28
_21579_,8.28
_26227_,8.28
_00949_,8.275
_04207_,8.275
_05614_,8.275
_01677_,8.265
_01760_,8.265
_02780_,8.265
_04046_,8.265
_04398_,8.265
_04905_,8.265
_24600_,8.265
_02113_,8.26
_06057_,8.26
_09583_,8.26
_10840_,8.26
_11618_,8.26
_13842_,8.26
_14023_,8.26
_14834_,8.26
_16279_,8.26
_18906_,8.26
_19327_,8.26
_24752_,8.26
_02160_,8.25
_15398_,8.25
p_interrupts[40],8.25
p_interrupts[46],8.25
P_REG_FILE.I2C_MOSI_DATA_1\[3\],8.24
_03687_,8.24
_03845_,8.24
_08028_,8.24
_08992_,8.24
_10063_,8.24
_10502_,8.24
_11496_,8.24
_12657_,8.24
_13674_,8.24
_15026_,8.24
_15151_,8.24
_16456_,8.24
_20370_,8.24
_21509_,8.24
_21530_,8.24
_21671_,8.24
_21891_,8.24
_22219_,8.24
_23562_,8.24
_25428_,8.24
_26467_,8.24
genblk13\[0\].QEM_b.cr_wr_reg2,8.24
_03586_,8.235
_04609_,8.235
_06383_,8.235
_17175_,8.235
_00498_,8.225
_00842_,8.225
_02542_,8.225
P_REG_FILE.I2C_CR_2\[23\],8.22
_00797_,8.22
_26250_,8.22
_26686_,8.22
genblk11\[3\].SCG_b.wr_cr_r2,8.22
genblk11\[0\].SCG_b.wr_cr,8.215
_24424_,8.21
_00160_,8.205
_01693_,8.205
_01912_,8.205
_02057_,8.205
_03125_,8.205
_04234_,8.205
_05738_,8.205
_08830_,8.2
_09403_,8.2
_10868_,8.2
_13145_,8.2
_16463_,8.2
_19004_,8.2
_19585_,8.2
_19746_,8.2
_21601_,8.2
_23374_,8.2
_23451_,8.2
_23785_,8.2
_25332_,8.2
_25601_,8.2
_26056_,8.2
_26395_,8.2
genblk11\[1\].SCG_b.step_timer\[7\],8.2
_01121_,8.195
_03402_,8.195
_03491_,8.195
_04348_,8.195
_22995_,8.195
_00115_,8.185
_00120_,8.185
_01786_,8.185
_02429_,8.185
_03159_,8.185
_12108_,8.18
_16177_,8.18
_26106_,8.18
_24525_,8.17
_01556_,8.165
_02561_,8.165
_06961_,8.16
_07121_,8.16
_07492_,8.16
_08040_,8.16
_08118_,8.16
_08702_,8.16
_10001_,8.16
_11426_,8.16
_11868_,8.16
_13627_,8.16
_15038_,8.16
_15720_,8.16
_16258_,8.16
_16614_,8.16
_17050_,8.16
_17223_,8.16
_18272_,8.16
_18349_,8.16
_18632_,8.16
_19396_,8.16
_19469_,8.16
_19581_,8.16
_19908_,8.16
_19983_,8.16
_21177_,8.16
_22083_,8.16
_22955_,8.16
_23113_,8.16
_23355_,8.16
_23577_,8.16
_23699_,8.16
_23784_,8.16
_24671_,8.16
_24857_,8.16
_25230_,8.16
_26248_,8.16
_27076_,8.16
_00134_,8.155
_00928_,8.155
_00080_,8.145
_01644_,8.145
_02189_,8.145
_04353_,8.145
_04966_,8.145
_01286_,8.14
_06649_,8.14
_06889_,8.14
_07123_,8.14
_07922_,8.14
_08859_,8.14
_09080_,8.14
_09424_,8.14
_10298_,8.14
_10319_,8.14
_10465_,8.14
_10624_,8.14
_10848_,8.14
_10896_,8.14
_11015_,8.14
_11128_,8.14
_11207_,8.14
_11658_,8.14
_11922_,8.14
_11939_,8.14
_12081_,8.14
_12220_,8.14
_12360_,8.14
_12544_,8.14
_12691_,8.14
_13133_,8.14
_13947_,8.14
_14126_,8.14
_14717_,8.14
_15236_,8.14
_16632_,8.14
_16862_,8.14
_17335_,8.14
_17645_,8.14
_18754_,8.14
_18844_,8.14
_18890_,8.14
_19232_,8.14
_19875_,8.14
_19885_,8.14
_20240_,8.14
_20588_,8.14
_20878_,8.14
_21037_,8.14
_21178_,8.14
_21408_,8.14
_21779_,8.14
_22006_,8.14
_22535_,8.14
_22625_,8.14
_23389_,8.14
_24588_,8.14
_24601_,8.14
_24611_,8.14
_24661_,8.14
_24781_,8.14
_25489_,8.14
_26079_,8.14
_26100_,8.14
_26609_,8.14
_26825_,8.14
_27205_,8.14
_27216_,8.14
genblk2\[1\].SPI_b.TX_DV_2,8.14
genblk9\[0\].UART_b.wr_cr_r1,8.14
_00357_,8.125
_04985_,8.125
P_REG_FILE.SD_CR_2\[0\],8.12
_06488_,8.12
_07075_,8.12
_07495_,8.12
_07588_,8.12
_07686_,8.12
_08294_,8.12
_08504_,8.12
_09249_,8.12
_11248_,8.12
_11940_,8.12
_13773_,8.12
_14589_,8.12
_14918_,8.12
_16133_,8.12
_21047_,8.12
_23741_,8.12
_24326_,8.12
_24855_,8.12
_25239_,8.12
_25406_,8.12
_25544_,8.12
_26368_,8.12
_26534_,8.12
_27233_,8.12
genblk11\[1\].SCG_b.phase_count\[14\],8.12
genblk13\[1\].QEM_b.calib_pos\[4\],8.12
genblk7\[1\].TIMER_b.mtimecmp\[18\],8.12
_03522_,8.115
_17929_,8.11
_01102_,8.105
_01239_,8.105
_01729_,8.105
_03472_,8.105
_04112_,8.105
_04544_,8.105
_05067_,8.105
_05177_,8.105
_05250_,8.105
P_REG_FILE.I2C_REG_ADDR_1\[0\],8.1
P_REG_FILE.SD_JERK_DUR_3\[2\],8.1
P_REG_FILE.SD_TOT_STEPS_3\[21\],8.1
_06440_,8.1
_06566_,8.1
_06642_,8.1
_07358_,8.1
_08171_,8.1
_09240_,8.1
_09295_,8.1
_09569_,8.1
_09571_,8.1
_10069_,8.1
_10114_,8.1
_10128_,8.1
_10918_,8.1
_10954_,8.1
_11215_,8.1
_11886_,8.1
_11891_,8.1
_11942_,8.1
_11984_,8.1
_12003_,8.1
_12132_,8.1
_12202_,8.1
_12269_,8.1
_12308_,8.1
_13091_,8.1
_13675_,8.1
_13856_,8.1
_14283_,8.1
_14680_,8.1
_15074_,8.1
_15519_,8.1
_15564_,8.1
_15620_,8.1
_15672_,8.1
_15692_,8.1
_15897_,8.1
_16653_,8.1
_16656_,8.1
_16666_,8.1
_16811_,8.1
_16866_,8.1
_17140_,8.1
_17406_,8.1
_18276_,8.1
_18304_,8.1
_18318_,8.1
_18351_,8.1
_18358_,8.1
_18495_,8.1
_18677_,8.1
_19797_,8.1
_19924_,8.1
_20686_,8.1
_20781_,8.1
_20791_,8.1
_20796_,8.1
_21011_,8.1
_22037_,8.1
_22277_,8.1
_22311_,8.1
_22354_,8.1
_22523_,8.1
_22670_,8.1
_22847_,8.1
_23491_,8.1
_23504_,8.1
_24774_,8.1
_24865_,8.1
_24881_,8.1
_24910_,8.1
_25111_,8.1
_25324_,8.1
_26762_,8.1
_26782_,8.1
_26796_,8.1
_26838_,8.1
genblk7\[0\].TIMER_b.mtimecmp\[3\],8.1
genblk7\[0\].TIMER_b.mtimecmp\[41\],8.1
genblk7\[0\].TIMER_b.mtimecmp\[48\],8.1
genblk7\[3\].TIMER_b.mtimecmp\[23\],8.1
_04024_,8.085
P_REG_FILE.SD_JERK_DUR_4\[5\],8.08
_07497_,8.08
_08023_,8.08
_10173_,8.08
_13256_,8.08
_15529_,8.08
_26774_,8.08
_00408_,8.065
_00768_,8.065
_00784_,8.065
_00901_,8.065
_02736_,8.065
_03208_,8.065
_04037_,8.065
_04411_,8.065
_04455_,8.065
_04469_,8.065
_04791_,8.065
_04886_,8.065
_04951_,8.065
_05368_,8.065
_05492_,8.065
_05834_,8.065
net1949,8.065
net2051,8.065
_06760_,8.06
_07368_,8.06
_08904_,8.06
_09705_,8.06
_10092_,8.06
_10196_,8.06
_10256_,8.06
_10572_,8.06
_10903_,8.06
_12244_,8.06
_12262_,8.06
_12514_,8.06
_13677_,8.06
_14181_,8.06
_14236_,8.06
_14658_,8.06
_14855_,8.06
_15263_,8.06
_16018_,8.06
_16212_,8.06
_17324_,8.06
_17680_,8.06
_17984_,8.06
_18544_,8.06
_19499_,8.06
_20242_,8.06
_21666_,8.06
_22276_,8.06
_22650_,8.06
_23144_,8.06
_23175_,8.06
_25018_,8.06
_25305_,8.06
_25799_,8.06
genblk7\[1\].TIMER_b.mtimecmp\[22\],8.06
_02371_,8.04
_06627_,8.04
_07244_,8.04
_07748_,8.04
_12870_,8.04
_13019_,8.04
_16417_,8.04
_16885_,8.04
_20737_,8.04
_21035_,8.04
_22591_,8.04
_22657_,8.04
_22763_,8.04
_23099_,8.04
_25358_,8.04
_25528_,8.04
_02776_,8.035
_00261_,8.025
_00673_,8.025
_02320_,8.025
_02427_,8.025
_02638_,8.025
_02991_,8.025
_03015_,8.025
_03119_,8.025
_03214_,8.025
_04045_,8.025
_04289_,8.025
_04297_,8.025
_04512_,8.025
_04513_,8.025
_05168_,8.025
_05319_,8.025
net1991,8.025
P_REG_FILE.QEM_I_CNT_4\[18\],8.02
P_REG_FILE.QEM_THRESH_1\[2\],8.02
_06266_,8.02
_07422_,8.02
_07443_,8.02
_08092_,8.02
_08462_,8.02
_09147_,8.02
_09228_,8.02
_09802_,8.02
_09976_,8.02
_09998_,8.02
_10157_,8.02
_10203_,8.02
_10369_,8.02
_10488_,8.02
_10629_,8.02
_10736_,8.02
_10748_,8.02
_11086_,8.02
_11340_,8.02
_12076_,8.02
_12161_,8.02
_13237_,8.02
_13849_,8.02
_14450_,8.02
_15113_,8.02
_16092_,8.02
_16170_,8.02
_17876_,8.02
_18167_,8.02
_18491_,8.02
_18834_,8.02
_19772_,8.02
_19998_,8.02
_22811_,8.02
_23042_,8.02
_23102_,8.02
_24513_,8.02
_24615_,8.02
_24950_,8.02
_25508_,8.02
_25793_,8.02
_25804_,8.02
_26175_,8.02
_26598_,8.02
_26741_,8.02
_26786_,8.02
_26808_,8.02
_27046_,8.02
_27272_,8.02
genblk7\[2\].TIMER_b.mtimecmp\[35\],8.02
genblk7\[2\].TIMER_b.mtimecmp\[60\],8.02
pin_mux.PIN_1.irqres_reg1,8.02
net1958,8.02
_00361_,8.015
_24507_,8.01
_04987_,8.005
P_REG_FILE.QEM_THRESH_1\[10\],8
_02045_,8
_02487_,8
_08473_,8
_11669_,8
_12320_,8
_15738_,8
_16116_,8
_19246_,8
_20814_,8
_21260_,8
_21842_,8
_22357_,8
_25488_,8
_26299_,8
_03829_,7.995
_12009_,7.995
_00029_,7.985
_00313_,7.985
_00551_,7.985
_02332_,7.985
_02375_,7.985
_02420_,7.985
_03241_,7.985
_04294_,7.985
_04518_,7.985
_05318_,7.985
_00257_,7.98
_07088_,7.98
_07203_,7.98
_07529_,7.98
_07548_,7.98
_08138_,7.98
_08500_,7.98
_08700_,7.98
_08707_,7.98
_08730_,7.98
_08905_,7.98
_10179_,7.98
_10422_,7.98
_10873_,7.98
_11993_,7.98
_11994_,7.98
_12048_,7.98
_12156_,7.98
_12218_,7.98
_12713_,7.98
_12825_,7.98
_12904_,7.98
_12915_,7.98
_13050_,7.98
_13808_,7.98
_13913_,7.98
_14280_,7.98
_14814_,7.98
_15045_,7.98
_15111_,7.98
_15656_,7.98
_16105_,7.98
_16194_,7.98
_16489_,7.98
_16804_,7.98
_17313_,7.98
_17585_,7.98
_18152_,7.98
_18196_,7.98
_18214_,7.98
_18706_,7.98
_18851_,7.98
_18903_,7.98
_19018_,7.98
_19782_,7.98
_20253_,7.98
_20306_,7.98
_20811_,7.98
_21464_,7.98
_21478_,7.98
_21740_,7.98
_21836_,7.98
_21942_,7.98
_22073_,7.98
_22147_,7.98
_22274_,7.98
_22741_,7.98
_22901_,7.98
_22912_,7.98
_23077_,7.98
_23156_,7.98
_24376_,7.98
_24517_,7.98
_24533_,7.98
_24570_,7.98
_25830_,7.98
_26444_,7.98
_26902_,7.98
_27177_,7.98
genblk13\[3\].QEM_b.latched_count\[31\],7.98
genblk4\[0\].I2C_b.saved_reg_addr\[3\],7.98
genblk7\[1\].TIMER_b.mtimecmp\[7\],7.98
pin_mux.PIN_11.IRQPOL,7.98
pin_mux.PIN_21.irqres_reg2,7.98
_03284_,7.975
_05110_,7.975
_05750_,7.975
_19802_,7.97
_06442_,7.96
_06492_,7.96
_13020_,7.96
_13985_,7.96
_19572_,7.96
_24558_,7.96
_25585_,7.96
_26347_,7.96
_02303_,7.945
_03485_,7.945
_03768_,7.945
_04734_,7.945
_23310_,7.945
P_REG_FILE.TIM_THRESH_L_2\[27\],7.94
_02504_,7.94
_07392_,7.94
_08526_,7.94
_09738_,7.94
_09849_,7.94
_09970_,7.94
_11107_,7.94
_11150_,7.94
_11621_,7.94
_11997_,7.94
_12184_,7.94
_12489_,7.94
_13009_,7.94
_13075_,7.94
_13077_,7.94
_13484_,7.94
_14217_,7.94
_14541_,7.94
_16075_,7.94
_17628_,7.94
_17823_,7.94
_18231_,7.94
_18462_,7.94
_20259_,7.94
_20261_,7.94
_20283_,7.94
_21129_,7.94
_21279_,7.94
_21527_,7.94
_22893_,7.94
_22987_,7.94
_23059_,7.94
_24060_,7.94
_25699_,7.94
_01795_,7.935
_16254_,7.93
_04472_,7.925
_05037_,7.925
_00933_,7.92
_01094_,7.92
_01128_,7.92
_01232_,7.92
_01845_,7.92
_03481_,7.92
_03617_,7.92
_05288_,7.92
_05530_,7.92
_07396_,7.92
_10272_,7.92
_11847_,7.92
_17621_,7.92
_18509_,7.92
_24370_,7.92
_25374_,7.92
_26138_,7.92
_26301_,7.92
_00736_,7.905
_00751_,7.905
_05887_,7.905
_06745_,7.9
_07128_,7.9
_07527_,7.9
_08745_,7.9
_08877_,7.9
_09904_,7.9
_09921_,7.9
_10450_,7.9
_10626_,7.9
_10886_,7.9
_12035_,7.9
_12845_,7.9
_13276_,7.9
_13941_,7.9
_14879_,7.9
_15071_,7.9
_15701_,7.9
_15844_,7.9
_17921_,7.9
_18984_,7.9
_19187_,7.9
_20351_,7.9
_20700_,7.9
_22508_,7.9
_24744_,7.9
_26517_,7.9
pin_mux.PIN_7.IN_last,7.9
pin_mux.PIN_9.IRQPOL,7.9
_23385_,7.89
_04616_,7.885
_00739_,7.88
_02909_,7.88
_04040_,7.88
_04048_,7.88
_04878_,7.88
_05136_,7.88
_05207_,7.88
_05241_,7.88
_06681_,7.88
_07771_,7.88
_07992_,7.88
_08188_,7.88
_08672_,7.88
_08739_,7.88
_11941_,7.88
_14243_,7.88
_18315_,7.88
_19787_,7.88
_23039_,7.88
_23370_,7.88
_23439_,7.88
_26342_,7.88
_26526_,7.88
genblk9\[1\].UART_b.rxEn,7.875
_04198_,7.865
_04550_,7.865
_04598_,7.865
_05155_,7.865
_03662_,7.86
_03903_,7.86
_06791_,7.86
_08159_,7.86
_11746_,7.86
_14301_,7.86
_14470_,7.86
_14799_,7.86
_15875_,7.86
_20654_,7.86
_21794_,7.86
_24314_,7.86
_25052_,7.86
_26553_,7.86
genblk13\[1\].QEM_b.latched_count\[3\],7.86
_00596_,7.855
_02651_,7.855
_11752_,7.855
_13222_,7.85
_00087_,7.845
_00097_,7.845
_00109_,7.845
_00452_,7.845
_00718_,7.845
_01696_,7.845
_01758_,7.845
_02172_,7.845
_03090_,7.845
_04669_,7.845
_05580_,7.845
_05646_,7.845
net2015,7.845
_09131_,7.84
_13902_,7.84
_17855_,7.84
_25669_,7.83
peripheral_addr[6],7.83
_03818_,7.825
_03933_,7.825
_04376_,7.825
_04661_,7.825
_02457_,7.82
_06605_,7.82
_06677_,7.82
_09075_,7.82
_12964_,7.82
_14199_,7.82
_17497_,7.82
_21991_,7.82
_22378_,7.82
_25092_,7.82
_26923_,7.82
_27163_,7.82
_27308_,7.82
pin_mux.PIN_20.irqres_reg2,7.82
peripheral_addr[9],7.81
_01470_,7.805
_01564_,7.805
_01657_,7.805
_02175_,7.805
_03286_,7.805
_04069_,7.805
_04189_,7.805
_04267_,7.805
_04467_,7.805
_04772_,7.805
_05063_,7.805
_05794_,7.805
genblk4\[0\].I2C_b.i_wr_mosi_data,7.805
P_REG_FILE.QEM_I_CNT_2\[9\],7.8
P_REG_FILE.QEM_THRESH_4\[31\],7.8
_00458_,7.8
_07990_,7.8
_15354_,7.8
_18684_,7.8
_19514_,7.8
_21713_,7.8
_23495_,7.8
_24682_,7.8
_24885_,7.8
_24450_,7.79
_26396_,7.79
_06966_,7.78
_07204_,7.78
_07804_,7.78
_10628_,7.78
_12407_,7.78
_12567_,7.78
_13395_,7.78
_13577_,7.78
_14186_,7.78
_14404_,7.78
_14464_,7.78
_14572_,7.78
_15352_,7.78
_16226_,7.78
_16273_,7.78
_17190_,7.78
_17213_,7.78
_17895_,7.78
_18317_,7.78
_19783_,7.78
_20636_,7.78
_21385_,7.78
_21943_,7.78
_22592_,7.78
_23429_,7.78
_23541_,7.78
_24485_,7.78
_24581_,7.78
_24911_,7.78
_25046_,7.78
_25954_,7.78
_26448_,7.78
genblk9\[0\].UART_b.wr_max_rate_rx_r2,7.78
_01024_,7.775
_02350_,7.775
_25104_,7.775
_12667_,7.77
_00334_,7.765
_01836_,7.765
_04845_,7.765
_07596_,7.76
_08819_,7.76
_15636_,7.76
_15978_,7.76
_18364_,7.76
_19573_,7.76
_20963_,7.76
_21798_,7.76
_23655_,7.76
_24257_,7.76
_24381_,7.76
_25519_,7.76
_09615_,7.75
_21469_,7.75
_03751_,7.745
_07070_,7.74
_07255_,7.74
_09885_,7.74
_14193_,7.74
_17942_,7.74
_19960_,7.74
_21123_,7.74
_21383_,7.74
_22491_,7.74
_23412_,7.74
_23712_,7.74
_24969_,7.74
_24977_,7.74
_26243_,7.74
_22537_,7.735
_10635_,7.72
_15775_,7.72
_16143_,7.72
_18241_,7.71
_01086_,7.705
_04122_,7.705
_09836_,7.7
_10291_,7.7
_12213_,7.7
_12388_,7.7
_16365_,7.7
_17416_,7.7
_19350_,7.7
_19431_,7.7
_19644_,7.7
_21176_,7.7
_21948_,7.7
_22589_,7.7
_22602_,7.7
_23023_,7.7
_24031_,7.7
_24456_,7.7
_24875_,7.7
_25538_,7.7
_26888_,7.7
_27211_,7.7
_02659_,7.695
_16002_,7.69
_01061_,7.685
_02229_,7.685
_02582_,7.685
_02677_,7.685
_05299_,7.685
P_REG_FILE.QEM_I_CNT_2\[15\],7.68
P_REG_FILE.SD_JERK_DUR_3\[15\],7.68
_05884_,7.68
_07085_,7.68
_08059_,7.68
_08089_,7.68
_08100_,7.68
_08501_,7.68
_09960_,7.68
_10083_,7.68
_10246_,7.68
_10559_,7.68
_10857_,7.68
_10892_,7.68
_11024_,7.68
_11064_,7.68
_11227_,7.68
_11406_,7.68
_12075_,7.68
_12116_,7.68
_12344_,7.68
_12350_,7.68
_12405_,7.68
_12632_,7.68
_12714_,7.68
_12955_,7.68
_13044_,7.68
_13598_,7.68
_13967_,7.68
_14363_,7.68
_14804_,7.68
_15503_,7.68
_15691_,7.68
_15746_,7.68
_16511_,7.68
_16889_,7.68
_17508_,7.68
_17880_,7.68
_18207_,7.68
_18599_,7.68
_18972_,7.68
_18981_,7.68
_19230_,7.68
_19348_,7.68
_20268_,7.68
_20744_,7.68
_21613_,7.68
_21639_,7.68
_21872_,7.68
_22135_,7.68
_22771_,7.68
_23363_,7.68
_23523_,7.68
_23646_,7.68
_23777_,7.68
_23879_,7.68
_23896_,7.68
_24404_,7.68
_24830_,7.68
_25711_,7.68
_25720_,7.68
_25810_,7.68
_26068_,7.68
_26386_,7.68
_27042_,7.68
_16137_,7.67
_01009_,7.665
_04758_,7.665
_04759_,7.665
_04931_,7.665
_05186_,7.665
_05286_,7.665
P_REG_FILE.QEM_I_CNT_2\[3\],7.66
P_REG_FILE.SD_JERK_DUR_1\[6\],7.66
_08749_,7.66
_08804_,7.66
_11725_,7.66
_12995_,7.66
_13288_,7.66
_14764_,7.66
_15107_,7.66
_15850_,7.66
_16447_,7.66
_17093_,7.66
_19529_,7.66
_20742_,7.66
_21172_,7.66
_21327_,7.66
_21716_,7.66
_21897_,7.66
_21976_,7.66
_22206_,7.66
_23618_,7.66
_24824_,7.66
_24918_,7.66
_25288_,7.66
_25624_,7.66
_26642_,7.66
genblk9\[2\].UART_b.generatorInst.txClk,7.66
_01008_,7.645
_01123_,7.645
_02144_,7.645
_03087_,7.645
_03489_,7.645
_03877_,7.645
_04328_,7.645
_04425_,7.645
_04809_,7.645
_05173_,7.645
_05183_,7.645
P_REG_FILE.TIM_THRESH_H_3\[29\],7.64
P_REG_FILE.gpio_intr_buf1\[0\],7.64
_06635_,7.64
_06684_,7.64
_06718_,7.64
_07884_,7.64
_07913_,7.64
_08043_,7.64
_08216_,7.64
_08597_,7.64
_08824_,7.64
_08961_,7.64
_09113_,7.64
_10659_,7.64
_10719_,7.64
_10872_,7.64
_10933_,7.64
_10995_,7.64
_11159_,7.64
_11176_,7.64
_12232_,7.64
_12423_,7.64
_12506_,7.64
_12716_,7.64
_13159_,7.64
_13528_,7.64
_13860_,7.64
_14800_,7.64
_14841_,7.64
_16545_,7.64
_16593_,7.64
_16680_,7.64
_17437_,7.64
_18472_,7.64
_18601_,7.64
_18740_,7.64
_18974_,7.64
_19259_,7.64
_19605_,7.64
_19848_,7.64
_19938_,7.64
_20533_,7.64
_20540_,7.64
_20896_,7.64
_21077_,7.64
_21334_,7.64
_21399_,7.64
_22071_,7.64
_22125_,7.64
_22616_,7.64
_22888_,7.64
_23349_,7.64
_23627_,7.64
_23647_,7.64
_24032_,7.64
_24386_,7.64
_24544_,7.64
_24642_,7.64
_25468_,7.64
_25556_,7.64
_25588_,7.64
_25591_,7.64
_25829_,7.64
_26028_,7.64
_26319_,7.64
_26331_,7.64
_26442_,7.64
_26446_,7.64
_26516_,7.64
_27014_,7.64
_27187_,7.64
genblk11\[0\].SCG_b.wr_c_accel_dur,7.64
genblk9\[3\].UART_b.wr_data_r2,7.64
_26700_,7.63
_00323_,7.625
_10794_,7.62
_12058_,7.62
_12755_,7.62
_15471_,7.62
_16598_,7.62
_20606_,7.62
_20662_,7.62
_23316_,7.62
_23396_,7.62
_24662_,7.62
_02668_,7.615
_08720_,7.61
_01136_,7.605
_01649_,7.605
_01668_,7.605
_01771_,7.605
_02244_,7.605
_02399_,7.605
_02502_,7.605
_02541_,7.605
_02872_,7.605
_03075_,7.605
_03557_,7.605
_03865_,7.605
_03884_,7.605
_03971_,7.605
_04001_,7.605
_04057_,7.605
_04187_,7.605
_04338_,7.605
_04389_,7.605
_04475_,7.605
_04579_,7.605
_04906_,7.605
_05051_,7.605
_05105_,7.605
_05162_,7.605
_05188_,7.605
_05265_,7.605
_05763_,7.605
net1956,7.605
net2054,7.605
net2061,7.605
_02512_,7.6
_06418_,7.6
_06730_,7.6
_07406_,7.6
_07995_,7.6
_09255_,7.6
_09268_,7.6
_10233_,7.6
_10294_,7.6
_10332_,7.6
_10377_,7.6
_12008_,7.6
_12631_,7.6
_13213_,7.6
_13340_,7.6
_14072_,7.6
_14747_,7.6
_14904_,7.6
_17401_,7.6
_17639_,7.6
_17643_,7.6
_17717_,7.6
_20604_,7.6
_21008_,7.6
_21137_,7.6
_21147_,7.6
_21775_,7.6
_21934_,7.6
_23062_,7.6
_23142_,7.6
_24136_,7.6
_25929_,7.6
_25979_,7.6
_26924_,7.6
_26965_,7.6
genblk7\[2\].TIMER_b.mtimecmp\[19\],7.6
genblk7\[3\].TIMER_b.mtimecmp\[18\],7.6
_18899_,7.59
P_REG_FILE.UART_RX_RATE_DIV_3\[25\],7.58
_01302_,7.58
_05924_,7.58
_08825_,7.58
_10125_,7.58
_10286_,7.58
_12521_,7.58
_14104_,7.58
_16741_,7.58
_17237_,7.58
_17481_,7.58
_17658_,7.58
_17699_,7.58
_20734_,7.58
_21021_,7.58
_22114_,7.58
_24035_,7.58
_24045_,7.58
_27093_,7.58
p_i_enable[7],7.57
p_interrupts[28],7.57
p_interrupts[36],7.57
_00277_,7.565
_00279_,7.565
_00351_,7.565
_00387_,7.565
_00996_,7.565
_01183_,7.565
_01249_,7.565
_02174_,7.565
_02321_,7.565
_02523_,7.565
_03232_,7.565
_03233_,7.565
_03239_,7.565
_03660_,7.565
_04173_,7.565
_04313_,7.565
_04674_,7.565
_04824_,7.565
_05157_,7.565
net1976,7.565
P_REG_FILE.SD_ACCEL_DUR_1\[1\],7.56
P_REG_FILE.SPI_TX_DATA_1\[1\],7.56
_02879_,7.56
_06186_,7.56
_06521_,7.56
_06916_,7.56
_07004_,7.56
_07360_,7.56
_07599_,7.56
_07987_,7.56
_08131_,7.56
_08150_,7.56
_08502_,7.56
_08995_,7.56
_09003_,7.56
_09065_,7.56
_09453_,7.56
_09670_,7.56
_09703_,7.56
_09908_,7.56
_10066_,7.56
_10127_,7.56
_10315_,7.56
_10403_,7.56
_10428_,7.56
_10619_,7.56
_11066_,7.56
_11153_,7.56
_11509_,7.56
_11848_,7.56
_12032_,7.56
_12299_,7.56
_12306_,7.56
_12417_,7.56
_12571_,7.56
_12808_,7.56
_13055_,7.56
_13170_,7.56
_13171_,7.56
_13172_,7.56
_13701_,7.56
_13888_,7.56
_14017_,7.56
_14524_,7.56
_14785_,7.56
_14909_,7.56
_15021_,7.56
_15286_,7.56
_15848_,7.56
_16970_,7.56
_17345_,7.56
_17517_,7.56
_18532_,7.56
_18854_,7.56
_18901_,7.56
_18936_,7.56
_18939_,7.56
_19132_,7.56
_19270_,7.56
_19913_,7.56
_20106_,7.56
_20355_,7.56
_20393_,7.56
_20594_,7.56
_20837_,7.56
_23017_,7.56
_23060_,7.56
_23409_,7.56
_23486_,7.56
_23524_,7.56
_23569_,7.56
_23617_,7.56
_23912_,7.56
_24140_,7.56
_24284_,7.56
_24758_,7.56
_24833_,7.56
_24866_,7.56
_25065_,7.56
_25192_,7.56
_25736_,7.56
_25956_,7.56
_26089_,7.56
_26143_,7.56
_26308_,7.56
_26332_,7.56
_26881_,7.56
_27183_,7.56
_27294_,7.56
genblk13\[3\].QEM_b.quadA_delayed,7.56
genblk6\[1\].PWM_b.pwm_period_div_r\[0\],7.56
genblk7\[0\].TIMER_b.mtimecmp\[54\],7.56
genblk7\[0\].TIMER_b.mtimecmp\[61\],7.56
genblk7\[3\].TIMER_b.mtimecmp\[13\],7.56
pin_mux.PIN_12.irqres_reg2,7.56
pin_mux.PIN_4.IRQPOL,7.56
_02551_,7.555
_18973_,7.55
_02536_,7.545
_03371_,7.545
_03632_,7.545
_04976_,7.545
_04738_,7.54
_13299_,7.54
_14064_,7.54
_14296_,7.54
_14645_,7.54
_16237_,7.54
_16539_,7.54
_18685_,7.54
_20560_,7.54
_21429_,7.54
_23522_,7.54
_26669_,7.54
_22445_,7.535
_01015_,7.525
_04830_,7.525
_04834_,7.525
_05019_,7.525
_17372_,7.525
P_REG_FILE.PWM_MOD_SETPOINT_3\[7\],7.52
_00860_,7.52
_07353_,7.52
_07583_,7.52
_08044_,7.52
_09005_,7.52
_09074_,7.52
_09719_,7.52
_09962_,7.52
_10492_,7.52
_10560_,7.52
_10778_,7.52
_10854_,7.52
_11179_,7.52
_11859_,7.52
_11874_,7.52
_11901_,7.52
_12016_,7.52
_12021_,7.52
_12067_,7.52
_12397_,7.52
_12400_,7.52
_12447_,7.52
_12649_,7.52
_12792_,7.52
_12926_,7.52
_13076_,7.52
_13492_,7.52
_14449_,7.52
_15208_,7.52
_15545_,7.52
_15702_,7.52
_15871_,7.52
_15901_,7.52
_16641_,7.52
_16669_,7.52
_16758_,7.52
_17054_,7.52
_17581_,7.52
_18218_,7.52
_18355_,7.52
_18647_,7.52
_18755_,7.52
_18879_,7.52
_19198_,7.52
_19476_,7.52
_19763_,7.52
_21091_,7.52
_21163_,7.52
_21457_,7.52
_21720_,7.52
_22027_,7.52
_22109_,7.52
_22990_,7.52
_22992_,7.52
_23035_,7.52
_23055_,7.52
_23157_,7.52
_23455_,7.52
_24005_,7.52
_24287_,7.52
_24410_,7.52
_24667_,7.52
_25251_,7.52
_25253_,7.52
_25457_,7.52
_25625_,7.52
_25691_,7.52
_25741_,7.52
_25750_,7.52
_26194_,7.52
_26724_,7.52
_26982_,7.52
genblk6\[2\].PWM_b.pwm_period_div_r\[6\],7.52
_00074_,7.515
_17986_,7.515
_00939_,7.505
_01160_,7.505
_03603_,7.505
_11209_,7.5
_13935_,7.5
_14504_,7.5
_16500_,7.5
_17181_,7.5
_19017_,7.5
_24550_,7.5
_25913_,7.495
_00401_,7.485
_00714_,7.485
_01007_,7.485
_01119_,7.485
_01352_,7.485
_03506_,7.485
_04412_,7.485
_04910_,7.485
_05152_,7.485
_02278_,7.48
_03174_,7.48
_04577_,7.48
_05877_,7.48
_06083_,7.48
_07367_,7.48
_10253_,7.48
_12645_,7.48
_12921_,7.48
_14542_,7.48
_17566_,7.48
_19456_,7.48
_21079_,7.48
_21361_,7.48
_22196_,7.48
_22290_,7.48
_26474_,7.48
genblk7\[2\].TIMER_b.mtimecmp\[10\],7.48
_03360_,7.475
_04203_,7.475
_08741_,7.47
_15817_,7.47
_01933_,7.465
_02920_,7.465
_24131_,7.465
_00137_,7.46
_00366_,7.46
_00538_,7.46
_00620_,7.46
_00894_,7.46
_00927_,7.46
_01082_,7.46
_01319_,7.46
_01398_,7.46
_02076_,7.46
_02603_,7.46
_02927_,7.46
_03563_,7.46
_03595_,7.46
_03756_,7.46
_03957_,7.46
_04636_,7.46
_05015_,7.46
_05258_,7.46
_05622_,7.46
_06722_,7.46
_07065_,7.46
_16410_,7.46
_17530_,7.46
_19318_,7.46
_19483_,7.46
_20317_,7.46
_22162_,7.46
_23600_,7.46
_24442_,7.46
_26272_,7.46
pin_mux.PIN_5.irqres_reg2,7.46
_03250_,7.455
_22921_,7.455
_00500_,7.445
_00559_,7.445
_01305_,7.445
_01685_,7.445
_02379_,7.445
_02865_,7.445
P_REG_FILE.TIM_THRESH_H_3\[20\],7.44
_05998_,7.44
_07020_,7.44
_07985_,7.44
_08025_,7.44
_08276_,7.44
_09112_,7.44
_10412_,7.44
_10851_,7.44
_11146_,7.44
_11193_,7.44
_12205_,7.44
_12275_,7.44
_12448_,7.44
_12951_,7.44
_13519_,7.44
_13999_,7.44
_14067_,7.44
_14313_,7.44
_14609_,7.44
_15411_,7.44
_15774_,7.44
_15862_,7.44
_16040_,7.44
_16876_,7.44
_17153_,7.44
_17172_,7.44
_18334_,7.44
_19628_,7.44
_19717_,7.44
_20460_,7.44
_21545_,7.44
_22045_,7.44
_22211_,7.44
_22449_,7.44
_24054_,7.44
_24403_,7.44
_26163_,7.44
_26210_,7.44
_27089_,7.44
_27333_,7.44
genblk13\[2\].QEM_b.latched_count\[1\],7.44
genblk7\[2\].TIMER_b.mtimecmp\[54\],7.44
_02013_,7.435
_02110_,7.435
_01012_,7.425
P_REG_FILE.QEM_THRESH_1\[28\],7.42
P_REG_FILE.SD_TOT_STEPS_4\[16\],7.42
_00124_,7.42
_02733_,7.42
_03194_,7.42
_03469_,7.42
_05471_,7.42
_05766_,7.42
_05915_,7.42
_07379_,7.42
_08313_,7.42
_09359_,7.42
_09556_,7.42
_12859_,7.42
_13216_,7.42
_14202_,7.42
_15305_,7.42
_16054_,7.42
_16322_,7.42
_17634_,7.42
_18203_,7.42
_19911_,7.42
_25757_,7.42
_26555_,7.42
_27201_,7.42
genblk4\[0\].I2C_b.saved_reg_addr\[5\],7.42
_03165_,7.415
_00229_,7.405
_00529_,7.405
_01273_,7.405
_02056_,7.405
_02391_,7.405
_05377_,7.405
P_REG_FILE.UART_TX_RATE_DIV_4\[0\],7.4
P_REG_FILE.gpio_intr_buf2\[13\],7.4
_04382_,7.4
_06010_,7.4
_06586_,7.4
_07250_,7.4
_07304_,7.4
_11911_,7.4
_13027_,7.4
_13462_,7.4
_13987_,7.4
_14031_,7.4
_14667_,7.4
_16060_,7.4
_21634_,7.4
_24627_,7.4
_26076_,7.4
genblk13\[0\].QEM_b.latched_count\[1\],7.4
genblk13\[3\].QEM_b.latched_count\[9\],7.4
_23376_,7.395
_06134_,7.39
_00513_,7.385
_01185_,7.385
_01538_,7.385
_01574_,7.385
_01625_,7.385
_01682_,7.385
_03229_,7.385
_03534_,7.385
_04051_,7.385
_04259_,7.385
_04279_,7.385
_04393_,7.385
_04526_,7.385
_04572_,7.385
_04688_,7.385
_04858_,7.385
_05268_,7.385
_05846_,7.385
_05862_,7.385
_08832_,7.38
_10805_,7.38
_13202_,7.38
_14637_,7.38
_16421_,7.38
_16572_,7.38
_19486_,7.38
_26599_,7.38
_01620_,7.365
_05035_,7.365
_04175_,7.36
_04295_,7.36
_05745_,7.36
_07962_,7.36
_21524_,7.36
_21904_,7.36
_24868_,7.36
_25507_,7.36
_02425_,7.355
_16178_,7.355
_00020_,7.345
_00063_,7.345
_00183_,7.345
_01293_,7.345
_01328_,7.345
_01774_,7.345
_02658_,7.345
_02703_,7.345
_02932_,7.345
_03409_,7.345
_03565_,7.345
_03918_,7.345
_04306_,7.345
_04519_,7.345
_05271_,7.345
_05382_,7.345
P_REG_FILE.UART_TX_RATE_DIV_4\[18\],7.34
_02707_,7.34
_03878_,7.34
_05333_,7.34
_06021_,7.34
_10554_,7.34
_11595_,7.34
_13042_,7.34
_14305_,7.34
_15093_,7.34
_16357_,7.34
_16434_,7.34
_18405_,7.34
_20520_,7.34
_20669_,7.34
_23498_,7.34
genblk13\[2\].QEM_b.latched_count\[30\],7.34
_04742_,7.335
_01332_,7.32
_07969_,7.32
_08325_,7.32
_08493_,7.32
_08810_,7.32
_10329_,7.32
_11434_,7.32
_12684_,7.32
_13250_,7.32
_13461_,7.32
_14529_,7.32
_15040_,7.32
_15618_,7.32
_16583_,7.32
_16644_,7.32
_17161_,7.32
_20001_,7.32
_20855_,7.32
_21166_,7.32
_22677_,7.32
_25317_,7.32
_26476_,7.32
_26514_,7.32
genblk11\[1\].SCG_b.clk_div\[12\],7.32
genblk13\[1\].QEM_b.latched_count\[12\],7.32
genblk7\[0\].TIMER_b.mtimecmp\[33\],7.32
_00051_,7.315
_00950_,7.315
_02395_,7.315
net1998,7.315
_00397_,7.305
_04437_,7.305
_06176_,7.3
_08358_,7.3
_08485_,7.3
_08671_,7.3
_14829_,7.3
_15745_,7.3
_17713_,7.3
_17796_,7.3
_19228_,7.3
_22284_,7.3
_22740_,7.3
_25898_,7.3
_01990_,7.295
_07252_,7.295
_00348_,7.285
_01412_,7.285
_02357_,7.285
_03182_,7.285
_04163_,7.285
_05143_,7.285
_05375_,7.285
_08988_,7.28
_12200_,7.28
_14803_,7.28
_15602_,7.28
_17267_,7.28
_17745_,7.28
_18146_,7.28
_22807_,7.28
_24222_,7.28
_26064_,7.28
_00406_,7.275
_00924_,7.275
_17711_,7.275
_15035_,7.27
_17364_,7.27
_01290_,7.265
_01395_,7.265
_01655_,7.265
_01662_,7.265
_03727_,7.265
_04000_,7.265
_24429_,7.265
_14170_,7.26
_19544_,7.26
_25514_,7.25
_06139_,7.24
_06141_,7.24
_07328_,7.24
_07361_,7.24
_09020_,7.24
_09479_,7.24
_09784_,7.24
_09788_,7.24
_10019_,7.24
_10714_,7.24
_10751_,7.24
_11557_,7.24
_11560_,7.24
_12158_,7.24
_16528_,7.24
_17275_,7.24
_17980_,7.24
_18419_,7.24
_18975_,7.24
_20602_,7.24
_21875_,7.24
_21902_,7.24
_21923_,7.24
_22724_,7.24
_22752_,7.24
_23279_,7.24
_24546_,7.24
_24714_,7.24
_25569_,7.24
_25986_,7.24
_26549_,7.24
_13129_,7.23
peripheral_addr[31],7.23
peripheral_addr[3],7.23
peripheral_wdata[7],7.23
_02748_,7.225
_03530_,7.225
_04502_,7.225
_05205_,7.225
_06445_,7.22
_06801_,7.22
_07144_,7.22
_07648_,7.22
_07664_,7.22
_07893_,7.22
_08123_,7.22
_08480_,7.22
_08861_,7.22
_09126_,7.22
_09866_,7.22
_09926_,7.22
_09932_,7.22
_09959_,7.22
_10295_,7.22
_10330_,7.22
_10705_,7.22
_10742_,7.22
_10825_,7.22
_10845_,7.22
_11235_,7.22
_11301_,7.22
_11339_,7.22
_12070_,7.22
_12216_,7.22
_12408_,7.22
_12770_,7.22
_12781_,7.22
_12847_,7.22
_12943_,7.22
_13118_,7.22
_13467_,7.22
_13479_,7.22
_13480_,7.22
_13711_,7.22
_13899_,7.22
_14058_,7.22
_14150_,7.22
_14294_,7.22
_14394_,7.22
_15288_,7.22
_15433_,7.22
_15506_,7.22
_15729_,7.22
_16117_,7.22
_16585_,7.22
_16683_,7.22
_16750_,7.22
_16756_,7.22
_16816_,7.22
_16878_,7.22
_17072_,7.22
_18054_,7.22
_18102_,7.22
_18147_,7.22
_18149_,7.22
_18191_,7.22
_18282_,7.22
_18474_,7.22
_18581_,7.22
_18800_,7.22
_19291_,7.22
_19500_,7.22
_19852_,7.22
_20694_,7.22
_20872_,7.22
_20975_,7.22
_21564_,7.22
_21895_,7.22
_22522_,7.22
_22637_,7.22
_22676_,7.22
_22759_,7.22
_22873_,7.22
_23476_,7.22
_23651_,7.22
_24065_,7.22
_24532_,7.22
_24637_,7.22
_24743_,7.22
_24935_,7.22
_25654_,7.22
_25710_,7.22
_25737_,7.22
_26120_,7.22
_26214_,7.22
_26378_,7.22
_26463_,7.22
_26527_,7.22
_26780_,7.22
_26916_,7.22
genblk7\[0\].TIMER_b.mtimecmp\[1\],7.22
genblk7\[1\].TIMER_b.mtimecmp\[9\],7.22
genblk7\[3\].TIMER_b.mtimecmp\[57\],7.22
_18388_,7.21
_24681_,7.21
_25444_,7.21
_00819_,7.205
_01805_,7.205
_02349_,7.205
_04166_,7.205
_04921_,7.205
_04930_,7.205
_05197_,7.205
_06081_,7.2
_06474_,7.2
_07233_,7.2
_08887_,7.2
_12670_,7.2
_14472_,7.2
_14847_,7.2
_15087_,7.2
_15510_,7.2
_16943_,7.2
_17547_,7.2
_18115_,7.2
_18361_,7.2
_18712_,7.2
_19708_,7.2
_22200_,7.2
_22869_,7.2
_23463_,7.2
_24281_,7.2
_25083_,7.2
_26201_,7.2
_27116_,7.2
genblk11\[3\].SCG_b.step_accum\[10\],7.2
pin_mux.PIN_19.IRQPOL,7.2
_01014_,7.195
_01037_,7.195
_01157_,7.195
_02526_,7.195
_00790_,7.185
_03240_,7.185
_03693_,7.185
_04515_,7.185
_05187_,7.185
_05218_,7.185
_03968_,7.18
_06461_,7.18
_06805_,7.18
_07043_,7.18
_07078_,7.18
_07127_,7.18
_07431_,7.18
_07536_,7.18
_07925_,7.18
_08009_,7.18
_08146_,7.18
_09057_,7.18
_09137_,7.18
_10130_,7.18
_10302_,7.18
_10305_,7.18
_10338_,7.18
_10575_,7.18
_10579_,7.18
_11372_,7.18
_12038_,7.18
_12257_,7.18
_12260_,7.18
_13199_,7.18
_13304_,7.18
_13392_,7.18
_13661_,7.18
_13854_,7.18
_14100_,7.18
_14740_,7.18
_14743_,7.18
_15265_,7.18
_15912_,7.18
_16162_,7.18
_16526_,7.18
_17202_,7.18
_18370_,7.18
_19001_,7.18
_19218_,7.18
_19297_,7.18
_19353_,7.18
_19421_,7.18
_19428_,7.18
_19532_,7.18
_19953_,7.18
_20110_,7.18
_20501_,7.18
_20603_,7.18
_20634_,7.18
_22116_,7.18
_22239_,7.18
_22280_,7.18
_22326_,7.18
_22427_,7.18
_22610_,7.18
_22711_,7.18
_22735_,7.18
_23551_,7.18
_24039_,7.18
_24196_,7.18
_24401_,7.18
_24845_,7.18
_25021_,7.18
_25057_,7.18
_25180_,7.18
_25443_,7.18
_25543_,7.18
_25901_,7.18
_26353_,7.18
_26493_,7.18
_26714_,7.18
_27058_,7.18
net35,7.18
_00230_,7.165
_02140_,7.165
_03502_,7.165
_03784_,7.165
_05667_,7.165
_04296_,7.16
_17105_,7.16
_22822_,7.16
_02099_,7.155
_02242_,7.155
_05519_,7.155
_00187_,7.145
_00443_,7.145
_00455_,7.145
_01236_,7.145
_01458_,7.145
_01647_,7.145
_01651_,7.145
_01652_,7.145
_01665_,7.145
_01702_,7.145
_01769_,7.145
_02022_,7.145
_02060_,7.145
_02867_,7.145
_02916_,7.145
_03068_,7.145
_03518_,7.145
_03655_,7.145
_04058_,7.145
_04315_,7.145
_04400_,7.145
_04405_,7.145
_04442_,7.145
_04456_,7.145
_04670_,7.145
_04737_,7.145
_05077_,7.145
_05182_,7.145
_05373_,7.145
_05448_,7.145
_05875_,7.145
_05923_,7.145
net1979,7.145
net2010,7.145
net2044,7.145
_01525_,7.14
_01598_,7.14
_07009_,7.14
_08656_,7.14
_12362_,7.14
_14562_,7.14
_18593_,7.14
_19296_,7.14
_21465_,7.14
_24635_,7.14
_25287_,7.14
_04923_,7.135
_23871_,7.135
_01587_,7.125
_02191_,7.125
_18248_,7.125
P_REG_FILE.QEM_I_CNT_1\[2\],7.12
_01129_,7.12
_01512_,7.12
_02378_,7.12
_05940_,7.12
_07145_,7.12
_07609_,7.12
_08919_,7.12
_11935_,7.12
_12919_,7.12
_13209_,7.12
_15102_,7.12
_15150_,7.12
_15507_,7.12
_16167_,7.12
_16639_,7.12
_17123_,7.12
_18379_,7.12
_18392_,7.12
_18727_,7.12
_19796_,7.12
_20282_,7.12
_21064_,7.12
_21805_,7.12
_22412_,7.12
_22792_,7.12
_25229_,7.12
genblk7\[1\].TIMER_b.mtimecmp\[19\],7.12
pin_mux.PIN_12.out_mux.A,7.12
_26681_,7.11
_00583_,7.105
_00584_,7.105
_01434_,7.105
_01469_,7.105
_01720_,7.105
_01894_,7.105
_01969_,7.105
_02621_,7.105
_02968_,7.105
_03140_,7.105
_03509_,7.105
_03531_,7.105
_04185_,7.105
_04354_,7.105
_04499_,7.105
_04530_,7.105
_04593_,7.105
_04695_,7.105
_04777_,7.105
_04855_,7.105
_05100_,7.105
_05296_,7.105
_05428_,7.105
_05903_,7.105
_05906_,7.105
_05910_,7.105
_09402_,7.105
_04378_,7.1
_06024_,7.1
_06027_,7.1
_06030_,7.1
_06377_,7.1
_06436_,7.1
_06928_,7.1
_07347_,7.1
_07566_,7.1
_07581_,7.1
_07631_,7.1
_08311_,7.1
_08573_,7.1
_08600_,7.1
_08609_,7.1
_08637_,7.1
_08765_,7.1
_08836_,7.1
_09090_,7.1
_09120_,7.1
_09200_,7.1
_09363_,7.1
_09690_,7.1
_10030_,7.1
_10038_,7.1
_10187_,7.1
_10327_,7.1
_10438_,7.1
_11054_,7.1
_11495_,7.1
_11852_,7.1
_11889_,7.1
_12034_,7.1
_12115_,7.1
_12207_,7.1
_12230_,7.1
_12302_,7.1
_12720_,7.1
_12815_,7.1
_12836_,7.1
_13120_,7.1
_13121_,7.1
_13124_,7.1
_13175_,7.1
_13349_,7.1
_13423_,7.1
_13747_,7.1
_13820_,7.1
_13821_,7.1
_13959_,7.1
_14366_,7.1
_15173_,7.1
_15243_,7.1
_15373_,7.1
_15492_,7.1
_15743_,7.1
_15908_,7.1
_16694_,7.1
_16860_,7.1
_17077_,7.1
_17571_,7.1
_17630_,7.1
_17861_,7.1
_17869_,7.1
_18563_,7.1
_18582_,7.1
_18718_,7.1
_18858_,7.1
_19225_,7.1
_19475_,7.1
_19970_,7.1
_20315_,7.1
_20492_,7.1
_21034_,7.1
_21171_,7.1
_21753_,7.1
_22518_,7.1
_22629_,7.1
_22638_,7.1
_22664_,7.1
_22671_,7.1
_22878_,7.1
_23793_,7.1
_24114_,7.1
_24416_,7.1
_24548_,7.1
_24686_,7.1
_24909_,7.1
_25465_,7.1
_25480_,7.1
_25927_,7.1
_26535_,7.1
_26613_,7.1
_26616_,7.1
_26673_,7.1
_26872_,7.1
_21384_,7.09
_01600_,7.085
_03059_,7.085
_03476_,7.085
_03486_,7.085
_03803_,7.085
_04615_,7.085
_05922_,7.085
P_REG_FILE.GPIO_MOD_8\[1\],7.08
_02002_,7.08
_07374_,7.08
_07616_,7.08
_15505_,7.08
_20358_,7.08
_22773_,7.08
_23454_,7.08
_24531_,7.08
_25265_,7.08
genblk13\[3\].QEM_b.calib_state\[2\],7.08
_00419_,7.065
_04675_,7.06
_06171_,7.06
_06387_,7.06
_06664_,7.06
_07137_,7.06
_07261_,7.06
_07384_,7.06
_07486_,7.06
_08327_,7.06
_09233_,7.06
_09457_,7.06
_09524_,7.06
_10056_,7.06
_10139_,7.06
_10722_,7.06
_10813_,7.06
_10910_,7.06
_10980_,7.06
_11071_,7.06
_11881_,7.06
_12181_,7.06
_12480_,7.06
_12482_,7.06
_12542_,7.06
_12676_,7.06
_12821_,7.06
_13070_,7.06
_13802_,7.06
_13925_,7.06
_14700_,7.06
_14812_,7.06
_14966_,7.06
_15011_,7.06
_16286_,7.06
_16796_,7.06
_17240_,7.06
_18213_,7.06
_18439_,7.06
_18489_,7.06
_18700_,7.06
_18917_,7.06
_19564_,7.06
_19649_,7.06
_19680_,7.06
_19833_,7.06
_20685_,7.06
_20977_,7.06
_21211_,7.06
_21636_,7.06
_21809_,7.06
_21834_,7.06
_22136_,7.06
_22161_,7.06
_22237_,7.06
_22300_,7.06
_22360_,7.06
_22874_,7.06
_22885_,7.06
_23474_,7.06
_23507_,7.06
_23806_,7.06
_23999_,7.06
_24796_,7.06
_24984_,7.06
_25733_,7.06
_25795_,7.06
_26646_,7.06
_26696_,7.06
_26702_,7.06
_26712_,7.06
_26932_,7.06
_26964_,7.06
_26968_,7.06
_27045_,7.06
_27094_,7.06
_27148_,7.06
_27160_,7.06
genblk7\[2\].TIMER_b.mtimecmp\[14\],7.06
pin_mux.PIN_4.IN_last,7.06
net198,7.06
net211,7.06
net2025,7.06
_01750_,7.055
_02871_,7.055
_03263_,7.055
_04654_,7.055
_16261_,7.05
_01811_,7.045
_02933_,7.045
_02952_,7.045
_03386_,7.045
_03511_,7.045
_03833_,7.045
_03980_,7.045
_04803_,7.045
_05420_,7.045
_11205_,7.04
_18163_,7.04
_22787_,7.04
_05041_,7.035
_00121_,7.025
_01659_,7.025
_01908_,7.025
_02404_,7.025
_02779_,7.025
_02846_,7.025
_03706_,7.025
_04571_,7.025
_05811_,7.025
_03445_,7.02
_12775_,7.01
_17128_,7.01
_00300_,7
_00799_,7
_01240_,7
_01792_,7
_01927_,7
_01960_,7
_02012_,7
_03330_,7
_04545_,7
_04584_,7
_04890_,7
_05119_,7
_07426_,7
_09604_,7
_15430_,7
_15695_,7
_21552_,7
_23965_,7
_24528_,7
_26619_,7
_27217_,7
genblk11\[1\].SCG_b.was_busy,7
_02408_,6.985
_03764_,6.985
_04258_,6.985
P_REG_FILE.QEM_I_CNT_3\[18\],6.98
_06446_,6.98
_06930_,6.98
_07369_,6.98
_07805_,6.98
_08529_,6.98
_09087_,6.98
_09347_,6.98
_10314_,6.98
_10541_,6.98
_10951_,6.98
_11060_,6.98
_11255_,6.98
_12355_,6.98
_13211_,6.98
_13248_,6.98
_13891_,6.98
_14014_,6.98
_14225_,6.98
_14660_,6.98
_15969_,6.98
_17174_,6.98
_17288_,6.98
_17417_,6.98
_17781_,6.98
_18155_,6.98
_18442_,6.98
_19279_,6.98
_20913_,6.98
_21480_,6.98
_22467_,6.98
_22791_,6.98
_22960_,6.98
_23311_,6.98
_24299_,6.98
_24469_,6.98
_24541_,6.98
_24684_,6.98
_25188_,6.98
genblk11\[3\].SCG_b.step_timer\[6\],6.98
genblk13\[1\].QEM_b.latched_count\[30\],6.98
genblk7\[3\].TIMER_b.wr_mtimecmp_in_l_r2,6.98
pin_mux.PIN_2.IN_last,6.98
_02217_,6.975
_02271_,6.975
_03333_,6.975
_16814_,6.97
_00636_,6.96
_00726_,6.96
_00856_,6.96
_01028_,6.96
_01294_,6.96
_03066_,6.96
_03413_,6.96
_03634_,6.96
_04751_,6.96
_04945_,6.96
_05099_,6.96
_05274_,6.96
_06807_,6.96
_07523_,6.96
_13823_,6.96
_14042_,6.96
_15724_,6.96
_16442_,6.96
_18832_,6.96
_20762_,6.96
_22030_,6.96
_23930_,6.96
_24134_,6.96
pin_mux.PIN_23.irqres_reg2,6.96
_20212_,6.95
_00086_,6.945
_00157_,6.945
_01694_,6.945
_01695_,6.945
_01697_,6.945
_01707_,6.945
_02393_,6.945
P_REG_FILE.SD_ACCEL_DUR_1\[0\],6.94
_06956_,6.94
_07452_,6.94
_07996_,6.94
_09399_,6.94
_10998_,6.94
_13067_,6.94
_13300_,6.94
_14270_,6.94
_14621_,6.94
_14778_,6.94
_17752_,6.94
_20745_,6.94
_20916_,6.94
_23171_,6.94
_00009_,6.925
_00093_,6.925
_00248_,6.925
_01520_,6.925
_01637_,6.925
_02830_,6.925
_02881_,6.925
_03213_,6.925
_03535_,6.925
_04217_,6.925
_04532_,6.925
_04588_,6.925
_04697_,6.925
_04920_,6.925
_05001_,6.925
net1950,6.925
net2041,6.925
_06464_,6.92
_08185_,6.92
_15393_,6.92
_15560_,6.92
_15615_,6.92
_22593_,6.92
_23513_,6.92
_24310_,6.92
genblk4\[1\].I2C_b.r2_wr_reg_addr,6.92
_00730_,6.905
_03144_,6.905
_04167_,6.905
_05470_,6.905
_17856_,6.9
_17935_,6.9
_23924_,6.9
_01506_,6.895
_01876_,6.885
_02448_,6.885
_02509_,6.885
_02752_,6.885
_03102_,6.885
_03201_,6.885
_04036_,6.885
_04052_,6.885
_04085_,6.885
_04346_,6.885
_04863_,6.885
_04918_,6.885
_05541_,6.885
genblk9\[0\].UART_b.wr_cr,6.885
P_REG_FILE.UART_TX_RATE_DIV_2\[17\],6.88
_00780_,6.88
_03546_,6.88
_03915_,6.88
_07370_,6.88
_10070_,6.88
_17728_,6.88
_17854_,6.88
_18799_,6.88
_19243_,6.88
_19545_,6.88
_20184_,6.88
_20303_,6.88
_21454_,6.88
_21950_,6.88
_22178_,6.88
_22939_,6.88
_22654_,6.875
_26038_,6.875
_07951_,6.87
_03569_,6.865
_04623_,6.86
_08293_,6.86
_10107_,6.86
_11287_,6.86
_12404_,6.86
_13236_,6.86
_15604_,6.86
_16153_,6.86
_16542_,6.86
_17900_,6.86
_19484_,6.86
_19516_,6.86
_19799_,6.86
_19919_,6.86
_22871_,6.86
_23380_,6.86
_24107_,6.86
_26044_,6.86
_26567_,6.86
_02899_,6.855
_00068_,6.845
_05080_,6.845
_05138_,6.845
P_REG_FILE.QEM_THRESH_1\[9\],6.84
_08045_,6.84
_08370_,6.84
_11535_,6.84
_12739_,6.84
_14269_,6.84
_14659_,6.84
_14773_,6.84
_15736_,6.84
_15939_,6.84
_16578_,6.84
_18211_,6.84
_19674_,6.84
_19910_,6.84
_25801_,6.84
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk,6.835
_12738_,6.83
_15226_,6.83
_16430_,6.83
_16706_,6.83
_23414_,6.83
_00619_,6.825
_01362_,6.825
_01582_,6.825
_01937_,6.825
_02098_,6.825
_02126_,6.825
_02750_,6.825
_03082_,6.825
_03978_,6.825
_04013_,6.825
_05419_,6.825
_05515_,6.825
_05527_,6.825
_05532_,6.825
_05652_,6.825
_05664_,6.825
_05865_,6.825
_08680_,6.82
_08725_,6.82
_09260_,6.82
_09382_,6.82
_09451_,6.82
_15873_,6.82
_18254_,6.82
_20377_,6.82
_23687_,6.82
genblk9\[0\].UART_b.generatorInst.rxClk,6.82
_01419_,6.815
_10996_,6.815
_23603_,6.815
_18590_,6.81
_25082_,6.81
_00099_,6.805
_00410_,6.805
_00499_,6.805
_05275_,6.805
_23749_,6.8
_01590_,6.785
_02053_,6.785
_02699_,6.785
_02964_,6.785
_03110_,6.785
_05629_,6.785
_09100_,6.78
_09298_,6.78
_10254_,6.78
_10605_,6.78
_10677_,6.78
_11854_,6.78
_11855_,6.78
_12164_,6.78
_12933_,6.78
_13286_,6.78
_15238_,6.78
_16627_,6.78
_17257_,6.78
_17306_,6.78
_17489_,6.78
_17848_,6.78
_17875_,6.78
_21965_,6.78
_23025_,6.78
_24047_,6.78
_24592_,6.78
_25630_,6.78
_25714_,6.78
_26058_,6.78
_00519_,6.765
_04042_,6.765
_05734_,6.765
P_REG_FILE.GPIO_MOD_15\[1\],6.76
P_REG_FILE.GPIO_MOD_4\[0\],6.76
P_REG_FILE.UART_TX_RATE_DIV_2\[20\],6.76
_00195_,6.76
_05628_,6.76
_06239_,6.76
_06400_,6.76
_06797_,6.76
_07354_,6.76
_07424_,6.76
_07963_,6.76
_08157_,6.76
_08417_,6.76
_08728_,6.76
_08729_,6.76
_08913_,6.76
_09163_,6.76
_09174_,6.76
_09473_,6.76
_09531_,6.76
_09575_,6.76
_09644_,6.76
_09798_,6.76
_09886_,6.76
_10040_,6.76
_10170_,6.76
_10184_,6.76
_10358_,6.76
_10584_,6.76
_10662_,6.76
_10788_,6.76
_10853_,6.76
_10921_,6.76
_11979_,6.76
_12113_,6.76
_12346_,6.76
_12509_,6.76
_12545_,6.76
_12585_,6.76
_12589_,6.76
_12594_,6.76
_12621_,6.76
_12828_,6.76
_13060_,6.76
_13127_,6.76
_13173_,6.76
_13277_,6.76
_13447_,6.76
_14136_,6.76
_14344_,6.76
_14578_,6.76
_14698_,6.76
_14835_,6.76
_15104_,6.76
_16127_,6.76
_16931_,6.76
_17157_,6.76
_17248_,6.76
_17265_,6.76
_17732_,6.76
_17941_,6.76
_18451_,6.76
_18812_,6.76
_18928_,6.76
_18932_,6.76
_19013_,6.76
_19189_,6.76
_19734_,6.76
_20437_,6.76
_20439_,6.76
_20515_,6.76
_20681_,6.76
_20687_,6.76
_20999_,6.76
_21059_,6.76
_21376_,6.76
_21714_,6.76
_22016_,6.76
_22048_,6.76
_22431_,6.76
_22700_,6.76
_22725_,6.76
_22742_,6.76
_22749_,6.76
_22814_,6.76
_22829_,6.76
_23138_,6.76
_23760_,6.76
_23945_,6.76
_24003_,6.76
_24791_,6.76
_24937_,6.76
_25268_,6.76
_25359_,6.76
_25493_,6.76
_25561_,6.76
_25816_,6.76
_25831_,6.76
_26186_,6.76
_26403_,6.76
_26658_,6.76
_27059_,6.76
genblk6\[2\].PWM_b.pwm_period_div_r\[0\],6.76
genblk9\[3\].UART_b.generatorInst.txCounter\[8\],6.76
_26302_,6.755
_11758_,6.75
_19247_,6.75
_26148_,6.75
_00430_,6.745
_00773_,6.745
_00947_,6.745
_00993_,6.745
_01100_,6.745
_01493_,6.745
_02279_,6.745
_04635_,6.745
_04894_,6.745
P_REG_FILE.UART_TX_RATE_DIV_3\[4\],6.74
_06591_,6.74
_06709_,6.74
_07645_,6.74
_08801_,6.74
_12930_,6.74
_13431_,6.74
_15705_,6.74
_16047_,6.74
_16487_,6.74
_17561_,6.74
_17767_,6.74
_17970_,6.74
_19732_,6.74
_20262_,6.74
_20595_,6.74
_20854_,6.74
_21442_,6.74
_24017_,6.74
_24578_,6.74
genblk2\[0\].SPI_b.TX_DV_2,6.74
pin_mux.PIN_3.out_mux.A,6.74
_01085_,6.735
_00423_,6.725
_01914_,6.725
_01950_,6.725
_02070_,6.725
_02247_,6.725
_02343_,6.725
_02683_,6.725
_02732_,6.725
_03264_,6.725
_03792_,6.725
_04561_,6.725
_04806_,6.725
_05301_,6.725
_05760_,6.725
P_REG_FILE.gpio_intr_buf2\[22\],6.72
_06582_,6.72
_06729_,6.72
_07421_,6.72
_07481_,6.72
_07636_,6.72
_07981_,6.72
_08461_,6.72
_08994_,6.72
_09022_,6.72
_09073_,6.72
_09138_,6.72
_09207_,6.72
_09308_,6.72
_09427_,6.72
_09432_,6.72
_10146_,6.72
_10278_,6.72
_10331_,6.72
_10925_,6.72
_10941_,6.72
_10953_,6.72
_10970_,6.72
_10981_,6.72
_11051_,6.72
_11149_,6.72
_11332_,6.72
_11334_,6.72
_12010_,6.72
_12364_,6.72
_12486_,6.72
_12550_,6.72
_12816_,6.72
_12867_,6.72
_13231_,6.72
_13362_,6.72
_13664_,6.72
_14246_,6.72
_14252_,6.72
_14356_,6.72
_15293_,6.72
_15396_,6.72
_15776_,6.72
_15805_,6.72
_16028_,6.72
_16200_,6.72
_16269_,6.72
_16475_,6.72
_16765_,6.72
_17373_,6.72
_17460_,6.72
_17548_,6.72
_17836_,6.72
_18378_,6.72
_18527_,6.72
_18701_,6.72
_18716_,6.72
_18722_,6.72
_19293_,6.72
_19374_,6.72
_19624_,6.72
_19645_,6.72
_19790_,6.72
_20335_,6.72
_20575_,6.72
_20890_,6.72
_20939_,6.72
_21248_,6.72
_21997_,6.72
_22485_,6.72
_22565_,6.72
_23308_,6.72
_23417_,6.72
_23755_,6.72
_24183_,6.72
_24409_,6.72
_24441_,6.72
_24487_,6.72
_24840_,6.72
_24896_,6.72
_25183_,6.72
_25270_,6.72
_25940_,6.72
_26065_,6.72
_26125_,6.72
_26152_,6.72
_27262_,6.72
genblk6\[1\].PWM_b.pwm_period_div_r\[6\],6.72
_00072_,6.715
_22895_,6.715
_01353_,6.705
_01634_,6.705
_01764_,6.705
_01878_,6.705
_02009_,6.705
_02285_,6.705
_02415_,6.705
_02572_,6.705
_02702_,6.705
_02882_,6.705
_02958_,6.705
_03196_,6.705
_03508_,6.705
_03644_,6.705
_03823_,6.705
_03846_,6.705
_04015_,6.705
_04659_,6.705
_04665_,6.705
_05025_,6.705
_05414_,6.705
_05517_,6.705
_05523_,6.705
_05676_,6.705
_05869_,6.705
_08742_,6.7
_09475_,6.7
_11880_,6.7
_18308_,6.7
_20966_,6.7
_22640_,6.7
_25025_,6.7
_01193_,6.695
_01613_,6.695
_02234_,6.695
_04206_,6.695
_00004_,6.685
_00032_,6.685
_00206_,6.685
_00249_,6.685
_00335_,6.685
_00344_,6.685
_00542_,6.685
_01361_,6.685
_01606_,6.685
_01632_,6.685
_01654_,6.685
_02139_,6.685
_02249_,6.685
_02410_,6.685
_02470_,6.685
_02805_,6.685
_03011_,6.685
_03020_,6.685
_03093_,6.685
_03156_,6.685
_03231_,6.685
_03392_,6.685
_03441_,6.685
_03589_,6.685
_03766_,6.685
_03861_,6.685
_03909_,6.685
_03987_,6.685
_03994_,6.685
_04059_,6.685
_04137_,6.685
_04287_,6.685
_04325_,6.685
_04330_,6.685
_04447_,6.685
_04656_,6.685
_04924_,6.685
_05003_,6.685
_05117_,6.685
_05141_,6.685
_05813_,6.685
net1992,6.685
net2055,6.685
_01130_,6.68
_02075_,6.68
_10280_,6.665
P_REG_FILE.SD_TOT_STEPS_4\[29\],6.66
_01247_,6.66
_02478_,6.66
_06404_,6.66
_06532_,6.66
_06535_,6.66
_06574_,6.66
_07788_,6.66
_08561_,6.66
_08601_,6.66
_09303_,6.66
_09868_,6.66
_09938_,6.66
_10174_,6.66
_10621_,6.66
_12901_,6.66
_13270_,6.66
_13766_,6.66
_14584_,6.66
_15213_,6.66
_15215_,6.66
_15234_,6.66
_15311_,6.66
_15693_,6.66
_17208_,6.66
_17233_,6.66
_17342_,6.66
_17625_,6.66
_18008_,6.66
_19122_,6.66
_19349_,6.66
_20291_,6.66
_20341_,6.66
_20406_,6.66
_20628_,6.66
_21869_,6.66
_21920_,6.66
_22586_,6.66
_23457_,6.66
_23894_,6.66
_24676_,6.66
_25348_,6.66
_26225_,6.66
_26589_,6.66
_27128_,6.66
genblk7\[1\].TIMER_b.mtimecmp\[13\],6.66
genblk9\[0\].UART_b.txInst.data\[6\],6.66
_10342_,6.65
_00644_,6.645
_01167_,6.645
_01821_,6.645
_02330_,6.645
_02520_,6.645
_02696_,6.645
_03052_,6.645
_03084_,6.645
_03109_,6.645
_03567_,6.645
_03593_,6.645
_03966_,6.645
_04215_,6.645
_04601_,6.645
_05477_,6.645
_27092_,6.645
P_REG_FILE.QEM_THRESH_2\[12\],6.64
P_REG_FILE.SD_JERK_DUR_4\[7\],6.64
_06414_,6.64
_06573_,6.64
_06970_,6.64
_07059_,6.64
_07062_,6.64
_07100_,6.64
_07293_,6.64
_07450_,6.64
_07544_,6.64
_07894_,6.64
_08013_,6.64
_08101_,6.64
_08160_,6.64
_08465_,6.64
_08496_,6.64
_08676_,6.64
_09106_,6.64
_09417_,6.64
_09486_,6.64
_09660_,6.64
_09715_,6.64
_09883_,6.64
_10050_,6.64
_10217_,6.64
_10220_,6.64
_11023_,6.64
_11040_,6.64
_11075_,6.64
_11120_,6.64
_11129_,6.64
_11181_,6.64
_11653_,6.64
_11923_,6.64
_12139_,6.64
_12442_,6.64
_12488_,6.64
_12783_,6.64
_12833_,6.64
_12861_,6.64
_13001_,6.64
_13056_,6.64
_13177_,6.64
_13707_,6.64
_13932_,6.64
_14044_,6.64
_14057_,6.64
_14062_,6.64
_14249_,6.64
_14377_,6.64
_14418_,6.64
_14438_,6.64
_14499_,6.64
_14643_,6.64
_14845_,6.64
_14899_,6.64
_15287_,6.64
_15390_,6.64
_15463_,6.64
_15611_,6.64
_15671_,6.64
_15757_,6.64
_15810_,6.64
_16320_,6.64
_17096_,6.64
_17231_,6.64
_17239_,6.64
_17287_,6.64
_17387_,6.64
_17464_,6.64
_17852_,6.64
_18077_,6.64
_18313_,6.64
_18752_,6.64
_18764_,6.64
_18837_,6.64
_19323_,6.64
_20394_,6.64
_20408_,6.64
_20440_,6.64
_20452_,6.64
_20691_,6.64
_20731_,6.64
_22180_,6.64
_22428_,6.64
_22555_,6.64
_22793_,6.64
_22904_,6.64
_23906_,6.64
_24111_,6.64
_24119_,6.64
_24234_,6.64
_24288_,6.64
_24297_,6.64
_24411_,6.64
_24679_,6.64
_24772_,6.64
_24807_,6.64
_25121_,6.64
_25124_,6.64
_25408_,6.64
_25606_,6.64
_25721_,6.64
_25775_,6.64
_25788_,6.64
_25964_,6.64
_26099_,6.64
_26283_,6.64
_26432_,6.64
_26945_,6.64
genblk4\[0\].I2C_b.saved_reg_addr\[4\],6.64
genblk6\[3\].PWM_b.pwm_period_div_r\[0\],6.64
genblk7\[2\].TIMER_b.mtimecmp\[40\],6.64
genblk7\[2\].TIMER_b.mtimecmp\[41\],6.64
genblk7\[3\].TIMER_b.mtimecmp\[49\],6.64
pin_mux.PIN_5.IRQPOL,6.64
pin_mux.PIN_8.IRQPOL,6.64
_01741_,6.635
_05433_,6.635
_09614_,6.635
_10355_,6.63
_03917_,6.625
_05081_,6.625
_00669_,6.62
_00934_,6.62
_01315_,6.62
_02090_,6.62
_12078_,6.62
_15255_,6.62
_17847_,6.62
_18395_,6.62
_19444_,6.62
_22623_,6.62
_25713_,6.62
_26958_,6.62
_00769_,6.615
_00546_,6.605
_07349_,6.605
_25664_,6.605
_06398_,6.6
_06468_,6.6
_07106_,6.6
_07287_,6.6
_07404_,6.6
_07637_,6.6
_07807_,6.6
_08446_,6.6
_08654_,6.6
_09012_,6.6
_09132_,6.6
_09544_,6.6
_09707_,6.6
_09888_,6.6
_10014_,6.6
_10062_,6.6
_10088_,6.6
_10154_,6.6
_10238_,6.6
_10641_,6.6
_10675_,6.6
_10749_,6.6
_10882_,6.6
_11065_,6.6
_11097_,6.6
_11124_,6.6
_11127_,6.6
_11325_,6.6
_12285_,6.6
_12325_,6.6
_12642_,6.6
_12702_,6.6
_12811_,6.6
_13205_,6.6
_13235_,6.6
_13261_,6.6
_13364_,6.6
_13370_,6.6
_13466_,6.6
_13570_,6.6
_14240_,6.6
_14391_,6.6
_14510_,6.6
_14917_,6.6
_15179_,6.6
_15449_,6.6
_15684_,6.6
_15696_,6.6
_16070_,6.6
_16834_,6.6
_16836_,6.6
_17483_,6.6
_17595_,6.6
_17868_,6.6
_18208_,6.6
_18232_,6.6
_18245_,6.6
_18478_,6.6
_18709_,6.6
_18937_,6.6
_19666_,6.6
_19721_,6.6
_20414_,6.6
_20431_,6.6
_20846_,6.6
_20884_,6.6
_20921_,6.6
_21099_,6.6
_21115_,6.6
_21136_,6.6
_21591_,6.6
_21679_,6.6
_21828_,6.6
_22242_,6.6
_22823_,6.6
_22989_,6.6
_23056_,6.6
_23063_,6.6
_23563_,6.6
_24061_,6.6
_24267_,6.6
_24372_,6.6
_24423_,6.6
_24943_,6.6
_25129_,6.6
_25458_,6.6
_25484_,6.6
_25717_,6.6
_25803_,6.6
_25897_,6.6
_25921_,6.6
_26122_,6.6
_26415_,6.6
_26559_,6.6
_27003_,6.6
_27124_,6.6
_27130_,6.6
_27295_,6.6
genblk11\[2\].SCG_b.phase_count\[2\],6.6
genblk7\[0\].TIMER_b.mtimecmp\[34\],6.6
pin_mux.PIN_1.IN_last,6.6
net215,6.6
_00706_,6.595
_01029_,6.595
_01115_,6.595
_05324_,6.595
_02787_,6.585
_00788_,6.58
_08414_,6.58
_09139_,6.58
_13190_,6.58
_16150_,6.58
_24086_,6.58
_24692_,6.58
_00437_,6.565
_00795_,6.565
_01451_,6.565
_02390_,6.565
_02684_,6.565
_02848_,6.565
_03149_,6.565
_05214_,6.565
_05525_,6.565
_03281_,6.56
_08981_,6.56
_16720_,6.56
_00889_,6.555
_25059_,6.55
_05287_,6.545
_00177_,6.54
_01013_,6.54
_01231_,6.54
_01365_,6.54
_01593_,6.54
_01995_,6.54
_02036_,6.54
_02411_,6.54
_03050_,6.54
_03080_,6.54
_04881_,6.54
_04977_,6.54
_05439_,6.54
_05756_,6.54
_05964_,6.54
_08136_,6.54
_13983_,6.54
_14884_,6.54
_15061_,6.54
_18606_,6.54
_20305_,6.54
_21445_,6.54
_22692_,6.54
_23110_,6.54
_23619_,6.54
_24561_,6.54
_25275_,6.54
_26522_,6.54
pin_mux.PIN_7.irqres_reg2,6.54
_04237_,6.535
_12270_,6.535
_00493_,6.525
_00518_,6.525
_00585_,6.525
_01374_,6.525
_01410_,6.525
_01586_,6.525
_03316_,6.525
_04637_,6.525
_04773_,6.525
P_REG_FILE.QEM_I_CNT_2\[26\],6.52
_00910_,6.52
_05990_,6.52
_06541_,6.52
_06563_,6.52
_08503_,6.52
_08513_,6.52
_08848_,6.52
_09395_,6.52
_09421_,6.52
_09449_,6.52
_10323_,6.52
_10703_,6.52
_11253_,6.52
_12090_,6.52
_12449_,6.52
_12498_,6.52
_12882_,6.52
_12962_,6.52
_13618_,6.52
_13916_,6.52
_14122_,6.52
_14411_,6.52
_14707_,6.52
_15122_,6.52
_15220_,6.52
_17461_,6.52
_18585_,6.52
_18736_,6.52
_19781_,6.52
_20874_,6.52
_21747_,6.52
_22604_,6.52
_23289_,6.52
_24674_,6.52
_25461_,6.52
_26042_,6.52
_26066_,6.52
_26704_,6.52
_27127_,6.52
genblk11\[2\].SCG_b.step_timer\[7\],6.52
pin_mux.PIN_22.IN_last,6.52
_00658_,6.515
_01194_,6.515
_01726_,6.515
_20294_,6.515
_05457_,6.505
_00054_,6.5
_00694_,6.5
_00891_,6.5
_01001_,6.5
_02034_,6.5
_02143_,6.5
_02381_,6.5
_02605_,6.5
_04156_,6.5
_04869_,6.5
_06743_,6.5
_07817_,6.5
_08140_,6.5
_08627_,6.5
_09175_,6.5
_09194_,6.5
_13117_,6.5
_15845_,6.5
_17905_,6.5
_21344_,6.5
_21802_,6.5
_21855_,6.5
_22938_,6.5
_23714_,6.5
_23780_,6.5
_26452_,6.5
genblk7\[0\].TIMER_b.mtimecmp\[56\],6.5
_02085_,6.495
_02768_,6.495
_02849_,6.495
_05494_,6.495
_00228_,6.485
_00811_,6.485
_01539_,6.485
_01552_,6.485
_01736_,6.485
_02151_,6.485
_02226_,6.485
_02387_,6.485
_02506_,6.485
_02508_,6.485
_02612_,6.485
_02816_,6.485
_02825_,6.485
_02842_,6.485
_02901_,6.485
_03004_,6.485
_03076_,6.485
_03325_,6.485
_03361_,6.485
_03384_,6.485
_03743_,6.485
_03746_,6.485
_03996_,6.485
_04460_,6.485
_04608_,6.485
_04746_,6.485
_04767_,6.485
_05074_,6.485
_05634_,6.485
P_REG_FILE.UART_TX_RATE_DIV_4\[1\],6.48
_08057_,6.48
_08436_,6.48
_08562_,6.48
_10456_,6.48
_11258_,6.48
_14037_,6.48
_16036_,6.48
_16928_,6.48
_18698_,6.48
_21520_,6.48
_22479_,6.48
_24329_,6.48
_24549_,6.48
genblk6\[3\].PWM_b.mod_setpoint_r\[3\],6.48
_03688_,6.475
_04298_,6.475
_15795_,6.475
_00293_,6.465
_00521_,6.465
_00832_,6.465
_01757_,6.465
_01783_,6.465
_02578_,6.465
_02620_,6.465
_02826_,6.465
_02839_,6.465
_03105_,6.465
_03137_,6.465
_03185_,6.465
_03650_,6.465
_03976_,6.465
_04009_,6.465
_04602_,6.465
_04684_,6.465
_04832_,6.465
net1974,6.465
_16558_,6.46
_27215_,6.46
_01131_,6.445
_03782_,6.445
_04716_,6.445
_04994_,6.445
_01023_,6.44
_07656_,6.44
_07837_,6.44
_07929_,6.44
_07940_,6.44
_08427_,6.44
_14425_,6.44
_15152_,6.44
_17828_,6.44
_18501_,6.44
_21925_,6.44
_25013_,6.44
_25099_,6.44
_27334_,6.44
_00083_,6.425
_00088_,6.425
_00094_,6.425
_00595_,6.425
_01296_,6.425
_01501_,6.425
_02971_,6.425
_03515_,6.425
_03897_,6.425
_04049_,6.425
_04785_,6.425
_05293_,6.425
_05716_,6.425
_05904_,6.425
_09515_,6.425
_00777_,6.42
_01166_,6.42
_08207_,6.42
_14325_,6.42
_15060_,6.42
_15514_,6.42
_15879_,6.42
_16385_,6.42
_16478_,6.42
_17949_,6.42
_20278_,6.42
_21692_,6.42
_21827_,6.42
_22201_,6.42
_27141_,6.42
_27167_,6.42
_09271_,6.41
_19215_,6.41
_23918_,6.41
_04055_,6.405
_07292_,6.4
_07476_,6.4
_08345_,6.4
_08420_,6.4
_09301_,6.4
_09840_,6.4
_11454_,6.4
_14097_,6.4
_14107_,6.4
_14695_,6.4
_14973_,6.4
_15719_,6.4
_16534_,6.4
_17587_,6.4
_18028_,6.4
_19266_,6.4
_19299_,6.4
_19311_,6.4
_21576_,6.4
_24153_,6.4
_25103_,6.4
_25343_,6.4
_26240_,6.4
_26614_,6.4
genblk13\[1\].QEM_b.calib_state\[1\],6.4
genblk9\[3\].UART_b.txEn_r,6.4
_00077_,6.395
_00440_,6.395
_05616_,6.395
_21065_,6.395
_23849_,6.39
_01253_,6.385
_09605_,6.38
_13777_,6.38
_13938_,6.38
_13944_,6.38
_18321_,6.38
_20537_,6.38
_21423_,6.38
_25299_,6.38
_26393_,6.38
_27336_,6.38
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[5\],6.38
genblk6\[0\].PWM_b.wr_en_r2,6.38
_15344_,6.37
_00038_,6.365
_00090_,6.365
_00105_,6.365
_00116_,6.365
_00314_,6.365
_00488_,6.365
_00512_,6.365
_00622_,6.365
_00645_,6.365
_01042_,6.365
_01066_,6.365
_01142_,6.365
_01540_,6.365
_01663_,6.365
_01664_,6.365
_01679_,6.365
_01684_,6.365
_01698_,6.365
_01754_,6.365
_01756_,6.365
_01765_,6.365
_01766_,6.365
_01946_,6.365
_01955_,6.365
_01957_,6.365
_02154_,6.365
_02155_,6.365
_02388_,6.365
_02460_,6.365
_02705_,6.365
_02799_,6.365
_02930_,6.365
_02959_,6.365
_02980_,6.365
_03024_,6.365
_03031_,6.365
_03146_,6.365
_03178_,6.365
_03276_,6.365
_03288_,6.365
_03521_,6.365
_03949_,6.365
_04003_,6.365
_04075_,6.365
_04136_,6.365
_04220_,6.365
_04223_,6.365
_04317_,6.365
_04793_,6.365
_04903_,6.365
_05062_,6.365
_05145_,6.365
_05508_,6.365
_05513_,6.365
_05528_,6.365
_05537_,6.365
_05540_,6.365
_05666_,6.365
_05668_,6.365
_05669_,6.365
_05674_,6.365
_05684_,6.365
_05686_,6.365
_05714_,6.365
_05717_,6.365
_05729_,6.365
_05733_,6.365
_05797_,6.365
_05799_,6.365
_05852_,6.365
_05853_,6.365
_05856_,6.365
_05859_,6.365
_05867_,6.365
genblk11\[1\].SCG_b.wr_start_r1,6.365
_06842_,6.36
_07449_,6.36
_08853_,6.36
_09489_,6.36
_11529_,6.36
_15336_,6.36
_16717_,6.36
_21145_,6.36
_23275_,6.36
_24150_,6.36
genblk9\[0\].UART_b.wr_cr_r2,6.36
genblk9\[3\].UART_b.wr_max_rate_tx_r1,6.36
_01158_,6.355
_01329_,6.355
_01852_,6.355
_02359_,6.355
_05827_,6.355
_00171_,6.345
_00854_,6.345
_00911_,6.345
_01608_,6.345
_01623_,6.345
_01767_,6.345
_02324_,6.345
_03657_,6.345
_03718_,6.345
_03934_,6.345
_04180_,6.345
_04597_,6.345
_19977_,6.345
net2026,6.345
_02893_,6.325
_03956_,6.325
_03709_,6.32
_05741_,6.32
_06701_,6.32
_07198_,6.32
_07615_,6.32
_07948_,6.32
_07977_,6.32
_08545_,6.32
_08735_,6.32
_09365_,6.32
_09927_,6.32
_10615_,6.32
_10704_,6.32
_10757_,6.32
_13703_,6.32
_13889_,6.32
_14525_,6.32
_14688_,6.32
_14957_,6.32
_17230_,6.32
_17698_,6.32
_17904_,6.32
_18641_,6.32
_19508_,6.32
_19695_,6.32
_20310_,6.32
_20576_,6.32
_20668_,6.32
_20706_,6.32
_21430_,6.32
_21609_,6.32
_22329_,6.32
_22949_,6.32
_23352_,6.32
_23621_,6.32
_23960_,6.32
_24476_,6.32
_25296_,6.32
_25524_,6.32
_25791_,6.32
_25971_,6.32
_26637_,6.32
_26650_,6.32
_26757_,6.32
_27271_,6.32
_07271_,6.31
peripheral_addr[11],6.31
peripheral_addr[15],6.31
peripheral_addr[19],6.31
peripheral_addr[23],6.31
peripheral_addr[27],6.31
peripheral_wdata[11],6.31
peripheral_wdata[15],6.31
peripheral_wdata[19],6.31
peripheral_wdata[23],6.31
peripheral_wdata[27],6.31
peripheral_wdata[31],6.31
peripheral_we,6.31
_02412_,6.305
_02966_,6.305
_05546_,6.305
_00163_,6.3
_01423_,6.3
_04624_,6.3
_06064_,6.3
_06723_,6.3
_06799_,6.3
_07302_,6.3
_07468_,6.3
_07590_,6.3
_07729_,6.3
_07984_,6.3
_08005_,6.3
_08484_,6.3
_08508_,6.3
_08552_,6.3
_08675_,6.3
_09185_,6.3
_09462_,6.3
_09549_,6.3
_09689_,6.3
_09958_,6.3
_09967_,6.3
_09975_,6.3
_10282_,6.3
_10399_,6.3
_10407_,6.3
_10490_,6.3
_10706_,6.3
_10746_,6.3
_10758_,6.3
_10839_,6.3
_11259_,6.3
_11590_,6.3
_12553_,6.3
_12554_,6.3
_12595_,6.3
_12779_,6.3
_12903_,6.3
_13283_,6.3
_13420_,6.3
_13599_,6.3
_14116_,6.3
_14808_,6.3
_14977_,6.3
_15097_,6.3
_15349_,6.3
_15454_,6.3
_15501_,6.3
_15911_,6.3
_16056_,6.3
_16490_,6.3
_16830_,6.3
_16899_,6.3
_16900_,6.3
_16909_,6.3
_17864_,6.3
_17893_,6.3
_18015_,6.3
_18874_,6.3
_19322_,6.3
_19471_,6.3
_19710_,6.3
_20022_,6.3
_20059_,6.3
_20271_,6.3
_20942_,6.3
_21060_,6.3
_21729_,6.3
_21773_,6.3
_22086_,6.3
_22251_,6.3
_22490_,6.3
_22651_,6.3
_23407_,6.3
_23548_,6.3
_24066_,6.3
_24241_,6.3
_24412_,6.3
_24493_,6.3
_24623_,6.3
_24860_,6.3
_25659_,6.3
_25666_,6.3
_25695_,6.3
_26135_,6.3
_26233_,6.3
_26499_,6.3
_26651_,6.3
_26913_,6.3
genblk11\[0\].SCG_b.step_timer\[6\],6.3
genblk6\[1\].PWM_b.wr_mod_setpoint_r2,6.3
pin_mux.PIN_11.IRQRES,6.3
pin_mux.PIN_3.IRQPOL,6.3
pin_mux.PIN_6.irqres_reg2,6.3
pin_mux.PIN_9.IRQRES,6.3
_01203_,6.295
_01222_,6.295
_01943_,6.295
_00897_,6.285
_01127_,6.285
_01597_,6.285
_01803_,6.285
_01860_,6.285
_04582_,6.285
_04583_,6.285
_04893_,6.285
_07751_,6.28
_08522_,6.28
_08663_,6.28
_11456_,6.28
_13943_,6.28
_13984_,6.28
_16247_,6.28
_16606_,6.28
_17146_,6.28
_17656_,6.28
_17898_,6.28
_19845_,6.28
_22557_,6.28
_24704_,6.28
_24782_,6.28
_24954_,6.28
_25136_,6.28
_26317_,6.28
_26501_,6.28
_26941_,6.28
_27265_,6.28
_00988_,6.275
_06507_,6.275
_15854_,6.27
_23928_,6.27
_00479_,6.265
_00798_,6.265
_01103_,6.265
_01198_,6.265
_02050_,6.265
_02089_,6.265
_02093_,6.265
_02094_,6.265
_03199_,6.265
_03919_,6.265
_04420_,6.265
_04646_,6.265
_04702_,6.265
_05407_,6.265
_06717_,6.26
_06816_,6.26
_07557_,6.26
_07810_,6.26
_08206_,6.26
_08284_,6.26
_08541_,6.26
_08567_,6.26
_08607_,6.26
_08708_,6.26
_08849_,6.26
_09553_,6.26
_09760_,6.26
_10055_,6.26
_10141_,6.26
_10971_,6.26
_11006_,6.26
_11063_,6.26
_11226_,6.26
_11266_,6.26
_11342_,6.26
_11804_,6.26
_11975_,6.26
_12005_,6.26
_12204_,6.26
_12326_,6.26
_12439_,6.26
_12596_,6.26
_12634_,6.26
_12906_,6.26
_12907_,6.26
_13102_,6.26
_13174_,6.26
_13855_,6.26
_14125_,6.26
_14141_,6.26
_14234_,6.26
_14954_,6.26
_15267_,6.26
_15778_,6.26
_15884_,6.26
_16080_,6.26
_16188_,6.26
_16211_,6.26
_16516_,6.26
_16853_,6.26
_17000_,6.26
_17173_,6.26
_17304_,6.26
_18097_,6.26
_18169_,6.26
_18193_,6.26
_18279_,6.26
_18562_,6.26
_18620_,6.26
_18659_,6.26
_18887_,6.26
_18916_,6.26
_19629_,6.26
_20097_,6.26
_20142_,6.26
_20471_,6.26
_20718_,6.26
_21183_,6.26
_21371_,6.26
_21910_,6.26
_22009_,6.26
_22511_,6.26
_22974_,6.26
_23002_,6.26
_23516_,6.26
_23981_,6.26
_24158_,6.26
_24261_,6.26
_24609_,6.26
_24768_,6.26
_24859_,6.26
_25039_,6.26
_25093_,6.26
_25409_,6.26
_25609_,6.26
_26124_,6.26
_26585_,6.26
_27113_,6.26
_27196_,6.26
_27247_,6.26
_27303_,6.26
genblk9\[3\].UART_b.generatorInst.txCounter\[30\],6.26
net2063,6.26
_20250_,6.255
_11007_,6.245
_20458_,6.24
_00288_,6.225
_00297_,6.225
_00405_,6.225
_00409_,6.225
_00625_,6.225
_00743_,6.225
_00830_,6.225
_00985_,6.225
_01277_,6.225
_01435_,6.225
_01701_,6.225
_01968_,6.225
_02537_,6.225
_02691_,6.225
_02982_,6.225
_03045_,6.225
_03092_,6.225
_03147_,6.225
_03418_,6.225
_03422_,6.225
_03440_,6.225
_03741_,6.225
_04087_,6.225
_04226_,6.225
_04446_,6.225
_04872_,6.225
_04962_,6.225
_05124_,6.225
_05322_,6.225
_05569_,6.225
_05636_,6.225
_09241_,6.225
_22486_,6.225
genblk6\[1\].PWM_b.wr_mod_setpoint_r1,6.225
_02004_,6.22
_05176_,6.22
_12128_,6.21
_10883_,6.205
_18938_,6.205
_01594_,6.2
_02023_,6.2
_02043_,6.2
_03436_,6.2
_03947_,6.2
_05888_,6.2
_07234_,6.2
_07900_,6.2
_08380_,6.2
_09299_,6.2
_09517_,6.2
_09918_,6.2
_09924_,6.2
_11675_,6.2
_12531_,6.2
_13151_,6.2
_13456_,6.2
_13660_,6.2
_14292_,6.2
_14304_,6.2
_15024_,6.2
_15668_,6.2
_15740_,6.2
_17467_,6.2
_18852_,6.2
_19684_,6.2
_20622_,6.2
_20640_,6.2
_21393_,6.2
_22843_,6.2
_23790_,6.2
_23910_,6.2
_25116_,6.2
genblk4\[1\].I2C_b.post_state\[3\],6.2
_00223_,6.185
_00339_,6.185
_00723_,6.185
_01813_,6.185
_01829_,6.185
_02394_,6.185
_02513_,6.185
_02972_,6.185
_03012_,6.185
_03019_,6.185
_03089_,6.185
_03191_,6.185
_03262_,6.185
_03324_,6.185
_04825_,6.185
_04826_,6.185
_04860_,6.185
_04980_,6.185
_05069_,6.185
_05133_,6.185
_05230_,6.185
_05297_,6.185
_05826_,6.185
P_REG_FILE.QEM_THRESH_1\[15\],6.18
_03374_,6.18
_06286_,6.18
_06520_,6.18
_06548_,6.18
_06687_,6.18
_06762_,6.18
_07869_,6.18
_08533_,6.18
_09011_,6.18
_09027_,6.18
_09173_,6.18
_09263_,6.18
_09568_,6.18
_10153_,6.18
_10276_,6.18
_10322_,6.18
_10376_,6.18
_10441_,6.18
_10460_,6.18
_10536_,6.18
_10763_,6.18
_10790_,6.18
_10804_,6.18
_10878_,6.18
_11026_,6.18
_11070_,6.18
_11079_,6.18
_11233_,6.18
_11311_,6.18
_11643_,6.18
_11850_,6.18
_11973_,6.18
_11980_,6.18
_12505_,6.18
_12527_,6.18
_13026_,6.18
_13030_,6.18
_13149_,6.18
_13196_,6.18
_13223_,6.18
_13498_,6.18
_13667_,6.18
_13893_,6.18
_13907_,6.18
_14068_,6.18
_14106_,6.18
_14238_,6.18
_14606_,6.18
_14616_,6.18
_14949_,6.18
_15036_,6.18
_15178_,6.18
_15277_,6.18
_15314_,6.18
_15718_,6.18
_15807_,6.18
_16328_,6.18
_16538_,6.18
_16863_,6.18
_17677_,6.18
_17995_,6.18
_18337_,6.18
_18549_,6.18
_18655_,6.18
_18662_,6.18
_19010_,6.18
_19661_,6.18
_19940_,6.18
_20442_,6.18
_20493_,6.18
_20569_,6.18
_20877_,6.18
_21019_,6.18
_21150_,6.18
_21946_,6.18
_22065_,6.18
_22214_,6.18
_22496_,6.18
_23033_,6.18
_23735_,6.18
_24077_,6.18
_24305_,6.18
_24539_,6.18
_24603_,6.18
_25220_,6.18
_25232_,6.18
_25577_,6.18
_25607_,6.18
_25623_,6.18
_25635_,6.18
_26344_,6.18
_26377_,6.18
_26481_,6.18
_26596_,6.18
_26750_,6.18
_26908_,6.18
_27073_,6.18
_27281_,6.18
genblk11\[2\].SCG_b.step_timer\[6\],6.18
genblk13\[2\].QEM_b.quadA_delayed,6.18
genblk7\[1\].TIMER_b.mtimecmp\[14\],6.18
_00776_,6.175
_02553_,6.175
_04706_,6.175
_07530_,6.175
_16416_,6.17
_00558_,6.165
_05557_,6.165
_01036_,6.16
_01953_,6.16
_02875_,6.16
_07416_,6.16
_09059_,6.16
_10463_,6.16
_10738_,6.16
_10829_,6.16
_11835_,6.16
_12760_,6.16
_15576_,6.16
_18720_,6.16
_20590_,6.16
_21542_,6.16
_22753_,6.16
_24194_,6.16
_26540_,6.16
genblk11\[0\].SCG_b.wr_cr_r2,6.16
_03459_,6.155
_08049_,6.15
_11772_,6.145
_06531_,6.14
_06985_,6.14
_07352_,6.14
_07484_,6.14
_07762_,6.14
_07852_,6.14
_07979_,6.14
_08141_,6.14
_08510_,6.14
_08531_,6.14
_08703_,6.14
_09030_,6.14
_09099_,6.14
_09143_,6.14
_09685_,6.14
_10048_,6.14
_10140_,6.14
_10349_,6.14
_10384_,6.14
_10668_,6.14
_10791_,6.14
_10965_,6.14
_11029_,6.14
_11033_,6.14
_11036_,6.14
_11169_,6.14
_11320_,6.14
_11572_,6.14
_11898_,6.14
_11910_,6.14
_12186_,6.14
_12188_,6.14
_12247_,6.14
_12268_,6.14
_12311_,6.14
_12415_,6.14
_12515_,6.14
_12935_,6.14
_13035_,6.14
_13371_,6.14
_14214_,6.14
_14286_,6.14
_14453_,6.14
_14826_,6.14
_14837_,6.14
_14950_,6.14
_15258_,6.14
_15999_,6.14
_16043_,6.14
_16342_,6.14
_16445_,6.14
_16502_,6.14
_16504_,6.14
_16541_,6.14
_16659_,6.14
_16781_,6.14
_16799_,6.14
_16825_,6.14
_17119_,6.14
_17291_,6.14
_17469_,6.14
_17485_,6.14
_18252_,6.14
_18578_,6.14
_18609_,6.14
_18725_,6.14
_18934_,6.14
_18970_,6.14
_19491_,6.14
_19662_,6.14
_20018_,6.14
_20357_,6.14
_20380_,6.14
_20409_,6.14
_20579_,6.14
_20616_,6.14
_20797_,6.14
_21001_,6.14
_21028_,6.14
_21132_,6.14
_21300_,6.14
_21486_,6.14
_21734_,6.14
_21858_,6.14
_21909_,6.14
_22108_,6.14
_22316_,6.14
_22476_,6.14
_22481_,6.14
_22517_,6.14
_23000_,6.14
_23065_,6.14
_23597_,6.14
_23717_,6.14
_23799_,6.14
_23861_,6.14
_24259_,6.14
_24478_,6.14
_24500_,6.14
_24510_,6.14
_24573_,6.14
_24779_,6.14
_24967_,6.14
_25432_,6.14
_25540_,6.14
_25547_,6.14
_25627_,6.14
_25716_,6.14
_26018_,6.14
_26053_,6.14
_26117_,6.14
_26586_,6.14
_26909_,6.14
_27319_,6.14
genblk9\[2\].UART_b.generatorInst.txCounter\[30\],6.14
pin_mux.PIN_7.IRQRES,6.14
_02557_,6.135
_07521_,6.12
_08010_,6.12
_15571_,6.12
_01482_,6.115
_18427_,6.11
_22482_,6.11
_00698_,6.105
_01058_,6.105
_02796_,6.105
_02945_,6.105
_03152_,6.105
_04134_,6.105
_04229_,6.105
_04231_,6.105
_05367_,6.105
_00893_,6.1
_03678_,6.1
_04643_,6.1
_04712_,6.1
_27243_,6.1
_00616_,6.095
_03725_,6.085
_00055_,6.08
_00140_,6.08
_00465_,6.08
_00635_,6.08
_00646_,6.08
_02095_,6.08
_02103_,6.08
_03060_,6.08
_04541_,6.08
_04613_,6.08
_04633_,6.08
_04968_,6.08
_04973_,6.08
_05109_,6.08
_05161_,6.08
_05837_,6.08
_06640_,6.08
_06932_,6.08
_08015_,6.08
_08137_,6.08
_08620_,6.08
_14413_,6.08
_14712_,6.08
_16609_,6.08
_18597_,6.08
_20528_,6.08
_21043_,6.08
_22764_,6.08
_22844_,6.08
_23710_,6.08
_24670_,6.08
_26936_,6.08
_03168_,6.07
_00555_,6.065
_03037_,6.065
_03142_,6.065
_03357_,6.065
_04031_,6.065
_04132_,6.065
_04779_,6.065
_05009_,6.065
_05147_,6.065
_05298_,6.065
_05889_,6.065
_07665_,6.06
_07735_,6.06
_08647_,6.06
_09006_,6.06
_09068_,6.06
_09957_,6.06
_10479_,6.06
_10657_,6.06
_11038_,6.06
_11049_,6.06
_11224_,6.06
_12088_,6.06
_13750_,6.06
_13771_,6.06
_13920_,6.06
_13974_,6.06
_15635_,6.06
_15811_,6.06
_16773_,6.06
_17674_,6.06
_17969_,6.06
_20551_,6.06
_21815_,6.06
_21996_,6.06
_22338_,6.06
_22556_,6.06
_23158_,6.06
_23453_,6.06
_26318_,6.06
_26814_,6.06
_26999_,6.06
_27324_,6.06
genblk4\[1\].I2C_b.saved_reg_addr\[5\],6.06
genblk9\[0\].UART_b.rxInst.inputSw\[1\],6.06
net45,6.06
_00568_,6.055
_17462_,6.05
_19747_,6.05
_02312_,6.045
_02639_,6.045
_05172_,6.045
P_REG_FILE.SD_JERK_DUR_1\[27\],6.04
_00453_,6.04
_00550_,6.04
_01233_,6.04
_01561_,6.04
_01737_,6.04
_01865_,6.04
_01929_,6.04
_02083_,6.04
_02106_,6.04
_02179_,6.04
_02340_,6.04
_02369_,6.04
_02586_,6.04
_03840_,6.04
_04781_,6.04
_04873_,6.04
_04990_,6.04
_05002_,6.04
_05087_,6.04
_05273_,6.04
_05410_,6.04
_06720_,6.04
_09063_,6.04
_09369_,6.04
_09378_,6.04
_11506_,6.04
_14019_,6.04
_14477_,6.04
_14878_,6.04
_19197_,6.04
_20557_,6.04
_20558_,6.04
_24569_,6.04
_25958_,6.04
_27155_,6.04
genblk13\[1\].QEM_b.cr_wr_reg2,6.04
genblk13\[1\].QEM_b.thresh_wr_reg2,6.04
_01155_,6.035
_00005_,6.025
_00017_,6.025
_00106_,6.025
_00107_,6.025
_00110_,6.025
_00119_,6.025
_00412_,6.025
_00481_,6.025
_00486_,6.025
_00494_,6.025
_00506_,6.025
_00509_,6.025
_00510_,6.025
_00680_,6.025
_00719_,6.025
_00817_,6.025
_00866_,6.025
_00884_,6.025
_01256_,6.025
_01307_,6.025
_01358_,6.025
_01422_,6.025
_01517_,6.025
_01576_,6.025
_01705_,6.025
_01706_,6.025
_01708_,6.025
_01850_,6.025
_01880_,6.025
_01907_,6.025
_01981_,6.025
_02025_,6.025
_02104_,6.025
_02137_,6.025
_02152_,6.025
_02173_,6.025
_02221_,6.025
_02255_,6.025
_02288_,6.025
_02333_,6.025
_02419_,6.025
_02574_,6.025
_02611_,6.025
_02660_,6.025
_02753_,6.025
_03085_,6.025
_03206_,6.025
_03307_,6.025
_03414_,6.025
_04081_,6.025
_04100_,6.025
_04128_,6.025
_04162_,6.025
_04209_,6.025
_04210_,6.025
_04224_,6.025
_04263_,6.025
_04291_,6.025
_04383_,6.025
_04418_,6.025
_04419_,6.025
_04453_,6.025
_04458_,6.025
_04461_,6.025
_04463_,6.025
_04493_,6.025
_04525_,6.025
_04534_,6.025
_04574_,6.025
_04745_,6.025
_04786_,6.025
_04817_,6.025
_04902_,6.025
_05200_,6.025
_05344_,6.025
_05521_,6.025
_09729_,6.02
_12434_,6.02
_12677_,6.02
_13811_,6.02
_14995_,6.02
_16216_,6.02
_20462_,6.02
_20680_,6.02
_22110_,6.02
_03438_,6.015
_04345_,6.015
_00041_,6.005
_00084_,6.005
_00152_,6.005
_00709_,6.005
_00712_,6.005
_01478_,6.005
_02197_,6.005
_02406_,6.005
_02501_,6.005
_02860_,6.005
_04062_,6.005
_04266_,6.005
_04448_,6.005
_04607_,6.005
_05316_,6.005
_05511_,6.005
_05743_,6.005
net1980,6.005
net1997,6.005
net2023,6.005
_07381_,6
_00037_,5.985
_03135_,5.985
_03254_,5.985
_03487_,5.985
_04035_,5.985
_01191_,5.98
_01299_,5.98
_01463_,5.98
_02714_,5.98
_06161_,5.98
_07291_,5.98
_17247_,5.98
_17913_,5.98
_19280_,5.98
_19768_,5.98
_19989_,5.98
_20376_,5.98
_22875_,5.98
_26222_,5.98
_03844_,5.975
_23515_,5.97
peripheral_addr[13],5.97
peripheral_addr[17],5.97
peripheral_addr[21],5.97
peripheral_addr[25],5.97
peripheral_addr[5],5.97
peripheral_be[1],5.97
peripheral_wdata[13],5.97
peripheral_wdata[17],5.97
peripheral_wdata[21],5.97
peripheral_wdata[25],5.97
peripheral_wdata[29],5.97
peripheral_wdata[5],5.97
peripheral_wdata[9],5.97
_01400_,5.965
_01404_,5.965
_01473_,5.965
_02035_,5.965
_02267_,5.965
_02674_,5.965
_02751_,5.965
_02855_,5.965
_03013_,5.965
_03186_,5.965
_03367_,5.965
_03554_,5.965
_03624_,5.965
_03673_,5.965
_03838_,5.965
_03939_,5.965
_04331_,5.965
_04501_,5.965
_04727_,5.965
_04810_,5.965
_04859_,5.965
_04884_,5.965
_04955_,5.965
_05006_,5.965
_05905_,5.965
net2021,5.965
_01109_,5.96
_02525_,5.96
_03116_,5.96
_07240_,5.96
_07389_,5.96
_08194_,5.96
_08220_,5.96
_09256_,5.96
_09377_,5.96
_09759_,5.96
_09898_,5.96
_13115_,5.96
_14852_,5.96
_16149_,5.96
_19736_,5.96
_20552_,5.96
_21908_,5.96
_22608_,5.96
_23375_,5.96
_25460_,5.96
_25617_,5.96
_25904_,5.96
_26236_,5.96
_04984_,5.955
_21066_,5.955
_22058_,5.95
_03547_,5.945
_05880_,5.945
_01065_,5.94
_06382_,5.94
_07886_,5.94
_08624_,5.94
_09026_,5.94
_09699_,5.94
_11037_,5.94
_11139_,5.94
_12699_,5.94
_13043_,5.94
_13254_,5.94
_13387_,5.94
_13571_,5.94
_13940_,5.94
_16013_,5.94
_16386_,5.94
_16768_,5.94
_18511_,5.94
_20432_,5.94
_20801_,5.94
_21546_,5.94
_22572_,5.94
_23614_,5.94
_24149_,5.94
_24269_,5.94
_26854_,5.94
_03665_,5.935
_04796_,5.935
_05440_,5.935
_25154_,5.935
_22471_,5.93
_04752_,5.925
_06814_,5.92
_08201_,5.92
_12696_,5.92
_12727_,5.92
_14216_,5.92
_14493_,5.92
_15717_,5.92
_21616_,5.92
_22346_,5.92
_25853_,5.92
_26766_,5.92
_17612_,5.91
_00472_,5.905
_01848_,5.905
_02006_,5.905
_03549_,5.905
_03932_,5.905
_05773_,5.905
_07226_,5.9
_07363_,5.9
_10208_,5.9
_11741_,5.9
_13123_,5.9
_15337_,5.9
_15785_,5.9
_16726_,5.9
_20695_,5.9
genblk9\[1\].UART_b.wr_cr_r1,5.9
_00407_,5.895
_01030_,5.895
_01048_,5.895
_01356_,5.895
_03327_,5.895
_03710_,5.895
_04650_,5.895
_05032_,5.895
_00696_,5.885
_00987_,5.885
_02218_,5.885
_03447_,5.885
_03822_,5.885
_10500_,5.885
_19557_,5.875
peripheral_addr[4],5.87
peripheral_wdata[20],5.87
_02823_,5.865
_03505_,5.865
_03758_,5.865
_05564_,5.865
_00280_,5.86
_07456_,5.86
_09490_,5.86
_10248_,5.86
_10371_,5.86
_10476_,5.86
_10585_,5.86
_10622_,5.86
_10718_,5.86
_10808_,5.86
_10898_,5.86
_10916_,5.86
_11458_,5.86
_12146_,5.86
_12352_,5.86
_12562_,5.86
_12566_,5.86
_12842_,5.86
_12934_,5.86
_14028_,5.86
_14094_,5.86
_14639_,5.86
_16546_,5.86
_17185_,5.86
_18830_,5.86
_18849_,5.86
_19006_,5.86
_19520_,5.86
_19704_,5.86
_19865_,5.86
_20536_,5.86
_20587_,5.86
_20829_,5.86
_21343_,5.86
_21363_,5.86
_22171_,5.86
_22443_,5.86
_24567_,5.86
_24593_,5.86
_24656_,5.86
_25097_,5.86
_25483_,5.86
_25565_,5.86
_25977_,5.86
_26024_,5.86
_26591_,5.86
_26617_,5.86
_26635_,5.86
_27244_,5.86
_02898_,5.845
_03314_,5.845
_03952_,5.845
_04352_,5.845
_21949_,5.845
_02356_,5.84
_06048_,5.84
_06230_,5.84
_06485_,5.84
_06639_,5.84
_06752_,5.84
_06883_,5.84
_07019_,5.84
_07047_,5.84
_07200_,5.84
_07217_,5.84
_07280_,5.84
_07816_,5.84
_07866_,5.84
_08055_,5.84
_08342_,5.84
_08429_,5.84
_08515_,5.84
_09002_,5.84
_09380_,5.84
_09941_,5.84
_10631_,5.84
_10702_,5.84
_10865_,5.84
_11004_,5.84
_11021_,5.84
_11217_,5.84
_11272_,5.84
_11303_,5.84
_11392_,5.84
_12111_,5.84
_12406_,5.84
_12419_,5.84
_12511_,5.84
_12520_,5.84
_12540_,5.84
_12823_,5.84
_12900_,5.84
_12925_,5.84
_13475_,5.84
_14376_,5.84
_14409_,5.84
_14686_,5.84
_14875_,5.84
_14965_,5.84
_15088_,5.84
_15131_,5.84
_15482_,5.84
_15517_,5.84
_15674_,5.84
_15731_,5.84
_15921_,5.84
_15924_,5.84
_16132_,5.84
_16307_,5.84
_16735_,5.84
_16747_,5.84
_16828_,5.84
_17331_,5.84
_17843_,5.84
_18014_,5.84
_18063_,5.84
_18319_,5.84
_18345_,5.84
_18380_,5.84
_18401_,5.84
_18428_,5.84
_18457_,5.84
_18508_,5.84
_18557_,5.84
_18558_,5.84
_18778_,5.84
_18795_,5.84
_18897_,5.84
_18911_,5.84
_19553_,5.84
_20477_,5.84
_20648_,5.84
_20720_,5.84
_20922_,5.84
_21052_,5.84
_21175_,5.84
_21499_,5.84
_21584_,5.84
_21598_,5.84
_22372_,5.84
_22542_,5.84
_22718_,5.84
_22729_,5.84
_22762_,5.84
_23079_,5.84
_23205_,5.84
_23345_,5.84
_23572_,5.84
_23592_,5.84
_23645_,5.84
_23673_,5.84
_23726_,5.84
_24007_,5.84
_24046_,5.84
_24101_,5.84
_24190_,5.84
_24207_,5.84
_24214_,5.84
_24426_,5.84
_24879_,5.84
_24970_,5.84
_25030_,5.84
_25259_,5.84
_25440_,5.84
_25621_,5.84
_25745_,5.84
_25808_,5.84
_25855_,5.84
_25973_,5.84
_25996_,5.84
_26221_,5.84
_26278_,5.84
_26330_,5.84
_26418_,5.84
_26530_,5.84
_26601_,5.84
_26626_,5.84
_26748_,5.84
_26765_,5.84
_26767_,5.84
_26801_,5.84
_26821_,5.84
_27021_,5.84
_27139_,5.84
genblk11\[1\].SCG_b.wr_jerk_r2,5.84
genblk2\[0\].SPI_b.SPI_Master_Inst.o_TX_Ready,5.84
genblk7\[1\].TIMER_b.mtimecmp\[10\],5.84
genblk9\[1\].UART_b.txInst.start_2,5.84
net1952,5.84
_02673_,5.835
_10333_,5.835
_22805_,5.835
_00427_,5.825
_00544_,5.825
_01004_,5.825
_01018_,5.825
_01108_,5.825
_01806_,5.825
_01807_,5.825
_01934_,5.825
_02185_,5.825
_04898_,5.825
_05020_,5.825
_05116_,5.825
_05289_,5.825
P_REG_FILE.QEM_THRESH_1\[27\],5.82
_08326_,5.82
_08596_,5.82
_08713_,5.82
_13794_,5.82
_16506_,5.82
_17323_,5.82
_17768_,5.82
_18403_,5.82
_18760_,5.82
_19595_,5.82
_20642_,5.82
_21401_,5.82
_22757_,5.82
_22886_,5.82
_22964_,5.82
_25414_,5.82
_25899_,5.82
_26539_,5.82
genblk13\[1\].QEM_b.thresh_wr_reg1,5.82
_00956_,5.815
_01035_,5.815
_01386_,5.815
_03143_,5.815
_04238_,5.815
_05683_,5.815
_05735_,5.815
_15847_,5.81
_24898_,5.81
_00058_,5.805
_00467_,5.805
_00742_,5.805
_01565_,5.805
_01596_,5.805
_02108_,5.805
_02130_,5.805
_02284_,5.805
_02311_,5.805
_02440_,5.805
_03205_,5.805
_03328_,5.805
_03740_,5.805
_03962_,5.805
_05011_,5.805
_05194_,5.805
_05441_,5.805
_05625_,5.805
_11445_,5.805
P_REG_FILE.SPI_CR_2\[16\],5.8
_00007_,5.8
_00189_,5.8
_04342_,5.8
_04940_,5.8
_06313_,5.8
_06438_,5.8
_06505_,5.8
_06625_,5.8
_06682_,5.8
_06941_,5.8
_07094_,5.8
_07485_,5.8
_07562_,5.8
_07927_,5.8
_07999_,5.8
_08393_,5.8
_08415_,5.8
_09145_,5.8
_09215_,5.8
_09284_,5.8
_09446_,5.8
_09995_,5.8
_10011_,5.8
_10111_,5.8
_10202_,5.8
_10645_,5.8
_11228_,5.8
_11333_,5.8
_11407_,5.8
_11900_,5.8
_11961_,5.8
_12180_,5.8
_12353_,5.8
_12365_,5.8
_12401_,5.8
_13065_,5.8
_13167_,5.8
_13444_,5.8
_13645_,5.8
_13728_,5.8
_13852_,5.8
_13929_,5.8
_14496_,5.8
_14672_,5.8
_14701_,5.8
_15825_,5.8
_16390_,5.8
_16556_,5.8
_16788_,5.8
_16839_,5.8
_16930_,5.8
_17055_,5.8
_18374_,5.8
_18540_,5.8
_18933_,5.8
_19109_,5.8
_19306_,5.8
_19582_,5.8
_19599_,5.8
_20000_,5.8
_20346_,5.8
_20585_,5.8
_20658_,5.8
_20663_,5.8
_20707_,5.8
_20709_,5.8
_20756_,5.8
_20853_,5.8
_21094_,5.8
_21131_,5.8
_21160_,5.8
_21366_,5.8
_21637_,5.8
_21641_,5.8
_21759_,5.8
_22543_,5.8
_22770_,5.8
_22999_,5.8
_23067_,5.8
_23130_,5.8
_23475_,5.8
_23609_,5.8
_24444_,5.8
_24505_,5.8
_24678_,5.8
_24717_,5.8
_24988_,5.8
_25418_,5.8
_25476_,5.8
_26151_,5.8
_26355_,5.8
_26394_,5.8
_26608_,5.8
_26970_,5.8
_02265_,5.79
_00285_,5.785
_03161_,5.785
_03477_,5.785
_03616_,5.785
_03763_,5.785
_02341_,5.78
_13214_,5.78
_13219_,5.78
_02679_,5.775
_16678_,5.77
_00117_,5.765
_00221_,5.765
_00224_,5.765
_00231_,5.765
_00325_,5.765
_00413_,5.765
_00629_,5.765
_00686_,5.765
_00691_,5.765
_01088_,5.765
_01143_,5.765
_01169_,5.765
_01392_,5.765
_01397_,5.765
_01431_,5.765
_01542_,5.765
_01605_,5.765
_01624_,5.765
_01856_,5.765
_02215_,5.765
_02220_,5.765
_02289_,5.765
_02296_,5.765
_02299_,5.765
_02366_,5.765
_02715_,5.765
_02942_,5.765
_02957_,5.765
_02978_,5.765
_02999_,5.765
_03028_,5.765
_03029_,5.765
_03067_,5.765
_03257_,5.765
_03415_,5.765
_03425_,5.765
_03715_,5.765
_04091_,5.765
_04232_,5.765
_04459_,5.765
_04546_,5.765
_04937_,5.765
_04950_,5.765
_05102_,5.765
_05222_,5.765
_05263_,5.765
_05662_,5.765
_05727_,5.765
_05820_,5.765
net1984,5.765
net1996,5.765
net2019,5.765
net2045,5.765
_00771_,5.76
_01067_,5.76
_01182_,5.76
_01270_,5.76
_01488_,5.76
_01898_,5.76
_02003_,5.76
_02068_,5.76
_02166_,5.76
_02281_,5.76
_02858_,5.76
_05096_,5.76
_05772_,5.76
_18225_,5.76
_10842_,5.755
_03141_,5.745
_26133_,5.745
P_REG_FILE.GPIO_MOD_8\[0\],5.74
_00787_,5.74
_00861_,5.74
_00920_,5.74
_01070_,5.74
_01111_,5.74
_02236_,5.74
_03658_,5.74
_06575_,5.74
_06757_,5.74
_07133_,5.74
_07294_,5.74
_07461_,5.74
_07674_,5.74
_07802_,5.74
_08514_,5.74
_08755_,5.74
_08982_,5.74
_11371_,5.74
_12909_,5.74
_12911_,5.74
_12914_,5.74
_12916_,5.74
_12927_,5.74
_12928_,5.74
_13497_,5.74
_13648_,5.74
_13858_,5.74
_13964_,5.74
_14046_,5.74
_14863_,5.74
_14901_,5.74
_15091_,5.74
_15094_,5.74
_15108_,5.74
_15116_,5.74
_15206_,5.74
_15268_,5.74
_15275_,5.74
_15278_,5.74
_15279_,5.74
_15494_,5.74
_15498_,5.74
_15518_,5.74
_15675_,5.74
_15677_,5.74
_15679_,5.74
_15681_,5.74
_15698_,5.74
_15819_,5.74
_15906_,5.74
_15926_,5.74
_16079_,5.74
_16085_,5.74
_16088_,5.74
_16099_,5.74
_16102_,5.74
_16106_,5.74
_16234_,5.74
_16306_,5.74
_16310_,5.74
_16406_,5.74
_16480_,5.74
_16903_,5.74
_17593_,5.74
_18307_,5.74
_18329_,5.74
_18572_,5.74
_18804_,5.74
_18816_,5.74
_19304_,5.74
_19398_,5.74
_19813_,5.74
_20998_,5.74
_22504_,5.74
_22613_,5.74
_24073_,5.74
_24110_,5.74
_24139_,5.74
_24894_,5.74
_25045_,5.74
_25134_,5.74
_25723_,5.74
_25731_,5.74
_25815_,5.74
_25817_,5.74
_25827_,5.74
_25837_,5.74
_26043_,5.74
_26137_,5.74
_26341_,5.74
_26346_,5.74
_26729_,5.74
_26783_,5.74
_26955_,5.74
_26959_,5.74
_26961_,5.74
genblk2\[1\].SPI_b.SPI_Master_Inst.r_data_length\[0\],5.74
genblk7\[1\].TIMER_b.mtimecmp\[23\],5.74
_08655_,5.73
_00840_,5.725
_01062_,5.725
_01853_,5.725
_01979_,5.725
_02162_,5.725
_03320_,5.725
_04067_,5.725
_04130_,5.725
_04599_,5.725
_04883_,5.725
_05082_,5.725
_05204_,5.725
_05657_,5.725
_05824_,5.725
net1963,5.725
P_REG_FILE.QEM_I_CNT_4\[14\],5.72
P_REG_FILE.SD_TOT_STEPS_4\[9\],5.72
_06362_,5.72
_06636_,5.72
_06699_,5.72
_07134_,5.72
_07482_,5.72
_07906_,5.72
_08200_,5.72
_08467_,5.72
_08633_,5.72
_08842_,5.72
_09127_,5.72
_09203_,5.72
_09650_,5.72
_09856_,5.72
_10171_,5.72
_10181_,5.72
_10191_,5.72
_10260_,5.72
_10363_,5.72
_10368_,5.72
_10379_,5.72
_10540_,5.72
_10973_,5.72
_11126_,5.72
_11305_,5.72
_11350_,5.72
_11362_,5.72
_11597_,5.72
_11619_,5.72
_11907_,5.72
_12099_,5.72
_12185_,5.72
_12303_,5.72
_12428_,5.72
_12636_,5.72
_12756_,5.72
_12807_,5.72
_12967_,5.72
_13134_,5.72
_13367_,5.72
_13610_,5.72
_13720_,5.72
_13996_,5.72
_14132_,5.72
_14336_,5.72
_14439_,5.72
_14794_,5.72
_14801_,5.72
_14861_,5.72
_14887_,5.72
_14902_,5.72
_15250_,5.72
_15315_,5.72
_15392_,5.72
_15435_,5.72
_15662_,5.72
_15676_,5.72
_15773_,5.72
_15907_,5.72
_16314_,5.72
_16588_,5.72
_16623_,5.72
_16626_,5.72
_16795_,5.72
_17443_,5.72
_17521_,5.72
_17671_,5.72
_17749_,5.72
_18088_,5.72
_18125_,5.72
_18127_,5.72
_18246_,5.72
_18257_,5.72
_18430_,5.72
_18670_,5.72
_18730_,5.72
_18841_,5.72
_18909_,5.72
_19008_,5.72
_19166_,5.72
_19186_,5.72
_19308_,5.72
_19324_,5.72
_19435_,5.72
_19646_,5.72
_19705_,5.72
_20770_,5.72
_21170_,5.72
_21406_,5.72
_21642_,5.72
_21999_,5.72
_22550_,5.72
_22909_,5.72
_23307_,5.72
_23382_,5.72
_23566_,5.72
_23856_,5.72
_23950_,5.72
_24132_,5.72
_24254_,5.72
_24589_,5.72
_24640_,5.72
_24777_,5.72
_24803_,5.72
_25024_,5.72
_25346_,5.72
_25637_,5.72
_25688_,5.72
_26174_,5.72
_26242_,5.72
_26244_,5.72
_26357_,5.72
_26358_,5.72
_26434_,5.72
_26479_,5.72
_26604_,5.72
_26611_,5.72
_26661_,5.72
_27037_,5.72
_27063_,5.72
_27223_,5.72
_27234_,5.72
_27289_,5.72
genblk7\[3\].TIMER_b.mtimecmp\[39\],5.72
genblk9\[3\].UART_b.txStart,5.72
pin_mux.PIN_15.IRQPOL,5.72
pin_mux.PIN_7.IRQPOL,5.72
net28,5.72
_02730_,5.715
_04524_,5.715
_18645_,5.71
_00831_,5.705
_01446_,5.705
_02472_,5.705
_03065_,5.705
_03408_,5.705
_03954_,5.705
_03983_,5.705
_04718_,5.705
_05174_,5.705
_05549_,5.705
_12358_,5.705
_00695_,5.7
_00765_,5.7
_00945_,5.7
_02327_,5.7
_02360_,5.7
_03106_,5.7
_03377_,5.7
_04116_,5.7
_08418_,5.7
_09067_,5.7
_10797_,5.7
_12838_,5.7
_15247_,5.7
genblk7\[2\].TIMER_b.wr_en_r2,5.7
_00982_,5.685
_06031_,5.68
_06546_,5.68
_06995_,5.68
_07049_,5.68
_07310_,5.68
_07364_,5.68
_07434_,5.68
_07912_,5.68
_07998_,5.68
_08056_,5.68
_08075_,5.68
_08516_,5.68
_08630_,5.68
_08792_,5.68
_09123_,5.68
_09208_,5.68
_10138_,5.68
_10197_,5.68
_10383_,5.68
_10385_,5.68
_10406_,5.68
_10434_,5.68
_10643_,5.68
_10647_,5.68
_10655_,5.68
_10701_,5.68
_10881_,5.68
_11151_,5.68
_11257_,5.68
_11890_,5.68
_11893_,5.68
_11968_,5.68
_11983_,5.68
_12043_,5.68
_12049_,5.68
_12057_,5.68
_12125_,5.68
_12178_,5.68
_12190_,5.68
_12192_,5.68
_12266_,5.68
_12464_,5.68
_12469_,5.68
_13066_,5.68
_13164_,5.68
_13409_,5.68
_13781_,5.68
_13975_,5.68
_14047_,5.68
_14128_,5.68
_14310_,5.68
_14553_,5.68
_15193_,5.68
_15410_,5.68
_15682_,5.68
_15706_,5.68
_15919_,5.68
_15922_,5.68
_16063_,5.68
_16290_,5.68
_16297_,5.68
_16474_,5.68
_16479_,5.68
_16498_,5.68
_16676_,5.68
_16723_,5.68
_16822_,5.68
_17332_,5.68
_17434_,5.68
_17675_,5.68
_18045_,5.68
_18110_,5.68
_18190_,5.68
_18360_,5.68
_18811_,5.68
_18980_,5.68
_19382_,5.68
_19447_,5.68
_19594_,5.68
_19739_,5.68
_19887_,5.68
_19949_,5.68
_20386_,5.68
_20987_,5.68
_21009_,5.68
_21138_,5.68
_21396_,5.68
_22056_,5.68
_22262_,5.68
_22296_,5.68
_22349_,5.68
_22636_,5.68
_22704_,5.68
_22774_,5.68
_22806_,5.68
_22924_,5.68
_22927_,5.68
_23006_,5.68
_23029_,5.68
_23149_,5.68
_23151_,5.68
_23318_,5.68
_23346_,5.68
_23841_,5.68
_24253_,5.68
_24417_,5.68
_24571_,5.68
_25118_,5.68
_25122_,5.68
_25452_,5.68
_25656_,5.68
_25696_,5.68
_25825_,5.68
_26037_,5.68
_26590_,5.68
_26818_,5.68
_26859_,5.68
_26930_,5.68
_27054_,5.68
_27055_,5.68
genblk7\[1\].TIMER_b.mtimecmp\[27\],5.68
genblk7\[1\].TIMER_b.mtimecmp\[31\],5.68
genblk7\[3\].TIMER_b.mtimecmp\[19\],5.68
_00520_,5.675
_04626_,5.675
_00557_,5.665
_01442_,5.665
_05291_,5.665
_01072_,5.655
_11713_,5.655
p_interrupts[15],5.65
_00617_,5.645
_00688_,5.645
_00930_,5.645
_01043_,5.645
_01060_,5.645
_01440_,5.645
_01987_,5.645
_02294_,5.645
_02548_,5.645
_02580_,5.645
_02584_,5.645
_02755_,5.645
_02841_,5.645
_03308_,5.645
_05418_,5.645
_00047_,5.64
_00198_,5.64
_01178_,5.64
_01342_,5.64
_01529_,5.64
_02129_,5.64
_04359_,5.64
_04753_,5.64
_05758_,5.64
_05762_,5.64
_27084_,5.635
_05655_,5.625
_00042_,5.62
_00045_,5.62
_00356_,5.62
_00490_,5.62
_01076_,5.62
_01175_,5.62
_01255_,5.62
_01265_,5.62
_01300_,5.62
_01734_,5.62
_02063_,5.62
_02383_,5.62
_02492_,5.62
_02516_,5.62
_03056_,5.62
_03358_,5.62
_04789_,5.62
_05044_,5.62
_05259_,5.62
_05303_,5.62
_08064_,5.62
_08746_,5.62
_09178_,5.62
_10578_,5.62
_14231_,5.62
_14407_,5.62
_15203_,5.62
_15333_,5.62
_15415_,5.62
_16238_,5.62
_18408_,5.62
_21655_,5.62
_23545_,5.62
_23941_,5.62
_24352_,5.62
_24945_,5.62
_25665_,5.62
_27170_,5.62
pin_mux.PIN_3.irqres_reg2,5.62
_00648_,5.615
_00937_,5.615
_02042_,5.615
_02654_,5.615
_12683_,5.615
_00598_,5.605
_01718_,5.605
_02171_,5.605
_02546_,5.605
_03157_,5.605
_03948_,5.605
_04504_,5.605
_04815_,5.605
_05238_,5.605
_05349_,5.605
P_REG_FILE.SD_ACCEL_DUR_1\[4\],5.6
P_REG_FILE.UART_RX_RATE_DIV_4\[6\],5.6
_06117_,5.6
_06810_,5.6
_07672_,5.6
_08291_,5.6
_08629_,5.6
_08635_,5.6
_08838_,5.6
_10023_,5.6
_10068_,5.6
_10894_,5.6
_11213_,5.6
_12179_,5.6
_12625_,5.6
_12857_,5.6
_12982_,5.6
_14038_,5.6
_14258_,5.6
_14264_,5.6
_14697_,5.6
_15141_,5.6
_15893_,5.6
_16082_,5.6
_16257_,5.6
_17543_,5.6
_18643_,5.6
_20769_,5.6
_23934_,5.6
_24037_,5.6
_24224_,5.6
_24648_,5.6
_26040_,5.6
_26057_,5.6
_26241_,5.6
pin_mux.PIN_4.irqres_reg1,5.6
_27083_,5.595
net2033,5.595
_00135_,5.585
_00849_,5.585
_01449_,5.585
_02266_,5.585
_02527_,5.585
_04182_,5.585
_04956_,5.585
P_REG_FILE.UART_RX_RATE_DIV_4\[23\],5.58
_00263_,5.58
_00549_,5.58
_00898_,5.58
_00941_,5.58
_02021_,5.58
_02116_,5.58
_02199_,5.58
_02476_,5.58
_05277_,5.58
_05585_,5.58
_13637_,5.58
_14986_,5.58
_19697_,5.58
_19922_,5.58
_20443_,5.58
_21900_,5.58
_23427_,5.58
_23662_,5.58
genblk13\[1\].QEM_b.cr_wr_reg1,5.58
genblk6\[1\].PWM_b.en,5.58
_27175_,5.575
_08431_,5.57
_25749_,5.57
_11148_,5.56
_12040_,5.56
_12272_,5.56
_14519_,5.56
_14836_,5.56
_15253_,5.56
_02183_,5.555
_02666_,5.555
_03516_,5.555
_05351_,5.555
_00002_,5.545
_00013_,5.545
_00181_,5.545
_00535_,5.545
_01516_,5.545
_01923_,5.545
_02026_,5.545
_02125_,5.545
_02701_,5.545
_02863_,5.545
_02948_,5.545
_03294_,5.545
_03599_,5.545
_03714_,5.545
_03984_,5.545
_04264_,5.545
_04323_,5.545
_04406_,5.545
_04464_,5.545
_04538_,5.545
_05073_,5.545
_05266_,5.545
_05343_,5.545
_05372_,5.545
_05640_,5.545
_05715_,5.545
_05784_,5.545
genblk9\[3\].UART_b.txInst.start_1,5.545
net1973,5.545
p_interrupts[29],5.53
p_interrupts[31],5.53
p_interrupts[37],5.53
p_interrupts[39],5.53
p_interrupts[41],5.53
p_interrupts[42],5.53
p_interrupts[43],5.53
p_interrupts[50],5.53
p_interrupts[51],5.53
_02564_,5.525
_03297_,5.525
_03832_,5.525
_04020_,5.525
_04372_,5.525
_05341_,5.525
_00477_,5.52
_08594_,5.52
_09388_,5.52
_13950_,5.52
_15216_,5.52
_17399_,5.52
_17429_,5.52
_17438_,5.52
_17662_,5.52
_18444_,5.52
_18452_,5.52
_18467_,5.52
_19567_,5.52
_19849_,5.52
_22590_,5.52
_23492_,5.52
_23810_,5.52
_24057_,5.52
_24438_,5.52
_00018_,5.505
_00654_,5.505
_00994_,5.505
_01566_,5.505
_01849_,5.505
_02329_,5.505
_02380_,5.505
_02569_,5.505
_03202_,5.505
_03220_,5.505
_03407_,5.505
_03448_,5.505
_03573_,5.505
_03794_,5.505
_04257_,5.505
_04360_,5.505
_04794_,5.505
_04827_,5.505
_05014_,5.505
_05156_,5.505
_05512_,5.505
_05740_,5.505
_00179_,5.5
_01184_,5.5
_01445_,5.5
_05573_,5.5
_06406_,5.5
_07909_,5.5
_09668_,5.5
_11628_,5.5
_13931_,5.5
_14399_,5.5
_14888_,5.5
_15806_,5.5
_15949_,5.5
_17688_,5.5
_19743_,5.5
_20053_,5.5
_20609_,5.5
_20777_,5.5
_21932_,5.5
_22118_,5.5
_22438_,5.5
_24421_,5.5
_25590_,5.5
_25842_,5.5
pin_mux.PIN_1.irqres_reg2,5.5
_07747_,5.48
_08835_,5.48
_08837_,5.48
_10656_,5.48
_12289_,5.48
_12715_,5.48
_13639_,5.48
_14631_,5.48
_17221_,5.48
_17889_,5.48
_20900_,5.48
_21850_,5.48
_22309_,5.48
_22376_,5.48
_22726_,5.48
_22852_,5.48
_25999_,5.48
_26663_,5.48
_00162_,5.475
_00396_,5.475
_00685_,5.475
_01958_,5.475
_02203_,5.475
_02403_,5.475
_02599_,5.475
_02864_,5.475
_02903_,5.475
_03685_,5.475
_04090_,5.475
_05068_,5.475
_05761_,5.475
_03668_,5.47
_01330_,5.465
_03053_,5.465
_06252_,5.46
_09513_,5.46
_14041_,5.46
_15181_,5.46
_17131_,5.46
_18237_,5.46
_18776_,5.46
_19751_,5.46
_19902_,5.46
_22821_,5.46
_23510_,5.46
_24064_,5.46
_24123_,5.46
_25215_,5.46
genblk11\[3\].SCG_b.wr_c_accel_dur_r2,5.46
_15631_,5.45
_19731_,5.45
_24880_,5.45
_00754_,5.445
_00885_,5.445
_01991_,5.445
_02528_,5.445
_03026_,5.445
_03301_,5.445
_03302_,5.445
_05548_,5.445
_08187_,5.44
_13099_,5.44
_13633_,5.44
_15549_,5.44
_00048_,5.435
_00942_,5.435
_01646_,5.435
_01747_,5.435
_01810_,5.435
_01988_,5.435
_02017_,5.435
_02328_,5.435
_02421_,5.435
_03079_,5.435
_03112_,5.435
_03404_,5.435
_04272_,5.435
_04457_,5.435
_12323_,5.435
_02417_,5.425
_03543_,5.425
_04127_,5.425
_04319_,5.425
_04350_,5.425
_04462_,5.425
_04465_,5.425
_04494_,5.425
_22690_,5.41
_03424_,5.405
_03651_,5.405
_03870_,5.405
P_REG_FILE.QEM_THRESH_1\[0\],5.4
_06093_,5.4
_06194_,5.4
_06451_,5.4
_06502_,5.4
_06653_,5.4
_06793_,5.4
_07140_,5.4
_07668_,5.4
_08155_,5.4
_08173_,5.4
_09023_,5.4
_09343_,5.4
_09581_,5.4
_09909_,5.4
_09971_,5.4
_09988_,5.4
_10176_,5.4
_10285_,5.4
_10625_,5.4
_10707_,5.4
_10741_,5.4
_10770_,5.4
_10912_,5.4
_11344_,5.4
_12396_,5.4
_12799_,5.4
_12853_,5.4
_13293_,5.4
_13597_,5.4
_14594_,5.4
_16155_,5.4
_16529_,5.4
_16881_,5.4
_17232_,5.4
_17523_,5.4
_17735_,5.4
_17885_,5.4
_18005_,5.4
_18126_,5.4
_18536_,5.4
_18871_,5.4
_19160_,5.4
_19317_,5.4
_19537_,5.4
_20169_,5.4
_20191_,5.4
_20345_,5.4
_20481_,5.4
_20755_,5.4
_22675_,5.4
_22731_,5.4
_22963_,5.4
_23983_,5.4
_24583_,5.4
_24757_,5.4
_24765_,5.4
_25067_,5.4
_25070_,5.4
_25344_,5.4
_25894_,5.4
_25919_,5.4
_26742_,5.4
_27253_,5.4
_27323_,5.4
_09025_,5.385
_22017_,5.385
_00102_,5.38
_05005_,5.38
_06340_,5.38
_07090_,5.38
_07114_,5.38
_07324_,5.38
_07398_,5.38
_07407_,5.38
_07917_,5.38
_07923_,5.38
_08125_,5.38
_08174_,5.38
_08182_,5.38
_08599_,5.38
_08732_,5.38
_08808_,5.38
_08966_,5.38
_09288_,5.38
_09477_,5.38
_09499_,5.38
_10082_,5.38
_10798_,5.38
_10968_,5.38
_11034_,5.38
_11196_,5.38
_11877_,5.38
_11912_,5.38
_11976_,5.38
_12101_,5.38
_12173_,5.38
_12519_,5.38
_12556_,5.38
_13112_,5.38
_13163_,5.38
_13368_,5.38
_13680_,5.38
_14043_,5.38
_14332_,5.38
_14343_,5.38
_14649_,5.38
_14731_,5.38
_14736_,5.38
_14934_,5.38
_15089_,5.38
_15512_,5.38
_15688_,5.38
_15690_,5.38
_15767_,5.38
_16006_,5.38
_16084_,5.38
_16304_,5.38
_16485_,5.38
_16527_,5.38
_16540_,5.38
_16942_,5.38
_17513_,5.38
_17596_,5.38
_18059_,5.38
_18220_,5.38
_18577_,5.38
_18603_,5.38
_18625_,5.38
_18793_,5.38
_19522_,5.38
_19987_,5.38
_20612_,5.38
_21179_,5.38
_21569_,5.38
_21851_,5.38
_22029_,5.38
_22447_,5.38
_22529_,5.38
_23368_,5.38
_23443_,5.38
_24360_,5.38
_24399_,5.38
_24440_,5.38
_24458_,5.38
_24482_,5.38
_24724_,5.38
_24786_,5.38
_24936_,5.38
_24985_,5.38
_25130_,5.38
_25308_,5.38
_25385_,5.38
_25732_,5.38
_25819_,5.38
_25926_,5.38
_26002_,5.38
_26116_,5.38
_26159_,5.38
_26181_,5.38
_26328_,5.38
_26597_,5.38
_26688_,5.38
_26952_,5.38
_27123_,5.38
pin_mux.PIN_24.irqres_reg2,5.38
_00470_,5.365
_00548_,5.365
_00649_,5.365
_00740_,5.365
_00741_,5.365
_00791_,5.365
_00838_,5.365
_00883_,5.365
_00971_,5.365
_01002_,5.365
_01081_,5.365
_01177_,5.365
_01214_,5.365
_01276_,5.365
_01545_,5.365
_01546_,5.365
_01570_,5.365
_01573_,5.365
_01798_,5.365
_01936_,5.365
_02001_,5.365
_02065_,5.365
_02121_,5.365
_02153_,5.365
_02272_,5.365
_02316_,5.365
_02665_,5.365
_02723_,5.365
_04065_,5.365
_04703_,5.365
_04895_,5.365
_05317_,5.365
_05754_,5.365
_05882_,5.365
_22439_,5.365
P_REG_FILE.QEM_THRESH_1\[11\],5.36
_07141_,5.36
_08714_,5.36
_08721_,5.36
_09266_,5.36
_11928_,5.36
_12701_,5.36
_12968_,5.36
_13298_,5.36
_14086_,5.36
_15307_,5.36
_16496_,5.36
_17896_,5.36
_17946_,5.36
_18431_,5.36
_18788_,5.36
_18802_,5.36
_19404_,5.36
_19510_,5.36
_22183_,5.36
_23514_,5.36
_24723_,5.36
_25110_,5.36
_26860_,5.36
_27095_,5.36
_02373_,5.355
_03717_,5.355
_05874_,5.355
_21416_,5.355
_00015_,5.345
_00317_,5.345
_00328_,5.345
_00360_,5.345
_00748_,5.345
_00882_,5.345
_00995_,5.345
_01989_,5.345
_02019_,5.345
_02081_,5.345
_02653_,5.345
_02689_,5.345
_02743_,5.345
_03483_,5.345
_03736_,5.345
_03860_,5.345
_04171_,5.345
_04558_,5.345
_05292_,5.345
_05445_,5.345
P_REG_FILE.SD_JERK_DUR_1\[24\],5.34
_00304_,5.34
_06695_,5.34
_07341_,5.34
_07346_,5.34
_07545_,5.34
_07907_,5.34
_08112_,5.34
_08172_,5.34
_08186_,5.34
_08453_,5.34
_08497_,5.34
_08534_,5.34
_08575_,5.34
_09056_,5.34
_09070_,5.34
_09136_,5.34
_09198_,5.34
_09202_,5.34
_09209_,5.34
_09428_,5.34
_09819_,5.34
_09965_,5.34
_10087_,5.34
_10364_,5.34
_10464_,5.34
_10499_,5.34
_10640_,5.34
_10795_,5.34
_10799_,5.34
_10802_,5.34
_10964_,5.34
_11067_,5.34
_11274_,5.34
_11336_,5.34
_11882_,5.34
_11948_,5.34
_11962_,5.34
_12246_,5.34
_12304_,5.34
_12398_,5.34
_12403_,5.34
_12444_,5.34
_12470_,5.34
_12507_,5.34
_12664_,5.34
_12737_,5.34
_13053_,5.34
_13079_,5.34
_13197_,5.34
_13556_,5.34
_13558_,5.34
_13564_,5.34
_13971_,5.34
_13988_,5.34
_14032_,5.34
_14053_,5.34
_14603_,5.34
_14760_,5.34
_14897_,5.34
_15223_,5.34
_15326_,5.34
_15335_,5.34
_15380_,5.34
_15419_,5.34
_15461_,5.34
_15488_,5.34
_15917_,5.34
_16138_,5.34
_16371_,5.34
_16488_,5.34
_16776_,5.34
_17421_,5.34
_17514_,5.34
_18340_,5.34
_18341_,5.34
_18433_,5.34
_18434_,5.34
_18470_,5.34
_18514_,5.34
_18715_,5.34
_18765_,5.34
_19300_,5.34
_19423_,5.34
_19929_,5.34
_20450_,5.34
_20488_,5.34
_20539_,5.34
_20650_,5.34
_20679_,5.34
_20775_,5.34
_20871_,5.34
_21042_,5.34
_21054_,5.34
_21055_,5.34
_21116_,5.34
_21143_,5.34
_21596_,5.34
_21626_,5.34
_21667_,5.34
_22063_,5.34
_22154_,5.34
_22268_,5.34
_22363_,5.34
_22547_,5.34
_22549_,5.34
_22574_,5.34
_22768_,5.34
_22828_,5.34
_23028_,5.34
_23274_,5.34
_23381_,5.34
_23505_,5.34
_23761_,5.34
_23788_,5.34
_24058_,5.34
_24320_,5.34
_24492_,5.34
_24605_,5.34
_24751_,5.34
_25119_,5.34
_25143_,5.34
_25238_,5.34
_25294_,5.34
_25557_,5.34
_25642_,5.34
_25728_,5.34
_25947_,5.34
_26021_,5.34
_26350_,5.34
_26568_,5.34
_26639_,5.34
_26794_,5.34
_26904_,5.34
_27048_,5.34
_27146_,5.34
genblk6\[2\].PWM_b.wr_en_r2,5.34
genblk7\[1\].TIMER_b.mtimecmp\[24\],5.34
_04630_,5.325
_00592_,5.315
_01382_,5.315
_02131_,5.315
_02669_,5.315
_02769_,5.315
_02944_,5.315
_03279_,5.315
_03444_,5.315
_03526_,5.315
_03940_,5.315
_03985_,5.315
_04022_,5.315
_04197_,5.315
_05879_,5.315
_00065_,5.305
_00123_,5.305
_00154_,5.305
_00274_,5.305
_00562_,5.305
_00656_,5.305
_00675_,5.305
_00676_,5.305
_00683_,5.305
_01206_,5.305
_01292_,5.305
_01308_,5.305
_01354_,5.305
_01432_,5.305
_01862_,5.305
_01897_,5.305
_01904_,5.305
_01920_,5.305
_01975_,5.305
_01999_,5.305
_02128_,5.305
_02138_,5.305
_02157_,5.305
_02207_,5.305
_02386_,5.305
_02456_,5.305
_02539_,5.305
_02600_,5.305
_02641_,5.305
_02717_,5.305
_02767_,5.305
_02929_,5.305
_02979_,5.305
_03234_,5.305
_03512_,5.305
_03548_,5.305
_03734_,5.305
_03739_,5.305
_03801_,5.305
_03830_,5.305
_03836_,5.305
_04030_,5.305
_04174_,5.305
_04201_,5.305
_04219_,5.305
_04321_,5.305
_04340_,5.305
_04575_,5.305
_04604_,5.305
_04696_,5.305
_04961_,5.305
_05071_,5.305
_05093_,5.305
_05132_,5.305
_05159_,5.305
_05348_,5.305
_05572_,5.305
_05724_,5.305
_18418_,5.305
net1953,5.305
_00369_,5.3
_00999_,5.3
_01208_,5.3
_01396_,5.3
_01528_,5.3
_01543_,5.3
_02069_,5.3
_02372_,5.3
_04366_,5.3
_05336_,5.3
_05621_,5.3
_05759_,5.3
_00666_,5.295
peripheral_addr[26],5.29
_04337_,5.285
_00368_,5.28
_01055_,5.28
_03778_,5.28
_03789_,5.28
_05747_,5.28
_05748_,5.28
_07784_,5.28
_07966_,5.28
_08031_,5.28
_08581_,5.28
_08642_,5.28
_09161_,5.28
_09993_,5.28
_09999_,5.28
_10904_,5.28
_11414_,5.28
_11491_,5.28
_13208_,5.28
_13227_,5.28
_13252_,5.28
_13411_,5.28
_13563_,5.28
_13584_,5.28
_13644_,5.28
_13731_,5.28
_14051_,5.28
_14397_,5.28
_14498_,5.28
_15284_,5.28
_15306_,5.28
_15707_,5.28
_15744_,5.28
_16068_,5.28
_16482_,5.28
_18199_,5.28
_18299_,5.28
_18320_,5.28
_18484_,5.28
_19399_,5.28
_19579_,5.28
_19586_,5.28
_19905_,5.28
_20381_,5.28
_20526_,5.28
_20962_,5.28
_21782_,5.28
_22390_,5.28
_22426_,5.28
_23327_,5.28
_23958_,5.28
_24113_,5.28
_24817_,5.28
_24946_,5.28
_25210_,5.28
_25217_,5.28
_25222_,5.28
_25896_,5.28
_26571_,5.28
_26632_,5.28
_26740_,5.28
_27032_,5.28
genblk13\[2\].QEM_b.thresh_wr_reg1,5.28
genblk7\[3\].TIMER_b.mtimecmp\[53\],5.28
_10650_,5.27
_15730_,5.27
_27184_,5.27
_00069_,5.265
_00262_,5.265
_00667_,5.265
_01174_,5.265
_01264_,5.265
_01818_,5.265
_02706_,5.265
_02969_,5.265
_03021_,5.265
_03608_,5.265
_03770_,5.265
_03974_,5.265
_04373_,5.265
_04982_,5.265
_05451_,5.265
_05630_,5.265
_05770_,5.265
_22434_,5.265
P_REG_FILE.TIM_THRESH_H_3\[6\],5.26
_06013_,5.26
_06041_,5.26
_06045_,5.26
_06244_,5.26
_06637_,5.26
_07068_,5.26
_07101_,5.26
_07107_,5.26
_07284_,5.26
_07493_,5.26
_07517_,5.26
_07586_,5.26
_07841_,5.26
_07956_,5.26
_08058_,5.26
_08084_,5.26
_08106_,5.26
_08163_,5.26
_08264_,5.26
_08521_,5.26
_08661_,5.26
_08978_,5.26
_09036_,5.26
_09117_,5.26
_09658_,5.26
_09681_,5.26
_09968_,5.26
_10084_,5.26
_10124_,5.26
_10228_,5.26
_10461_,5.26
_10482_,5.26
_10494_,5.26
_10538_,5.26
_10680_,5.26
_10782_,5.26
_10787_,5.26
_10942_,5.26
_11102_,5.26
_11285_,5.26
_11319_,5.26
_11395_,5.26
_11460_,5.26
_11966_,5.26
_12389_,5.26
_12459_,5.26
_12496_,5.26
_12767_,5.26
_13006_,5.26
_13078_,5.26
_13365_,5.26
_13372_,5.26
_13378_,5.26
_13488_,5.26
_13555_,5.26
_13649_,5.26
_13738_,5.26
_13784_,5.26
_14088_,5.26
_14329_,5.26
_14346_,5.26
_14682_,5.26
_14858_,5.26
_14891_,5.26
_15301_,5.26
_16128_,5.26
_16135_,5.26
_16524_,5.26
_16705_,5.26
_16746_,5.26
_17138_,5.26
_17318_,5.26
_17445_,5.26
_17602_,5.26
_18483_,5.26
_18545_,5.26
_18721_,5.26
_19209_,5.26
_19362_,5.26
_19578_,5.26
_19764_,5.26
_20344_,5.26
_20349_,5.26
_20496_,5.26
_20500_,5.26
_20589_,5.26
_20764_,5.26
_20886_,5.26
_21604_,5.26
_22328_,5.26
_22510_,5.26
_22584_,5.26
_22856_,5.26
_22952_,5.26
_23020_,5.26
_23435_,5.26
_23508_,5.26
_23537_,5.26
_23611_,5.26
_23676_,5.26
_23800_,5.26
_23917_,5.26
_23932_,5.26
_24236_,5.26
_24327_,5.26
_24388_,5.26
_24711_,5.26
_24722_,5.26
_24904_,5.26
_25040_,5.26
_25086_,5.26
_25328_,5.26
_25567_,5.26
_25675_,5.26
_25832_,5.26
_25834_,5.26
_25886_,5.26
_25890_,5.26
_26128_,5.26
_26506_,5.26
_26576_,5.26
_27174_,5.26
_27193_,5.26
_27218_,5.26
_02413_,5.255
_22436_,5.25
_00049_,5.245
_00060_,5.245
_00070_,5.245
_00904_,5.245
_00905_,5.245
_01080_,5.245
_01110_,5.245
_01226_,5.245
_01250_,5.245
_01291_,5.245
_02079_,5.245
_02142_,5.245
_02225_,5.245
_02647_,5.245
_03482_,5.245
_03674_,5.245
_03735_,5.245
_03748_,5.245
_03922_,5.245
_03961_,5.245
_04098_,5.245
_05354_,5.245
_00587_,5.24
_03500_,5.24
_06593_,5.24
_09503_,5.24
_17809_,5.24
_00463_,5.235
_00792_,5.235
_20964_,5.23
_00998_,5.225
_06156_,5.22
_06779_,5.22
_07427_,5.22
_07911_,5.22
_08139_,5.22
_08717_,5.22
_09049_,5.22
_09252_,5.22
_09349_,5.22
_10065_,5.22
_10304_,5.22
_10367_,5.22
_10591_,5.22
_10652_,5.22
_10958_,5.22
_10962_,5.22
_10963_,5.22
_10972_,5.22
_11069_,5.22
_11104_,5.22
_11243_,5.22
_11256_,5.22
_11355_,5.22
_11955_,5.22
_12013_,5.22
_12094_,5.22
_12118_,5.22
_12122_,5.22
_12189_,5.22
_12267_,5.22
_12291_,5.22
_12305_,5.22
_12418_,5.22
_12466_,5.22
_12467_,5.22
_12481_,5.22
_12983_,5.22
_13081_,5.22
_13106_,5.22
_13445_,5.22
_13455_,5.22
_13818_,5.22
_13839_,5.22
_13955_,5.22
_13970_,5.22
_14196_,5.22
_14262_,5.22
_14314_,5.22
_14478_,5.22
_14558_,5.22
_14744_,5.22
_15440_,5.22
_15686_,5.22
_16090_,5.22
_16113_,5.22
_16298_,5.22
_16492_,5.22
_16665_,5.22
_16718_,5.22
_16939_,5.22
_17281_,5.22
_18200_,5.22
_18646_,5.22
_19365_,5.22
_19635_,5.22
_19878_,5.22
_20419_,5.22
_20629_,5.22
_20692_,5.22
_21080_,5.22
_21146_,5.22
_21377_,5.22
_21410_,5.22
_21708_,5.22
_21712_,5.22
_21766_,5.22
_22714_,5.22
_22784_,5.22
_22972_,5.22
_23021_,5.22
_23147_,5.22
_23446_,5.22
_23640_,5.22
_24087_,5.22
_24644_,5.22
_24923_,5.22
_24934_,5.22
_25243_,5.22
_25262_,5.22
_25292_,5.22
_25337_,5.22
_25518_,5.22
_25526_,5.22
_25702_,5.22
_25783_,5.22
_26062_,5.22
_26494_,5.22
_26763_,5.22
_26803_,5.22
genblk6\[0\].PWM_b.wr_mod_setpoint_r2,5.22
_00878_,5.215
_01725_,5.215
_02326_,5.215
_03179_,5.215
_04064_,5.215
_05899_,5.215
peripheral_addr[2],5.19
_00501_,5.185
_00902_,5.185
_01468_,5.185
_01557_,5.185
_02624_,5.185
_02765_,5.185
_02806_,5.185
_02976_,5.185
_02992_,5.185
_03022_,5.185
_04416_,5.185
_05213_,5.185
_05443_,5.185
_05500_,5.185
_05504_,5.185
_05060_,5.18
_16224_,5.17
_02097_,5.165
_00238_,5.16
_00265_,5.16
_00311_,5.16
_00343_,5.16
_00426_,5.16
_00725_,5.16
_00750_,5.16
_00874_,5.16
_00977_,5.16
_01006_,5.16
_01124_,5.16
_01125_,5.16
_01414_,5.16
_01424_,5.16
_01462_,5.16
_01534_,5.16
_01938_,5.16
_01954_,5.16
_01956_,5.16
_02015_,5.16
_02080_,5.16
_02283_,5.16
_02655_,5.16
_02681_,5.16
_02719_,5.16
_02772_,5.16
_02950_,5.16
_03008_,5.16
_03519_,5.16
_03590_,5.16
_03671_,5.16
_03946_,5.16
_04148_,5.16
_04700_,5.16
_04701_,5.16
_04960_,5.16
_05052_,5.16
_05088_,5.16
_05314_,5.16
_05363_,5.16
_05776_,5.16
_05812_,5.16
_05848_,5.16
_06347_,5.16
_07496_,5.16
_09098_,5.16
_09595_,5.16
_09706_,5.16
_10318_,5.16
_11577_,5.16
_13873_,5.16
_14890_,5.16
_15068_,5.16
_16619_,5.16
_17744_,5.16
_17851_,5.16
_19895_,5.16
_20773_,5.16
_22353_,5.16
_22505_,5.16
_22569_,5.16
_24527_,5.16
_24836_,5.16
_26321_,5.16
pin_mux.PIN_16.irqres_reg2,5.16
pin_mux.PIN_9.irqres_reg2,5.16
net2062,5.16
_21538_,5.15
_04117_,5.145
P_REG_FILE.SD_JERK_DUR_1\[0\],5.14
_01202_,5.14
_06007_,5.14
_06166_,5.14
_07230_,5.14
_09060_,5.14
_12045_,5.14
_12169_,5.14
_13550_,5.14
_13752_,5.14
_13979_,5.14
_14250_,5.14
_14293_,5.14
_14867_,5.14
_15683_,5.14
_15876_,5.14
_16452_,5.14
_16681_,5.14
_18325_,5.14
_19860_,5.14
_21381_,5.14
_22302_,5.14
_23649_,5.14
_25252_,5.14
_25486_,5.14
_25746_,5.14
net258,5.14
_02168_,5.135
_04078_,5.135
_04444_,5.135
_05658_,5.135
_05844_,5.135
_03334_,5.13
_05455_,5.125
_05984_,5.12
_09162_,5.12
_09523_,5.12
_13723_,5.12
_14241_,5.12
_14588_,5.12
_14762_,5.12
_17352_,5.12
_18107_,5.12
_19237_,5.12
_21603_,5.12
_22815_,5.12
_22925_,5.12
_23675_,5.12
_24562_,5.12
_24819_,5.12
_25759_,5.12
_06782_,5.11
_06029_,5.1
_11749_,5.1
_22096_,5.1
_26736_,5.1
_00411_,5.095
_00567_,5.095
_00794_,5.095
_00935_,5.095
_01141_,5.095
_01287_,5.095
_01388_,5.095
_01746_,5.095
_01905_,5.095
_02317_,5.095
_02625_,5.095
_02777_,5.095
_03305_,5.095
_03322_,5.095
_05038_,5.095
_00057_,5.085
_00211_,5.085
_00214_,5.085
_00391_,5.085
_00720_,5.085
_00801_,5.085
_01438_,5.085
_01770_,5.085
_02044_,5.085
_02368_,5.085
_02552_,5.085
_02579_,5.085
_02613_,5.085
_02869_,5.085
_02907_,5.085
_02912_,5.085
_03073_,5.085
_03223_,5.085
_03224_,5.085
_03261_,5.085
_03449_,5.085
_03831_,5.085
_03852_,5.085
_03981_,5.085
_04349_,5.085
_04384_,5.085
_04415_,5.085
_04431_,5.085
_04611_,5.085
_04681_,5.085
_04865_,5.085
_05000_,5.085
_05416_,5.085
_05554_,5.085
_05736_,5.085
net2024,5.085
_01324_,5.075
_03393_,5.075
_01176_,5.065
_01861_,5.065
_02256_,5.065
_03275_,5.065
_04152_,5.065
_05034_,5.065
_06590_,5.06
_07437_,5.06
_07503_,5.06
_08011_,5.06
_14703_,5.06
_16455_,5.06
_17420_,5.06
_17806_,5.06
_19552_,5.06
_20689_,5.06
_21367_,5.06
_22934_,5.06
_24502_,5.06
_24952_,5.06
_25245_,5.06
_25491_,5.06
_25549_,5.06
_25566_,5.06
_00275_,5.045
_00586_,5.045
_00655_,5.045
_01549_,5.045
_01631_,5.045
_02222_,5.045
_02318_,5.045
_02720_,5.045
_03115_,5.045
_03380_,5.045
_03713_,5.045
_04324_,5.045
_04343_,5.045
_04445_,5.045
_04726_,5.045
_04757_,5.045
_04835_,5.045
_05042_,5.045
_05330_,5.045
_05783_,5.045
_05823_,5.045
_00439_,5.04
_01095_,5.04
_01859_,5.04
_02925_,5.04
_05981_,5.04
_06647_,5.04
_09750_,5.04
_09829_,5.04
_14172_,5.04
_14802_,5.04
_17028_,5.04
_18198_,5.04
_19422_,5.04
_20267_,5.04
_20787_,5.04
_22111_,5.04
_23085_,5.04
_23711_,5.04
_24408_,5.04
_24649_,5.04
_25840_,5.04
genblk7\[3\].TIMER_b.mtimecmp\[46\],5.04
_17122_,5.035
_23654_,5.03
_00626_,5.02
_08268_,5.02
_10059_,5.02
_11775_,5.02
_15174_,5.02
_16235_,5.02
_17541_,5.02
_21846_,5.02
_22001_,5.02
_22410_,5.02
_22548_,5.02
_24495_,5.02
_25249_,5.02
_26486_,5.02
_26496_,5.02
_27310_,5.02
_00431_,5.015
_01165_,5.015
_02649_,5.005
_02814_,5.005
_03069_,5.005
_10472_,5
_14910_,5
_15244_,5
_15763_,5
_21888_,5
_21972_,5
_22064_,5
_22908_,5
_23420_,5
_24339_,5
_01089_,4.985
_02698_,4.985
_02778_,4.985
_03395_,4.985
_05485_,4.985
_10100_,4.98
_16003_,4.98
_17775_,4.98
_01227_,4.975
_01553_,4.975
_02325_,4.975
_02928_,4.975
_03439_,4.975
_04119_,4.975
_00429_,4.965
_00986_,4.965
_01188_,4.965
_01251_,4.965
_01796_,4.965
_01873_,4.965
_02202_,4.965
_02449_,4.965
_02851_,4.965
_04053_,4.965
_05821_,4.965
_00241_,4.96
_26188_,4.96
_09076_,4.95
_24828_,4.95
peripheral_addr[12],4.95
peripheral_addr[16],4.95
peripheral_addr[20],4.95
peripheral_addr[24],4.95
peripheral_addr[8],4.95
peripheral_be[0],4.95
peripheral_wdata[12],4.95
peripheral_wdata[16],4.95
peripheral_wdata[24],4.95
peripheral_wdata[28],4.95
peripheral_wdata[4],4.95
peripheral_wdata[8],4.95
_00079_,4.945
_00282_,4.94
_07851_,4.94
_07880_,4.94
_08269_,4.94
_08588_,4.94
_08606_,4.94
_09356_,4.94
_09360_,4.94
_09589_,4.94
_09914_,4.94
_10229_,4.94
_10324_,4.94
_10445_,4.94
_10497_,4.94
_10522_,4.94
_10613_,4.94
_10697_,4.94
_10713_,4.94
_10837_,4.94
_11360_,4.94
_12166_,4.94
_12477_,4.94
_12660_,4.94
_12682_,4.94
_13463_,4.94
_13713_,4.94
_14004_,4.94
_14335_,4.94
_14419_,4.94
_14857_,4.94
_15077_,4.94
_15889_,4.94
_15996_,4.94
_16586_,4.94
_16831_,4.94
_17171_,4.94
_17258_,4.94
_17398_,4.94
_17431_,4.94
_17491_,4.94
_17710_,4.94
_17907_,4.94
_17937_,4.94
_18057_,4.94
_18415_,4.94
_19604_,4.94
_19944_,4.94
_20848_,4.94
_21154_,4.94
_21342_,4.94
_21757_,4.94
_22103_,4.94
_22115_,4.94
_22146_,4.94
_22291_,4.94
_22521_,4.94
_22633_,4.94
_22789_,4.94
_23043_,4.94
_23155_,4.94
_24090_,4.94
_24127_,4.94
_24554_,4.94
_24699_,4.94
_24703_,4.94
_25937_,4.94
_26207_,4.94
_26231_,4.94
_26484_,4.94
_26871_,4.94
_26875_,4.94
_27232_,4.94
_00143_,4.925
_00689_,4.925
_03999_,4.925
_23982_,4.925
_00220_,4.92
_00242_,4.92
_03419_,4.92
_03771_,4.92
_06390_,4.92
_06433_,4.92
_06675_,4.92
_07069_,4.92
_07394_,4.92
_07475_,4.92
_07499_,4.92
_07511_,4.92
_07600_,4.92
_07732_,4.92
_08052_,4.92
_08093_,4.92
_08208_,4.92
_08538_,4.92
_08648_,4.92
_08688_,4.92
_08984_,4.92
_09250_,4.92
_09274_,4.92
_09331_,4.92
_09488_,4.92
_09882_,4.92
_10227_,4.92
_10284_,4.92
_10290_,4.92
_10356_,4.92
_10370_,4.92
_10372_,4.92
_10373_,4.92
_10535_,4.92
_10542_,4.92
_10786_,4.92
_10800_,4.92
_10861_,4.92
_10988_,4.92
_11208_,4.92
_11337_,4.92
_11343_,4.92
_11398_,4.92
_11522_,4.92
_12155_,4.92
_12203_,4.92
_12240_,4.92
_12307_,4.92
_12612_,4.92
_12672_,4.92
_12780_,4.92
_12858_,4.92
_13259_,4.92
_13289_,4.92
_13312_,4.92
_13593_,4.92
_13654_,4.92
_14341_,4.92
_14456_,4.92
_14522_,4.92
_14628_,4.92
_14711_,4.92
_15092_,4.92
_15168_,4.92
_15241_,4.92
_15687_,4.92
_15712_,4.92
_16319_,4.92
_16459_,4.92
_16553_,4.92
_16554_,4.92
_16679_,4.92
_16716_,4.92
_17301_,4.92
_17862_,4.92
_17924_,4.92
_17926_,4.92
_18065_,4.92
_18145_,4.92
_18258_,4.92
_18398_,4.92
_18628_,4.92
_18674_,4.92
_18866_,4.92
_18894_,4.92
_19009_,4.92
_19302_,4.92
_19303_,4.92
_19330_,4.92
_19393_,4.92
_19712_,4.92
_19937_,4.92
_20714_,4.92
_20827_,4.92
_20836_,4.92
_20929_,4.92
_20981_,4.92
_21006_,4.92
_21420_,4.92
_21453_,4.92
_21599_,4.92
_21651_,4.92
_21877_,4.92
_21958_,4.92
_22028_,4.92
_22150_,4.92
_22257_,4.92
_22267_,4.92
_22536_,4.92
_22685_,4.92
_22788_,4.92
_22803_,4.92
_23036_,4.92
_23040_,4.92
_23146_,4.92
_23547_,4.92
_23701_,4.92
_23864_,4.92
_24082_,4.92
_24083_,4.92
_24104_,4.92
_24179_,4.92
_24489_,4.92
_24778_,4.92
_24804_,4.92
_24929_,4.92
_25085_,4.92
_25117_,4.92
_25473_,4.92
_25735_,4.92
_25744_,4.92
_25765_,4.92
_26090_,4.92
_26166_,4.92
_26187_,4.92
_26234_,4.92
_26428_,4.92
_26450_,4.92
_26498_,4.92
_26631_,4.92
_26703_,4.92
_26880_,4.92
_26920_,4.92
_26929_,4.92
_26977_,4.92
_27039_,4.92
pin_mux.PIN_10.IRQPOL,4.92
_05065_,4.915
_00194_,4.905
_00378_,4.905
_00574_,4.905
_00643_,4.905
_00729_,4.905
_00815_,4.905
_00871_,4.905
_00925_,4.905
_01126_,4.905
_01147_,4.905
_01159_,4.905
_01187_,4.905
_01263_,4.905
_01283_,4.905
_01390_,4.905
_01453_,4.905
_01454_,4.905
_01455_,4.905
_01510_,4.905
_01575_,4.905
_01595_,4.905
_01599_,4.905
_01724_,4.905
_01802_,4.905
_01896_,4.905
_01902_,4.905
_01913_,4.905
_01928_,4.905
_01932_,4.905
_01992_,4.905
_01996_,4.905
_02047_,4.905
_02064_,4.905
_02115_,4.905
_02147_,4.905
_02248_,4.905
_02306_,4.905
_02309_,4.905
_02376_,4.905
_02664_,4.905
_02728_,4.905
_02757_,4.905
_02997_,4.905
_04114_,4.905
_04169_,4.905
_04358_,4.905
_04368_,4.905
_04423_,4.905
_04424_,4.905
_04438_,4.905
_04480_,4.905
_04542_,4.905
_04543_,4.905
_04555_,4.905
_04603_,4.905
_04610_,4.905
_04735_,4.905
_04741_,4.905
_04970_,4.905
_04978_,4.905
_04983_,4.905
_05016_,4.905
_05178_,4.905
_05189_,4.905
_05242_,4.905
_05251_,4.905
_05252_,4.905
_05337_,4.905
_05617_,4.905
_05619_,4.905
_05623_,4.905
_05755_,4.905
_05878_,4.905
_05986_,4.9
_07097_,4.9
_08459_,4.9
_13800_,4.9
_16725_,4.9
_18591_,4.9
_18671_,4.9
_18747_,4.9
_18749_,4.9
_20601_,4.9
_21586_,4.9
_21610_,4.9
_22882_,4.9
genblk9\[0\].UART_b.txInst.data\[7\],4.9
net1966,4.9
_02227_,4.895
_02887_,4.895
_05829_,4.895
_21821_,4.89
_00132_,4.885
_00147_,4.885
_00352_,4.885
_00547_,4.885
_00804_,4.885
_01150_,4.885
_01230_,4.885
_01259_,4.885
_01426_,4.885
_01447_,4.885
_01775_,4.885
_01942_,4.885
_01983_,4.885
_02074_,4.885
_02269_,4.885
_02384_,4.885
_02497_,4.885
_02657_,4.885
_02671_,4.885
_02993_,4.885
_03336_,4.885
_03582_,4.885
_03583_,4.885
_03696_,4.885
_03837_,4.885
_04123_,4.885
_04556_,4.885
_04685_,4.885
_05369_,4.885
_05631_,4.885
_06475_,4.88
_06721_,4.88
_06955_,4.88
_07105_,4.88
_07339_,4.88
_07386_,4.88
_07397_,4.88
_07420_,4.88
_07540_,4.88
_07555_,4.88
_07576_,4.88
_07658_,4.88
_07838_,4.88
_08081_,4.88
_08211_,4.88
_08225_,4.88
_08229_,4.88
_08665_,4.88
_08975_,4.88
_08976_,4.88
_09129_,4.88
_09141_,4.88
_09286_,4.88
_09404_,4.88
_09963_,4.88
_10060_,4.88
_10110_,4.88
_10237_,4.88
_10401_,4.88
_10423_,4.88
_10660_,4.88
_10676_,4.88
_10724_,4.88
_10772_,4.88
_10793_,4.88
_10816_,4.88
_10833_,4.88
_10952_,4.88
_10992_,4.88
_11100_,4.88
_11157_,4.88
_11251_,4.88
_11252_,4.88
_11261_,4.88
_11270_,4.88
_11318_,4.88
_11322_,4.88
_11950_,4.88
_11998_,4.88
_12006_,4.88
_12015_,4.88
_12083_,4.88
_12242_,4.88
_12255_,4.88
_12284_,4.88
_12385_,4.88
_12421_,4.88
_12436_,4.88
_12476_,4.88
_12510_,4.88
_12524_,4.88
_12635_,4.88
_13160_,4.88
_13176_,4.88
_13439_,4.88
_13559_,4.88
_13642_,4.88
_13759_,4.88
_14244_,4.88
_14490_,4.88
_14523_,4.88
_14776_,4.88
_14900_,4.88
_15495_,4.88
_15574_,4.88
_15913_,4.88
_16089_,4.88
_16103_,4.88
_16241_,4.88
_16321_,4.88
_16477_,4.88
_16493_,4.88
_16535_,4.88
_16779_,4.88
_16855_,4.88
_16932_,4.88
_16936_,4.88
_17104_,4.88
_17268_,4.88
_17302_,4.88
_17377_,4.88
_17410_,4.88
_17724_,4.88
_18250_,4.88
_18446_,4.88
_18535_,4.88
_18596_,4.88
_18875_,4.88
_19343_,4.88
_19687_,4.88
_19906_,4.88
_19918_,4.88
_19947_,4.88
_20095_,4.88
_20593_,4.88
_20674_,4.88
_20719_,4.88
_21010_,4.88
_21122_,4.88
_21161_,4.88
_21531_,4.88
_21687_,4.88
_21820_,4.88
_22173_,4.88
_22295_,4.88
_22371_,4.88
_22748_,4.88
_23053_,4.88
_23335_,4.88
_23464_,4.88
_23481_,4.88
_23804_,4.88
_23805_,4.88
_23844_,4.88
_24271_,4.88
_24317_,4.88
_24358_,4.88
_24587_,4.88
_24741_,4.88
_24798_,4.88
_24890_,4.88
_24927_,4.88
_24957_,4.88
_24974_,4.88
_25107_,4.88
_25742_,4.88
_25828_,4.88
_26088_,4.88
_26121_,4.88
_26769_,4.88
_26864_,4.88
_27131_,4.88
genblk7\[2\].TIMER_b.mtimecmp\[2\],4.88
genblk7\[3\].TIMER_b.mtimecmp\[21\],4.88
_00789_,4.865
_02986_,4.865
_03800_,4.865
_04578_,4.865
_04710_,4.855
me_i_en,4.85
p_i_enable[0],4.85
p_i_enable[10],4.85
p_i_enable[11],4.85
p_i_enable[12],4.85
p_i_enable[13],4.85
p_i_enable[14],4.85
p_i_enable[15],4.85
p_i_enable[16],4.85
p_i_enable[17],4.85
p_i_enable[18],4.85
p_i_enable[19],4.85
p_i_enable[1],4.85
p_i_enable[20],4.85
p_i_enable[21],4.85
p_i_enable[22],4.85
p_i_enable[23],4.85
p_i_enable[24],4.85
p_i_enable[25],4.85
p_i_enable[26],4.85
p_i_enable[27],4.85
p_i_enable[28],4.85
p_i_enable[29],4.85
p_i_enable[2],4.85
p_i_enable[30],4.85
p_i_enable[31],4.85
p_i_enable[32],4.85
p_i_enable[33],4.85
p_i_enable[34],4.85
p_i_enable[35],4.85
p_i_enable[36],4.85
p_i_enable[37],4.85
p_i_enable[38],4.85
p_i_enable[39],4.85
p_i_enable[3],4.85
p_i_enable[40],4.85
p_i_enable[41],4.85
p_i_enable[42],4.85
p_i_enable[43],4.85
p_i_enable[44],4.85
p_i_enable[45],4.85
p_i_enable[46],4.85
p_i_enable[47],4.85
p_i_enable[48],4.85
p_i_enable[49],4.85
p_i_enable[4],4.85
p_i_enable[5],4.85
p_i_enable[6],4.85
p_i_enable[8],4.85
p_i_enable[9],4.85
p_interrupts[0],4.85
p_interrupts[10],4.85
p_interrupts[11],4.85
p_interrupts[12],4.85
p_interrupts[13],4.85
p_interrupts[14],4.85
p_interrupts[16],4.85
p_interrupts[17],4.85
p_interrupts[18],4.85
p_interrupts[19],4.85
p_interrupts[1],4.85
p_interrupts[20],4.85
p_interrupts[21],4.85
p_interrupts[22],4.85
p_interrupts[23],4.85
p_interrupts[24],4.85
p_interrupts[25],4.85
p_interrupts[26],4.85
p_interrupts[27],4.85
p_interrupts[2],4.85
p_interrupts[30],4.85
p_interrupts[32],4.85
p_interrupts[33],4.85
p_interrupts[34],4.85
p_interrupts[35],4.85
p_interrupts[38],4.85
p_interrupts[3],4.85
p_interrupts[44],4.85
p_interrupts[47],4.85
p_interrupts[48],4.85
p_interrupts[49],4.85
p_interrupts[4],4.85
p_interrupts[5],4.85
p_interrupts[6],4.85
p_interrupts[7],4.85
p_interrupts[8],4.85
p_interrupts[9],4.85
_00184_,4.845
_00258_,4.845
_00307_,4.845
_00390_,4.845
_00508_,4.845
_00608_,4.845
_00759_,4.845
_00760_,4.845
_00762_,4.845
_00892_,4.845
_00960_,4.845
_01316_,4.845
_01317_,4.845
_01369_,4.845
_01759_,4.845
_01777_,4.845
_01819_,4.845
_01874_,4.845
_01965_,4.845
_01967_,4.845
_02437_,4.845
_02461_,4.845
_02484_,4.845
_02616_,4.845
_02680_,4.845
_02995_,4.845
_03017_,4.845
_03103_,4.845
_03120_,4.845
_03160_,4.845
_03164_,4.845
_03226_,4.845
_03251_,4.845
_03287_,4.845
_03331_,4.845
_03344_,4.845
_03410_,4.845
_03690_,4.845
_03760_,4.845
_03806_,4.845
_03871_,4.845
_04026_,4.845
_04153_,4.845
_04188_,4.845
_04314_,4.845
_04320_,4.845
_04683_,4.845
_04770_,4.845
_04853_,4.845
_05225_,4.845
_05278_,4.845
_05283_,4.845
_05321_,4.845
_05347_,4.845
_05422_,4.845
_05502_,4.845
_05503_,4.845
_05637_,4.845
_05707_,4.845
_05722_,4.845
_05726_,4.845
_05809_,4.845
_05822_,4.845
_05860_,4.845
_05916_,4.845
_20279_,4.845
net1972,4.845
net1978,4.845
net1986,4.845
_16400_,4.83
_00922_,4.825
_04999_,4.825
_00693_,4.82
_00774_,4.82
_00810_,4.82
_01246_,4.82
_01486_,4.82
_01489_,4.82
_01728_,4.82
_02708_,4.82
_04150_,4.82
_06443_,4.82
_06798_,4.82
_07624_,4.82
_07924_,4.82
_08018_,4.82
_08027_,4.82
_08051_,4.82
_08641_,4.82
_08803_,4.82
_08813_,4.82
_09097_,4.82
_09526_,4.82
_09980_,4.82
_10743_,4.82
_11397_,4.82
_11931_,4.82
_11932_,4.82
_12987_,4.82
_13566_,4.82
_14308_,4.82
_14421_,4.82
_14508_,4.82
_14652_,4.82
_16026_,4.82
_17121_,4.82
_17551_,4.82
_18781_,4.82
_19346_,4.82
_19375_,4.82
_19615_,4.82
_19647_,4.82
_20298_,4.82
_20348_,4.82
_20412_,4.82
_22121_,4.82
_22609_,4.82
_22859_,4.82
_22890_,4.82
_23859_,4.82
_24713_,4.82
_24848_,4.82
_24858_,4.82
_25323_,4.82
_25369_,4.82
_26215_,4.82
_26315_,4.82
_26665_,4.82
_26781_,4.82
_27111_,4.82
pin_mux.PIN_23.irqres_reg1,4.82
_00173_,4.805
_01514_,4.805
_01984_,4.805
_02718_,4.805
_03873_,4.805
_04432_,4.805
_04673_,4.805
_05104_,4.805
_17065_,4.805
P_REG_FILE.GPIO_MOD_16\[0\],4.8
P_REG_FILE.QEM_I_CNT_4\[22\],4.8
_00011_,4.8
_06688_,4.8
_06919_,4.8
_07266_,4.8
_07553_,4.8
_07997_,4.8
_08007_,4.8
_08217_,4.8
_08305_,4.8
_08519_,4.8
_08659_,4.8
_08718_,4.8
_09007_,4.8
_09133_,4.8
_09264_,4.8
_09340_,4.8
_09821_,4.8
_09823_,4.8
_09955_,4.8
_10051_,4.8
_10080_,4.8
_10467_,4.8
_11043_,4.8
_11115_,4.8
_11147_,4.8
_11161_,4.8
_11220_,4.8
_11310_,4.8
_12105_,4.8
_12804_,4.8
_12888_,4.8
_12950_,4.8
_13002_,4.8
_13024_,4.8
_13146_,4.8
_13147_,4.8
_13301_,4.8
_13311_,4.8
_13454_,4.8
_13814_,4.8
_13911_,4.8
_13973_,4.8
_14034_,4.8
_14055_,4.8
_14140_,4.8
_14282_,4.8
_14414_,4.8
_14718_,4.8
_14830_,4.8
_14849_,4.8
_15271_,4.8
_15291_,4.8
_15473_,4.8
_15669_,4.8
_16050_,4.8
_16244_,4.8
_16648_,4.8
_16671_,4.8
_16682_,4.8
_16727_,4.8
_16829_,4.8
_16935_,4.8
_17363_,4.8
_17615_,4.8
_18116_,4.8
_18311_,4.8
_18575_,4.8
_18579_,4.8
_18626_,4.8
_18817_,4.8
_18828_,4.8
_18991_,4.8
_19223_,4.8
_19254_,4.8
_19275_,4.8
_19305_,4.8
_19619_,4.8
_19636_,4.8
_20275_,4.8
_20657_,4.8
_20661_,4.8
_20804_,4.8
_20838_,4.8
_20906_,4.8
_20925_,4.8
_21041_,4.8
_21558_,4.8
_21880_,4.8
_21926_,4.8
_22022_,4.8
_22025_,4.8
_22172_,4.8
_22387_,4.8
_22688_,4.8
_22798_,4.8
_22864_,4.8
_23034_,4.8
_23074_,4.8
_23121_,4.8
_23150_,4.8
_23343_,4.8
_23384_,4.8
_23467_,4.8
_23668_,4.8
_23739_,4.8
_23787_,4.8
_23873_,4.8
_24033_,4.8
_24044_,4.8
_24730_,4.8
_24812_,4.8
_24872_,4.8
_25209_,4.8
_25427_,4.8
_25562_,4.8
_25618_,4.8
_25692_,4.8
_25701_,4.8
_25724_,4.8
_26015_,4.8
_26045_,4.8
_26285_,4.8
_26422_,4.8
_27044_,4.8
_27293_,4.8
genblk6\[0\].PWM_b.pg1.seq_cntr_0_d1,4.8
genblk6\[3\].PWM_b.wr_en_r2,4.8
pin_mux.PIN_6.out_mux.A,4.8
net267,4.8
_00400_,4.795
_04586_,4.795
_19993_,4.79
_00373_,4.785
_03461_,4.785
_03923_,4.785
_05361_,4.785
_05578_,4.785
_05843_,4.785
_01180_,4.78
_09168_,4.78
_13580_,4.78
_22193_,4.78
_24193_,4.78
_03555_,4.775
_08558_,4.775
_11492_,4.765
_26371_,4.765
_06420_,4.76
_07126_,4.76
_07954_,4.76
_08605_,4.76
_08882_,4.76
_09245_,4.76
_09392_,4.76
_09871_,4.76
_10052_,4.76
_10336_,4.76
_10360_,4.76
_10769_,4.76
_10944_,4.76
_11110_,4.76
_11113_,4.76
_11138_,4.76
_11152_,4.76
_11563_,4.76
_11803_,4.76
_12587_,4.76
_12644_,4.76
_12874_,4.76
_12970_,4.76
_13234_,4.76
_13634_,4.76
_13718_,4.76
_14061_,4.76
_14149_,4.76
_14302_,4.76
_14823_,4.76
_15222_,4.76
_15399_,4.76
_15443_,4.76
_15858_,4.76
_16081_,4.76
_16095_,4.76
_16220_,4.76
_16382_,4.76
_16433_,4.76
_16466_,4.76
_16473_,4.76
_16484_,4.76
_18239_,4.76
_18357_,4.76
_18919_,4.76
_18923_,4.76
_19376_,4.76
_19638_,4.76
_19703_,4.76
_20451_,4.76
_21086_,4.76
_21468_,4.76
_21572_,4.76
_21726_,4.76
_21767_,4.76
_21771_,4.76
_22051_,4.76
_22112_,4.76
_22197_,4.76
_22573_,4.76
_22580_,4.76
_22984_,4.76
_23048_,4.76
_24357_,4.76
_24400_,4.76
_24659_,4.76
_25715_,4.76
_26710_,4.76
_27026_,4.76
genblk7\[1\].TIMER_b.mtimecmp\[3\],4.76
_01986_,4.755
_02398_,4.755
_03750_,4.745
_04154_,4.745
_10564_,4.745
_22160_,4.74
_00421_,4.725
_00570_,4.725
_00746_,4.725
_00785_,4.725
_01272_,4.725
_01411_,4.725
_01461_,4.725
_01504_,4.725
_02135_,4.725
_02749_,4.725
_03096_,4.725
_03265_,4.725
_03525_,4.725
_03979_,4.725
_04082_,4.725
_04723_,4.725
_05010_,4.725
_05091_,4.725
_05328_,4.725
_05531_,4.725
_05855_,4.725
_10183_,4.725
net1990,4.725
_03180_,4.72
_03786_,4.72
_04441_,4.72
_05594_,4.72
_13831_,4.72
_26360_,4.705
_00043_,4.7
_00244_,4.7
_00514_,4.7
_00731_,4.7
_00744_,4.7
_00772_,4.7
_01459_,4.7
_01722_,4.7
_01890_,4.7
_01964_,4.7
_01974_,4.7
_02048_,4.7
_02051_,4.7
_02216_,4.7
_02530_,4.7
_02939_,4.7
_03253_,4.7
_03341_,4.7
_03354_,4.7
_03368_,4.7
_03452_,4.7
_03977_,4.7
_04439_,4.7
_04629_,4.7
_04949_,4.7
_05359_,4.7
_05558_,4.7
_05700_,4.7
_05835_,4.7
_06853_,4.7
_08743_,4.7
_10296_,4.7
_11365_,4.7
_12354_,4.7
_13008_,4.7
_13603_,4.7
_14576_,4.7
_14767_,4.7
_15837_,4.7
_16245_,4.7
_16420_,4.7
_17412_,4.7
_18792_,4.7
_19566_,4.7
_20265_,4.7
_20809_,4.7
_21438_,4.7
_23371_,4.7
_24451_,4.7
_26005_,4.7
pin_mux.PIN_17.irqres_reg2,4.7
_19301_,4.69
_26937_,4.685
_02038_,4.68
_03912_,4.68
_07564_,4.68
_08800_,4.68
_08815_,4.68
_10115_,4.68
_10587_,4.68
_10885_,4.68
_11231_,4.68
_12194_,4.68
_13295_,4.68
_14952_,4.68
_19238_,4.68
_19925_,4.68
_20699_,4.68
_22205_,4.68
_22271_,4.68
_22461_,4.68
_22922_,4.68
_23768_,4.68
_24719_,4.68
_26518_,4.68
_26583_,4.68
_00964_,4.675
_04147_,4.675
_23470_,4.675
_03033_,4.665
_06683_,4.66
_11599_,4.66
_12965_,4.66
_13393_,4.66
_15754_,4.66
_16030_,4.66
_17362_,4.66
_18268_,4.66
_20564_,4.66
_20980_,4.66
_21431_,4.66
_22204_,4.66
_25774_,4.66
_26059_,4.66
_26542_,4.66
_00146_,4.655
_01372_,4.635
_03309_,4.635
_03659_,4.635
_04255_,4.635
_18221_,4.635
_22567_,4.635
_22655_,4.635
_13153_,4.63
_00062_,4.625
_00161_,4.625
_00245_,4.625
_00857_,4.625
_00907_,4.625
_01323_,4.625
_01344_,4.625
_01433_,4.625
_01667_,4.625
_01772_,4.625
_01870_,4.625
_02141_,4.625
_02764_,4.625
_02770_,4.625
_02897_,4.625
_02926_,4.625
_03072_,4.625
_03298_,4.625
_03321_,4.625
_03403_,4.625
_03580_,4.625
_03707_,4.625
_04095_,4.625
_04230_,4.625
_04363_,4.625
_04387_,4.625
_04397_,4.625
_04640_,4.625
_04764_,4.625
_04776_,4.625
_04907_,4.625
_04993_,4.625
_05311_,4.625
_05315_,4.625
_05651_,4.625
_05687_,4.625
_05693_,4.625
_05737_,4.625
_05849_,4.625
_05912_,4.625
peripheral_addr[10],4.61
peripheral_addr[14],4.61
peripheral_addr[18],4.61
peripheral_addr[22],4.61
peripheral_addr[30],4.61
peripheral_be[2],4.61
peripheral_req,4.61
peripheral_wdata[10],4.61
peripheral_wdata[14],4.61
peripheral_wdata[18],4.61
peripheral_wdata[26],4.61
peripheral_wdata[30],4.61
_00732_,4.605
_00823_,4.605
_02891_,4.605
_04006_,4.605
_05567_,4.605
_07683_,4.6
_08481_,4.6
_09105_,4.6
_09418_,4.6
_09537_,4.6
_11806_,4.6
_12692_,4.6
_12710_,4.6
_13793_,4.6
_13866_,4.6
_14011_,4.6
_14781_,4.6
_15539_,4.6
_17290_,4.6
_17337_,4.6
_17360_,4.6
_17389_,4.6
_17518_,4.6
_17646_,4.6
_18573_,4.6
_19395_,4.6
_19992_,4.6
_22716_,4.6
_24924_,4.6
_25084_,4.6
_25620_,4.6
_26220_,4.6
_27317_,4.6
_18435_,4.59
_20272_,4.59
_20285_,4.59
_22441_,4.59
_00130_,4.585
_00172_,4.585
_00264_,4.585
_00322_,4.585
_00433_,4.585
_00451_,4.585
_00727_,4.585
_01020_,4.585
_01192_,4.585
_01866_,4.585
_01893_,4.585
_01970_,4.585
_02167_,4.585
_02709_,4.585
_03071_,4.585
_03108_,4.585
_03544_,4.585
_03564_,4.585
_03951_,4.585
_04104_,4.585
_04503_,4.585
_04517_,4.585
_04628_,4.585
_04698_,4.585
_04866_,4.585
_05076_,4.585
_05101_,4.585
_05254_,4.585
_05276_,4.585
_05431_,4.585
_05858_,4.585
_00569_,4.58
_03479_,4.58
_06204_,4.58
_07676_,4.58
_11214_,4.58
_11223_,4.58
_13596_,4.58
_14065_,4.58
_14206_,4.58
_14444_,4.58
_14780_,4.58
_15365_,4.58
_17835_,4.58
_18273_,4.58
_20270_,4.58
_20792_,4.58
_21106_,4.58
_21159_,4.58
_21559_,4.58
_22502_,4.58
_22641_,4.58
_26359_,4.58
_26655_,4.58
_10985_,4.575
_13131_,4.575
_10765_,4.57
_20309_,4.57
_01554_,4.56
_02475_,4.56
_06508_,4.56
_07014_,4.56
_07547_,4.56
_07965_,4.56
_08986_,4.56
_09110_,4.56
_09282_,4.56
_10773_,4.56
_13109_,4.56
_14981_,4.56
_15384_,4.56
_16544_,4.56
_18050_,4.56
_18148_,4.56
_18166_,4.56
_18576_,4.56
_19490_,4.56
_20321_,4.56
_20615_,4.56
_22824_,4.56
_23552_,4.56
_26050_,4.56
genblk13\[1\].QEM_b.count\[8\],4.56
genblk9\[3\].UART_b.wr_max_rate_rx_r2,4.56
pin_mux.PIN_1.out_mux.A,4.56
_03111_,4.555
_10771_,4.555
_26656_,4.555
_02843_,4.545
_03701_,4.545
_05362_,4.545
_08855_,4.54
_09877_,4.54
_10119_,4.54
_20940_,4.54
_23612_,4.54
_23684_,4.54
_15205_,4.535
_00571_,4.525
_00921_,4.525
_01387_,4.525
_02163_,4.525
_02815_,4.525
_03034_,4.525
_03467_,4.525
_03691_,4.525
_04063_,4.525
_04367_,4.525
_05409_,4.525
_06439_,4.52
_22503_,4.52
_00582_,4.505
_00623_,4.505
_00624_,4.505
_00895_,4.505
_02169_,4.505
_02904_,4.505
_03153_,4.505
_03342_,4.505
_03381_,4.505
_03584_,4.505
_04176_,4.505
_04667_,4.505
_05465_,4.485
_05697_,4.485
P_REG_FILE.UART_TX_RATE_DIV_4\[11\],4.48
_00284_,4.48
_02914_,4.48
_06539_,4.48
_07183_,4.48
_07405_,4.48
_07915_,4.48
_08233_,4.48
_08423_,4.48
_08709_,4.48
_09115_,4.48
_09267_,4.48
_09334_,4.48
_09504_,4.48
_09547_,4.48
_09700_,4.48
_09702_,4.48
_09748_,4.48
_09789_,4.48
_09839_,4.48
_09841_,4.48
_09863_,4.48
_10010_,4.48
_10206_,4.48
_10274_,4.48
_10303_,4.48
_10531_,4.48
_10544_,4.48
_10614_,4.48
_10812_,4.48
_10815_,4.48
_11117_,4.48
_11377_,4.48
_11857_,4.48
_12138_,4.48
_12243_,4.48
_12319_,4.48
_12414_,4.48
_12615_,4.48
_13198_,4.48
_14022_,4.48
_14175_,4.48
_14189_,4.48
_15230_,4.48
_15885_,4.48
_15963_,4.48
_16293_,4.48
_16722_,4.48
_16760_,4.48
_16770_,4.48
_16897_,4.48
_16901_,4.48
_17701_,4.48
_17888_,4.48
_17919_,4.48
_18247_,4.48
_18377_,4.48
_18406_,4.48
_18502_,4.48
_18876_,4.48
_18931_,4.48
_19538_,4.48
_19633_,4.48
_20289_,4.48
_20521_,4.48
_20627_,4.48
_20835_,4.48
_21057_,4.48
_21168_,4.48
_21173_,4.48
_21298_,4.48
_21589_,4.48
_22723_,4.48
_22839_,4.48
_23041_,4.48
_23670_,4.48
_24072_,4.48
_24177_,4.48
_24709_,4.48
_25219_,4.48
_25322_,4.48
_25353_,4.48
_25873_,4.48
_25885_,4.48
_26094_,4.48
_26205_,4.48
_26361_,4.48
_26525_,4.48
_26563_,4.48
_26833_,4.48
_10682_,4.47
_01868_,4.46
_03600_,4.46
_04379_,4.46
_04414_,4.46
_04672_,4.46
_05255_,4.46
_06630_,4.46
_06803_,4.46
_07029_,4.46
_07120_,4.46
_07554_,4.46
_07682_,4.46
_07897_,4.46
_07903_,4.46
_08309_,4.46
_08464_,4.46
_08491_,4.46
_08582_,4.46
_08593_,4.46
_08611_,4.46
_08719_,4.46
_08866_,4.46
_09093_,4.46
_09154_,4.46
_09237_,4.46
_09353_,4.46
_10020_,4.46
_10226_,4.46
_10320_,4.46
_10451_,4.46
_10487_,4.46
_10969_,4.46
_10977_,4.46
_11032_,4.46
_11078_,4.46
_11109_,4.46
_11143_,4.46
_11264_,4.46
_11271_,4.46
_11699_,4.46
_11799_,4.46
_11916_,4.46
_11936_,4.46
_11949_,4.46
_11951_,4.46
_12163_,4.46
_12259_,4.46
_12502_,4.46
_12653_,4.46
_13074_,4.46
_13194_,4.46
_13273_,4.46
_13358_,4.46
_13408_,4.46
_13494_,4.46
_13665_,4.46
_14139_,4.46
_14144_,4.46
_14171_,4.46
_14265_,4.46
_14610_,4.46
_14783_,4.46
_15103_,4.46
_15274_,4.46
_15732_,4.46
_15741_,4.46
_15953_,4.46
_16096_,4.46
_16114_,4.46
_16302_,4.46
_16604_,4.46
_17280_,4.46
_17450_,4.46
_17538_,4.46
_17607_,4.46
_18053_,4.46
_18312_,4.46
_18537_,4.46
_18614_,4.46
_18619_,4.46
_18703_,4.46
_18731_,4.46
_19123_,4.46
_19250_,4.46
_19840_,4.46
_20016_,4.46
_20313_,4.46
_20365_,4.46
_20399_,4.46
_20690_,4.46
_20693_,4.46
_20859_,4.46
_20866_,4.46
_20996_,4.46
_21144_,4.46
_21337_,4.46
_21374_,4.46
_21594_,4.46
_21623_,4.46
_21776_,4.46
_21854_,4.46
_21927_,4.46
_22052_,4.46
_22198_,4.46
_22672_,4.46
_22943_,4.46
_23269_,4.46
_23460_,4.46
_24289_,4.46
_24428_,4.46
_24761_,4.46
_24811_,4.46
_24877_,4.46
_24883_,4.46
_25038_,4.46
_25047_,4.46
_25138_,4.46
_25462_,4.46
_25570_,4.46
_25589_,4.46
_25648_,4.46
_25980_,4.46
_25994_,4.46
_26075_,4.46
_26180_,4.46
_26327_,4.46
_26419_,4.46
_26457_,4.46
_26846_,4.46
_26976_,4.46
_27051_,4.46
_27090_,4.46
genblk6\[0\].PWM_b.wr_pwm_period_div_r2,4.46
genblk7\[0\].TIMER_b.mtimecmp\[32\],4.46
genblk9\[3\].UART_b.txInst.start_2,4.46
net34,4.46
_24498_,4.455
_18531_,4.45
_24232_,4.45
_00372_,4.445
_00374_,4.445
_03122_,4.445
_03131_,4.445
_05290_,4.445
_08950_,4.445
_12495_,4.445
_07685_,4.44
_20379_,4.44
_20976_,4.44
_25398_,4.44
_22682_,4.435
_15005_,4.43
_26190_,4.43
_00484_,4.425
_00561_,4.425
_00887_,4.425
_01079_,4.425
_01091_,4.425
_01452_,4.425
_01602_,4.425
_01732_,4.425
_01789_,4.425
_01959_,4.425
_02011_,4.425
_02210_,4.425
_02228_,4.425
_02241_,4.425
_02438_,4.425
_02473_,4.425
_02622_,4.425
_03184_,4.425
_03695_,4.425
_03702_,4.425
_04364_,4.425
_04560_,4.425
_04754_,4.425
_05018_,4.425
_05170_,4.425
_05198_,4.425
_05486_,4.425
_05620_,4.425
_05919_,4.425
_00236_,4.42
_06463_,4.42
_06741_,4.42
_07376_,4.42
_07571_,4.42
_07605_,4.42
_08518_,4.42
_08598_,4.42
_09156_,4.42
_09890_,4.42
_10047_,4.42
_10143_,4.42
_10414_,4.42
_10639_,4.42
_10796_,4.42
_11299_,4.42
_12092_,4.42
_12425_,4.42
_12427_,4.42
_12685_,4.42
_12980_,4.42
_13725_,4.42
_13851_,4.42
_14026_,4.42
_14626_,4.42
_15281_,4.42
_15422_,4.42
_15899_,4.42
_16537_,4.42
_16547_,4.42
_16557_,4.42
_17158_,4.42
_18194_,4.42
_18432_,4.42
_18912_,4.42
_19389_,4.42
_19841_,4.42
_20573_,4.42
_20610_,4.42
_20672_,4.42
_20862_,4.42
_21489_,4.42
_21663_,4.42
_23246_,4.42
_23680_,4.42
_24124_,4.42
_24151_,4.42
_25069_,4.42
_25522_,4.42
_25573_,4.42
_25770_,4.42
_26017_,4.42
_26335_,4.42
_26482_,4.42
_26950_,4.42
_27019_,4.42
genblk9\[3\].UART_b.generatorInst.rxClk,4.42
_03172_,4.415
_17884_,4.41
_02469_,4.405
_02831_,4.405
_03339_,4.405
_03855_,4.405
_11052_,4.39
_00071_,4.385
_00167_,4.385
_00290_,4.385
_00324_,4.385
_00491_,4.385
_00566_,4.385
_00606_,4.385
_00642_,4.385
_00705_,4.385
_00708_,4.385
_00824_,4.385
_00855_,4.385
_01145_,4.385
_01360_,4.385
_01467_,4.385
_01532_,4.385
_01683_,4.385
_01800_,4.385
_01847_,4.385
_01889_,4.385
_01997_,4.385
_02122_,4.385
_02190_,4.385
_02450_,4.385
_02454_,4.385
_02463_,4.385
_02554_,4.385
_02607_,4.385
_02656_,4.385
_02693_,4.385
_02694_,4.385
_02824_,4.385
_02884_,4.385
_02923_,4.385
_02931_,4.385
_02934_,4.385
_02955_,4.385
_02960_,4.385
_03064_,4.385
_03128_,4.385
_03268_,4.385
_03270_,4.385
_03400_,4.385
_03528_,4.385
_03537_,4.385
_03757_,4.385
_03804_,4.385
_03854_,4.385
_03857_,4.385
_03887_,4.385
_03958_,4.385
_04012_,4.385
_04093_,4.385
_04277_,4.385
_04286_,4.385
_04326_,4.385
_04496_,4.385
_04811_,4.385
_04953_,4.385
_05056_,4.385
_05272_,4.385
_05325_,4.385
_05370_,4.385
_05379_,4.385
_05392_,4.385
_05565_,4.385
_05708_,4.385
_05713_,4.385
_05785_,4.385
_05857_,4.385
net1981,4.385
net2034,4.385
_03510_,4.38
_11481_,4.37
_11609_,4.37
_16624_,4.37
_00504_,4.36
_00756_,4.36
_01808_,4.36
_01952_,4.36
_03197_,4.36
_03682_,4.36
_03867_,4.36
_04704_,4.36
_05543_,4.36
_07589_,4.36
_08022_,4.36
_08033_,4.36
_08754_,4.36
_09534_,4.36
_10529_,4.36
_10929_,4.36
_11189_,4.36
_11381_,4.36
_12450_,4.36
_12600_,4.36
_12839_,4.36
_13296_,4.36
_13837_,4.36
_13923_,4.36
_13949_,4.36
_14319_,4.36
_14833_,4.36
_14921_,4.36
_15202_,4.36
_15297_,4.36
_16638_,4.36
_16743_,4.36
_17670_,4.36
_18271_,4.36
_18588_,4.36
_18735_,4.36
_19208_,4.36
_19753_,4.36
_20598_,4.36
_20743_,4.36
_21426_,4.36
_21565_,4.36
_22011_,4.36
_22153_,4.36
_22713_,4.36
_24353_,4.36
_24720_,4.36
_24769_,4.36
_25115_,4.36
_25663_,4.36
_25784_,4.36
_26254_,4.36
_26519_,4.36
_27307_,4.36
_08120_,4.35
_02700_,4.34
_04027_,4.34
_06753_,4.34
_06812_,4.34
_07190_,4.34
_07487_,4.34
_07515_,4.34
_07556_,4.34
_07655_,4.34
_07657_,4.34
_07891_,4.34
_07978_,4.34
_07993_,4.34
_08019_,4.34
_08301_,4.34
_08437_,4.34
_08956_,4.34
_09066_,4.34
_09180_,4.34
_09220_,4.34
_09381_,4.34
_09669_,4.34
_09751_,4.34
_10021_,4.34
_10075_,4.34
_10165_,4.34
_10198_,4.34
_10207_,4.34
_10209_,4.34
_10521_,4.34
_10537_,4.34
_10959_,4.34
_11178_,4.34
_11263_,4.34
_11919_,4.34
_11933_,4.34
_11957_,4.34
_12182_,4.34
_12351_,4.34
_12422_,4.34
_12474_,4.34
_12485_,4.34
_12803_,4.34
_12917_,4.34
_13041_,4.34
_13054_,4.34
_13086_,4.34
_13201_,4.34
_13561_,4.34
_14056_,4.34
_14298_,4.34
_14424_,4.34
_14466_,4.34
_14592_,4.34
_15001_,4.34
_15096_,4.34
_15115_,4.34
_15130_,4.34
_15475_,4.34
_15489_,4.34
_15982_,4.34
_16087_,4.34
_16147_,4.34
_16264_,4.34
_16309_,4.34
_16324_,4.34
_16582_,4.34
_16592_,4.34
_17329_,4.34
_17390_,4.34
_17592_,4.34
_17703_,4.34
_17774_,4.34
_17998_,4.34
_18187_,4.34
_18441_,4.34
_18490_,4.34
_18621_,4.34
_18797_,4.34
_18914_,4.34
_20300_,4.34
_20359_,4.34
_20673_,4.34
_20847_,4.34
_20957_,4.34
_21056_,4.34
_21165_,4.34
_21433_,4.34
_21557_,4.34
_21816_,4.34
_21838_,4.34
_21941_,4.34
_21951_,4.34
_21980_,4.34
_22033_,4.34
_22069_,4.34
_22159_,4.34
_22218_,4.34
_22433_,4.34
_22544_,4.34
_22631_,4.34
_23068_,4.34
_23076_,4.34
_23622_,4.34
_23636_,4.34
_23974_,4.34
_24437_,4.34
_24613_,4.34
_24653_,4.34
_24707_,4.34
_24759_,4.34
_24789_,4.34
_25105_,4.34
_25261_,4.34
_25376_,4.34
_25391_,4.34
_25425_,4.34
_25550_,4.34
_25738_,4.34
_25814_,4.34
_26009_,4.34
_26173_,4.34
_26263_,4.34
_26298_,4.34
_26325_,4.34
_26348_,4.34
_26435_,4.34
_26644_,4.34
_26674_,4.34
_26824_,4.34
_26944_,4.34
_26967_,4.34
_27188_,4.34
_27264_,4.34
_27312_,4.34
genblk13\[2\].QEM_b.latched_count\[31\],4.34
net247,4.34
_00153_,4.335
_11769_,4.33
_15601_,4.33
_00175_,4.325
_00283_,4.325
_03480_,4.325
_03692_,4.325
_14320_,4.32
_16076_,4.32
_18330_,4.32
_20824_,4.32
_20948_,4.32
_22931_,4.32
_24555_,4.32
genblk7\[1\].TIMER_b.mtimecmp\[37\],4.32
_00046_,4.315
_03788_,4.315
_01309_,4.305
_02112_,4.305
_00422_,4.295
_00908_,4.295
_01327_,4.295
_02339_,4.295
_02490_,4.295
_02517_,4.295
_02547_,4.295
_02632_,4.295
_02844_,4.295
_03030_,4.295
_03259_,4.295
_03705_,4.295
_05753_,4.295
peripheral_be[3],4.27
_00243_,4.265
_00393_,4.265
_00711_,4.265
_00753_,4.265
_01364_,4.265
_01558_,4.265
_01944_,4.265
_02243_,4.265
_02250_,4.265
_02840_,4.265
_02921_,4.265
_03442_,4.265
_03817_,4.265
_03935_,4.265
_05388_,4.265
_05472_,4.265
_05507_,4.265
_05681_,4.265
_05711_,4.265
_02567_,4.26
_02742_,4.26
_03171_,4.26
_03429_,4.26
_05468_,4.26
_00059_,4.24
_00061_,4.24
_00309_,4.24
_00327_,4.24
_00537_,4.24
_00594_,4.24
_00618_,4.24
_00641_,4.24
_00659_,4.24
_00808_,4.24
_00822_,4.24
_01017_,4.24
_01173_,4.24
_01210_,4.24
_01235_,4.24
_01405_,4.24
_01502_,4.24
_01753_,4.24
_01830_,4.24
_01857_,4.24
_02073_,4.24
_02078_,4.24
_02274_,4.24
_02298_,4.24
_02300_,4.24
_02352_,4.24
_02532_,4.24
_02676_,4.24
_02786_,4.24
_03285_,4.24
_03558_,4.24
_03670_,4.24
_03712_,4.24
_03753_,4.24
_03825_,4.24
_03891_,4.24
_04028_,4.24
_04107_,4.24
_04301_,4.24
_04357_,4.24
_04605_,4.24
_04721_,4.24
_04739_,4.24
_04799_,4.24
_04841_,4.24
_04936_,4.24
_05028_,4.24
_05108_,4.24
_05126_,4.24
_05127_,4.24
_05353_,4.24
_05555_,4.24
_05611_,4.24
_06554_,4.24
_07136_,4.24
_07582_,4.24
_08444_,4.24
_08577_,4.24
_08929_,4.24
_09708_,4.24
_10028_,4.24
_10151_,4.24
_10239_,4.24
_10375_,4.24
_10577_,4.24
_10844_,4.24
_11313_,4.24
_11363_,4.24
_11954_,4.24
_12119_,4.24
_12258_,4.24
_12338_,4.24
_12342_,4.24
_12384_,4.24
_14933_,4.24
_16608_,4.24
_17877_,4.24
_18460_,4.24
_18791_,4.24
_19730_,4.24
_21522_,4.24
_22810_,4.24
_22836_,4.24
_23913_,4.24
_25078_,4.24
_25512_,4.24
_26817_,4.24
_19137_,4.23
_06996_,4.22
_09183_,4.22
_11111_,4.22
_11206_,4.22
_12170_,4.22
_12721_,4.22
_12879_,4.22
_13188_,4.22
_13191_,4.22
_13448_,4.22
_14115_,4.22
_14205_,4.22
_14221_,4.22
_16004_,4.22
_17160_,4.22
_17838_,4.22
_19433_,4.22
_20413_,4.22
_20748_,4.22
_20823_,4.22
_20883_,4.22
_20889_,4.22
_20991_,4.22
_21427_,4.22
_21800_,4.22
_22492_,4.22
_23637_,4.22
_24749_,4.22
_25820_,4.22
_26020_,4.22
pin_mux.PIN_15.irqres_reg1,4.22
_02374_,4.215
_02687_,4.215
_03401_,4.215
_04377_,4.215
_05746_,4.215
_23527_,4.215
_05305_,4.205
_05975_,4.2
_08748_,4.2
_09189_,4.2
_12734_,4.2
_13780_,4.2
_14401_,4.2
_16023_,4.2
_16058_,4.2
_17832_,4.2
_22626_,4.2
_24916_,4.2
genblk11\[0\].SCG_b.was_busy,4.2
_03243_,4.195
_05057_,4.195
_16032_,4.19
_02458_,4.185
_16240_,4.18
_01730_,4.175
_02231_,4.175
_00125_,4.165
_00345_,4.165
_00347_,4.165
_00492_,4.165
_00540_,4.165
_01335_,4.165
_01409_,4.165
_01709_,4.165
_01773_,4.165
_01782_,4.165
_01784_,4.165
_01909_,4.165
_01966_,4.165
_02445_,4.165
_02560_,4.165
_02590_,4.165
_02670_,4.165
_02712_,4.165
_02782_,4.165
_02838_,4.165
_02983_,4.165
_03145_,4.165
_03273_,4.165
_03575_,4.165
_03579_,4.165
_03988_,4.165
_03992_,4.165
_04322_,4.165
_04332_,4.165
_04692_,4.165
_04946_,4.165
_05231_,4.165
_05281_,4.165
_05529_,4.165
_05730_,4.165
_03411_,4.155
_03192_,4.145
_05027_,4.145
_05601_,4.145
_04676_,4.14
_07959_,4.14
_08753_,4.14
_12854_,4.14
_13206_,4.14
_13452_,4.14
_14085_,4.14
_14089_,4.14
_14689_,4.14
_14876_,4.14
_15047_,4.14
_15245_,4.14
_15308_,4.14
_15472_,4.14
_15650_,4.14
_17531_,4.14
_17834_,4.14
_18332_,4.14
_18507_,4.14
_19195_,4.14
_19287_,4.14
_19406_,4.14
_19580_,4.14
_20531_,4.14
_20727_,4.14
_22166_,4.14
_22698_,4.14
_23295_,4.14
_23792_,4.14
_24439_,4.14
_24940_,4.14
_25044_,4.14
_25186_,4.14
_25325_,4.14
_25511_,4.14
_25865_,4.14
_26390_,4.14
_03136_,4.135
_06602_,4.13
_00301_,4.125
_00489_,4.125
_01963_,4.125
_02096_,4.125
_03560_,4.125
_04548_,4.125
_04823_,4.125
_04979_,4.125
_05078_,4.125
_00931_,4.12
_02286_,4.12
_06624_,4.12
_11165_,4.12
_14311_,4.12
_15237_,4.12
_15346_,4.12
_16044_,4.12
_17253_,4.12
_17350_,4.12
_17849_,4.12
_18226_,4.12
_18550_,4.12
_22554_,4.12
_24154_,4.12
genblk7\[2\].TIMER_b.wr_mtimecmp_in_l_r2,4.12
_22639_,4.115
_20619_,4.11
_00076_,4.105
_00601_,4.1
_07558_,4.1
_09419_,4.1
_13727_,4.1
_14459_,4.1
_15006_,4.1
_15657_,4.1
_15818_,4.1
_16287_,4.1
_16428_,4.1
_16579_,4.1
_18680_,4.1
_19216_,4.1
_20746_,4.1
_24650_,4.1
_26580_,4.1
net269,4.1
_02488_,4.095
_02568_,4.085
_04639_,4.085
_05576_,4.085
_05781_,4.085
_09714_,4.08
_19513_,4.08
_19980_,4.08
_21413_,4.08
_26284_,4.08
_15470_,4.07
_00138_,4.065
_00926_,4.065
_00946_,4.065
_01437_,4.065
_01749_,4.065
_02198_,4.065
_02444_,4.065
_03074_,4.065
_03514_,4.065
_03858_,4.065
_04595_,4.065
_04756_,4.065
_05049_,4.065
_05642_,4.065
_01038_,4.055
_00127_,4.045
_00180_,4.045
_02807_,4.045
_03581_,4.045
_03640_,4.045
_04443_,4.045
_05866_,4.045
_12501_,4.04
_18177_,4.04
_21539_,4.03
_23850_,4.03
_02562_,4.025
_01223_,4.02
_06357_,4.02
_06394_,4.02
_06922_,4.02
_07214_,4.02
_07314_,4.02
_07333_,4.02
_07532_,4.02
_07604_,4.02
_07976_,4.02
_08757_,4.02
_09390_,4.02
_09725_,4.02
_09973_,4.02
_10112_,4.02
_10415_,4.02
_10444_,4.02
_10493_,4.02
_10539_,4.02
_10543_,4.02
_11047_,4.02
_11856_,4.02
_12011_,4.02
_12039_,4.02
_12160_,4.02
_12165_,4.02
_12201_,4.02
_12228_,4.02
_12233_,4.02
_12335_,4.02
_12487_,4.02
_12539_,4.02
_12614_,4.02
_12752_,4.02
_12892_,4.02
_12954_,4.02
_12963_,4.02
_12972_,4.02
_13016_,4.02
_13105_,4.02
_13465_,4.02
_13740_,4.02
_14112_,4.02
_14357_,4.02
_14368_,4.02
_15934_,4.02
_16411_,4.02
_16713_,4.02
_16797_,4.02
_16806_,4.02
_17424_,4.02
_18494_,4.02
_18826_,4.02
_18892_,4.02
_19373_,4.02
_19979_,4.02
_20483_,4.02
_20761_,4.02
_20818_,4.02
_21033_,4.02
_21174_,4.02
_21322_,4.02
_21412_,4.02
_21577_,4.02
_21749_,4.02
_21845_,4.02
_21952_,4.02
_22164_,4.02
_22781_,4.02
_22846_,4.02
_22951_,4.02
_23037_,4.02
_23300_,4.02
_23428_,4.02
_23532_,4.02
_23831_,4.02
_23886_,4.02
_23920_,4.02
_24641_,4.02
_24776_,4.02
_24966_,4.02
_25233_,4.02
_25267_,4.02
_25357_,4.02
_25684_,4.02
_27091_,4.02
_00826_,4
_06219_,4
_06435_,4
_06549_,4
_07025_,4
_07257_,4
_07285_,4
_07509_,4
_07681_,4
_07844_,4
_07883_,4
_07889_,4
_07983_,4
_08114_,4
_08162_,4
_08165_,4
_08176_,4
_08184_,4
_08379_,4
_08455_,4
_08694_,4
_09257_,4
_09755_,4
_09777_,4
_09911_,4
_09929_,4
_10044_,4
_10064_,4
_10149_,4
_10395_,4
_10566_,4
_10581_,4
_10803_,4
_10843_,4
_10955_,4
_11035_,4
_11194_,4
_11374_,4
_11895_,4
_11908_,4
_11913_,4
_11917_,4
_11920_,4
_12500_,4
_12690_,4
_12717_,4
_12746_,4
_12791_,4
_12887_,4
_13138_,4
_13366_,4
_13565_,4
_13737_,4
_13806_,4
_13857_,4
_13968_,4
_14273_,4
_14674_,4
_14991_,4
_15227_,4
_15262_,4
_15266_,4
_15632_,4
_15928_,4
_16109_,4
_16308_,4
_16326_,4
_16461_,4
_16518_,4
_16711_,4
_16775_,4
_17292_,4
_17351_,4
_17385_,4
_17549_,4
_17620_,4
_18291_,4
_18416_,4
_18524_,4
_18564_,4
_18568_,4
_18570_,4
_18663_,4
_18996_,4
_19903_,4
_20220_,4
_20320_,4
_20407_,4
_20907_,4
_21169_,4
_21473_,4
_21500_,4
_21518_,4
_21662_,4
_21704_,4
_21839_,4
_22044_,4
_22143_,4
_22696_,4
_22733_,4
_22861_,4
_22933_,4
_23469_,4
_23561_,4
_23620_,4
_23980_,4
_24112_,4
_24180_,4
_24272_,4
_24480_,4
_24526_,4
_24552_,4
_24582_,4
_24621_,4
_24669_,4
_24672_,4
_24767_,4
_24834_,4
_24870_,4
_25008_,4
_25054_,4
_25148_,4
_25309_,4
_25345_,4
_25377_,4
_25437_,4
_25478_,4
_25891_,4
_26026_,4
_26084_,4
_26092_,4
_26218_,4
_26269_,4
_26439_,4
_26508_,4
_26546_,4
_26564_,4
_26689_,4
_26694_,4
_26758_,4
_26948_,4
_26962_,4
_26981_,4
_27306_,4
genblk7\[0\].TIMER_b.mtimecmp\[55\],4
genblk9\[2\].UART_b.txInst.start_2,4
_09578_,3.99
_02055_,3.985
_02396_,3.985
_04929_,3.985
_05247_,3.985
_05898_,3.985
_07671_,3.98
_07878_,3.98
_08475_,3.98
_11463_,3.98
_11930_,3.98
_14271_,3.98
_14924_,3.98
_15648_,3.98
_20968_,3.98
_21867_,3.98
_22959_,3.98
_23302_,3.98
_25402_,3.98
_27268_,3.98
_02016_,3.975
_02194_,3.975
_02737_,3.975
_03460_,3.975
_05397_,3.975
_05660_,3.975
_12424_,3.97
_17163_,3.97
_00270_,3.965
_00371_,3.965
_00417_,3.965
_00475_,3.965
_00640_,3.965
_00775_,3.965
_00781_,3.965
_01092_,3.965
_01351_,3.965
_01373_,3.965
_01513_,3.965
_01899_,3.965
_02092_,3.965
_02302_,3.965
_02443_,3.965
_02477_,3.965
_03054_,3.965
_03456_,3.965
_03464_,3.965
_03604_,3.965
_03626_,3.965
_03633_,3.965
_03698_,3.965
_03700_,3.965
_03880_,3.965
_03931_,3.965
_04121_,3.965
_04483_,3.965
_05046_,3.965
_05556_,3.965
_14730_,3.96
_18525_,3.96
_03982_,3.945
_05595_,3.945
_12772_,3.93
_00226_,3.925
_00253_,3.925
_00424_,3.925
_00652_,3.925
_00674_,3.925
_00749_,3.925
_00809_,3.925
_00820_,3.925
_00837_,3.925
_00839_,3.925
_01303_,3.925
_01326_,3.925
_01368_,3.925
_01380_,3.925
_01401_,3.925
_01476_,3.925
_01515_,3.925
_01533_,3.925
_01616_,3.925
_01799_,3.925
_01883_,3.925
_01939_,3.925
_01971_,3.925
_02039_,3.925
_02156_,3.925
_02257_,3.925
_02319_,3.925
_02346_,3.925
_02535_,3.925
_02566_,3.925
_02596_,3.925
_02783_,3.925
_02785_,3.925
_02876_,3.925
_02880_,3.925
_02896_,3.925
_03039_,3.925
_03163_,3.925
_03170_,3.925
_03212_,3.925
_03238_,3.925
_03260_,3.925
_03423_,3.925
_03536_,3.925
_03553_,3.925
_03641_,3.925
_03726_,3.925
_03747_,3.925
_03783_,3.925
_03899_,3.925
_03945_,3.925
_04002_,3.925
_04096_,3.925
_04097_,3.925
_04161_,3.925
_04275_,3.925
_04276_,3.925
_04309_,3.925
_04318_,3.925
_04333_,3.925
_04371_,3.925
_04664_,3.925
_04724_,3.925
_04769_,3.925
_04788_,3.925
_04840_,3.925
_04954_,3.925
_05070_,3.925
_05453_,3.925
_05469_,3.925
_05478_,3.925
_05495_,3.925
_05560_,3.925
_05562_,3.925
_05596_,3.925
_05721_,3.925
_05723_,3.925
_05786_,3.925
net2009,3.925
_02744_,3.92
_00496_,3.9
_00806_,3.9
_01000_,3.9
_01484_,3.9
_03454_,3.9
_03498_,3.9
_05106_,3.9
_05805_,3.9
_07118_,3.9
_07524_,3.9
_07638_,3.9
_07986_,3.9
_08530_,3.9
_08722_,3.9
_09172_,3.9
_09389_,3.9
_09688_,3.9
_10104_,3.9
_10106_,3.9
_10453_,3.9
_10533_,3.9
_10671_,3.9
_10817_,3.9
_10823_,3.9
_10830_,3.9
_10993_,3.9
_11001_,3.9
_11039_,3.9
_11357_,3.9
_11380_,3.9
_11396_,3.9
_11408_,3.9
_11897_,3.9
_11958_,3.9
_11959_,3.9
_12117_,3.9
_12120_,3.9
_12265_,3.9
_12341_,3.9
_12379_,3.9
_12569_,3.9
_13264_,3.9
_13281_,3.9
_13787_,3.9
_14008_,3.9
_14040_,3.9
_14092_,3.9
_14127_,3.9
_14326_,3.9
_14408_,3.9
_14622_,3.9
_14655_,3.9
_14662_,3.9
_14768_,3.9
_14870_,3.9
_15464_,3.9
_15603_,3.9
_15700_,3.9
_15900_,3.9
_17164_,3.9
_17224_,3.9
_17915_,3.9
_17943_,3.9
_18347_,3.9
_18367_,3.9
_18786_,3.9
_20438_,3.9
_20571_,3.9
_20923_,3.9
_20950_,3.9
_22100_,3.9
_22425_,3.9
_22497_,3.9
_22826_,3.9
_23340_,3.9
_23751_,3.9
_24606_,3.9
_24871_,3.9
_24959_,3.9
_25576_,3.9
_26414_,3.9
_26699_,3.9
_26706_,3.9
_26735_,3.9
_26802_,3.9
_26811_,3.9
_08557_,3.89
P_REG_FILE.QEM_I_CNT_1\[1\],3.88
_06522_,3.88
_06694_,3.88
_06804_,3.88
_07024_,3.88
_07195_,3.88
_07297_,3.88
_07446_,3.88
_07522_,3.88
_07782_,3.88
_07930_,3.88
_07953_,3.88
_07964_,3.88
_08410_,3.88
_08507_,3.88
_08592_,3.88
_09095_,3.88
_09204_,3.88
_09287_,3.88
_09762_,3.88
_09865_,3.88
_09894_,3.88
_10043_,3.88
_10058_,3.88
_10210_,3.88
_10235_,3.88
_10362_,3.88
_10777_,3.88
_10785_,3.88
_11185_,3.88
_11254_,3.88
_11298_,3.88
_11304_,3.88
_11308_,3.88
_11684_,3.88
_11905_,3.88
_11914_,3.88
_11915_,3.88
_11937_,3.88
_11952_,3.88
_12037_,3.88
_12151_,3.88
_12176_,3.88
_12206_,3.88
_12245_,3.88
_12513_,3.88
_12601_,3.88
_12984_,3.88
_12990_,3.88
_12994_,3.88
_13100_,3.88
_13210_,3.88
_13224_,3.88
_13243_,3.88
_13437_,3.88
_13620_,3.88
_13651_,3.88
_13768_,3.88
_13796_,3.88
_13848_,3.88
_14020_,3.88
_14358_,3.88
_14428_,3.88
_14434_,3.88
_14953_,3.88
_15095_,3.88
_15332_,3.88
_15340_,3.88
_15582_,3.88
_15910_,3.88
_15942_,3.88
_17334_,3.88
_17638_,3.88
_17725_,3.88
_17909_,3.88
_17936_,3.88
_18079_,3.88
_18243_,3.88
_18281_,3.88
_18331_,3.88
_18369_,3.88
_18630_,3.88
_18652_,3.88
_18924_,3.88
_19601_,3.88
_19692_,3.88
_19737_,3.88
_19814_,3.88
_19928_,3.88
_19990_,3.88
_20366_,3.88
_20562_,3.88
_20729_,3.88
_20789_,3.88
_20821_,3.88
_20826_,3.88
_20969_,3.88
_21351_,3.88
_21364_,3.88
_21676_,3.88
_21818_,3.88
_21882_,3.88
_21890_,3.88
_22260_,3.88
_22381_,3.88
_22389_,3.88
_22444_,3.88
_22514_,3.88
_22779_,3.88
_22820_,3.88
_22891_,3.88
_22935_,3.88
_22944_,3.88
_22979_,3.88
_23003_,3.88
_23434_,3.88
_23601_,3.88
_23835_,3.88
_23839_,3.88
_24156_,3.88
_24244_,3.88
_24383_,3.88
_24556_,3.88
_24564_,3.88
_24608_,3.88
_24694_,3.88
_24754_,3.88
_24770_,3.88
_24846_,3.88
_24853_,3.88
_24888_,3.88
_25027_,3.88
_25200_,3.88
_25223_,3.88
_25394_,3.88
_25439_,3.88
_25474_,3.88
_25616_,3.88
_25712_,3.88
_25726_,3.88
_25805_,3.88
_25812_,3.88
_26039_,3.88
_26077_,3.88
_26098_,3.88
_26261_,3.88
_26290_,3.88
_26352_,3.88
_26447_,3.88
_26524_,3.88
_26668_,3.88
_26701_,3.88
_26711_,3.88
_26943_,3.88
_27041_,3.88
_27159_,3.88
_27164_,3.88
genblk4\[0\].I2C_b.divider_counter\[2\],3.88
genblk7\[2\].TIMER_b.mtimecmp\[63\],3.88
pin_mux.PIN_6.IRQPOL,3.88
net266,3.88
_00169_,3.875
_02037_,3.875
_03383_,3.875
_19893_,3.875
_00332_,3.865
_02482_,3.865
_02835_,3.865
_02845_,3.865
_03635_,3.865
_03636_,3.865
_03637_,3.865
_05939_,3.86
_11736_,3.86
_13685_,3.86
_15727_,3.86
_19381_,3.86
_22947_,3.86
_24572_,3.86
_00611_,3.855
_03435_,3.855
_20901_,3.85
_02204_,3.845
_02726_,3.845
_02735_,3.845
_04181_,3.845
_08445_,3.84
_24594_,3.84
_24889_,3.84
_01428_,3.825
_13426_,3.81
_01266_,3.805
_01338_,3.805
_01421_,3.805
_01797_,3.805
_01941_,3.805
_02176_,3.805
_02313_,3.805
_02604_,3.805
_02792_,3.805
_03027_,3.805
_03035_,3.805
_03036_,3.805
_03190_,3.805
_03218_,3.805
_04521_,3.805
_05442_,3.805
_05473_,3.805
_05505_,3.805
_05696_,3.805
_05791_,3.805
_05806_,3.805
_00454_,3.8
_02441_,3.8
_03062_,3.8
_03629_,3.8
_04380_,3.8
_05602_,3.8
_05643_,3.8
_05808_,3.8
_00133_,3.785
_02447_,3.785
_00302_,3.78
_00380_,3.78
_00541_,3.78
_00605_,3.78
_00734_,3.78
_00747_,3.78
_00932_,3.78
_00951_,3.78
_01052_,3.78
_01170_,3.78
_01190_,3.78
_01205_,3.78
_01269_,3.78
_01304_,3.78
_01417_,3.78
_01562_,3.78
_01579_,3.78
_02088_,3.78
_02134_,3.78
_02211_,3.78
_02262_,3.78
_02351_,3.78
_02462_,3.78
_02601_,3.78
_02602_,3.78
_02906_,3.78
_02937_,3.78
_02970_,3.78
_03007_,3.78
_03468_,3.78
_03541_,3.78
_03606_,3.78
_03679_,3.78
_03795_,3.78
_03808_,3.78
_03814_,3.78
_03869_,3.78
_03964_,3.78
_03969_,3.78
_04115_,3.78
_04303_,3.78
_04433_,3.78
_04547_,3.78
_04576_,3.78
_04587_,3.78
_04802_,3.78
_04914_,3.78
_04969_,3.78
_04971_,3.78
_05045_,3.78
_05383_,3.78
_05424_,3.78
_05456_,3.78
_05627_,3.78
_05744_,3.78
_05886_,3.78
_06678_,3.78
_07519_,3.78
_10684_,3.78
_11345_,3.78
_12693_,3.78
_12712_,3.78
_14636_,3.78
_15643_,3.78
_16016_,3.78
_17496_,3.78
_19352_,3.78
_21455_,3.78
_25001_,3.78
_25674_,3.78
_26753_,3.78
_26997_,3.78
pin_mux.PIN_4.irqres_reg2,3.78
_11892_,3.77
_07507_,3.76
_09016_,3.76
_10871_,3.76
_13546_,3.76
_13885_,3.76
_14109_,3.76
_14507_,3.76
_14911_,3.76
_15052_,3.76
_15128_,3.76
_15865_,3.76
_16115_,3.76
_16225_,3.76
_17807_,3.76
_18383_,3.76
_23045_,3.76
_25113_,3.76
_26826_,3.76
_00978_,3.755
_01347_,3.755
_03363_,3.755
_05487_,3.755
_16180_,3.755
_08198_,3.74
_09514_,3.74
_14423_,3.74
_19205_,3.74
_24701_,3.74
_00193_,3.735
_01788_,3.735
_02917_,3.735
_02822_,3.725
_19700_,3.725
_13195_,3.72
_16444_,3.72
_22570_,3.72
_00000_,3.705
_00170_,3.705
_00340_,3.705
_00385_,3.705
_00386_,3.705
_00388_,3.705
_00442_,3.705
_00581_,3.705
_00615_,3.705
_00650_,3.705
_00876_,3.705
_01228_,3.705
_01466_,3.705
_01499_,3.705
_01610_,3.705
_01618_,3.705
_01678_,3.705
_01755_,3.705
_01831_,3.705
_01877_,3.705
_01962_,3.705
_02252_,3.705
_02275_,3.705
_02446_,3.705
_02565_,3.705
_02609_,3.705
_02610_,3.705
_02636_,3.705
_02900_,3.705
_03338_,3.705
_03643_,3.705
_03711_,3.705
_03790_,3.705
_03893_,3.705
_04010_,3.705
_04011_,3.705
_04084_,3.705
_04124_,3.705
_04146_,3.705
_04216_,3.705
_04225_,3.705
_04391_,3.705
_04440_,3.705
_04612_,3.705
_04699_,3.705
_04861_,3.705
_05007_,3.705
_05039_,3.705
_05270_,3.705
_05282_,3.705
_05449_,3.705
_05463_,3.705
_05516_,3.705
_05583_,3.705
_05710_,3.705
_05801_,3.705
_05854_,3.705
_05891_,3.705
_08953_,3.7
_01318_,3.685
_02810_,3.685
_02988_,3.685
_03077_,3.685
_03921_,3.685
_04720_,3.685
_05340_,3.685
_06925_,3.68
_07518_,3.68
_07550_,3.68
_07980_,3.68
_08181_,3.68
_11717_,3.68
_12765_,3.68
_14445_,3.68
_14619_,3.68
_15016_,3.68
_16259_,3.68
_19627_,3.68
_19965_,3.68
_20638_,3.68
_22202_,3.68
_22707_,3.68
_22910_,3.68
_23581_,3.68
_24831_,3.68
_24876_,3.68
_23520_,3.67
_10485_,3.665
_00638_,3.66
_01221_,3.66
_01916_,3.66
_05976_,3.66
_06898_,3.66
_07417_,3.66
_07926_,3.66
_09785_,3.66
_09855_,3.66
_11693_,3.66
_14405_,3.66
_15210_,3.66
_15251_,3.66
_16468_,3.66
_17303_,3.66
_17330_,3.66
_17409_,3.66
_18133_,3.66
_19388_,3.66
_19546_,3.66
_21694_,3.66
_22679_,3.66
_23306_,3.66
_23477_,3.66
_23994_,3.66
_26898_,3.66
_00217_,3.655
_02468_,3.655
_03911_,3.655
_05599_,3.655
_08948_,3.65
_08963_,3.65
_10548_,3.65
_07764_,3.64
_08724_,3.64
_14307_,3.64
_14455_,3.64
_16051_,3.64
_16252_,3.64
_16709_,3.64
_18417_,3.64
_18653_,3.64
_19390_,3.64
_20749_,3.64
_20947_,3.64
_20959_,3.64
_21462_,3.64
genblk9\[0\].UART_b.wr_max_rate_tx_r2,3.64
_01133_,3.635
_01872_,3.635
_02159_,3.635
_03389_,3.635
_03592_,3.635
_03680_,3.635
_04479_,3.635
_16354_,3.635
_18251_,3.635
_02847_,3.625
_02856_,3.625
_03797_,3.625
_03913_,3.625
_05570_,3.625
_05577_,3.625
_05588_,3.625
_05679_,3.625
_03426_,3.62
_16148_,3.62
_18212_,3.62
_23286_,3.62
_24422_,3.62
_00215_,3.605
_00382_,3.605
_00948_,3.605
_05825_,3.605
_06933_,3.6
_17075_,3.6
_10983_,3.59
_11283_,3.59
_00660_,3.585
_00793_,3.585
_00972_,3.585
_01275_,3.585
_01313_,3.585
_03154_,3.585
_03375_,3.585
_03866_,3.585
_04218_,3.585
_05650_,3.585
_05731_,3.585
_05893_,3.585
_16366_,3.585
_22606_,3.585
_07669_,3.58
_13240_,3.58
_21746_,3.58
_11130_,3.575
_23030_,3.575
_08054_,3.57
_08666_,3.57
_02481_,3.565
_22669_,3.565
_06696_,3.56
_06789_,3.56
_07079_,3.56
_07084_,3.56
_07122_,3.56
_07135_,3.56
_07307_,3.56
_07387_,3.56
_07591_,3.56
_08121_,3.56
_08524_,3.56
_08733_,3.56
_08918_,3.56
_09305_,3.56
_09701_,3.56
_09709_,3.56
_09900_,3.56
_09951_,3.56
_09952_,3.56
_09954_,3.56
_09964_,3.56
_10017_,3.56
_10025_,3.56
_10039_,3.56
_10045_,3.56
_10046_,3.56
_10067_,3.56
_10098_,3.56
_10101_,3.56
_10105_,3.56
_10117_,3.56
_10126_,3.56
_10161_,3.56
_10164_,3.56
_10190_,3.56
_10200_,3.56
_10230_,3.56
_10245_,3.56
_10288_,3.56
_10289_,3.56
_10316_,3.56
_10321_,3.56
_10382_,3.56
_10394_,3.56
_10396_,3.56
_10404_,3.56
_10411_,3.56
_10419_,3.56
_10437_,3.56
_10448_,3.56
_10449_,3.56
_10457_,3.56
_10459_,3.56
_10462_,3.56
_10481_,3.56
_10491_,3.56
_10496_,3.56
_10503_,3.56
_10505_,3.56
_10534_,3.56
_10549_,3.56
_10557_,3.56
_10563_,3.56
_10567_,3.56
_10569_,3.56
_10570_,3.56
_10573_,3.56
_10580_,3.56
_10582_,3.56
_10586_,3.56
_10630_,3.56
_10653_,3.56
_10658_,3.56
_10663_,3.56
_10665_,3.56
_10670_,3.56
_10679_,3.56
_10693_,3.56
_10696_,3.56
_10698_,3.56
_10710_,3.56
_10712_,3.56
_10801_,3.56
_10806_,3.56
_10807_,3.56
_10841_,3.56
_10867_,3.56
_10900_,3.56
_10902_,3.56
_10923_,3.56
_10927_,3.56
_10957_,3.56
_10961_,3.56
_11025_,3.56
_11053_,3.56
_11062_,3.56
_11082_,3.56
_11088_,3.56
_11089_,3.56
_11116_,3.56
_11122_,3.56
_11135_,3.56
_11136_,3.56
_11141_,3.56
_11158_,3.56
_11186_,3.56
_11192_,3.56
_11204_,3.56
_11210_,3.56
_11212_,3.56
_11219_,3.56
_11221_,3.56
_11222_,3.56
_11225_,3.56
_11230_,3.56
_11269_,3.56
_11275_,3.56
_11280_,3.56
_11284_,3.56
_11289_,3.56
_11290_,3.56
_11293_,3.56
_11295_,3.56
_11309_,3.56
_11324_,3.56
_11327_,3.56
_11359_,3.56
_11361_,3.56
_11364_,3.56
_11373_,3.56
_11477_,3.56
_11526_,3.56
_11714_,3.56
_11851_,3.56
_11887_,3.56
_11956_,3.56
_11963_,3.56
_11981_,3.56
_11982_,3.56
_12028_,3.56
_12031_,3.56
_12033_,3.56
_12041_,3.56
_12051_,3.56
_12054_,3.56
_12059_,3.56
_12124_,3.56
_12149_,3.56
_12150_,3.56
_12175_,3.56
_12187_,3.56
_12214_,3.56
_12222_,3.56
_12224_,3.56
_12236_,3.56
_12238_,3.56
_12239_,3.56
_12256_,3.56
_12273_,3.56
_12297_,3.56
_12310_,3.56
_12313_,3.56
_12321_,3.56
_12324_,3.56
_12357_,3.56
_12361_,3.56
_12386_,3.56
_12387_,3.56
_12390_,3.56
_12392_,3.56
_12393_,3.56
_12416_,3.56
_12435_,3.56
_12456_,3.56
_12460_,3.56
_12471_,3.56
_12475_,3.56
_12479_,3.56
_12494_,3.56
_12508_,3.56
_12512_,3.56
_12528_,3.56
_12538_,3.56
_12555_,3.56
_12568_,3.56
_12570_,3.56
_12577_,3.56
_12578_,3.56
_12582_,3.56
_12586_,3.56
_12593_,3.56
_12597_,3.56
_12602_,3.56
_12624_,3.56
_12626_,3.56
_12637_,3.56
_12665_,3.56
_12793_,3.56
_12944_,3.56
_13040_,3.56
_13108_,3.56
_13165_,3.56
_13187_,3.56
_13225_,3.56
_13303_,3.56
_13435_,3.56
_13436_,3.56
_13477_,3.56
_13544_,3.56
_13643_,3.56
_14211_,3.56
_14331_,3.56
_14596_,3.56
_14851_,3.56
_15200_,3.56
_15550_,3.56
_15728_,3.56
_16522_,3.56
_16523_,3.56
_16611_,3.56
_16759_,3.56
_16766_,3.56
_16789_,3.56
_16803_,3.56
_16843_,3.56
_17622_,3.56
_17802_,3.56
_18201_,3.56
_18526_,3.56
_18530_,3.56
_18547_,3.56
_18565_,3.56
_18627_,3.56
_18682_,3.56
_18697_,3.56
_18758_,3.56
_18759_,3.56
_18843_,3.56
_18847_,3.56
_18870_,3.56
_19012_,3.56
_19449_,3.56
_19549_,3.56
_19784_,3.56
_19791_,3.56
_19815_,3.56
_20044_,3.56
_20256_,3.56
_20276_,3.56
_20361_,3.56
_20567_,3.56
_20704_,3.56
_20822_,3.56
_21036_,3.56
_21046_,3.56
_21562_,3.56
_21592_,3.56
_21899_,3.56
_22128_,3.56
_22366_,3.56
_22579_,3.56
_22721_,3.56
_22737_,3.56
_22767_,3.56
_22790_,3.56
_22800_,3.56
_22851_,3.56
_22930_,3.56
_22946_,3.56
_23005_,3.56
_23011_,3.56
_23688_,3.56
_23851_,3.56
_23908_,3.56
_24137_,3.56
_24459_,3.56
_24514_,3.56
_24575_,3.56
_24738_,3.56
_24794_,3.56
_24801_,3.56
_25320_,3.56
_25517_,3.56
_26051_,3.56
_26165_,3.56
_26543_,3.56
_26862_,3.56
_26896_,3.56
_27142_,3.56
_12872_,3.55
_17672_,3.55
_23216_,3.55
_03025_,3.545
_00289_,3.54
_00447_,3.54
_00970_,3.54
_05995_,3.54
_06645_,3.54
_06759_,3.54
_07117_,3.54
_07303_,3.54
_07410_,3.54
_07465_,3.54
_07633_,3.54
_07811_,3.54
_08164_,3.54
_08199_,3.54
_08212_,3.54
_08425_,3.54
_08527_,3.54
_08614_,3.54
_08618_,3.54
_08664_,3.54
_08699_,3.54
_08761_,3.54
_08831_,3.54
_08839_,3.54
_08971_,3.54
_09038_,3.54
_09041_,3.54
_09054_,3.54
_09186_,3.54
_09339_,3.54
_09385_,3.54
_09437_,3.54
_09448_,3.54
_09466_,3.54
_09565_,3.54
_09727_,3.54
_09780_,3.54
_09844_,3.54
_10076_,3.54
_10095_,3.54
_10397_,3.54
_10408_,3.54
_10545_,3.54
_10654_,3.54
_10832_,3.54
_10905_,3.54
_11175_,3.54
_11297_,3.54
_11888_,3.54
_11938_,3.54
_12085_,3.54
_12095_,3.54
_12096_,3.54
_12348_,3.54
_12611_,3.54
_12647_,3.54
_12659_,3.54
_12733_,3.54
_12920_,3.54
_13090_,3.54
_13244_,3.54
_13249_,3.54
_13441_,3.54
_13568_,3.54
_13859_,3.54
_13972_,3.54
_14082_,3.54
_14402_,3.54
_14543_,3.54
_14548_,3.54
_14555_,3.54
_14668_,3.54
_14694_,3.54
_14715_,3.54
_14881_,3.54
_14916_,3.54
_14987_,3.54
_15499_,3.54
_15639_,3.54
_16108_,3.54
_16517_,3.54
_16555_,3.54
_16590_,3.54
_16596_,3.54
_17176_,3.54
_17235_,3.54
_17244_,3.54
_17400_,3.54
_17408_,3.54
_17463_,3.54
_17474_,3.54
_18466_,3.54
_18471_,3.54
_18784_,3.54
_18815_,3.54
_19272_,3.54
_19286_,3.54
_19368_,3.54
_19472_,3.54
_19996_,3.54
_20605_,3.54
_21409_,3.54
_21484_,3.54
_21485_,3.54
_21516_,3.54
_21724_,3.54
_21751_,3.54
_22077_,3.54
_22248_,3.54
_22367_,3.54
_22454_,3.54
_22484_,3.54
_22646_,3.54
_22653_,3.54
_22801_,3.54
_22883_,3.54
_22962_,3.54
_23462_,3.54
_23497_,3.54
_23542_,3.54
_23584_,3.54
_23767_,3.54
_24225_,3.54
_24260_,3.54
_24311_,3.54
_24468_,3.54
_24520_,3.54
_24524_,3.54
_24537_,3.54
_24673_,3.54
_24792_,3.54
_24806_,3.54
_24818_,3.54
_24825_,3.54
_24882_,3.54
_25135_,3.54
_25293_,3.54
_25417_,3.54
_25449_,3.54
_25532_,3.54
_25694_,3.54
_25718_,3.54
_25907_,3.54
_26011_,3.54
_26211_,3.54
_26266_,3.54
_26314_,3.54
_26343_,3.54
_26407_,3.54
_26445_,3.54
_26551_,3.54
_26707_,3.54
_26732_,3.54
_26809_,3.54
_26966_,3.54
_26972_,3.54
_27087_,3.54
_27179_,3.54
genblk11\[0\].SCG_b.move_done,3.54
genblk7\[0\].TIMER_b.wr_en_r2,3.54
_03647_,3.535
_10417_,3.535
_03289_,3.525
_04975_,3.525
_10116_,3.52
_15614_,3.52
_17107_,3.52
_20304_,3.52
_20425_,3.52
_20482_,3.52
_20653_,3.52
_22075_,3.52
_23769_,3.52
genblk9\[0\].UART_b.wr_data_r1,3.52
pin_mux.PIN_8.irqres_reg2,3.52
_00940_,3.515
_01408_,3.515
_03098_,3.515
_18422_,3.515
_00039_,3.505
_00050_,3.505
_00075_,3.505
_00466_,3.505
_00502_,3.505
_00552_,3.505
_00556_,3.505
_00779_,3.505
_00864_,3.505
_00880_,3.505
_00919_,3.505
_01025_,3.505
_01073_,3.505
_01138_,3.505
_01154_,3.505
_01200_,3.505
_01345_,3.505
_01450_,3.505
_01460_,3.505
_01580_,3.505
_01733_,3.505
_01869_,3.505
_01935_,3.505
_02071_,3.505
_02107_,3.505
_02212_,3.505
_02219_,3.505
_02295_,3.505
_02304_,3.505
_02491_,3.505
_02628_,3.505
_02644_,3.505
_02713_,3.505
_02734_,3.505
_03010_,3.505
_03044_,3.505
_03081_,3.505
_03181_,3.505
_03406_,3.505
_03532_,3.505
_03609_,3.505
_03729_,3.505
_03824_,3.505
_03920_,3.505
_04143_,3.505
_04281_,3.505
_04300_,3.505
_04370_,3.505
_04559_,3.505
_04928_,3.505
_05012_,3.505
_05129_,3.505
_05202_,3.505
_05228_,3.505
_05309_,3.505
_05816_,3.505
_05833_,3.505
_05847_,3.505
_02800_,3.485
_02967_,3.485
_22541_,3.47
_00114_,3.465
_00150_,3.465
_00164_,3.465
_00276_,3.465
_00299_,3.465
_00487_,3.465
_00603_,3.465
_00627_,3.465
_00803_,3.465
_00821_,3.465
_00912_,3.465
_01047_,3.465
_01050_,3.465
_01140_,3.465
_01217_,3.465
_01355_,3.465
_01383_,3.465
_01406_,3.465
_01560_,3.465
_01615_,3.465
_01672_,3.465
_01761_,3.465
_01763_,3.465
_01881_,3.465
_01895_,3.465
_01924_,3.465
_01925_,3.465
_01985_,3.465
_02040_,3.465
_02111_,3.465
_02148_,3.465
_02453_,3.465
_02591_,3.465
_02592_,3.465
_02593_,3.465
_02598_,3.465
_02619_,3.465
_02716_,3.465
_02811_,3.465
_02820_,3.465
_02905_,3.465
_02919_,3.465
_03040_,3.465
_03130_,3.465
_03193_,3.465
_03216_,3.465
_03352_,3.465
_03382_,3.465
_03396_,3.465
_03556_,3.465
_03661_,3.465
_03767_,3.465
_03774_,3.465
_03775_,3.465
_03821_,3.465
_03850_,3.465
_03941_,3.465
_04088_,3.465
_04089_,3.465
_04105_,3.465
_04125_,3.465
_04139_,3.465
_04302_,3.465
_04327_,3.465
_04356_,3.465
_04422_,3.465
_04429_,3.465
_04505_,3.465
_04644_,3.465
_04652_,3.465
_04680_,3.465
_04714_,3.465
_04732_,3.465
_04991_,3.465
_05058_,3.465
_05269_,3.465
_05436_,3.465
_05466_,3.465
_05534_,3.465
_05641_,3.465
_05656_,3.465
_05704_,3.465
_05705_,3.465
_05712_,3.465
_05725_,3.465
_05778_,3.465
_22512_,3.465
_10517_,3.455
_10576_,3.455
_10767_,3.455
_16441_,3.445
_19602_,3.445
_22458_,3.445
_00539_,3.44
_00886_,3.44
_01195_,3.44
_01280_,3.44
_01282_,3.44
_03104_,3.44
_03247_,3.44
_03697_,3.44
_03843_,3.44
_03959_,3.44
_05498_,3.44
_05792_,3.44
_06641_,3.44
_07288_,3.44
_07472_,3.44
_10827_,3.44
_10975_,3.44
_11292_,3.44
_11785_,3.44
_12286_,3.44
_13735_,3.44
_13805_,3.44
_14052_,3.44
_14131_,3.44
_14793_,3.44
_14912_,3.44
_15029_,3.44
_15067_,3.44
_15248_,3.44
_15334_,3.44
_15709_,3.44
_15711_,3.44
_16438_,3.44
_17263_,3.44
_17317_,3.44
_18178_,3.44
_18344_,3.44
_18404_,3.44
_18757_,3.44
_20453_,3.44
_20476_,3.44
_20508_,3.44
_20532_,3.44
_20852_,3.44
_22170_,3.44
_22450_,3.44
_22515_,3.44
_22527_,3.44
_22642_,3.44
_22663_,3.44
_22730_,3.44
_22928_,3.44
_23403_,3.44
_23531_,3.44
_23709_,3.44
_23736_,3.44
_24433_,3.44
_24466_,3.44
_24472_,3.44
_24479_,3.44
_24626_,3.44
_25207_,3.44
_25413_,3.44
_26085_,3.44
_26917_,3.44
_27047_,3.44
_27061_,3.44
genblk11\[3\].SCG_b.cur_accel\[41\],3.44
P_REG_FILE.GPIO_MOD_3\[0\],3.42
_02583_,3.42
_05929_,3.42
_06040_,3.42
_06063_,3.42
_06291_,3.42
_06813_,3.42
_06827_,3.42
_07110_,3.42
_07129_,3.42
_07455_,3.42
_07758_,3.42
_07793_,3.42
_07877_,3.42
_07975_,3.42
_08336_,3.42
_08406_,3.42
_08487_,3.42
_08583_,3.42
_08650_,3.42
_09039_,3.42
_09265_,3.42
_09290_,3.42
_09793_,3.42
_10029_,3.42
_10061_,3.42
_10326_,3.42
_10341_,3.42
_10427_,3.42
_10483_,3.42
_10651_,3.42
_10685_,3.42
_10774_,3.42
_10864_,3.42
_10967_,3.42
_10987_,3.42
_11236_,3.42
_11329_,3.42
_12279_,3.42
_12288_,3.42
_12290_,3.42
_12468_,3.42
_12526_,3.42
_12924_,3.42
_12956_,3.42
_13034_,3.42
_13212_,3.42
_13246_,3.42
_13402_,3.42
_13491_,3.42
_14279_,3.42
_14359_,3.42
_14526_,3.42
_14597_,3.42
_14807_,3.42
_14827_,3.42
_15295_,3.42
_15493_,3.42
_15827_,3.42
_16313_,3.42
_16323_,3.42
_16491_,3.42
_16521_,3.42
_16801_,3.42
_17283_,3.42
_17918_,3.42
_17945_,3.42
_17999_,3.42
_18032_,3.42
_18170_,3.42
_18217_,3.42
_18284_,3.42
_18292_,3.42
_18468_,3.42
_18481_,3.42
_18518_,3.42
_18604_,3.42
_18650_,3.42
_18651_,3.42
_18750_,3.42
_19003_,3.42
_19023_,3.42
_19167_,3.42
_19519_,3.42
_19521_,3.42
_19714_,3.42
_20332_,3.42
_20373_,3.42
_20387_,3.42
_20544_,3.42
_20625_,3.42
_20725_,3.42
_20732_,3.42
_20757_,3.42
_20808_,3.42
_21180_,3.42
_21306_,3.42
_21695_,3.42
_21739_,3.42
_21876_,3.42
_22539_,3.42
_22560_,3.42
_22681_,3.42
_22699_,3.42
_22722_,3.42
_22760_,3.42
_22772_,3.42
_22837_,3.42
_22900_,3.42
_22936_,3.42
_22978_,3.42
_23282_,3.42
_23456_,3.42
_23488_,3.42
_23549_,3.42
_23559_,3.42
_23782_,3.42
_23853_,3.42
_24460_,3.42
_24616_,3.42
_24634_,3.42
_24666_,3.42
_24708_,3.42
_24963_,3.42
_25058_,3.42
_25126_,3.42
_25312_,3.42
_25326_,3.42
_25423_,3.42
_25520_,3.42
_25679_,3.42
_25687_,3.42
_25900_,3.42
_25939_,3.42
_25965_,3.42
_26093_,3.42
_26103_,3.42
_26504_,3.42
_26548_,3.42
_26574_,3.42
_26691_,3.42
_26747_,3.42
_26755_,3.42
_26816_,3.42
_26893_,3.42
_26934_,3.42
_27134_,3.42
_27283_,3.42
genblk11\[1\].SCG_b.step_timer\[6\],3.42
genblk7\[3\].TIMER_b.mtimecmp\[60\],3.42
pin_mux.PIN_18.irqres_reg2,3.42
_03474_,3.415
_03622_,3.415
_00053_,3.405
_00209_,3.405
_00216_,3.405
_00367_,3.405
_01630_,3.405
_02496_,3.405
_02695_,3.405
_02804_,3.405
_02821_,3.405
_02938_,3.405
_03470_,3.405
_03559_,3.405
_03610_,3.405
_03631_,3.405
_03675_,3.405
_03676_,3.405
_03677_,3.405
_03777_,3.405
_03827_,3.405
_03851_,3.405
_05411_,3.405
_05415_,3.405
_05458_,3.405
_05566_,3.405
_05575_,3.405
_05592_,3.405
_05604_,3.405
_05663_,3.405
_05775_,3.405
_05789_,3.405
_05798_,3.405
_05800_,3.405
_05807_,3.405
_05831_,3.405
_05870_,3.405
_09285_,3.4
_18480_,3.4
_19207_,3.4
_02100_,3.395
_02575_,3.395
_03820_,3.395
_18694_,3.39
_01337_,3.385
_03189_,3.385
_01022_,3.375
_01443_,3.375
_03162_,3.375
_03513_,3.375
_03627_,3.375
_03826_,3.375
_04168_,3.375
_04478_,3.355
_00104_,3.345
_00168_,3.345
_00580_,3.345
_00612_,3.345
_00663_,3.345
_00735_,3.345
_00737_,3.345
_00766_,3.345
_00825_,3.345
_00844_,3.345
_00872_,3.345
_01407_,3.345
_01727_,3.345
_01816_,3.345
_01972_,3.345
_02123_,3.345
_02127_,3.345
_02200_,3.345
_02315_,3.345
_02405_,3.345
_02529_,3.345
_02629_,3.345
_02634_,3.345
_02640_,3.345
_02762_,3.345
_02774_,3.345
_02781_,3.345
_02877_,3.345
_03048_,3.345
_03311_,3.345
_03348_,3.345
_03397_,3.345
_03892_,3.345
_03997_,3.345
_04145_,3.345
_04485_,3.345
_04760_,3.345
_05022_,3.345
_05103_,3.345
_05404_,3.345
_05767_,3.345
_00461_,3.34
_02483_,3.34
_03245_,3.34
_03391_,3.34
_03613_,3.34
_03625_,3.34
_03787_,3.34
_03841_,3.34
_03864_,3.34
_03868_,3.34
_03916_,3.34
_03965_,3.34
_04023_,3.34
_05393_,3.34
_05413_,3.34
_05550_,3.34
_05649_,3.34
_15394_,3.33
_00139_,3.32
_00201_,3.32
_00219_,3.32
_00255_,3.32
_00418_,3.32
_00516_,3.32
_00721_,3.32
_00786_,3.32
_00853_,3.32
_00863_,3.32
_00881_,3.32
_00962_,3.32
_01027_,3.32
_01032_,3.32
_01041_,3.32
_01056_,3.32
_01059_,3.32
_01149_,3.32
_01179_,3.32
_01216_,3.32
_01218_,3.32
_01314_,3.32
_01331_,3.32
_01340_,3.32
_01391_,3.32
_01430_,3.32
_01464_,3.32
_01530_,3.32
_01551_,3.32
_01584_,3.32
_01738_,3.32
_01809_,3.32
_01915_,3.32
_02014_,3.32
_02187_,3.32
_02213_,3.32
_02268_,3.32
_02382_,3.32
_02773_,3.32
_03005_,3.32
_03051_,3.32
_03417_,3.32
_03466_,3.32
_03523_,3.32
_03577_,3.32
_03591_,3.32
_03649_,3.32
_03664_,3.32
_03785_,3.32
_04016_,3.32
_04434_,3.32
_04730_,3.32
_04913_,3.32
_04922_,3.32
_04944_,3.32
_05008_,3.32
_05435_,3.32
_05533_,3.32
_05624_,3.32
_05694_,3.32
_05793_,3.32
_06704_,3.32
_06719_,3.32
_07414_,3.32
_08374_,3.32
_08617_,3.32
_08744_,3.32
_09889_,3.32
_13830_,3.32
_14483_,3.32
_14495_,3.32
_14580_,3.32
_15217_,3.32
_15224_,3.32
_23338_,3.32
_24632_,3.32
_24994_,3.32
_26683_,3.32
_26852_,3.32
_26877_,3.32
_27251_,3.32
_06122_,3.3
_06596_,3.3
_06981_,3.3
_08382_,3.3
_08568_,3.3
_10571_,3.3
_13922_,3.3
_14605_,3.3
_15417_,3.3
_15477_,3.3
_16035_,3.3
_20955_,3.3
_22755_,3.3
_27075_,3.3
genblk11\[2\].SCG_b.was_busy,3.3
net265,3.3
_03176_,3.295
_03623_,3.295
_24715_,3.295
_02486_,3.285
_23377_,3.28
_24454_,3.28
_12687_,3.26
_00108_,3.245
_00158_,3.245
_00254_,3.245
_00310_,3.245
_00392_,3.245
_00450_,3.245
_00459_,3.245
_00609_,3.245
_00724_,3.245
_00974_,3.245
_00990_,3.245
_01045_,3.245
_01153_,3.245
_01201_,3.245
_01209_,3.245
_01279_,3.245
_01334_,3.245
_01490_,3.245
_01567_,3.245
_01568_,3.245
_01621_,3.245
_01804_,3.245
_02165_,3.245
_02261_,3.245
_02533_,3.245
_02594_,3.245
_02635_,3.245
_02739_,3.245
_02741_,3.245
_02868_,3.245
_02873_,3.245
_02883_,3.245
_02984_,3.245
_03070_,3.245
_03198_,3.245
_03235_,3.245
_03571_,3.245
_03597_,3.245
_03639_,3.245
_03809_,3.245
_03885_,3.245
_03895_,3.245
_03910_,3.245
_03928_,3.245
_03942_,3.245
_03972_,3.245
_03993_,3.245
_04019_,3.245
_04021_,3.245
_04029_,3.245
_04044_,3.245
_04076_,3.245
_04099_,3.245
_04102_,3.245
_04196_,3.245
_04355_,3.245
_04394_,3.245
_04495_,3.245
_04522_,3.245
_04528_,3.245
_04591_,3.245
_04678_,3.245
_04708_,3.245
_04783_,3.245
_04885_,3.245
_04917_,3.245
_05043_,3.245
_05323_,3.245
_05385_,3.245
_05400_,3.245
_05421_,3.245
_05432_,3.245
_05510_,3.245
_05561_,3.245
_05589_,3.245
_05644_,3.245
_05659_,3.245
_05719_,3.245
_05732_,3.245
_05771_,3.245
_05850_,3.245
_05873_,3.245
_23425_,3.245
_03888_,3.235
_00006_,3.225
_00983_,3.225
_01040_,3.225
_01976_,3.225
_02555_,3.225
_02908_,3.225
_03132_,3.225
_03598_,3.225
_04177_,3.225
_05462_,3.225
_05048_,3.22
_05360_,3.22
_06634_,3.22
_07005_,3.22
_07933_,3.22
_08065_,3.22
_08595_,3.22
_09084_,3.22
_13376_,3.22
_13981_,3.22
_14113_,3.22
_14299_,3.22
_14431_,3.22
_14463_,3.22
_14517_,3.22
_14665_,3.22
_14846_,3.22
_14894_,3.22
_15360_,3.22
_15407_,3.22
_15621_,3.22
_15872_,3.22
_16064_,3.22
_16414_,3.22
_16923_,3.22
_17442_,3.22
_17746_,3.22
_17777_,3.22
_17922_,3.22
_17925_,3.22
_18324_,3.22
_18397_,3.22
_18666_,3.22
_19277_,3.22
_19898_,3.22
_20724_,3.22
_20754_,3.22
_21608_,3.22
_22783_,3.22
_22887_,3.22
_23432_,3.22
_23519_,3.22
_23638_,3.22
_23881_,3.22
_24462_,3.22
_24484_,3.22
_24499_,3.22
_24655_,3.22
_24756_,3.22
_24931_,3.22
_25302_,3.22
_26078_,3.22
_26647_,3.22
_00240_,3.215
_02067_,3.2
_06633_,3.2
_07488_,3.2
_09439_,3.2
_10937_,3.2
_11489_,3.2
_12949_,3.2
_14683_,3.2
_15053_,3.2
_15436_,3.2
_15457_,3.2
_16340_,3.2
_17225_,3.2
_17243_,3.2
_17515_,3.2
_17912_,3.2
_19342_,3.2
_19671_,3.2
_19729_,3.2
_19762_,3.2
_19961_,3.2
_20388_,3.2
_20511_,3.2
_21533_,3.2
_21748_,3.2
_24427_,3.2
genblk9\[3\].UART_b.txInst.data\[6\],3.2
_00078_,3.185
_00403_,3.18
_07578_,3.18
_12055_,3.18
_14208_,3.18
_16729_,3.18
_17368_,3.18
_18224_,3.18
_18668_,3.18
_19968_,3.18
_24490_,3.18
_25184_,3.18
_25974_,3.18
_00207_,3.175
_00286_,3.175
_01096_,3.175
_01402_,3.175
_02158_,3.175
_02237_,3.175
_02854_,3.175
_02866_,3.175
_02987_,3.175
_03057_,3.175
_03215_,3.175
_03269_,3.175
_03432_,3.175
_03594_,3.175
_03762_,3.175
_03815_,3.175
_03835_,3.175
_03930_,3.175
_04254_,3.175
_04653_,3.175
_05334_,3.175
_05399_,3.175
_05691_,3.175
_17081_,3.16
_17432_,3.155
_01049_,3.145
_01855_,3.145
_02627_,3.145
_02962_,3.145
_03390_,3.145
_03398_,3.145
_03457_,3.145
_03539_,3.145
_03596_,3.145
_04222_,3.145
_05446_,3.145
_18438_,3.14
_26362_,3.14
_03975_,3.135
_01457_,3.125
_01585_,3.125
_02595_,3.125
_02631_,3.125
_02643_,3.125
_02812_,3.125
_03615_,3.125
_03619_,3.125
_03906_,3.125
_03963_,3.125
_05125_,3.125
_05279_,3.125
_11044_,3.125
_18295_,3.125
_00816_,3.105
_05461_,3.105
_04939_,3.1
_06180_,3.1
_06698_,3.1
_06990_,3.1
_07111_,3.1
_07471_,3.1
_08321_,3.1
_08580_,3.1
_08681_,3.1
_09149_,3.1
_09210_,3.1
_09754_,3.1
_09869_,3.1
_09872_,3.1
_10225_,3.1
_10292_,3.1
_10352_,3.1
_10359_,3.1
_10380_,3.1
_10561_,3.1
_10681_,3.1
_10828_,3.1
_10849_,3.1
_10974_,3.1
_11022_,3.1
_11048_,3.1
_11080_,3.1
_11162_,3.1
_11166_,3.1
_11167_,3.1
_11291_,3.1
_11294_,3.1
_11307_,3.1
_11321_,3.1
_11323_,3.1
_11348_,3.1
_12069_,3.1
_12073_,3.1
_12082_,3.1
_12103_,3.1
_12503_,3.1
_12643_,3.1
_12669_,3.1
_13062_,3.1
_13073_,3.1
_13125_,3.1
_13271_,3.1
_13297_,3.1
_13992_,3.1
_14261_,3.1
_14333_,3.1
_14552_,3.1
_14557_,3.1
_15154_,3.1
_15405_,3.1
_15880_,3.1
_15940_,3.1
_16072_,3.1
_16271_,3.1
_16329_,3.1
_16397_,3.1
_16408_,3.1
_16780_,3.1
_16858_,3.1
_16894_,3.1
_17199_,3.1
_17299_,3.1
_17570_,3.1
_17669_,3.1
_17881_,3.1
_18075_,3.1
_18473_,3.1
_18513_,3.1
_18669_,3.1
_18744_,3.1
_18886_,3.1
_19252_,3.1
_19371_,3.1
_19981_,3.1
_19995_,3.1
_20003_,3.1
_20776_,3.1
_20952_,3.1
_20992_,3.1
_21026_,3.1
_21058_,3.1
_21725_,3.1
_22019_,3.1
_22078_,3.1
_22451_,3.1
_22734_,3.1
_22923_,3.1
_22994_,3.1
_23406_,3.1
_23567_,3.1
_23679_,3.1
_24405_,3.1
_24509_,3.1
_24542_,3.1
_24657_,3.1
_24725_,3.1
_24726_,3.1
_24737_,3.1
_24921_,3.1
_24962_,3.1
_24973_,3.1
_24987_,3.1
_25011_,3.1
_25434_,3.1
_25451_,3.1
_25497_,3.1
_25613_,3.1
_25653_,3.1
_25662_,3.1
_25673_,3.1
_25866_,3.1
_26036_,3.1
_26074_,3.1
_26623_,3.1
_26760_,3.1
_26903_,3.1
_27105_,3.1
_27204_,3.1
_04986_,3.08
_06203_,3.08
_06444_,3.08
_06692_,3.08
_06788_,3.08
_06796_,3.08
_07125_,3.08
_07274_,3.08
_07538_,3.08
_07620_,3.08
_07688_,3.08
_07896_,3.08
_08147_,3.08
_08156_,3.08
_08221_,3.08
_08565_,3.08
_08621_,3.08
_08660_,3.08
_08686_,3.08
_08689_,3.08
_08710_,3.08
_08870_,3.08
_09042_,3.08
_09046_,3.08
_09064_,3.08
_09130_,3.08
_09153_,3.08
_09195_,3.08
_09251_,3.08
_09302_,3.08
_09901_,3.08
_10150_,3.08
_10834_,3.08
_10960_,3.08
_10994_,3.08
_11072_,3.08
_11155_,3.08
_11187_,3.08
_11288_,3.08
_11338_,3.08
_11346_,3.08
_11404_,3.08
_11996_,3.08
_12126_,3.08
_12137_,3.08
_12162_,3.08
_12254_,3.08
_12383_,3.08
_12465_,3.08
_12608_,3.08
_12654_,3.08
_12675_,3.08
_12817_,3.08
_12831_,3.08
_12873_,3.08
_13221_,3.08
_13290_,3.08
_13359_,3.08
_13384_,3.08
_13646_,3.08
_13882_,3.08
_13976_,3.08
_14460_,3.08
_14664_,3.08
_14797_,3.08
_15050_,3.08
_15059_,3.08
_15101_,3.08
_15269_,3.08
_15283_,3.08
_15285_,3.08
_15397_,3.08
_15456_,3.08
_15490_,3.08
_15508_,3.08
_15575_,3.08
_16015_,3.08
_16139_,3.08
_16316_,3.08
_16419_,3.08
_16486_,3.08
_16503_,3.08
_16581_,3.08
_16605_,3.08
_16802_,3.08
_17103_,3.08
_17189_,3.08
_17255_,3.08
_17321_,3.08
_17799_,3.08
_17818_,3.08
_18195_,3.08
_18342_,3.08
_18411_,3.08
_18424_,3.08
_18611_,3.08
_18743_,3.08
_18794_,3.08
_18796_,3.08
_18895_,3.08
_18926_,3.08
_19169_,3.08
_19336_,3.08
_19426_,3.08
_19496_,3.08
_19614_,3.08
_19775_,3.08
_20180_,3.08
_20362_,3.08
_20459_,3.08
_20499_,3.08
_20568_,3.08
_20646_,3.08
_20696_,3.08
_20712_,3.08
_20721_,3.08
_20825_,3.08
_21050_,3.08
_21302_,3.08
_21447_,3.08
_22036_,3.08
_22038_,3.08
_22050_,3.08
_22620_,3.08
_22691_,3.08
_22780_,3.08
_22812_,3.08
_22817_,3.08
_22845_,3.08
_22884_,3.08
_23058_,3.08
_23333_,3.08
_23348_,3.08
_23578_,3.08
_23694_,3.08
_23794_,3.08
_23860_,3.08
_23975_,3.08
_24004_,3.08
_24351_,3.08
_24361_,3.08
_24455_,3.08
_24809_,3.08
_24995_,3.08
_25014_,3.08
_25048_,3.08
_25112_,3.08
_25240_,3.08
_25298_,3.08
_25318_,3.08
_25410_,3.08
_25534_,3.08
_25739_,3.08
_25835_,3.08
_25864_,3.08
_25889_,3.08
_25993_,3.08
_26095_,3.08
_26226_,3.08
_26296_,3.08
_26349_,3.08
_26385_,3.08
_26426_,3.08
_26578_,3.08
_26670_,3.08
_26836_,3.08
_26925_,3.08
_26973_,3.08
_27266_,3.08
net1954,3.08
_05047_,3.075
_00148_,3.065
_03578_,3.065
_04369_,3.065
_05302_,3.065
_05310_,3.065
_05897_,3.065
_18298_,3.065
_07380_,3.06
_07660_,3.06
_09051_,3.06
_13900_,3.06
_16730_,3.06
_18780_,3.06
_21668_,3.06
_23724_,3.06
_03364_,3.055
_05803_,3.055
_05819_,3.055
_21865_,3.05
_23599_,3.05
_00067_,3.045
_00196_,3.045
_00434_,3.045
_00572_,3.045
_00621_,3.045
_00657_,3.045
_00679_,3.045
_00733_,3.045
_00943_,3.045
_00954_,3.045
_01031_,3.045
_01260_,3.045
_01261_,3.045
_01268_,3.045
_01444_,3.045
_01511_,3.045
_01949_,3.045
_01951_,3.045
_02145_,3.045
_02177_,3.045
_02276_,3.045
_02290_,3.045
_02505_,3.045
_02652_,3.045
_02667_,3.045
_03018_,3.045
_03359_,3.045
_03503_,3.045
_03780_,3.045
_03929_,3.045
_03986_,3.045
_04039_,3.045
_04569_,3.045
_04812_,3.045
_04818_,3.045
_04958_,3.045
_04964_,3.045
_05120_,3.045
_05285_,3.045
_05295_,3.045
_05331_,3.045
_05380_,3.045
_05444_,3.045
_05661_,3.045
_05768_,3.045
_05774_,3.045
_05921_,3.045
_05066_,3.025
_14069_,3.01
_00112_,3.005
_00141_,3.005
_00312_,3.005
_00436_,3.005
_00848_,3.005
_00909_,3.005
_01448_,3.005
_01491_,3.005
_01503_,3.005
_01588_,3.005
_01787_,3.005
_01815_,3.005
_01863_,3.005
_01922_,3.005
_01931_,3.005
_02024_,3.005
_02052_,3.005
_02180_,3.005
_02188_,3.005
_02251_,3.005
_02559_,3.005
_02797_,3.005
_02819_,3.005
_02886_,3.005
_02918_,3.005
_02956_,3.005
_03277_,3.005
_03493_,3.005
_03533_,3.005
_03791_,3.005
_04054_,3.005
_04092_,3.005
_04101_,3.005
_04399_,3.005
_04554_,3.005
_04641_,3.005
_04707_,3.005
_04868_,3.005
_05234_,3.005
_05339_,3.005
_05390_,3.005
_05479_,3.005
_05483_,3.005
_05645_,3.005
_05769_,3.005
_05795_,3.005
_05796_,3.005
_05868_,3.005
_02747_,3
_02913_,3
_03290_,3
_03463_,3
_05030_,3
_02363_,2.995
_16008_,2.99
_00536_,2.98
_00553_,2.98
_00953_,2.98
_01248_,2.98
_01418_,2.98
_01487_,2.98
_01910_,2.98
_02181_,2.98
_02686_,2.98
_03346_,2.98
_03373_,2.98
_03672_,2.98
_03842_,2.98
_03904_,2.98
_04862_,2.98
_06519_,2.98
_07425_,2.98
_07622_,2.98
_07791_,2.98
_09121_,2.98
_09649_,2.98
_09726_,2.98
_09779_,2.98
_09825_,2.98
_09847_,2.98
_11504_,2.98
_11918_,2.98
_12899_,2.98
_13157_,2.98
_13741_,2.98
_13864_,2.98
_14010_,2.98
_14145_,2.98
_14612_,2.98
_14782_,2.98
_14873_,2.98
_15257_,2.98
_15276_,2.98
_15646_,2.98
_15905_,2.98
_16262_,2.98
_16431_,2.98
_18184_,2.98
_18456_,2.98
_20296_,2.98
_20730_,2.98
_20767_,2.98
_21973_,2.98
_24474_,2.98
_24574_,2.98
_25212_,2.98
_26126_,2.98
_26427_,2.98
_27069_,2.98
_27145_,2.98
_27209_,2.98
_27224_,2.98
net38,2.98
_03041_,2.975
_03083_,2.975
_03353_,2.975
P_REG_FILE.SD_CR_3\[16\],2.96
_06028_,2.96
_06178_,2.96
_06403_,2.96
_07409_,2.96
_07563_,2.96
_07881_,2.96
_08126_,2.96
_08319_,2.96
_08331_,2.96
_08351_,2.96
_08528_,2.96
_08532_,2.96
_08673_,2.96
_08738_,2.96
_09044_,2.96
_09281_,2.96
_09444_,2.96
_09723_,2.96
_09843_,2.96
_10343_,2.96
_10357_,2.96
_10391_,2.96
_10477_,2.96
_10504_,2.96
_10649_,2.96
_10986_,2.96
_11195_,2.96
_11925_,2.96
_12298_,2.96
_12300_,2.96
_12315_,2.96
_12391_,2.96
_12759_,2.96
_12802_,2.96
_12813_,2.96
_12818_,2.96
_12886_,2.96
_12910_,2.96
_13010_,2.96
_13438_,2.96
_13552_,2.96
_13672_,2.96
_13827_,2.96
_13993_,2.96
_14137_,2.96
_14212_,2.96
_14284_,2.96
_14317_,2.96
_14370_,2.96
_14554_,2.96
_14591_,2.96
_14839_,2.96
_14843_,2.96
_15183_,2.96
_15191_,2.96
_15197_,2.96
_15289_,2.96
_15502_,2.96
_15504_,2.96
_15641_,2.96
_15655_,2.96
_15813_,2.96
_15836_,2.96
_15923_,2.96
_16071_,2.96
_16255_,2.96
_16512_,2.96
_16513_,2.96
_16520_,2.96
_16530_,2.96
_16617_,2.96
_16647_,2.96
_16650_,2.96
_16764_,2.96
_17035_,2.96
_17234_,2.96
_17579_,2.96
_17611_,2.96
_18216_,2.96
_18499_,2.96
_18538_,2.96
_18555_,2.96
_18556_,2.96
_18789_,2.96
_18877_,2.96
_19461_,2.96
_19988_,2.96
_20340_,2.96
_20392_,2.96
_20400_,2.96
_20556_,2.96
_20607_,2.96
_20660_,2.96
_20667_,2.96
_20722_,2.96
_20832_,2.96
_20857_,2.96
_20892_,2.96
_20914_,2.96
_20928_,2.96
_21338_,2.96
_22067_,2.96
_22313_,2.96
_22323_,2.96
_22566_,2.96
_22712_,2.96
_22854_,2.96
_22906_,2.96
_23402_,2.96
_23740_,2.96
_23773_,2.96
_24223_,2.96
_24374_,2.96
_24521_,2.96
_24530_,2.96
_25205_,2.96
_25375_,2.96
_25466_,2.96
_25697_,2.96
_25727_,2.96
_25768_,2.96
_25821_,2.96
_25822_,2.96
_26004_,2.96
_26105_,2.96
_26130_,2.96
_26182_,2.96
_26307_,2.96
_26333_,2.96
_26345_,2.96
_26423_,2.96
_26425_,2.96
_26715_,2.96
_26845_,2.96
_26878_,2.96
_26963_,2.96
_27033_,2.96
_27043_,2.96
_27052_,2.96
_27173_,2.96
_27256_,2.96
_27299_,2.96
genblk11\[3\].SCG_b.phase_count\[1\],2.96
genblk13\[0\].QEM_b.count_wr_reg2,2.96
pin_mux.PIN_19.irqres_reg2,2.96
_00783_,2.955
_00835_,2.955
_01523_,2.955
_02545_,2.955
_02802_,2.955
_03167_,2.955
_03295_,2.955
_05408_,2.955
_00044_,2.945
_00213_,2.945
_00420_,2.945
_00432_,2.945
_00441_,2.945
_02058_,2.945
_02466_,2.945
_02471_,2.945
_02630_,2.945
_02784_,2.945
_02795_,2.945
_02859_,2.945
_02870_,2.945
_02874_,2.945
_02888_,2.945
_02915_,2.945
_02922_,2.945
_02947_,2.945
_02985_,2.945
_02989_,2.945
_03002_,2.945
_03078_,2.945
_03099_,2.945
_03133_,2.945
_03169_,2.945
_03242_,2.945
_03282_,2.945
_03455_,2.945
_03458_,2.945
_03462_,2.945
_03488_,2.945
_03542_,2.945
_03561_,2.945
_03611_,2.945
_03614_,2.945
_03618_,2.945
_03620_,2.945
_03669_,2.945
_03686_,2.945
_03694_,2.945
_03862_,2.945
_03875_,2.945
_03876_,2.945
_03881_,2.945
_03890_,2.945
_03937_,2.945
_03943_,2.945
_03950_,2.945
_03960_,2.945
_04014_,2.945
_05402_,2.945
_05406_,2.945
_05434_,2.945
_05437_,2.945
_05438_,2.945
_05454_,2.945
_05506_,2.945
_05509_,2.945
_05552_,2.945
_05553_,2.945
_05574_,2.945
_05586_,2.945
_05587_,2.945
_05598_,2.945
_05672_,2.945
_05677_,2.945
_05690_,2.945
_05692_,2.945
_05695_,2.945
_05790_,2.945
_05832_,2.945
_05836_,2.945
_05842_,2.945
_05864_,2.945
_06998_,2.94
_15595_,2.94
_05026_,2.935
_22499_,2.935
_00142_,2.925
_00865_,2.925
_02117_,2.925
_02911_,2.915
_03296_,2.915
_03318_,2.895
_00010_,2.885
_00564_,2.885
_00757_,2.885
_00851_,2.885
_01281_,2.885
_01375_,2.885
_01563_,2.885
_01906_,2.885
_02518_,2.885
_02534_,2.885
_02623_,2.885
_02761_,2.885
_02961_,2.885
_03138_,2.885
_03200_,2.885
_03236_,2.885
_03496_,2.885
_03663_,2.885
_03755_,2.885
_03834_,2.885
_03839_,2.885
_04007_,2.885
_04159_,2.885
_04299_,2.885
_05040_,2.885
_05447_,2.885
_17580_,2.87
_00052_,2.86
_00113_,2.86
_00129_,2.86
_00151_,2.86
_00320_,2.86
_00375_,2.86
_00471_,2.86
_00482_,2.86
_00602_,2.86
_00692_,2.86
_00805_,2.86
_00843_,2.86
_00846_,2.86
_00847_,2.86
_00870_,2.86
_00899_,2.86
_00979_,2.86
_00981_,2.86
_01137_,2.86
_01212_,2.86
_01252_,2.86
_01298_,2.86
_01325_,2.86
_01389_,2.86
_01603_,2.86
_01817_,2.86
_01844_,2.86
_01867_,2.86
_01891_,2.86
_01919_,2.86
_01945_,2.86
_02031_,2.86
_02086_,2.86
_02124_,2.86
_02161_,2.86
_02205_,2.86
_02208_,2.86
_02263_,2.86
_02292_,2.86
_02314_,2.86
_02615_,2.86
_02675_,2.86
_02685_,2.86
_03139_,2.86
_03351_,2.86
_03365_,2.86
_03428_,2.86
_03497_,2.86
_03517_,2.86
_03744_,2.86
_03749_,2.86
_04273_,2.86
_04344_,2.86
_04428_,2.86
_04520_,2.86
_04782_,2.86
_04947_,2.86
_04963_,2.86
_05350_,2.86
_05356_,2.86
_05378_,2.86
_05401_,2.86
_05488_,2.86
_05613_,2.86
_05702_,2.86
_05885_,2.86
_06809_,2.86
_07477_,2.86
_08438_,2.86
_09401_,2.86
_09500_,2.86
_12946_,2.86
_13604_,2.86
_14025_,2.86
_14121_,2.86
_14220_,2.86
_14253_,2.86
_14289_,2.86
_14821_,2.86
_14842_,2.86
_14860_,2.86
_16037_,2.86
_17470_,2.86
_18286_,2.86
_18598_,2.86
_20236_,2.86
_20322_,2.86
_20347_,2.86
_24981_,2.86
_26246_,2.86
_13871_,2.855
_09796_,2.84
_11612_,2.84
_11978_,2.84
_14452_,2.84
_14930_,2.84
_20895_,2.84
_25352_,2.84
genblk4\[0\].I2C_b.r2_wr_cr,2.84
_01087_,2.835
_01171_,2.835
_02645_,2.835
_03124_,2.835
_03246_,2.835
_04083_,2.835
_04179_,2.835
_05389_,2.835
_05568_,2.835
_05680_,2.835
_07565_,2.82
_25843_,2.82
_06148_,2.8
_19239_,2.8
_00014_,2.785
_00056_,2.785
_00203_,2.785
_00222_,2.785
_00232_,2.785
_00252_,2.785
_00651_,2.785
_00707_,2.785
_00761_,2.785
_00836_,2.785
_00903_,2.785
_00916_,2.785
_00961_,2.785
_01077_,2.785
_01078_,2.785
_01132_,2.785
_01336_,2.785
_01339_,2.785
_01429_,2.785
_01509_,2.785
_01569_,2.785
_01674_,2.785
_01900_,2.785
_02020_,2.785
_02072_,2.785
_02164_,2.785
_02253_,2.785
_02334_,2.785
_02451_,2.785
_02455_,2.785
_02480_,2.785
_02597_,2.785
_02790_,2.785
_02862_,2.785
_02963_,2.785
_02975_,2.785
_03061_,2.785
_03166_,2.785
_03272_,2.785
_03378_,2.785
_03552_,2.785
_03652_,2.785
_03848_,2.785
_04041_,2.785
_04108_,2.785
_04109_,2.785
_04158_,2.785
_04497_,2.785
_04715_,2.785
_04731_,2.785
_04733_,2.785
_04736_,2.785
_04744_,2.785
_04747_,2.785
_04967_,2.785
_05029_,2.785
_05227_,2.785
_05345_,2.785
_05365_,2.785
_05405_,2.785
_05514_,2.785
_05542_,2.785
_05545_,2.785
_05609_,2.785
_05648_,2.785
_05654_,2.785
_05670_,2.785
_05675_,2.785
_05678_,2.785
_05814_,2.785
_05845_,2.785
_05861_,2.785
_02850_,2.765
_03266_,2.765
_05459_,2.765
_06609_,2.76
_06671_,2.76
_08175_,2.76
_08546_,2.76
_08685_,2.76
_09034_,2.76
_09225_,2.76
_10266_,2.76
_11687_,2.76
_14148_,2.76
_14709_,2.76
_15779_,2.76
_15866_,2.76
_17071_,2.76
_17090_,2.76
_17205_,2.76
_17309_,2.76
_17840_,2.76
_17842_,2.76
_18064_,2.76
_18128_,2.76
_18287_,2.76
_20420_,2.76
_20766_,2.76
_20944_,2.76
_20960_,2.76
_21233_,2.76
_21494_,2.76
_22137_,2.76
_22226_,2.76
_22596_,2.76
_22738_,2.76
_23512_,2.76
_23543_,2.76
_23626_,2.76
_24436_,2.76
_24697_,2.76
_25400_,2.76
_25708_,2.76
_25861_,2.76
_27228_,2.76
net56,2.76
_07832_,2.74
_07967_,2.74
_09033_,2.74
_12993_,2.74
_13977_,2.74
_15383_,2.74
_15429_,2.74
_15642_,2.74
_16124_,2.74
_17135_,2.74
_17188_,2.74
_17459_,2.74
_17693_,2.74
_18297_,2.74
_18497_,2.74
_19675_,2.74
_20416_,2.74
_22649_,2.74
_23669_,2.74
_25794_,2.74
_27024_,2.74
_23440_,2.73
_07400_,2.72
_07584_,2.72
_08080_,2.72
_08974_,2.72
_09379_,2.72
_09509_,2.72
_12420_,2.72
_13862_,2.72
_21109_,2.72
_22795_,2.72
_24100_,2.72
_00155_,2.715
_00191_,2.715
_00234_,2.715
_00287_,2.715
_00381_,2.715
_00575_,2.715
_00578_,2.715
_00604_,2.715
_00668_,2.715
_01181_,2.715
_01237_,2.715
_01297_,2.715
_01312_,2.715
_01341_,2.715
_01441_,2.715
_01748_,2.715
_01901_,2.715
_01978_,2.715
_02201_,2.715
_02223_,2.715
_02232_,2.715
_02293_,2.715
_02763_,2.715
_02771_,2.715
_02924_,2.715
_03155_,2.715
_03267_,2.715
_03280_,2.715
_03451_,2.715
_03716_,2.715
_03761_,2.715
_03863_,2.715
_03970_,2.715
_04032_,2.715
_04072_,2.715
_04170_,2.715
_04172_,2.715
_04304_,2.715
_04594_,2.715
_04649_,2.715
_04729_,2.715
_05059_,2.715
_05346_,2.715
_05357_,2.715
_05376_,2.715
_05538_,2.715
_05591_,2.715
_05728_,2.715
_05890_,2.715
_18244_,2.715
_22624_,2.715
_15439_,2.69
_00664_,2.665
_01572_,2.665
_03173_,2.665
_03953_,2.665
_04307_,2.665
_24646_,2.65
_08537_,2.645
_07642_,2.64
_08169_,2.64
_08572_,2.64
_08684_,2.64
_09620_,2.64
_09698_,2.64
_09761_,2.64
_09795_,2.64
_12561_,2.64
_12878_,2.64
_13029_,2.64
_13181_,2.64
_13505_,2.64
_13590_,2.64
_13786_,2.64
_14091_,2.64
_15458_,2.64
_15649_,2.64
_16151_,2.64
_16353_,2.64
_16714_,2.64
_17180_,2.64
_17784_,2.64
_18039_,2.64
_18265_,2.64
_18280_,2.64
_18399_,2.64
_18414_,2.64
_18539_,2.64
_19265_,2.64
_19466_,2.64
_19641_,2.64
_19804_,2.64
_20363_,2.64
_20441_,2.64
_20735_,2.64
_20771_,2.64
_21418_,2.64
_22488_,2.64
_22683_,2.64
_22695_,2.64
_22786_,2.64
_22866_,2.64
_22898_,2.64
_23373_,2.64
_23573_,2.64
_24346_,2.64
_24461_,2.64
_24491_,2.64
_24522_,2.64
_24689_,2.64
_25023_,2.64
_25389_,2.64
_26033_,2.64
_26086_,2.64
_26312_,2.64
net40,2.64
_17204_,2.635
_11670_,2.625
_27236_,2.625
_00271_,2.62
_05257_,2.62
_05988_,2.62
_06058_,2.62
_06487_,2.62
_06715_,2.62
_07048_,2.62
_07575_,2.62
_07623_,2.62
_07659_,2.62
_07875_,2.62
_07961_,2.62
_08008_,2.62
_08068_,2.62
_08087_,2.62
_08142_,2.62
_08196_,2.62
_08259_,2.62
_08347_,2.62
_08361_,2.62
_08478_,2.62
_08559_,2.62
_08628_,2.62
_08711_,2.62
_08740_,2.62
_08797_,2.62
_08908_,2.62
_08960_,2.62
_09010_,2.62
_09031_,2.62
_09069_,2.62
_09078_,2.62
_09088_,2.62
_09234_,2.62
_09238_,2.62
_09278_,2.62
_09289_,2.62
_09842_,2.62
_10142_,2.62
_10249_,2.62
_10287_,2.62
_10361_,2.62
_10409_,2.62
_10642_,2.62
_10661_,2.62
_10716_,2.62
_10966_,2.62
_11154_,2.62
_11247_,2.62
_11335_,2.62
_11353_,2.62
_11409_,2.62
_11971_,2.62
_12193_,2.62
_12378_,2.62
_12484_,2.62
_12661_,2.62
_12753_,2.62
_12835_,2.62
_12902_,2.62
_13003_,2.62
_13012_,2.62
_13038_,2.62
_13309_,2.62
_13353_,2.62
_13357_,2.62
_13529_,2.62
_13567_,2.62
_13655_,2.62
_13769_,2.62
_13843_,2.62
_13845_,2.62
_13870_,2.62
_13892_,2.62
_13917_,2.62
_14130_,2.62
_14134_,2.62
_14480_,2.62
_14492_,2.62
_14819_,2.62
_14905_,2.62
_15066_,2.62
_15100_,2.62
_15199_,2.62
_15292_,2.62
_15299_,2.62
_15509_,2.62
_15678_,2.62
_15834_,2.62
_16118_,2.62
_16119_,2.62
_16402_,2.62
_16507_,2.62
_16629_,2.62
_16926_,2.62
_16944_,2.62
_16994_,2.62
_17156_,2.62
_17310_,2.62
_17378_,2.62
_17691_,2.62
_17740_,2.62
_17825_,2.62
_17879_,2.62
_18113_,2.62
_18143_,2.62
_18285_,2.62
_18309_,2.62
_18365_,2.62
_18368_,2.62
_18453_,2.62
_18548_,2.62
_18594_,2.62
_18605_,2.62
_18775_,2.62
_18779_,2.62
_19005_,2.62
_19154_,2.62
_19227_,2.62
_19229_,2.62
_19410_,2.62
_19453_,2.62
_19719_,2.62
_19830_,2.62
_19861_,2.62
_19950_,2.62
_20002_,2.62
_20382_,2.62
_20457_,2.62
_20701_,2.62
_20740_,2.62
_20828_,2.62
_20841_,2.62
_20953_,2.62
_21084_,2.62
_21157_,2.62
_21346_,2.62
_21472_,2.62
_21570_,2.62
_21618_,2.62
_21661_,2.62
_21799_,2.62
_21974_,2.62
_22123_,2.62
_22558_,2.62
_22775_,2.62
_22889_,2.62
_22942_,2.62
_22998_,2.62
_23153_,2.62
_23323_,2.62
_23579_,2.62
_23702_,2.62
_23933_,2.62
_23939_,2.62
_24109_,2.62
_24378_,2.62
_24475_,2.62
_24496_,2.62
_24559_,2.62
_24688_,2.62
_24775_,2.62
_24784_,2.62
_25004_,2.62
_25042_,2.62
_25139_,2.62
_25706_,2.62
_25725_,2.62
_25945_,2.62
_25946_,2.62
_26164_,2.62
_26264_,2.62
_26336_,2.62
_26629_,2.62
_26648_,2.62
_26737_,2.62
_26957_,2.62
_26960_,2.62
_26971_,2.62
_26988_,2.62
_27050_,2.62
_27178_,2.62
_27257_,2.62
_03759_,2.615
_00333_,2.605
_03188_,2.605
_03252_,2.605
_05327_,2.605
_05332_,2.605
_13631_,2.6
_15190_,2.6
_00859_,2.595
_02260_,2.595
_02837_,2.595
_03063_,2.595
_03504_,2.595
_03666_,2.595
_03859_,2.595
_05475_,2.595
_05590_,2.595
_05682_,2.595
_05718_,2.595
_08203_,2.59
_00210_,2.585
_00256_,2.585
_00415_,2.585
_00517_,2.585
_00764_,2.585
_00906_,2.585
_00936_,2.585
_00955_,2.585
_00967_,2.585
_00984_,2.585
_01213_,2.585
_01225_,2.585
_01243_,2.585
_01320_,2.585
_01425_,2.585
_01427_,2.585
_01483_,2.585
_01527_,2.585
_01793_,2.585
_01885_,2.585
_01994_,2.585
_02032_,2.585
_02041_,2.585
_02178_,2.585
_02186_,2.585
_02230_,2.585
_02270_,2.585
_02682_,2.585
_02746_,2.585
_03058_,2.585
_03326_,2.585
_03527_,2.585
_03588_,2.585
_03973_,2.585
_04094_,2.585
_04481_,2.585
_04482_,2.585
_04631_,2.585
_04750_,2.585
_04808_,2.585
_04932_,2.585
_04948_,2.585
_04959_,2.585
_05004_,2.585
_05130_,2.585
_05260_,2.585
_05582_,2.585
_05597_,2.585
_05635_,2.585
_05828_,2.585
genblk11\[1\].SCG_b.wr_start,2.585
_20507_,2.58
genblk9\[1\].UART_b.wr_cr,2.555
_00131_,2.545
_00145_,2.545
_00149_,2.545
_00156_,2.545
_00237_,2.545
_00247_,2.545
_00259_,2.545
_00272_,2.545
_00291_,2.545
_00330_,2.545
_00414_,2.545
_00435_,2.545
_00445_,2.545
_00534_,2.545
_00796_,2.545
_00862_,2.545
_00923_,2.545
_00973_,2.545
_00980_,2.545
_01019_,2.545
_01021_,2.545
_01148_,2.545
_01168_,2.545
_01199_,2.545
_01219_,2.545
_01262_,2.545
_01399_,2.545
_01505_,2.545
_01526_,2.545
_01589_,2.545
_01832_,2.545
_01918_,2.545
_01947_,2.545
_02000_,2.545
_02029_,2.545
_02184_,2.545
_02195_,2.545
_02287_,2.545
_02345_,2.545
_02549_,2.545
_02791_,2.545
_02793_,2.545
_02801_,2.545
_02892_,2.545
_02973_,2.545
_02974_,2.545
_03047_,2.545
_03249_,2.545
_03343_,2.545
_03349_,2.545
_03570_,2.545
_03689_,2.545
_03779_,2.545
_03812_,2.545
_03905_,2.545
_03938_,2.545
_04004_,2.545
_04025_,2.545
_04034_,2.545
_04280_,2.545
_04292_,2.545
_04308_,2.545
_04529_,2.545
_04638_,2.545
_04642_,2.545
_04645_,2.545
_04658_,2.545
_04671_,2.545
_04784_,2.545
_04952_,2.545
_05021_,2.545
_05092_,2.545
_05264_,2.545
_05364_,2.545
_05394_,2.545
_05460_,2.545
_05535_,2.545
_05544_,2.545
_05610_,2.545
_05632_,2.545
_05653_,2.545
_05701_,2.545
_05739_,2.545
_05838_,2.545
_03258_,2.54
_03420_,2.54
_05896_,2.54
_20799_,2.54
_15409_,2.53
_23891_,2.525
P_REG_FILE.QEM_I_CNT_3\[2\],2.52
_00001_,2.52
_00690_,2.52
_00812_,2.52
_01044_,2.52
_01241_,2.52
_01371_,2.52
_01887_,2.52
_02132_,2.52
_02258_,2.52
_03046_,2.52
_03437_,2.52
_03667_,2.52
_07344_,2.52
_07491_,2.52
_08079_,2.52
_08083_,2.52
_08958_,2.52
_09459_,2.52
_11885_,2.52
_13258_,2.52
_13782_,2.52
_14143_,2.52
_14147_,2.52
_14790_,2.52
_15280_,2.52
_15282_,2.52
_15302_,2.52
_15660_,2.52
_15708_,2.52
_15968_,2.52
_16083_,2.52
_16136_,2.52
_16218_,2.52
_16721_,2.52
_18465_,2.52
_18615_,2.52
_20794_,2.52
_20945_,2.52
_20961_,2.52
_22656_,2.52
_23408_,2.52
_23948_,2.52
_24394_,2.52
_24843_,2.52
_24850_,2.52
_24925_,2.52
_24980_,2.52
_25114_,2.52
_25202_,2.52
_25362_,2.52
_25680_,2.52
_26326_,2.52
_26436_,2.52
_26734_,2.52
_26738_,2.52
_27035_,2.52
genblk7\[1\].TIMER_b.mtimecmp\[2\],2.52
_19788_,2.505
_07334_,2.5
_07654_,2.5
_07715_,2.5
_07741_,2.5
_08383_,2.5
_08457_,2.5
_08535_,2.5
_08554_,2.5
_08590_,2.5
_08613_,2.5
_08955_,2.5
_08959_,2.5
_08969_,2.5
_09017_,2.5
_09071_,2.5
_09101_,2.5
_09192_,2.5
_09338_,2.5
_09497_,2.5
_09737_,2.5
_09778_,2.5
_09822_,2.5
_09917_,2.5
_10022_,2.5
_10085_,2.5
_10089_,2.5
_10182_,2.5
_10317_,2.5
_10398_,2.5
_10568_,2.5
_10689_,2.5
_10691_,2.5
_10948_,2.5
_11081_,2.5
_11112_,2.5
_11160_,2.5
_11183_,2.5
_11399_,2.5
_11537_,2.5
_11635_,2.5
_11876_,2.5
_11904_,2.5
_12080_,2.5
_12234_,2.5
_12252_,2.5
_12253_,2.5
_12463_,2.5
_12579_,2.5
_12658_,2.5
_12697_,2.5
_12773_,2.5
_12778_,2.5
_13045_,2.5
_13046_,2.5
_13085_,2.5
_13141_,2.5
_13228_,2.5
_13255_,2.5
_13265_,2.5
_13306_,2.5
_13315_,2.5
_13417_,2.5
_13442_,2.5
_13569_,2.5
_13721_,2.5
_13772_,2.5
_13850_,2.5
_14048_,2.5
_14059_,2.5
_14417_,2.5
_14484_,2.5
_14486_,2.5
_14704_,2.5
_14710_,2.5
_14971_,2.5
_15013_,2.5
_15264_,2.5
_15270_,2.5
_15377_,2.5
_15426_,2.5
_15511_,2.5
_15680_,2.5
_15904_,2.5
_15925_,2.5
_16101_,2.5
_16104_,2.5
_16126_,2.5
_16265_,2.5
_16301_,2.5
_16325_,2.5
_16469_,2.5
_16689_,2.5
_16842_,2.5
_16929_,2.5
_17129_,2.5
_17507_,2.5
_17967_,2.5
_18362_,2.5
_18421_,2.5
_18492_,2.5
_18571_,2.5
_18642_,2.5
_18656_,2.5
_18742_,2.5
_19640_,2.5
_19658_,2.5
_19820_,2.5
_19931_,2.5
_20119_,2.5
_20665_,2.5
_20786_,2.5
_21308_,2.5
_21391_,2.5
_21550_,2.5
_21719_,2.5
_21892_,2.5
_22254_,2.5
_22320_,2.5
_22364_,2.5
_22424_,2.5
_22440_,2.5
_22509_,2.5
_22530_,2.5
_22582_,2.5
_22797_,2.5
_22840_,2.5
_22862_,2.5
_22977_,2.5
_23141_,2.5
_23536_,2.5
_23631_,2.5
_23664_,2.5
_23705_,2.5
_23718_,2.5
_24068_,2.5
_24071_,2.5
_24162_,2.5
_24397_,2.5
_24584_,2.5
_24799_,2.5
_24841_,2.5
_24869_,2.5
_24892_,2.5
_24972_,2.5
_24978_,2.5
_25037_,2.5
_25120_,2.5
_25127_,2.5
_25131_,2.5
_25137_,2.5
_25174_,2.5
_25419_,2.5
_25435_,2.5
_25575_,2.5
_25619_,2.5
_25730_,2.5
_25740_,2.5
_25809_,2.5
_25968_,2.5
_26007_,2.5
_26144_,2.5
_26337_,2.5
_26379_,2.5
_26489_,2.5
_26505_,2.5
_26775_,2.5
_26850_,2.5
_26915_,2.5
_26953_,2.5
_27239_,2.5
genblk11\[1\].SCG_b.state\[2\],2.5
genblk9\[3\].UART_b.generatorInst.rxCounter\[8\],2.5
_01403_,2.495
_04385_,2.495
_00192_,2.485
_03732_,2.485
_05497_,2.485
_24677_,2.48
_01578_,2.465
_25542_,2.46
_00268_,2.425
_00576_,2.425
_01977_,2.425
_05306_,2.425
_05876_,2.425
net2022,2.425
_08167_,2.4
_08460_,2.4
_08551_,2.4
_13629_,2.4
_13869_,2.4
_14076_,2.4
_14281_,2.4
_14513_,2.4
_14648_,2.4
_15033_,2.4
_15231_,2.4
_15423_,2.4
_17142_,2.4
_21380_,2.4
_21612_,2.4
_21793_,2.4
_22665_,2.4
_23353_,2.4
_23518_,2.4
_24155_,2.4
_24414_,2.4
_24464_,2.4
_24645_,2.4
_24867_,2.4
_26046_,2.4
_26052_,2.4
_26158_,2.4
genblk13\[2\].QEM_b.thresh_wr_reg2,2.4
genblk9\[1\].UART_b.wr_max_rate_rx_r2,2.4
_15385_,2.39
_22446_,2.39
_13836_,2.38
_13910_,2.38
_14276_,2.38
_18440_,2.38
_24884_,2.38
_27274_,2.38
_00377_,2.375
_00402_,2.375
_00497_,2.375
_00868_,2.375
_00991_,2.375
_01003_,2.375
_01189_,2.375
_01204_,2.375
_01242_,2.375
_01465_,2.375
_01477_,2.375
_01583_,2.375
_01591_,2.375
_01639_,2.375
_01740_,2.375
_01854_,2.375
_02066_,2.375
_02240_,2.375
_02245_,2.375
_02246_,2.375
_02305_,2.375
_02465_,2.375
_02493_,2.375
_02618_,2.375
_02646_,2.375
_02688_,2.375
_02890_,2.375
_02940_,2.375
_02953_,2.375
_03032_,2.375
_03177_,2.375
_03329_,2.375
_03337_,2.375
_03345_,2.375
_03399_,2.375
_03446_,2.375
_03529_,2.375
_03612_,2.375
_04038_,2.375
_04228_,2.375
_04484_,2.375
_04728_,2.375
_05352_,2.375
_05358_,2.375
_05491_,2.375
_05671_,2.375
_19221_,2.375
_20990_,2.375
_05342_,2.34
_00100_,2.325
_00144_,2.325
_00159_,2.325
_00197_,2.325
_00246_,2.325
_00444_,2.325
_00485_,2.325
_00511_,2.325
_00560_,2.325
_00573_,2.325
_00607_,2.325
_00639_,2.325
_00672_,2.325
_00813_,2.325
_00818_,2.325
_00852_,2.325
_00877_,2.325
_00913_,2.325
_00975_,2.325
_01063_,2.325
_01068_,2.325
_01093_,2.325
_01097_,2.325
_01098_,2.325
_01343_,2.325
_01363_,2.325
_01472_,2.325
_01479_,2.325
_01508_,2.325
_01537_,2.325
_01541_,2.325
_01548_,2.325
_01592_,2.325
_01879_,2.325
_02028_,2.325
_02030_,2.325
_02059_,2.325
_02101_,2.325
_02109_,2.325
_02119_,2.325
_02120_,2.325
_02133_,2.325
_02193_,2.325
_02254_,2.325
_02331_,2.325
_02489_,2.325
_02571_,2.325
_02576_,2.325
_02577_,2.325
_02614_,2.325
_02662_,2.325
_02740_,2.325
_02853_,2.325
_02910_,2.325
_02994_,2.325
_02998_,2.325
_03009_,2.325
_03043_,2.325
_03049_,2.325
_03151_,2.325
_03175_,2.325
_03421_,2.325
_03545_,2.325
_03646_,2.325
_03737_,2.325
_03811_,2.325
_03828_,2.325
_03896_,2.325
_03898_,2.325
_04005_,2.325
_04073_,2.325
_04086_,2.325
_04135_,2.325
_04316_,2.325
_04362_,2.325
_04427_,2.325
_04435_,2.325
_04477_,2.325
_04523_,2.325
_04713_,2.325
_04722_,2.325
_04725_,2.325
_04813_,2.325
_04816_,2.325
_04957_,2.325
_05064_,2.325
_05206_,2.325
_05391_,2.325
_05417_,2.325
_05423_,2.325
_05425_,2.325
_05474_,2.325
_05518_,2.325
_05524_,2.325
_05526_,2.325
_05551_,2.325
_05563_,2.325
_05593_,2.325
_05612_,2.325
_05638_,2.325
_05647_,2.325
_05665_,2.325
_05673_,2.325
_05688_,2.325
_05779_,2.325
_05780_,2.325
_05782_,2.325
_05818_,2.325
_05839_,2.325
_00267_,2.3
_07505_,2.3
_11513_,2.3
_12619_,2.3
_13636_,2.3
_13730_,2.3
_13995_,2.3
_14204_,2.3
_14716_,2.3
_14840_,2.3
_15726_,2.3
_16389_,2.3
_17572_,2.3
_17642_,2.3
_18240_,2.3
_18338_,2.3
_19551_,2.3
_19859_,2.3
_19962_,2.3
_20621_,2.3
_20684_,2.3
_20851_,2.3
_21560_,2.3
_21702_,2.3
_22168_,2.3
_23656_,2.3
_24062_,2.3
_24453_,2.3
_24746_,2.3
_24903_,2.3
_25015_,2.3
_25340_,2.3
_25530_,2.3
_25903_,2.3
_25960_,2.3
_26940_,2.3
_06661_,2.28
_08394_,2.28
_09657_,2.28
_09710_,2.28
_09722_,2.28
_09797_,2.28
_13103_,2.28
_14095_,2.28
_14323_,2.28
_14441_,2.28
_15032_,2.28
_15755_,2.28
_16251_,2.28
_16448_,2.28
_17279_,2.28
_17991_,2.28
_18437_,2.28
_21625_,2.28
_21715_,2.28
_22297_,2.28
_22652_,2.28
_22867_,2.28
_24568_,2.28
_24856_,2.28
_25748_,2.28
_01571_,2.275
_14922_,2.27
_22430_,2.27
_00178_,2.255
_00182_,2.255
_00483_,2.255
_00858_,2.255
_00938_,2.255
_00965_,2.255
_01790_,2.255
_01886_,2.255
_02608_,2.255
_02809_,2.255
_02885_,2.255
_02902_,2.255
_02943_,2.255
_03237_,2.255
_03271_,2.255
_03303_,2.255
_03405_,2.255
_03434_,2.255
_03540_,2.255
_03574_,2.255
_03587_,2.255
_03745_,2.255
_03798_,2.255
_03936_,2.255
_04043_,2.255
_04047_,2.255
_04070_,2.255
_04619_,2.255
_04648_,2.255
_04711_,2.255
_05036_,2.255
_05253_,2.255
_05467_,2.255
_05579_,2.255
_05817_,2.255
_05863_,2.255
_22489_,2.255
_01172_,2.205
_04066_,2.205
_06790_,2.18
_07312_,2.18
_07419_,2.18
_08202_,2.18
_09413_,2.18
_09484_,2.18
_12552_,2.18
_12671_,2.18
_12719_,2.18
_12969_,2.18
_12971_,2.18
_13142_,2.18
_13148_,2.18
_13468_,2.18
_13817_,2.18
_13879_,2.18
_13928_,2.18
_14474_,2.18
_14999_,2.18
_15054_,2.18
_15117_,2.18
_15364_,2.18
_15613_,2.18
_16672_,2.18
_16762_,2.18
_17588_,2.18
_18500_,2.18
_18504_,2.18
_18554_,2.18
_18695_,2.18
_19240_,2.18
_20530_,2.18
_20555_,2.18
_20570_,2.18
_20666_,2.18
_20772_,2.18
_20782_,2.18
_20860_,2.18
_20911_,2.18
_21403_,2.18
_22526_,2.18
_22666_,2.18
_22684_,2.18
_22857_,2.18
_22950_,2.18
_23339_,2.18
_24349_,2.18
_24467_,2.18
_24685_,2.18
_24706_,2.18
_24712_,2.18
_24716_,2.18
_25248_,2.18
_25690_,2.18
_25882_,2.18
_26397_,2.18
_26454_,2.18
_26709_,2.18
net55,2.18
_24038_,2.165
_00188_,2.16
_00212_,2.16
_05626_,2.16
_06092_,2.16
_06288_,2.16
_06480_,2.16
_06767_,2.16
_06945_,2.16
_07056_,2.16
_07074_,2.16
_07570_,2.16
_07661_,2.16
_07821_,2.16
_07904_,2.16
_07934_,2.16
_08127_,2.16
_08369_,2.16
_08440_,2.16
_08505_,2.16
_08517_,2.16
_08696_,2.16
_08846_,2.16
_09244_,2.16
_09510_,2.16
_09961_,2.16
_09979_,2.16
_10163_,2.16
_10281_,2.16
_10337_,2.16
_10366_,2.16
_10425_,2.16
_10468_,2.16
_10562_,2.16
_10583_,2.16
_10711_,2.16
_10744_,2.16
_10931_,2.16
_10940_,2.16
_10997_,2.16
_11106_,2.16
_11108_,2.16
_11296_,2.16
_11795_,2.16
_11873_,2.16
_11965_,2.16
_12001_,2.16
_12114_,2.16
_12278_,2.16
_12349_,2.16
_12438_,2.16
_12499_,2.16
_12504_,2.16
_12777_,2.16
_12885_,2.16
_13033_,2.16
_13064_,2.16
_13084_,2.16
_13089_,2.16
_13179_,2.16
_13182_,2.16
_13361_,2.16
_13363_,2.16
_13440_,2.16
_13501_,2.16
_13557_,2.16
_13776_,2.16
_13958_,2.16
_13965_,2.16
_14060_,2.16
_14110_,2.16
_14142_,2.16
_14232_,2.16
_14338_,2.16
_14387_,2.16
_14502_,2.16
_14514_,2.16
_14670_,2.16
_14719_,2.16
_15515_,2.16
_15634_,2.16
_15667_,2.16
_15670_,2.16
_15704_,2.16
_15841_,2.16
_15857_,2.16
_15898_,2.16
_16061_,2.16
_16093_,2.16
_16318_,2.16
_16327_,2.16
_16559_,2.16
_16561_,2.16
_16618_,2.16
_16742_,2.16
_16763_,2.16
_16790_,2.16
_17059_,2.16
_17179_,2.16
_17215_,2.16
_17358_,2.16
_17423_,2.16
_17436_,2.16
_17629_,2.16
_17653_,2.16
_17787_,2.16
_17858_,2.16
_18035_,2.16
_18202_,2.16
_18278_,2.16
_18359_,2.16
_18463_,2.16
_18580_,2.16
_18813_,2.16
_19172_,2.16
_19699_,2.16
_19738_,2.16
_19789_,2.16
_19912_,2.16
_20218_,2.16
_20623_,2.16
_20716_,2.16
_20736_,2.16
_20817_,2.16
_20941_,2.16
_20994_,2.16
_21325_,2.16
_21491_,2.16
_21630_,2.16
_21699_,2.16
_21723_,2.16
_21939_,2.16
_21975_,2.16
_22134_,2.16
_22312_,2.16
_22435_,2.16
_22470_,2.16
_22474_,2.16
_22645_,2.16
_22686_,2.16
_22697_,2.16
_22785_,2.16
_22842_,2.16
_22926_,2.16
_23334_,2.16
_23416_,2.16
_23418_,2.16
_23564_,2.16
_23630_,2.16
_23854_,2.16
_23907_,2.16
_23984_,2.16
_24481_,2.16
_24483_,2.16
_24538_,2.16
_24705_,2.16
_24729_,2.16
_24736_,2.16
_24999_,2.16
_25050_,2.16
_25071_,2.16
_25140_,2.16
_25141_,2.16
_25225_,2.16
_25269_,2.16
_25272_,2.16
_25283_,2.16
_25335_,2.16
_25424_,2.16
_25441_,2.16
_25644_,2.16
_25651_,2.16
_25729_,2.16
_25811_,2.16
_25826_,2.16
_25912_,2.16
_25931_,2.16
_26047_,2.16
_26354_,2.16
_26392_,2.16
_26420_,2.16
_26466_,2.16
_26698_,2.16
_26842_,2.16
_26856_,2.16
_26887_,2.16
_26890_,2.16
_26891_,2.16
_26954_,2.16
_27132_,2.16
net2018,2.16
_02861_,2.155
_16437_,2.15
_00166_,2.145
_00205_,2.145
_00281_,2.145
_00318_,2.145
_02563_,2.145
_03283_,2.145
_03388_,2.145
_03490_,2.145
_03926_,2.145
_04719_,2.145
_05246_,2.145
_05284_,2.145
_05335_,2.145
_05757_,2.145
net2038,2.145
_05476_,2.14
_00019_,2.125
_00208_,2.125
_00336_,2.125
_00446_,2.125
_00503_,2.125
_00507_,2.125
_00597_,2.125
_00613_,2.125
_00755_,2.125
_00770_,2.125
_00782_,2.125
_00800_,2.125
_00845_,2.125
_00850_,2.125
_00888_,2.125
_00929_,2.125
_01026_,2.125
_01057_,2.125
_01196_,2.125
_01229_,2.125
_01346_,2.125
_01348_,2.125
_01370_,2.125
_01439_,2.125
_01475_,2.125
_01846_,2.125
_01948_,2.125
_01961_,2.125
_01998_,2.125
_02087_,2.125
_02091_,2.125
_02118_,2.125
_02209_,2.125
_02307_,2.125
_02519_,2.125
_02556_,2.125
_02663_,2.125
_02818_,2.125
_02833_,2.125
_02894_,2.125
_03187_,2.125
_03350_,2.125
_03520_,2.125
_03562_,2.125
_03585_,2.125
_03879_,2.125
_04077_,2.125
_04193_,2.125
_04436_,2.125
_04632_,2.125
_04651_,2.125
_04748_,2.125
_04771_,2.125
_04842_,2.125
_04867_,2.125
_04882_,2.125
_05023_,2.125
_05128_,2.125
_05209_,2.125
_05262_,2.125
_05547_,2.125
_05639_,2.125
_00239_,2.085
_00319_,2.085
_00342_,2.085
_00404_,2.085
_00579_,2.085
_00710_,2.085
_00728_,2.085
_01151_,2.085
_01162_,2.085
_01220_,2.085
_01321_,2.085
_01544_,2.085
_01622_,2.085
_01780_,2.085
_01940_,2.085
_02061_,2.085
_02084_,2.085
_02214_,2.085
_02233_,2.085
_02336_,2.085
_02367_,2.085
_02467_,2.085
_02507_,2.085
_02642_,2.085
_02727_,2.085
_02813_,2.085
_02889_,2.085
_02936_,2.085
_03256_,2.085
_03291_,2.085
_03347_,2.085
_03366_,2.085
_03369_,2.085
_03433_,2.085
_03872_,2.085
_03883_,2.085
_03907_,2.085
_04106_,2.085
_04283_,2.085
_04310_,2.085
_04768_,2.085
_05083_,2.085
_05113_,2.085
_05229_,2.085
_05280_,2.085
_05308_,2.085
_05403_,2.085
_05464_,2.085
_05481_,2.085
_05536_,2.085
_05698_,2.085
_05787_,2.085
_05901_,2.085
_05499_,2.08
_05618_,2.08
_05892_,2.08
_25914_,2.07
_05993_,2.06
_06032_,2.06
_06408_,2.06
_06907_,2.06
_07429_,2.06
_07797_,2.06
_07937_,2.06
_08190_,2.06
_09062_,2.06
_09300_,2.06
_11394_,2.06
_11836_,2.06
_13094_,2.06
_13126_,2.06
_13504_,2.06
_13847_,2.06
_13874_,2.06
_14002_,2.06
_14581_,2.06
_14771_,2.06
_14810_,2.06
_14885_,2.06
_15007_,2.06
_15064_,2.06
_15300_,2.06
_15331_,2.06
_15379_,2.06
_15468_,2.06
_15608_,2.06
_15653_,2.06
_16033_,2.06
_16094_,2.06
_16303_,2.06
_16481_,2.06
_16483_,2.06
_16719_,2.06
_18316_,2.06
_18335_,2.06
_19271_,2.06
_19886_,2.06
_20819_,2.06
_20958_,2.06
_24887_,2.06
_24917_,2.06
_25719_,2.06
_26273_,2.06
_26431_,2.06
_26440_,2.06
_26865_,2.06
_27053_,2.06
_27056_,2.06
_27060_,2.06
P_REG_FILE.GPIO_MOD_7\[1\],2.04
_06547_,2.04
_07213_,2.04
_07801_,2.04
_07890_,2.04
_08210_,2.04
_08256_,2.04
_08965_,2.04
_09037_,2.04
_09684_,2.04
_10168_,2.04
_10768_,2.04
_11083_,2.04
_11084_,2.04
_12223_,2.04
_12443_,2.04
_12731_,2.04
_12790_,2.04
_13652_,2.04
_14195_,2.04
_14447_,2.04
_14602_,2.04
_14692_,2.04
_14706_,2.04
_14714_,2.04
_15057_,2.04
_15273_,2.04
_15313_,2.04
_15553_,2.04
_15689_,2.04
_15886_,2.04
_16299_,2.04
_16499_,2.04
_16510_,2.04
_16849_,2.04
_16941_,2.04
_17567_,2.04
_18409_,2.04
_18552_,2.04
_19268_,2.04
_19407_,2.04
_19713_,2.04
_20369_,2.04
_20702_,2.04
_20840_,2.04
_20880_,2.04
_21295_,2.04
_21331_,2.04
_21405_,2.04
_21452_,2.04
_21575_,2.04
_21588_,2.04
_21914_,2.04
_22060_,2.04
_22129_,2.04
_22145_,2.04
_22710_,2.04
_22715_,2.04
_23241_,2.04
_23905_,2.04
_23959_,2.04
_24418_,2.04
_24851_,2.04
_24942_,2.04
_25002_,2.04
_25363_,2.04
_25722_,2.04
_25833_,2.04
_26200_,2.04
_26338_,2.04
_26622_,2.04
_26858_,2.04
_26975_,2.04
_27144_,2.04
_27192_,2.04
_27313_,2.04
genblk11\[0\].SCG_b.phase_count\[1\],2.04
genblk2\[0\].SPI_b.SPI_Master_Inst.r_data_length\[0\],2.04
_01258_,2.035
_03300_,2.035
_04677_,2.035
_05355_,2.035
_00016_,2.025
_03900_,2.025
_05482_,2.025
_05489_,2.025
_05493_,2.025
_16201_,1.95
_09543_,1.94
_11585_,1.94
_13952_,1.94
_14007_,1.94
_14583_,1.94
_14792_,1.94
_14848_,1.94
_17502_,1.94
_18234_,1.94
_18783_,1.94
_19986_,1.94
_20525_,1.94
_20738_,1.94
_21870_,1.94
_22157_,1.94
_22728_,1.94
genblk9\[2\].UART_b.wr_max_rate_rx_r2,1.94
_01791_,1.915
_02692_,1.915
_03370_,1.915
_03602_,1.915
_03752_,1.915
_03995_,1.915
_05398_,1.915
_27122_,1.915
_15624_,1.91
_00111_,1.865
_00218_,1.865
_00233_,1.865
_00303_,1.865
_00315_,1.865
_00321_,1.865
_00425_,1.865
_00438_,1.865
_00515_,1.865
_00565_,1.865
_00610_,1.865
_00628_,1.865
_00634_,1.865
_00703_,1.865
_00758_,1.865
_00763_,1.865
_00767_,1.865
_00828_,1.865
_00869_,1.865
_00873_,1.865
_00915_,1.865
_00959_,1.865
_00969_,1.865
_01069_,1.865
_01071_,1.865
_01146_,1.865
_01152_,1.865
_01163_,1.865
_01215_,1.865
_01245_,1.865
_01278_,1.865
_01288_,1.865
_01311_,1.865
_01322_,1.865
_01350_,1.865
_01376_,1.865
_01415_,1.865
_01474_,1.865
_01480_,1.865
_01481_,1.865
_01500_,1.865
_01507_,1.865
_01531_,1.865
_01536_,1.865
_01550_,1.865
_01555_,1.865
_01559_,1.865
_01723_,1.865
_01731_,1.865
_01814_,1.865
_01882_,1.865
_01888_,1.865
_01911_,1.865
_01921_,1.865
_01930_,1.865
_02102_,1.865
_02149_,1.865
_02235_,1.865
_02259_,1.865
_02273_,1.865
_02297_,1.865
_02308_,1.865
_02479_,1.865
_02626_,1.865
_02697_,1.865
_02711_,1.865
_02798_,1.865
_02895_,1.865
_02935_,1.865
_02951_,1.865
_02977_,1.865
_03003_,1.865
_03086_,1.865
_03097_,1.865
_03121_,1.865
_03134_,1.865
_03148_,1.865
_03372_,1.865
_03379_,1.865
_03416_,1.865
_03443_,1.865
_03538_,1.865
_03550_,1.865
_03684_,1.865
_03699_,1.865
_03708_,1.865
_03781_,1.865
_03799_,1.865
_03853_,1.865
_03908_,1.865
_03914_,1.865
_03944_,1.865
_03989_,1.865
_04017_,1.865
_04068_,1.865
_04071_,1.865
_04110_,1.865
_04149_,1.865
_04157_,1.865
_04227_,1.865
_04426_,1.865
_04527_,1.865
_04573_,1.865
_04749_,1.865
_04755_,1.865
_04792_,1.865
_04814_,1.865
_04988_,1.865
_05050_,1.865
_05232_,1.865
_05240_,1.865
_05396_,1.865
_05520_,1.865
_05559_,1.865
_05685_,1.865
_05703_,1.865
_05788_,1.865
_05804_,1.865
_05815_,1.865
_05840_,1.865
_05871_,1.865
_05900_,1.865
_05918_,1.865
_21444_,1.865
_21730_,1.86
_07378_,1.84
_08154_,1.84
_08472_,1.84
_08949_,1.84
_09083_,1.84
_12856_,1.84
_13809_,1.84
_14079_,1.84
_15606_,1.84
_15629_,1.84
_17098_,1.84
_17216_,1.84
_17797_,1.84
_17930_,1.84
_18238_,1.84
_18787_,1.84
_20280_,1.84
_20951_,1.84
_21824_,1.84
_22350_,1.84
_22464_,1.84
_22563_,1.84
_24448_,1.84
_24473_,1.84
_24497_,1.84
_24633_,1.84
_24675_,1.84
_26178_,1.84
_26600_,1.84
_27138_,1.84
_27288_,1.84
_08413_,1.82
_08470_,1.82
_08539_,1.82
_09680_,1.82
_13799_,1.82
_13834_,1.82
_14691_,1.82
_14963_,1.82
_15450_,1.82
_15541_,1.82
_15584_,1.82
_15790_,1.82
_16398_,1.82
_17084_,1.82
_17516_,1.82
_20051_,1.82
_20281_,1.82
_23364_,1.82
_23606_,1.82
_25944_,1.82
_27011_,1.82
_00089_,1.745
_01257_,1.745
_04508_,1.745
_05895_,1.74
_22524_,1.725
P_REG_FILE.SD_CR_2\[16\],1.72
P_REG_FILE.SD_CR_4\[16\],1.72
_06815_,1.72
_07040_,1.72
_07181_,1.72
_07625_,1.72
_07767_,1.72
_07789_,1.72
_08178_,1.72
_08222_,1.72
_08841_,1.72
_08878_,1.72
_09253_,1.72
_09811_,1.72
_10430_,1.72
_11011_,1.72
_12957_,1.72
_12985_,1.72
_13767_,1.72
_13789_,1.72
_14462_,1.72
_14642_,1.72
_16243_,1.72
_16426_,1.72
_16733_,1.72
_17314_,1.72
_17657_,1.72
_18029_,1.72
_18459_,1.72
_18561_,1.72
_18583_,1.72
_19698_,1.72
_20495_,1.72
_20655_,1.72
_20710_,1.72
_20715_,1.72
_20726_,1.72
_21924_,1.72
_22719_,1.72
_23438_,1.72
_23557_,1.72
_23594_,1.72
_23690_,1.72
_23865_,1.72
_25405_,1.72
_25582_,1.72
_25849_,1.72
_26087_,1.72
_26685_,1.72
genblk2\[1\].SPI_b.SPI_Master_Inst.o_TX_Ready,1.72
_00165_,1.7
_00306_,1.7
_06035_,1.7
_06196_,1.7
_06592_,1.7
_07345_,1.7
_07500_,1.7
_07506_,1.7
_07561_,1.7
_08041_,1.7
_08063_,1.7
_08177_,1.7
_08449_,1.7
_09045_,1.7
_09201_,1.7
_09341_,1.7
_09830_,1.7
_10221_,1.7
_10269_,1.7
_10644_,1.7
_10846_,1.7
_11041_,1.7
_11249_,1.7
_11326_,1.7
_11927_,1.7
_12377_,1.7
_12620_,1.7
_12651_,1.7
_12663_,1.7
_12704_,1.7
_12905_,1.7
_13241_,1.7
_13282_,1.7
_13650_,1.7
_13919_,1.7
_13961_,1.7
_14080_,1.7
_14197_,1.7
_14931_,1.7
_15043_,1.7
_15081_,1.7
_15106_,1.7
_15497_,1.7
_15559_,1.7
_15823_,1.7
_16019_,1.7
_16120_,1.7
_16285_,1.7
_16305_,1.7
_16312_,1.7
_16734_,1.7
_17132_,1.7
_17262_,1.7
_18082_,1.7
_18488_,1.7
_18512_,1.7
_18566_,1.7
_18751_,1.7
_19016_,1.7
_19454_,1.7
_19524_,1.7
_19583_,1.7
_19718_,1.7
_19941_,1.7
_20433_,1.7
_21422_,1.7
_21693_,1.7
_21811_,1.7
_22306_,1.7
_22337_,1.7
_22462_,1.7
_23993_,1.7
_24010_,1.7
_24015_,1.7
_24477_,1.7
_24545_,1.7
_24683_,1.7
_24992_,1.7
_25007_,1.7
_25032_,1.7
_25327_,1.7
_25587_,1.7
_25762_,1.7
_25838_,1.7
_25879_,1.7
_25969_,1.7
_26101_,1.7
_26281_,1.7
_26334_,1.7
_26351_,1.7
_26492_,1.7
_26666_,1.7
_27040_,1.7
_27157_,1.7
_27208_,1.7
_02459_,1.685
_04365_,1.685
_04679_,1.685
_05061_,1.685
_05304_,1.685
_05326_,1.685
_05329_,1.685
_05366_,1.685
_05480_,1.685
_05484_,1.685
_05490_,1.685
_05894_,1.685
_20207_,1.61
_03738_,1.605
_04386_,1.605
_22540_,1.605
_06263_,1.6
_06714_,1.6
_06755_,1.6
_08283_,1.6
_11379_,1.6
_11926_,1.6
_12864_,1.6
_12918_,1.6
_14430_,1.6
_14436_,1.6
_14443_,1.6
_15296_,1.6
_15694_,1.6
_16086_,1.6
_16476_,1.6
_16497_,1.6
_16514_,1.6
_20455_,1.6
_25198_,1.6
_25513_,1.6
_25818_,1.6
_25917_,1.6
_26309_,1.6
_26329_,1.6
_26421_,1.6
_26441_,1.6
_26449_,1.6
_26787_,1.6
_26946_,1.6
_26974_,1.6
_27034_,1.6
genblk11\[0\].SCG_b.state\[0\],1.6
_12991_,1.59
_00589_,1.575
_00677_,1.575
_00833_,1.575
_00958_,1.575
_01054_,1.575
_01244_,1.575
_01284_,1.575
_01310_,1.575
_01851_,1.575
_02033_,1.575
_02344_,1.575
_02606_,1.575
_02617_,1.575
_02637_,1.575
_02704_,1.575
_02878_,1.575
_03376_,1.575
_03576_,1.575
_03773_,1.575
_03902_,1.575
_04241_,1.575
_04421_,1.575
_04596_,1.575
_05430_,1.575
_05802_,1.575
_16401_,1.56
_19083_,1.56
_20583_,1.56
_22635_,1.56
_26521_,1.56
_26682_,1.56
_19749_,1.49
_19900_,1.49
_23946_,1.49
_07385_,1.48
_07617_,1.48
_07887_,1.48
_09028_,1.48
_09464_,1.48
_09566_,1.48
_13946_,1.48
_14103_,1.48
_14427_,1.48
_14896_,1.48
_15252_,1.48
_15831_,1.48
_15852_,1.48
_17993_,1.48
_18515_,1.48
_19891_,1.48
_19892_,1.48
_19999_,1.48
_20456_,1.48
_20967_,1.48
_21273_,1.48
_21617_,1.48
_21765_,1.48
_22880_,1.48
_23400_,1.48
_24864_,1.48
_25185_,1.48
_26733_,1.48
_26938_,1.48
_26942_,1.48
genblk9\[2\].UART_b.wr_max_rate_tx_r2,1.48
pin_mux.PIN_13.irqres_reg2,1.48
_22452_,1.46
_23265_,1.46
_00036_,1.405
_00305_,1.405
_00341_,1.405
_00359_,1.405
_00478_,1.405
_00633_,1.405
_00745_,1.405
_00752_,1.405
_00963_,1.405
_00976_,1.405
_01156_,1.405
_01224_,1.405
_01366_,1.405
_01535_,1.405
_01781_,1.405
_01794_,1.405
_01917_,1.405
_01973_,1.405
_02054_,1.405
_02062_,1.405
_02146_,1.405
_02238_,1.405
_02239_,1.405
_02402_,1.405
_02442_,1.405
_02817_,1.405
_03042_,1.405
_03195_,1.405
_03292_,1.405
_03793_,1.405
_03807_,1.405
_03819_,1.405
_03847_,1.405
_03882_,1.405
_04113_,1.405
_04274_,1.405
_04305_,1.405
_04430_,1.405
_04717_,1.405
_05123_,1.405
_05131_,1.405
_05261_,1.405
_05427_,1.405
_05429_,1.405
_05450_,1.405
_05584_,1.405
_05699_,1.405
_05902_,1.405
genblk11\[0\].SCG_b.wr_start,1.405
net2060,1.405
_05944_,1.38
_06545_,1.38
_06556_,1.38
_06754_,1.38
_07239_,1.38
_07613_,1.38
_08153_,1.38
_08658_,1.38
_08856_,1.38
_08857_,1.38
_08895_,1.38
_08985_,1.38
_09242_,1.38
_09711_,1.38
_09782_,1.38
_09786_,1.38
_09790_,1.38
_09794_,1.38
_09824_,1.38
_09864_,1.38
_09878_,1.38
_11786_,1.38
_12745_,1.38
_12844_,1.38
_12850_,1.38
_13152_,1.38
_13154_,1.38
_13762_,1.38
_13898_,1.38
_13934_,1.38
_14071_,1.38
_14173_,1.38
_14176_,1.38
_14201_,1.38
_14433_,1.38
_14779_,1.38
_14854_,1.38
_14927_,1.38
_15046_,1.38
_15420_,1.38
_15451_,1.38
_15540_,1.38
_17062_,1.38
_17254_,1.38
_17272_,1.38
_17590_,1.38
_18445_,1.38
_18519_,1.38
_18761_,1.38
_19335_,1.38
_19504_,1.38
_21467_,1.38
_21657_,1.38
_21762_,1.38
_22080_,1.38
_22468_,1.38
_22834_,1.38
_24822_,1.38
_24863_,1.38
_25456_,1.38
_25496_,1.38
_26475_,1.38
genblk13\[3\].QEM_b.cr_wr_reg2,1.38
genblk9\[3\].UART_b.wr_cr_r2,1.38
_15843_,1.375
_06893_,1.36
_16179_,1.36
_19367_,1.36
_22373_,1.36
_23390_,1.36
_27028_,1.36
net54,1.36
_09506_,1.26
_09511_,1.26
_10990_,1.26
_12945_,1.26
_13215_,1.26
_13247_,1.26
_13253_,1.26
_13373_,1.26
_13653_,1.26
_14468_,1.26
_14893_,1.26
_14982_,1.26
_15031_,1.26
_15369_,1.26
_15403_,1.26
_15428_,1.26
_16599_,1.26
_16642_,1.26
_16654_,1.26
_16660_,1.26
_16917_,1.26
_17343_,1.26
_17846_,1.26
_18002_,1.26
_18156_,1.26
_18219_,1.26
_18612_,1.26
_18707_,1.26
_18713_,1.26
_18719_,1.26
_18777_,1.26
_19241_,1.26
_19474_,1.26
_20774_,1.26
_21819_,1.26
_22894_,1.26
_23088_,1.26
_25091_,1.26
_26778_,1.26
_26922_,1.26
_27318_,1.26
genblk9\[0\].UART_b.txInst.start_2,1.26
_13966_,1.19
_14471_,1.15
_19672_,1.15
_23774_,1.15
_05934_,1.14
_09580_,1.14
_11405_,1.14
_12757_,1.14
_12908_,1.14
_12922_,1.14
_12929_,1.14
_13963_,1.14
_14133_,1.14
_14334_,1.14
_14929_,1.14
_15109_,1.14
_15290_,1.14
_15903_,1.14
_15909_,1.14
_15920_,1.14
_15927_,1.14
_16078_,1.14
_16091_,1.14
_16097_,1.14
_16317_,1.14
_16394_,1.14
_16494_,1.14
_16635_,1.14
_16922_,1.14
_18724_,1.14
_19597_,1.14
_20527_,1.14
_21505_,1.14
_21648_,1.14
_22362_,1.14
_22612_,1.14
_23135_,1.14
_24691_,1.14
_24861_,1.14
_25132_,1.14
_25133_,1.14
_25383_,1.14
_25482_,1.14
_25638_,1.14
_26113_,1.14
_26115_,1.14
_26228_,1.14
_26356_,1.14
_26717_,1.14
_26719_,1.14
_26951_,1.14
_27031_,1.14
_27036_,1.14
_27062_,1.14
_27298_,1.14
genblk11\[0\].SCG_b.cur_accel\[19\],1.14
genblk11\[3\].SCG_b.state\[0\],1.14
genblk6\[2\].PWM_b.wr_mod_setpoint_r2,1.14
genblk6\[3\].PWM_b.wr_mod_setpoint_r2,1.14
_12860_,1.1
_06595_,1.02
_07649_,1.02
_08468_,1.02
_08585_,1.02
_08980_,1.02
_11607_,1.02
_14013_,1.02
_14654_,1.02
_14789_,1.02
_14832_,1.02
_15160_,1.02
_15981_,1.02
_16065_,1.02
_16330_,1.02
_18586_,1.02
_19489_,1.02
_20956_,1.02
_23535_,1.02
_24762_,1.02
_24874_,1.02
_25020_,1.02
_25026_,1.02
_26764_,1.02
genblk9\[3\].UART_b.wr_max_rate_tx_r2,1.02
_06300_,0.92
_06638_,0.92
_06885_,0.92
_07010_,0.92
_07015_,0.92
_07080_,0.92
_08698_,0.92
_08706_,0.92
_09055_,0.92
_09094_,0.92
_12996_,0.92
_14345_,0.92
_15003_,0.92
_15322_,0.92
_17256_,0.92
_17305_,0.92
_17473_,0.92
_18117_,0.92
_18314_,0.92
_19115_,0.92
_19256_,0.92
_19416_,0.92
_19438_,0.92
_19505_,0.92
_19834_,0.92
_20374_,0.92
_20943_,0.92
_21629_,0.92
_22694_,0.92
_22818_,0.92
_23625_,0.92
_23629_,0.92
_23693_,0.92
_25063_,0.92
_25850_,0.92
genblk13\[2\].QEM_b.cr_wr_reg2,0.92
genblk9\[1\].UART_b.wr_max_rate_tx_r2,0.92
genblk9\[2\].UART_b.wr_cr_r2,0.92
_14607_,0.915
_27098_,0.82
_07462_,0.8
_12769_,0.8
_14440_,0.8
_14488_,0.8
_14516_,0.8
_14806_,0.8
_14816_,0.8
_14869_,0.8
_15009_,0.8
_15015_,0.8
_15195_,0.8
_15413_,0.8
_15598_,0.8
_15864_,0.8
_16010_,0.8
_16012_,0.8
_16228_,0.8
_16230_,0.8
_16232_,0.8
_16250_,0.8
_16404_,0.8
_18376_,0.8
_18633_,0.8
_19128_,0.8
_19135_,0.8
_19258_,0.8
_19290_,0.8
_19392_,0.8
_21571_,0.8
_21717_,0.8
_21905_,0.8
_21918_,0.8
_22667_,0.8
_23259_,0.8
_23583_,0.8
_24862_,0.8
_24919_,0.8
_26006_,0.8
_27080_,0.8
genblk6\[1\].PWM_b.wr_en_r2,0.8
_16571_,0.49
_06099_,0.46
_06132_,0.46
_06620_,0.46
_06756_,0.46
_07175_,0.46
_07372_,0.46
_07612_,0.46
_08926_,0.46
_08945_,0.46
_08990_,0.46
_13097_,0.46
_13446_,0.46
_13732_,0.46
_13791_,0.46
_13797_,0.46
_13803_,0.46
_13815_,0.46
_13908_,0.46
_13914_,0.46
_13926_,0.46
_13956_,0.46
_14077_,0.46
_14119_,0.46
_14229_,0.46
_14268_,0.46
_14274_,0.46
_14469_,0.46
_14475_,0.46
_14481_,0.46
_14820_,0.46
_15025_,0.46
_15187_,0.46
_15209_,0.46
_16029_,0.46
_16222_,0.46
_16272_,0.46
_16427_,0.46
_16612_,0.46
_16687_,0.46
_17117_,0.46
_17192_,0.46
_17695_,0.46
_17939_,0.46
_18661_,0.46
_18683_,0.46
_19193_,0.46
_19498_,0.46
_19982_,0.46
_20360_,0.46
_21644_,0.46
_21670_,0.46
_23270_,0.46
_23367_,0.46
_23386_,0.46
_23565_,0.46
_23604_,0.46
_23889_,0.46
_24446_,0.46
_25595_,0.46
genblk4\[1\].I2C_b.r2_wr_cr,0.46
