// Seed: 2965391445
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input wor id_4,
    input wire id_5
);
endmodule
module module_1 #(
    parameter id_3 = 32'd98,
    parameter id_5 = 32'd86
) (
    input supply1 id_0,
    output wor id_1,
    input wire id_2,
    input tri0 _id_3,
    input wor id_4,
    input supply0 _id_5,
    output tri id_6
);
  supply0 [id_5  >  id_3 : 1] id_8 = 1'd0;
  final $clog2(54);
  ;
  static logic id_9;
  tri1 id_10 = 1'b0 == id_9;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.id_4 = 0;
  wire id_11;
endmodule
