Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Dec 29 14:59:10 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decrypt_top_timing_summary_routed.rpt -pb decrypt_top_timing_summary_routed.pb -rpx decrypt_top_timing_summary_routed.rpx -warn_on_violation
| Design       : decrypt_top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.102        0.000                      0                33725        0.030        0.000                      0                33725        1.527        0.000                       0                 22648  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.777}        5.555           180.018         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.102        0.000                      0                33725        0.030        0.000                      0                33725        1.527        0.000                       0                 22648  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.527ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/ctrl/B_dob_reg[329]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.642ns (11.995%)  route 4.710ns (88.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 10.108 - 5.555 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.666     4.893    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X102Y151       FDRE                                         r  gf2mz/ctrl/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y151       FDRE (Prop_fdre_C_Q)         0.518     5.411 r  gf2mz/ctrl/cnt_reg[2]/Q
                         net (fo=703, routed)         4.710    10.122    gf2mz/ctrl/cnt_reg_n_0_[2]
    SLICE_X135Y147       LUT5 (Prop_lut5_I1_O)        0.124    10.246 r  gf2mz/ctrl/B_dob[329]_i_1/O
                         net (fo=1, routed)           0.000    10.246    gf2mz/ctrl/B_dob[329]_i_1_n_0
    SLICE_X135Y147       FDRE                                         r  gf2mz/ctrl/B_dob_reg[329]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.571    10.108    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X135Y147       FDRE                                         r  gf2mz/ctrl/B_dob_reg[329]/C
                         clock pessimism              0.246    10.354    
                         clock uncertainty           -0.035    10.319    
    SLICE_X135Y147       FDRE (Setup_fdre_C_D)        0.029    10.348    gf2mz/ctrl/B_dob_reg[329]
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/ctrl/B_dob_reg[333]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.642ns (11.990%)  route 4.712ns (88.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 10.108 - 5.555 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.666     4.893    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X102Y151       FDRE                                         r  gf2mz/ctrl/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y151       FDRE (Prop_fdre_C_Q)         0.518     5.411 r  gf2mz/ctrl/cnt_reg[2]/Q
                         net (fo=703, routed)         4.712    10.124    gf2mz/ctrl/cnt_reg_n_0_[2]
    SLICE_X135Y147       LUT5 (Prop_lut5_I1_O)        0.124    10.248 r  gf2mz/ctrl/B_dob[333]_i_1/O
                         net (fo=1, routed)           0.000    10.248    gf2mz/ctrl/B_dob[333]_i_1_n_0
    SLICE_X135Y147       FDRE                                         r  gf2mz/ctrl/B_dob_reg[333]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.571    10.108    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X135Y147       FDRE                                         r  gf2mz/ctrl/B_dob_reg[333]/C
                         clock pessimism              0.246    10.354    
                         clock uncertainty           -0.035    10.319    
    SLICE_X135Y147       FDRE (Setup_fdre_C_D)        0.031    10.350    gf2mz/ctrl/B_dob_reg[333]
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 RSR/SA/start_in_10_12_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/SA/op_in_14_5_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.518ns (10.386%)  route 4.470ns (89.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 10.239 - 5.555 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.671     4.899    RSR/SA/clk_IBUF_BUFG
    SLICE_X46Y108        FDRE                                         r  RSR/SA/start_in_10_12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.518     5.417 r  RSR/SA/start_in_10_12_reg/Q
                         net (fo=81, routed)          4.470     9.886    RSR/SA/start_in_10_12
    SLICE_X73Y94         FDSE                                         r  RSR/SA/op_in_14_5_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.703    10.239    RSR/SA/clk_IBUF_BUFG
    SLICE_X73Y94         FDSE                                         r  RSR/SA/op_in_14_5_reg[0]/C
                         clock pessimism              0.254    10.493    
                         clock uncertainty           -0.035    10.458    
    SLICE_X73Y94         FDSE (Setup_fdse_C_S)       -0.429    10.029    RSR/SA/op_in_14_5_reg[0]
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 gf2mz/mul13/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/ctrl/C_do_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 0.890ns (17.020%)  route 4.339ns (82.980%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 10.070 - 5.555 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.739     4.966    gf2mz/mul13/clk_IBUF_BUFG
    SLICE_X40Y164        FDRE                                         r  gf2mz/mul13/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y164        FDRE (Prop_fdre_C_Q)         0.518     5.484 r  gf2mz/mul13/done_reg/Q
                         net (fo=1, routed)           0.824     6.309    gf2mz/mul20/mul13_done
    SLICE_X41Y164        LUT6 (Prop_lut6_I5_O)        0.124     6.433 r  gf2mz/mul20/C_do[334]_i_8/O
                         net (fo=3, routed)           1.694     8.127    gf2mz/mul42/done_reg_1
    SLICE_X88Y164        LUT5 (Prop_lut5_I2_O)        0.124     8.251 r  gf2mz/mul42/C_do[143]_i_3/O
                         net (fo=144, routed)         1.820    10.071    gf2mz/ctrl/done_reg_2
    SLICE_X102Y171       LUT6 (Prop_lut6_I4_O)        0.124    10.195 r  gf2mz/ctrl/C_do[9]_i_1/O
                         net (fo=1, routed)           0.000    10.195    gf2mz/ctrl/C_do[9]_i_1_n_0
    SLICE_X102Y171       FDRE                                         r  gf2mz/ctrl/C_do_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.534    10.070    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X102Y171       FDRE                                         r  gf2mz/ctrl/C_do_reg[9]/C
                         clock pessimism              0.253    10.323    
                         clock uncertainty           -0.035    10.288    
    SLICE_X102Y171       FDRE (Setup_fdre_C_D)        0.077    10.365    gf2mz/ctrl/C_do_reg[9]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 gf2mz/mul14/start_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul14/c_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.456ns (9.057%)  route 4.579ns (90.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 10.084 - 5.555 ) 
    Source Clock Delay      (SCD):    4.881ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.654     4.881    gf2mz/mul14/clk_IBUF_BUFG
    SLICE_X43Y164        FDRE                                         r  gf2mz/mul14/start_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y164        FDRE (Prop_fdre_C_Q)         0.456     5.337 r  gf2mz/mul14/start_en_reg/Q
                         net (fo=135, routed)         4.579     9.916    gf2mz/mul14/start_en
    SLICE_X120Y168       FDRE                                         r  gf2mz/mul14/c_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.548    10.084    gf2mz/mul14/clk_IBUF_BUFG
    SLICE_X120Y168       FDRE                                         r  gf2mz/mul14/c_reg[26]/C
                         clock pessimism              0.253    10.337    
                         clock uncertainty           -0.035    10.302    
    SLICE_X120Y168       FDRE (Setup_fdre_C_CE)      -0.169    10.133    gf2mz/mul14/c_reg[26]
  -------------------------------------------------------------------
                         required time                         10.133    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/ctrl/B_dob_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.642ns (12.263%)  route 4.593ns (87.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 10.107 - 5.555 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.666     4.893    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X102Y151       FDRE                                         r  gf2mz/ctrl/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y151       FDRE (Prop_fdre_C_Q)         0.518     5.411 r  gf2mz/ctrl/cnt_reg[2]/Q
                         net (fo=703, routed)         4.593    10.005    gf2mz/ctrl/cnt_reg_n_0_[2]
    SLICE_X134Y146       LUT5 (Prop_lut5_I1_O)        0.124    10.129 r  gf2mz/ctrl/B_dob[318]_i_1/O
                         net (fo=1, routed)           0.000    10.129    gf2mz/ctrl/B_dob[318]_i_1_n_0
    SLICE_X134Y146       FDRE                                         r  gf2mz/ctrl/B_dob_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.570    10.107    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X134Y146       FDRE                                         r  gf2mz/ctrl/B_dob_reg[318]/C
                         clock pessimism              0.246    10.353    
                         clock uncertainty           -0.035    10.318    
    SLICE_X134Y146       FDRE (Setup_fdre_C_D)        0.031    10.349    gf2mz/ctrl/B_dob_reg[318]
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/ctrl/cache4_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.580ns (11.144%)  route 4.624ns (88.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.537ns = ( 10.092 - 5.555 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.680     4.908    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  gf2mz/ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.456     5.364 r  gf2mz/ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=1382, routed)        4.624     9.988    gf2mz/ctrl/state[0]
    SLICE_X114Y155       LUT6 (Prop_lut6_I1_O)        0.124    10.112 r  gf2mz/ctrl/cache4[25]_i_1/O
                         net (fo=1, routed)           0.000    10.112    gf2mz/ctrl/cache4[25]
    SLICE_X114Y155       FDRE                                         r  gf2mz/ctrl/cache4_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.556    10.092    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X114Y155       FDRE                                         r  gf2mz/ctrl/cache4_reg[25]/C
                         clock pessimism              0.246    10.338    
                         clock uncertainty           -0.035    10.303    
    SLICE_X114Y155       FDRE (Setup_fdre_C_D)        0.032    10.335    gf2mz/ctrl/cache4_reg[25]
  -------------------------------------------------------------------
                         required time                         10.335    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/ctrl/B_doa_reg[303]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.580ns (11.136%)  route 4.628ns (88.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.542ns = ( 10.097 - 5.555 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.680     4.908    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X111Y137       FDRE                                         r  gf2mz/ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.456     5.364 r  gf2mz/ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=1382, routed)        4.628     9.992    gf2mz/ctrl/state[0]
    SLICE_X137Y154       LUT4 (Prop_lut4_I2_O)        0.124    10.116 r  gf2mz/ctrl/B_doa[303]_i_1/O
                         net (fo=1, routed)           0.000    10.116    gf2mz/ctrl/B_doa[303]_i_1_n_0
    SLICE_X137Y154       FDRE                                         r  gf2mz/ctrl/B_doa_reg[303]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.561    10.097    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X137Y154       FDRE                                         r  gf2mz/ctrl/B_doa_reg[303]/C
                         clock pessimism              0.246    10.343    
                         clock uncertainty           -0.035    10.308    
    SLICE_X137Y154       FDRE (Setup_fdre_C_D)        0.031    10.339    gf2mz/ctrl/B_doa_reg[303]
  -------------------------------------------------------------------
                         required time                         10.339    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 gf2mz/mul13/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/ctrl/C_do_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 0.890ns (17.401%)  route 4.225ns (82.599%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 10.063 - 5.555 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.739     4.966    gf2mz/mul13/clk_IBUF_BUFG
    SLICE_X40Y164        FDRE                                         r  gf2mz/mul13/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y164        FDRE (Prop_fdre_C_Q)         0.518     5.484 r  gf2mz/mul13/done_reg/Q
                         net (fo=1, routed)           0.824     6.309    gf2mz/mul20/mul13_done
    SLICE_X41Y164        LUT6 (Prop_lut6_I5_O)        0.124     6.433 r  gf2mz/mul20/C_do[334]_i_8/O
                         net (fo=3, routed)           1.694     8.127    gf2mz/mul42/done_reg_1
    SLICE_X88Y164        LUT5 (Prop_lut5_I2_O)        0.124     8.251 r  gf2mz/mul42/C_do[143]_i_3/O
                         net (fo=144, routed)         1.706     9.957    gf2mz/ctrl/done_reg_2
    SLICE_X101Y175       LUT6 (Prop_lut6_I4_O)        0.124    10.081 r  gf2mz/ctrl/C_do[0]_i_1/O
                         net (fo=1, routed)           0.000    10.081    gf2mz/ctrl/C_do[0]_i_1_n_0
    SLICE_X101Y175       FDRE                                         r  gf2mz/ctrl/C_do_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.527    10.063    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X101Y175       FDRE                                         r  gf2mz/ctrl/C_do_reg[0]/C
                         clock pessimism              0.253    10.316    
                         clock uncertainty           -0.035    10.281    
    SLICE_X101Y175       FDRE (Setup_fdre_C_D)        0.029    10.310    gf2mz/ctrl/C_do_reg[0]
  -------------------------------------------------------------------
                         required time                         10.310    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 gf2mz/mul13/start_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/mul13/a_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.774ns (15.126%)  route 4.343ns (84.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 10.065 - 5.555 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.739     4.966    gf2mz/mul13/clk_IBUF_BUFG
    SLICE_X40Y164        FDRE                                         r  gf2mz/mul13/start_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y164        FDRE (Prop_fdre_C_Q)         0.478     5.444 r  gf2mz/mul13/start_en_reg/Q
                         net (fo=135, routed)         4.343     9.788    gf2mz/mul13/start_en
    SLICE_X99Y171        LUT4 (Prop_lut4_I2_O)        0.296    10.084 r  gf2mz/mul13/a[60]_i_1__17/O
                         net (fo=1, routed)           0.000    10.084    gf2mz/mul13/a[60]_i_1__17_n_0
    SLICE_X99Y171        FDRE                                         r  gf2mz/mul13/a_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.529    10.065    gf2mz/mul13/clk_IBUF_BUFG
    SLICE_X99Y171        FDRE                                         r  gf2mz/mul13/a_reg[60]/C
                         clock pessimism              0.253    10.318    
                         clock uncertainty           -0.035    10.283    
    SLICE_X99Y171        FDRE (Setup_fdre_C_D)        0.031    10.314    gf2mz/mul13/a_reg[60]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                  0.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 RSR/SA/pivot_in_7_123_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/SA/data_in_8_123_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.231ns (46.678%)  route 0.264ns (53.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.662     1.590    RSR/SA/clk_IBUF_BUFG
    SLICE_X134Y51        FDRE                                         r  RSR/SA/pivot_in_7_123_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y51        FDRE (Prop_fdre_C_Q)         0.141     1.731 r  RSR/SA/pivot_in_7_123_reg/Q
                         net (fo=5, routed)           0.119     1.850    RSR/SA/AB_7_123/pivot_in_7_123
    SLICE_X132Y50        LUT6 (Prop_lut6_I2_O)        0.045     1.895 r  RSR/SA/AB_7_123/data_in_8_123_i_2/O
                         net (fo=1, routed)           0.145     2.040    RSR/SA/AB_7_123/data_in_8_123_i_2_n_0
    SLICE_X132Y49        LUT4 (Prop_lut4_I0_O)        0.045     2.085 r  RSR/SA/AB_7_123/data_in_8_123_i_1/O
                         net (fo=1, routed)           0.000     2.085    RSR/SA/data_out_7_123
    SLICE_X132Y49        FDRE                                         r  RSR/SA/data_in_8_123_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       1.016     2.195    RSR/SA/clk_IBUF_BUFG
    SLICE_X132Y49        FDRE                                         r  RSR/SA/data_in_8_123_reg/C
                         clock pessimism             -0.260     1.935    
    SLICE_X132Y49        FDRE (Hold_fdre_C_D)         0.120     2.055    RSR/SA/data_in_8_123_reg
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 S1S2gen/S1S2_dout_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            S1S2_dia_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.379%)  route 0.198ns (51.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.622     1.550    S1S2gen/clk_IBUF_BUFG
    SLICE_X85Y77         FDRE                                         r  S1S2gen/S1S2_dout_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y77         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  S1S2gen/S1S2_dout_reg[88]/Q
                         net (fo=1, routed)           0.198     1.889    ctrl_top/S1S2gen_S1S2_di[88]
    SLICE_X81Y76         LUT5 (Prop_lut5_I1_O)        0.045     1.934 r  ctrl_top/S1S2_dia[88]_i_1/O
                         net (fo=1, routed)           0.000     1.934    ctrl_top_n_70
    SLICE_X81Y76         FDRE                                         r  S1S2_dia_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.892     2.071    clk_IBUF_BUFG
    SLICE_X81Y76         FDRE                                         r  S1S2_dia_reg[88]/C
                         clock pessimism             -0.260     1.811    
    SLICE_X81Y76         FDRE (Hold_fdre_C_D)         0.092     1.903    S1S2_dia_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/C_do_reg[266]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_S/mem_reg_7/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.578     1.505    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X63Y157        FDRE                                         r  gf2mz/ctrl/C_do_reg[266]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y157        FDRE (Prop_fdre_C_Q)         0.141     1.646 r  gf2mz/ctrl/C_do_reg[266]/Q
                         net (fo=1, routed)           0.107     1.753    mem_S/C_do[266]
    RAMB18_X3Y62         RAMB18E1                                     r  mem_S/mem_reg_7/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.891     2.070    mem_S/clk
    RAMB18_X3Y62         RAMB18E1                                     r  mem_S/mem_reg_7/CLKARDCLK
                         clock pessimism             -0.506     1.564    
    RAMB18_X3Y62         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.155     1.719    mem_S/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/C_do_reg[282]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_S/mem_reg_7/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.579     1.506    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X63Y156        FDRE                                         r  gf2mz/ctrl/C_do_reg[282]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y156        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  gf2mz/ctrl/C_do_reg[282]/Q
                         net (fo=1, routed)           0.108     1.755    mem_S/C_do[282]
    RAMB18_X3Y62         RAMB18E1                                     r  mem_S/mem_reg_7/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.892     2.071    mem_S/clk
    RAMB18_X3Y62         RAMB18E1                                     r  mem_S/mem_reg_7/CLKBWRCLK
                         clock pessimism             -0.506     1.565    
    RAMB18_X3Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     1.720    mem_S/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_1/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.617     1.544    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y140       FDRE                                         r  gf2mz/ctrl/B_dob_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y140       FDRE (Prop_fdre_C_Q)         0.141     1.685 r  gf2mz/ctrl/B_dob_reg[54]/Q
                         net (fo=1, routed)           0.108     1.793    mem_x/dib[54]
    RAMB36_X7Y28         RAMB36E1                                     r  mem_x/mem_reg_1/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.931     2.110    mem_x/clk
    RAMB36_X7Y28         RAMB36E1                                     r  mem_x/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.508     1.603    
    RAMB36_X7Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.155     1.758    mem_x/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/C_do_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_S/mem_reg_2/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.570     1.497    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X89Y161        FDRE                                         r  gf2mz/ctrl/C_do_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y161        FDRE (Prop_fdre_C_Q)         0.141     1.638 r  gf2mz/ctrl/C_do_reg[83]/Q
                         net (fo=1, routed)           0.107     1.745    mem_S/C_do[83]
    RAMB18_X5Y64         RAMB18E1                                     r  mem_S/mem_reg_2/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.879     2.058    mem_S/clk
    RAMB18_X5Y64         RAMB18E1                                     r  mem_S/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.505     1.553    
    RAMB18_X5Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.708    mem_S/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 S1S2_dia_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_S1S2/mem_reg_2/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.630     1.558    clk_IBUF_BUFG
    SLICE_X77Y79         FDRE                                         r  S1S2_dia_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  S1S2_dia_reg[87]/Q
                         net (fo=1, routed)           0.109     1.808    mem_S1S2/dia[87]
    RAMB36_X4Y15         RAMB36E1                                     r  mem_S1S2/mem_reg_2/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.944     2.123    mem_S1S2/clk
    RAMB36_X4Y15         RAMB36E1                                     r  mem_S1S2/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.510     1.613    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.768    mem_S1S2/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 S1S2_dib_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_S1S2/mem_reg_2/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.631     1.559    clk_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  S1S2_dib_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  S1S2_dib_reg[103]/Q
                         net (fo=1, routed)           0.108     1.808    mem_S1S2/dib[103]
    RAMB36_X4Y15         RAMB36E1                                     r  mem_S1S2/mem_reg_2/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.941     2.120    mem_S1S2/clk
    RAMB36_X4Y15         RAMB36E1                                     r  mem_S1S2/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.510     1.610    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.155     1.765    mem_S1S2/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 RSR/SA/op_in_12_74_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/SA/op_in_12_75_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.338%)  route 0.243ns (56.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.629     1.557    RSR/SA/clk_IBUF_BUFG
    SLICE_X82Y61         FDRE                                         r  RSR/SA/op_in_12_74_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  RSR/SA/op_in_12_74_reg[1]/Q
                         net (fo=3, routed)           0.243     1.941    RSR/SA/AB_12_74/Q[1]
    SLICE_X84Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.986 r  RSR/SA/AB_12_74/op_in_12_75[1]_i_1/O
                         net (fo=1, routed)           0.000     1.986    RSR/SA/op_out_12_74[1]
    SLICE_X84Y64         FDRE                                         r  RSR/SA/op_in_12_75_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.901     2.080    RSR/SA/clk_IBUF_BUFG
    SLICE_X84Y64         FDRE                                         r  RSR/SA/op_in_12_75_reg[1]/C
                         clock pessimism             -0.260     1.820    
    SLICE_X84Y64         FDRE (Hold_fdre_C_D)         0.120     1.940    RSR/SA/op_in_12_75_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/C_do_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_S/mem_reg_0/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.575     1.502    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X102Y170       FDRE                                         r  gf2mz/ctrl/C_do_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y170       FDRE (Prop_fdre_C_Q)         0.164     1.666 r  gf2mz/ctrl/C_do_reg[23]/Q
                         net (fo=1, routed)           0.106     1.772    mem_S/C_do[23]
    RAMB18_X6Y67         RAMB18E1                                     r  mem_S/mem_reg_0/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=22647, routed)       0.889     2.068    mem_S/clk
    RAMB18_X6Y67         RAMB18E1                                     r  mem_S/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.505     1.563    
    RAMB18_X6Y67         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.718    mem_S/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.777 }
Period(ns):         5.555
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X6Y67   mem_S/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X6Y67   mem_S/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X5Y67   mem_S/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X5Y67   mem_S/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X5Y64   mem_S/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X5Y64   mem_S/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X5Y66   mem_S/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X5Y66   mem_S/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X3Y64   mem_S/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X3Y64   mem_S/mem_reg_4/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X94Y96   mem_finv/mem_reg_0_7_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X94Y96   mem_finv/mem_reg_0_7_50_50/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X94Y96   mem_finv/mem_reg_0_7_51_51/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X94Y96   mem_finv/mem_reg_0_7_52_52/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X90Y94   mem_finv/mem_reg_0_7_53_53/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X90Y94   mem_finv/mem_reg_0_7_54_54/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X90Y94   mem_finv/mem_reg_0_7_55_55/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X90Y94   mem_finv/mem_reg_0_7_56_56/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X90Y95   mem_finv/mem_reg_0_7_57_57/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X90Y95   mem_finv/mem_reg_0_7_58_58/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X96Y104  mem_finv/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X96Y104  mem_finv/mem_reg_0_7_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X96Y104  mem_finv/mem_reg_0_7_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X96Y104  mem_finv/mem_reg_0_7_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X98Y103  mem_finv/mem_reg_0_7_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X98Y103  mem_finv/mem_reg_0_7_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X98Y103  mem_finv/mem_reg_0_7_22_22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X98Y103  mem_finv/mem_reg_0_7_23_23/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X98Y101  mem_finv/mem_reg_0_7_24_24/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X98Y101  mem_finv/mem_reg_0_7_25_25/SP/CLK



