#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  7 08:43:45 2022
# Process ID: 8148
# Current directory: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_syscon_wrapper_0_0_synth_1
# Command line: vivado.exe -log BD_syscon_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_syscon_wrapper_0_0.tcl
# Log file: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_syscon_wrapper_0_0_synth_1/BD_syscon_wrapper_0_0.vds
# Journal file: C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_syscon_wrapper_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source BD_syscon_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 339.207 ; gain = 34.625
Command: synth_design -top BD_syscon_wrapper_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'BD_syscon_wrapper_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21116 
WARNING: [Synth 8-6901] identifier 'Enables_Reg' is used before its declaration [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:220]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:223]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:224]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:225]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:226]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:295]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:319]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:343]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 617.051 ; gain = 247.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_syscon_wrapper_0_0' [c:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_syscon_wrapper_0_0/synth/BD_syscon_wrapper_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'syscon_wrapper' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/syscon_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'swervolf_syscon' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:26]
	Parameter clk_freq_hz bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:230]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisplays_Controller' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:297]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDecoder' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:370]
INFO: [Synth 8-226] default block is never used [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:373]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDecoder' (1#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:370]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000010100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000010100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (2#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:14]
INFO: [Synth 8-6157] synthesizing module 'SevSegMux' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:398]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter N_IN bound to: 8 - type: integer 
	Parameter SEL_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux' (4#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:398]
INFO: [Synth 8-6157] synthesizing module 'SevSegMux__parameterized0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:398]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter N_IN bound to: 8 - type: integer 
	Parameter SEL_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSegMux__parameterized0' (4#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:398]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisplays_Controller' (5#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:297]
INFO: [Synth 8-6155] done synthesizing module 'swervolf_syscon' (6#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v:26]
INFO: [Synth 8-6155] done synthesizing module 'syscon_wrapper' (7#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/syscon_wrapper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BD_syscon_wrapper_0_0' (8#1) [c:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/bd/BD/ip/BD_syscon_wrapper_0_0/synth/BD_syscon_wrapper_0_0.v:58]
WARNING: [Synth 8-3331] design swervolf_syscon has unconnected port i_wb_adr[1]
WARNING: [Synth 8-3331] design swervolf_syscon has unconnected port i_wb_adr[0]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[31]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[30]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[29]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[28]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[27]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[26]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[25]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[24]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[23]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[22]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[21]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[20]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[19]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[18]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[17]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[16]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[15]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[14]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[13]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[12]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[11]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[10]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[9]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[8]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[7]
WARNING: [Synth 8-3331] design syscon_wrapper has unconnected port i_wb_adr[6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 666.625 ; gain = 296.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 666.625 ; gain = 296.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 666.625 ; gain = 296.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 666.625 ; gain = 296.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  10 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  10 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 28    
	  10 Input      1 Bit        Muxes := 10    
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delta_counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module swervolf_syscon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  10 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  10 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 26    
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design swervolf_syscon has unconnected port i_wb_adr[1]
WARNING: [Synth 8-3331] design swervolf_syscon has unconnected port i_wb_adr[0]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[31]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[30]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[29]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[28]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[27]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[26]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[25]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[24]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[23]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[22]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[21]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[20]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[19]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[18]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[17]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[16]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[15]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[14]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[13]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[12]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[11]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[10]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[9]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[8]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[7]
WARNING: [Synth 8-3331] design BD_syscon_wrapper_0_0 has unconnected port i_wb_adr[6]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:32 . Memory (MB): peak = 865.930 ; gain = 495.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:32 . Memory (MB): peak = 874.801 ; gain = 504.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:33 . Memory (MB): peak = 874.996 ; gain = 504.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:02:11 . Memory (MB): peak = 874.996 ; gain = 504.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:02:11 . Memory (MB): peak = 874.996 ; gain = 504.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:02:11 . Memory (MB): peak = 874.996 ; gain = 504.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:02:11 . Memory (MB): peak = 874.996 ; gain = 504.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:02:11 . Memory (MB): peak = 874.996 ; gain = 504.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:02:11 . Memory (MB): peak = 874.996 ; gain = 504.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    37|
|2     |LUT1   |    34|
|3     |LUT2   |     5|
|4     |LUT3   |    25|
|5     |LUT4   |   110|
|6     |LUT5   |    17|
|7     |LUT6   |   113|
|8     |MUXF7  |     6|
|9     |FDCE   |    20|
|10    |FDRE   |   279|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+--------------------------+------+
|      |Instance            |Module                    |Cells |
+------+--------------------+--------------------------+------+
|1     |top                 |                          |   646|
|2     |  inst              |syscon_wrapper            |   646|
|3     |    syscon          |swervolf_syscon           |   640|
|4     |      SegDispl_Ctr  |SevSegDisplays_Controller |    54|
|5     |        counter20   |counter                   |    54|
|6     |          i_counter |delta_counter             |    54|
+------+--------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:02:11 . Memory (MB): peak = 874.996 ; gain = 504.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:02:11 . Memory (MB): peak = 874.996 ; gain = 504.949
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:02:11 . Memory (MB): peak = 874.996 ; gain = 504.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 886.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 967.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:02:38 . Memory (MB): peak = 967.820 ; gain = 604.750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 967.820 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_syscon_wrapper_0_0_synth_1/BD_syscon_wrapper_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1398.645 ; gain = 430.824
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1399.664 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_syscon_wrapper_0_0_synth_1/BD_syscon_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BD_syscon_wrapper_0_0_utilization_synth.rpt -pb BD_syscon_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  7 08:47:06 2022...
