

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Mon May  6 14:34:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.74 ns|  4.226 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        1|  4296474601|  6.737 ns|  28.945 sec|    1|  4296474601|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490  |tpgBackground_Pipeline_VITIS_LOOP_565_2  |        2|    65557|  13.474 ns|  0.442 ms|    2|  65557|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_563_1  |        0|  4296474600|  5 ~ 65560|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     394|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       13|    13|    3912|    4817|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     219|    -|
|Register         |        -|     -|     514|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       13|    13|    4426|    5430|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490  |tpgBackground_Pipeline_VITIS_LOOP_565_2  |       13|  13|  3912|  4817|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |       13|  13|  3912|  4817|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |add2_i_fu_766_p2                                |         +|   0|  0|  21|          14|           4|
    |add5_i_fu_796_p2                                |         +|   0|  0|  21|          14|           4|
    |add_i_fu_750_p2                                 |         +|   0|  0|  21|          14|           3|
    |add_ln563_fu_1000_p2                            |         +|   0|  0|  23|          16|           1|
    |add_ln750_fu_1063_p2                            |         +|   0|  0|  19|          12|          12|
    |barWidthMinSamples_fu_782_p2                    |         +|   0|  0|  17|          10|           2|
    |sub10_i_fu_844_p2                               |         +|   0|  0|  24|          17|           2|
    |sub35_i_fu_838_p2                               |         +|   0|  0|  24|          17|           2|
    |sub_i_i_i_fu_832_p2                             |         +|   0|  0|  18|          11|           2|
    |cmp11_i_fu_1044_p2                              |      icmp|   0|  0|  24|          17|          17|
    |cmp12_i_fu_1037_p2                              |      icmp|   0|  0|  23|          16|           1|
    |cmp2_i236_fu_672_p2                             |      icmp|   0|  0|  15|           8|           1|
    |cmp_i370_fu_1010_p2                             |      icmp|   0|  0|  23|          16|           1|
    |icmp_fu_812_p2                                  |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln563_fu_995_p2                            |      icmp|   0|  0|  23|          16|          16|
    |ap_block_state1                                 |        or|   0|  0|   2|           1|           1|
    |conv2_i_i10_i241_fu_678_p3                      |    select|   0|  0|  11|           1|           2|
    |conv2_i_i10_i246_fu_694_p3                      |    select|   0|  0|  12|           1|           1|
    |conv2_i_i10_i264_cast_cast_cast_cast_fu_710_p3  |    select|   0|  0|   7|           1|           1|
    |conv2_i_i_i248_cast_cast_fu_702_p3              |    select|   0|  0|   9|           1|           1|
    |conv2_i_i_i266_fu_718_p3                        |    select|   0|  0|  11|           1|           2|
    |conv2_i_i_i_cast_cast_fu_686_p3                 |    select|   0|  0|   6|           1|           1|
    |pix_5_fu_734_p3                                 |    select|   0|  0|  13|           1|           2|
    |pix_fu_726_p3                                   |    select|   0|  0|  13|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0| 394|         214|          81|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |bckgndYUV_write              |   9|          2|    1|          2|
    |colorFormat_val17_c14_blk_n  |   9|          2|    1|          2|
    |hBarSel_0_loc_0_fu_316       |   9|          2|    8|         16|
    |hBarSel_3_0_loc_0_fu_300     |   9|          2|    8|         16|
    |hBarSel_4_0_loc_0_fu_328     |   9|          2|    8|         16|
    |hBarSel_5_0_loc_0_fu_284     |   9|          2|    8|         16|
    |hdata_flag_0_reg_466         |   9|          2|    1|          2|
    |hdata_loc_0_fu_308           |   9|          2|   16|         32|
    |height_val4_c12_blk_n        |   9|          2|    1|          2|
    |motionSpeed_val14_c_blk_n    |   9|          2|    1|          2|
    |rampVal_2_flag_0_reg_478     |   9|          2|    1|          2|
    |rampVal_2_loc_0_fu_292       |   9|          2|   16|         32|
    |rampVal_3_flag_0_reg_454     |   9|          2|    1|          2|
    |rampVal_3_loc_0_fu_336       |   9|          2|   16|         32|
    |rampVal_loc_0_fu_332         |   9|          2|   16|         32|
    |vBarSel_2_loc_0_fu_304       |   9|          2|    8|         16|
    |vBarSel_3_loc_0_fu_288       |   9|          2|    8|         16|
    |vBarSel_loc_0_fu_320         |   9|          2|    8|         16|
    |width_val7_c13_blk_n         |   9|          2|    1|          2|
    |y_fu_280                     |   9|          2|   16|         32|
    |zonePlateVAddr_loc_0_fu_324  |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 219|         49|  162|        327|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   4|   0|    4|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |barWidthMinSamples_reg_1346                                      |  10|   0|   10|          0|
    |barWidth_reg_1340                                                |  11|   0|   11|          0|
    |cmp11_i_reg_1405                                                 |   1|   0|    1|          0|
    |cmp12_i_reg_1400                                                 |   1|   0|    1|          0|
    |cmp2_i236_reg_1295                                               |   1|   0|    1|          0|
    |cmp_i370_reg_1385                                                |   1|   0|    1|          0|
    |colorSel_reg_1395                                                |   2|   0|    2|          0|
    |conv2_i_i10_i241_reg_1300                                        |   9|   0|   12|          3|
    |conv2_i_i10_i246_reg_1310                                        |   4|   0|   12|          8|
    |conv2_i_i10_i264_cast_cast_cast_cast_reg_1320                    |   2|   0|    7|          5|
    |conv2_i_i_i248_cast_cast_reg_1315                                |   3|   0|    9|          6|
    |conv2_i_i_i266_reg_1325                                          |   7|   0|   12|          5|
    |conv2_i_i_i_cast_cast_reg_1305                                   |   1|   0|    5|          4|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490_ap_start_reg  |   1|   0|    1|          0|
    |hBarSel_0                                                        |   3|   0|    3|          0|
    |hBarSel_0_loc_0_fu_316                                           |   8|   0|    8|          0|
    |hBarSel_3_0                                                      |   3|   0|    3|          0|
    |hBarSel_3_0_loc_0_fu_300                                         |   8|   0|    8|          0|
    |hBarSel_4_0                                                      |   8|   0|    8|          0|
    |hBarSel_4_0_loc_0_fu_328                                         |   8|   0|    8|          0|
    |hBarSel_5_0                                                      |   3|   0|    3|          0|
    |hBarSel_5_0_loc_0_fu_284                                         |   8|   0|    8|          0|
    |hdata                                                            |  16|   0|   16|          0|
    |hdata_flag_0_reg_466                                             |   1|   0|    1|          0|
    |hdata_loc_0_fu_308                                               |  16|   0|   16|          0|
    |hdata_new_0_fu_312                                               |  16|   0|   16|          0|
    |icmp_reg_1351                                                    |   1|   0|    1|          0|
    |p_0_0_0_0_0214_lcssa221_fu_268                                   |  12|   0|   12|          0|
    |p_0_1_0_0_0216_lcssa224_fu_272                                   |  12|   0|   12|          0|
    |p_0_2_0_0_0218_lcssa227_fu_276                                   |  12|   0|   12|          0|
    |pix_5_reg_1335                                                   |  11|   0|   12|          1|
    |pix_reg_1330                                                     |   1|   0|   12|         11|
    |rampStart                                                        |  12|   0|   12|          0|
    |rampStart_load_reg_1371                                          |  12|   0|   12|          0|
    |rampVal                                                          |  12|   0|   12|          0|
    |rampVal_1                                                        |  16|   0|   16|          0|
    |rampVal_2                                                        |  16|   0|   16|          0|
    |rampVal_2_flag_0_reg_478                                         |   1|   0|    1|          0|
    |rampVal_2_loc_0_fu_292                                           |  16|   0|   16|          0|
    |rampVal_2_new_0_fu_296                                           |  16|   0|   16|          0|
    |rampVal_3_flag_0_reg_454                                         |   1|   0|    1|          0|
    |rampVal_3_loc_0_fu_336                                           |  16|   0|   16|          0|
    |rampVal_3_new_0_fu_340                                           |  16|   0|   16|          0|
    |rampVal_loc_0_fu_332                                             |  16|   0|   16|          0|
    |sub10_i_reg_1366                                                 |  17|   0|   17|          0|
    |sub35_i_reg_1361                                                 |  17|   0|   17|          0|
    |sub_i_i_i_reg_1356                                               |  11|   0|   11|          0|
    |tmp_33_reg_1390                                                  |   1|   0|    1|          0|
    |trunc_ln565_reg_1410                                             |  12|   0|   12|          0|
    |vBarSel                                                          |   3|   0|    3|          0|
    |vBarSel_1                                                        |   1|   0|    1|          0|
    |vBarSel_2                                                        |   8|   0|    8|          0|
    |vBarSel_2_loc_0_fu_304                                           |   8|   0|    8|          0|
    |vBarSel_3_loc_0_fu_288                                           |   8|   0|    8|          0|
    |vBarSel_loc_0_fu_320                                             |   8|   0|    8|          0|
    |y_3_reg_1377                                                     |  16|   0|   16|          0|
    |y_fu_280                                                         |  16|   0|   16|          0|
    |zonePlateVAddr                                                   |  16|   0|   16|          0|
    |zonePlateVAddr_loc_0_fu_324                                      |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 514|   0|  557|         43|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|           tpgBackground|  return value|
|height_val                            |   in|   16|     ap_none|              height_val|        scalar|
|width_val                             |   in|   16|     ap_none|               width_val|        scalar|
|patternId_val                         |   in|    8|     ap_none|           patternId_val|        scalar|
|ZplateHorContStart_val                |   in|   16|     ap_none|  ZplateHorContStart_val|        scalar|
|ZplateHorContDelta_val                |   in|   16|     ap_none|  ZplateHorContDelta_val|        scalar|
|ZplateVerContStart_val                |   in|   16|     ap_none|  ZplateVerContStart_val|        scalar|
|ZplateVerContDelta_val                |   in|   16|     ap_none|  ZplateVerContDelta_val|        scalar|
|dpDynamicRange_val                    |   in|    8|     ap_none|      dpDynamicRange_val|        scalar|
|dpYUVCoef_val                         |   in|    8|     ap_none|           dpYUVCoef_val|        scalar|
|motionSpeed_val                       |   in|    8|     ap_none|         motionSpeed_val|        scalar|
|colorFormat_val                       |   in|    8|     ap_none|         colorFormat_val|        scalar|
|bckgndYUV_din                         |  out|   36|     ap_fifo|               bckgndYUV|       pointer|
|bckgndYUV_num_data_valid              |   in|    5|     ap_fifo|               bckgndYUV|       pointer|
|bckgndYUV_fifo_cap                    |   in|    5|     ap_fifo|               bckgndYUV|       pointer|
|bckgndYUV_full_n                      |   in|    1|     ap_fifo|               bckgndYUV|       pointer|
|bckgndYUV_write                       |  out|    1|     ap_fifo|               bckgndYUV|       pointer|
|height_val4_c12_din                   |  out|   16|     ap_fifo|         height_val4_c12|       pointer|
|height_val4_c12_num_data_valid        |   in|    3|     ap_fifo|         height_val4_c12|       pointer|
|height_val4_c12_fifo_cap              |   in|    3|     ap_fifo|         height_val4_c12|       pointer|
|height_val4_c12_full_n                |   in|    1|     ap_fifo|         height_val4_c12|       pointer|
|height_val4_c12_write                 |  out|    1|     ap_fifo|         height_val4_c12|       pointer|
|width_val7_c13_din                    |  out|   16|     ap_fifo|          width_val7_c13|       pointer|
|width_val7_c13_num_data_valid         |   in|    3|     ap_fifo|          width_val7_c13|       pointer|
|width_val7_c13_fifo_cap               |   in|    3|     ap_fifo|          width_val7_c13|       pointer|
|width_val7_c13_full_n                 |   in|    1|     ap_fifo|          width_val7_c13|       pointer|
|width_val7_c13_write                  |  out|    1|     ap_fifo|          width_val7_c13|       pointer|
|motionSpeed_val14_c_din               |  out|    8|     ap_fifo|     motionSpeed_val14_c|       pointer|
|motionSpeed_val14_c_num_data_valid    |   in|    3|     ap_fifo|     motionSpeed_val14_c|       pointer|
|motionSpeed_val14_c_fifo_cap          |   in|    3|     ap_fifo|     motionSpeed_val14_c|       pointer|
|motionSpeed_val14_c_full_n            |   in|    1|     ap_fifo|     motionSpeed_val14_c|       pointer|
|motionSpeed_val14_c_write             |  out|    1|     ap_fifo|     motionSpeed_val14_c|       pointer|
|colorFormat_val17_c14_din             |  out|    8|     ap_fifo|   colorFormat_val17_c14|       pointer|
|colorFormat_val17_c14_num_data_valid  |   in|    3|     ap_fifo|   colorFormat_val17_c14|       pointer|
|colorFormat_val17_c14_fifo_cap        |   in|    3|     ap_fifo|   colorFormat_val17_c14|       pointer|
|colorFormat_val17_c14_full_n          |   in|    1|     ap_fifo|   colorFormat_val17_c14|       pointer|
|colorFormat_val17_c14_write           |  out|    1|     ap_fifo|   colorFormat_val17_c14|       pointer|
|s                                     |   in|   32|     ap_none|                       s|       pointer|
+--------------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0214_lcssa221 = alloca i32 1"   --->   Operation 5 'alloca' 'p_0_0_0_0_0214_lcssa221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0216_lcssa224 = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_1_0_0_0216_lcssa224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0218_lcssa227 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_2_0_0_0218_lcssa227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%hBarSel_5_0_loc_0 = alloca i32 1"   --->   Operation 9 'alloca' 'hBarSel_5_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%vBarSel_3_loc_0 = alloca i32 1"   --->   Operation 10 'alloca' 'vBarSel_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rampVal_2_loc_0 = alloca i32 1"   --->   Operation 11 'alloca' 'rampVal_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rampVal_2_new_0 = alloca i32 1"   --->   Operation 12 'alloca' 'rampVal_2_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%hBarSel_3_0_loc_0 = alloca i32 1"   --->   Operation 13 'alloca' 'hBarSel_3_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%vBarSel_2_loc_0 = alloca i32 1"   --->   Operation 14 'alloca' 'vBarSel_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hdata_loc_0 = alloca i32 1"   --->   Operation 15 'alloca' 'hdata_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hdata_new_0 = alloca i32 1"   --->   Operation 16 'alloca' 'hdata_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%hBarSel_0_loc_0 = alloca i32 1"   --->   Operation 17 'alloca' 'hBarSel_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%vBarSel_loc_0 = alloca i32 1"   --->   Operation 18 'alloca' 'vBarSel_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zonePlateVAddr_loc_0 = alloca i32 1"   --->   Operation 19 'alloca' 'zonePlateVAddr_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hBarSel_4_0_loc_0 = alloca i32 1"   --->   Operation 20 'alloca' 'hBarSel_4_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rampVal_loc_0 = alloca i32 1"   --->   Operation 21 'alloca' 'rampVal_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rampVal_3_loc_0 = alloca i32 1"   --->   Operation 22 'alloca' 'rampVal_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rampVal_3_new_0 = alloca i32 1"   --->   Operation 23 'alloca' 'rampVal_3_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%colorFormat_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormat_val"   --->   Operation 24 'read' 'colorFormat_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%motionSpeed_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %motionSpeed_val"   --->   Operation 25 'read' 'motionSpeed_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dpYUVCoef_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpYUVCoef_val"   --->   Operation 26 'read' 'dpYUVCoef_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dpDynamicRange_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpDynamicRange_val"   --->   Operation 27 'read' 'dpDynamicRange_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ZplateVerContDelta_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateVerContDelta_val"   --->   Operation 28 'read' 'ZplateVerContDelta_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ZplateVerContStart_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateVerContStart_val"   --->   Operation 29 'read' 'ZplateVerContStart_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ZplateHorContDelta_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateHorContDelta_val"   --->   Operation 30 'read' 'ZplateHorContDelta_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ZplateHorContStart_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %ZplateHorContStart_val"   --->   Operation 31 'read' 'ZplateHorContStart_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%patternId_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patternId_val"   --->   Operation 32 'read' 'patternId_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%width_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width_val"   --->   Operation 33 'read' 'width_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%height_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height_val"   --->   Operation 34 'read' 'height_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc = alloca i64 1"   --->   Operation 35 'alloca' 'rampVal_2_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc = alloca i64 1"   --->   Operation 36 'alloca' 'hdata_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc = alloca i64 1"   --->   Operation 37 'alloca' 'rampVal_3_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val17_c14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %colorFormat_val17_c14, i8 %colorFormat_val_read"   --->   Operation 39 'write' 'write_ln0' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %motionSpeed_val14_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %motionSpeed_val14_c, i8 %motionSpeed_val_read"   --->   Operation 41 'write' 'write_ln0' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val7_c13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %width_val7_c13, i16 %width_val_read"   --->   Operation 43 'write' 'write_ln0' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val4_c12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %height_val4_c12, i16 %height_val_read"   --->   Operation 45 'write' 'write_ln0' <Predicate = true> <Delay = 2.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %bckgndYUV, void @empty_19, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.35ns)   --->   "%cmp2_i236 = icmp_eq  i8 %colorFormat_val_read, i8 0"   --->   Operation 47 'icmp' 'cmp2_i236' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.60ns)   --->   "%conv2_i_i10_i241 = select i1 %cmp2_i236, i12 4095, i12 1216"   --->   Operation 48 'select' 'conv2_i_i10_i241' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.62ns)   --->   "%conv2_i_i_i_cast_cast = select i1 %cmp2_i236, i5 0, i5 16"   --->   Operation 49 'select' 'conv2_i_i_i_cast_cast' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.60ns)   --->   "%conv2_i_i10_i246 = select i1 %cmp2_i236, i12 0, i12 2384"   --->   Operation 50 'select' 'conv2_i_i10_i246' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.44ns)   --->   "%conv2_i_i_i248_cast_cast = select i1 %cmp2_i236, i9 0, i9 336"   --->   Operation 51 'select' 'conv2_i_i_i248_cast_cast' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.51ns)   --->   "%conv2_i_i10_i264_cast_cast_cast_cast = select i1 %cmp2_i236, i7 0, i7 80"   --->   Operation 52 'select' 'conv2_i_i10_i264_cast_cast_cast_cast' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.60ns)   --->   "%conv2_i_i_i266 = select i1 %cmp2_i236, i12 4095, i12 1712"   --->   Operation 53 'select' 'conv2_i_i_i266' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.60ns)   --->   "%pix = select i1 %cmp2_i236, i12 0, i12 2048"   --->   Operation 54 'select' 'pix' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.60ns)   --->   "%pix_5 = select i1 %cmp2_i236, i12 4095, i12 2048"   --->   Operation 55 'select' 'pix_5' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%width_val_cast14 = zext i16 %width_val_read"   --->   Operation 56 'zext' 'width_val_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty = trunc i16 %width_val_read"   --->   Operation 57 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.32ns)   --->   "%add_i = add i14 %empty, i14 7"   --->   Operation 58 'add' 'add_i' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_i, i32 3, i32 13"   --->   Operation 59 'partselect' 'barWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.32ns)   --->   "%add2_i = add i14 %empty, i14 15"   --->   Operation 60 'add' 'add2_i' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add2_i, i32 4, i32 13"   --->   Operation 61 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.34ns)   --->   "%barWidthMinSamples = add i10 %p_cast, i10 1023"   --->   Operation 62 'add' 'barWidthMinSamples' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%height_val_cast15 = zext i16 %height_val_read"   --->   Operation 63 'zext' 'height_val_cast15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_98 = trunc i16 %height_val_read"   --->   Operation 64 'trunc' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.32ns)   --->   "%add5_i = add i14 %empty_98, i14 15"   --->   Operation 65 'add' 'add5_i' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormat_val_read, i32 1, i32 7"   --->   Operation 66 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.27ns)   --->   "%icmp = icmp_ne  i7 %tmp, i7 0"   --->   Operation 67 'icmp' 'icmp' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add5_i, i32 4, i32 13"   --->   Operation 68 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%barHeight_cast = zext i10 %tmp_8"   --->   Operation 69 'zext' 'barHeight_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.34ns)   --->   "%sub_i_i_i = add i11 %barHeight_cast, i11 2047"   --->   Operation 70 'add' 'sub_i_i_i' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.30ns)   --->   "%sub35_i = add i17 %width_val_cast14, i17 131071"   --->   Operation 71 'add' 'sub35_i' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.30ns)   --->   "%sub10_i = add i17 %height_val_cast15, i17 131071"   --->   Operation 72 'add' 'sub10_i' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%rampStart_load = load i12 %rampStart" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 73 'load' 'rampStart_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%rampVal_1_load = load i16 %rampVal_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1084->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 74 'load' 'rampVal_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%rampVal_load = load i12 %rampVal" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1101->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:593]   --->   Operation 75 'load' 'rampVal_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1257 = zext i12 %rampVal_load" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 76 'zext' 'zext_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%hBarSel_4_0_load = load i8 %hBarSel_4_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 77 'load' 'hBarSel_4_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zonePlateVAddr_load = load i16 %zonePlateVAddr" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1341->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657]   --->   Operation 78 'load' 'zonePlateVAddr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%vBarSel_load = load i3 %vBarSel" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 79 'load' 'vBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1412 = zext i3 %vBarSel_load" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 80 'zext' 'zext_ln1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%hBarSel_0_load = load i3 %hBarSel_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 81 'load' 'hBarSel_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1545 = zext i3 %hBarSel_0_load" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 82 'zext' 'zext_ln1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%hdata_load = load i16 %hdata" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 83 'load' 'hdata_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%vBarSel_2_load = load i8 %vBarSel_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 84 'load' 'vBarSel_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%hBarSel_3_0_load = load i3 %hBarSel_3_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1593->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 85 'load' 'hBarSel_3_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1687 = zext i3 %hBarSel_3_0_load" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1687->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 86 'zext' 'zext_ln1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%rampVal_2_load = load i16 %rampVal_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1687->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 87 'load' 'rampVal_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%vBarSel_1_load = load i1 %vBarSel_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1758->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 88 'load' 'vBarSel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1775 = zext i1 %vBarSel_1_load" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 89 'zext' 'zext_ln1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%hBarSel_5_0_load = load i3 %hBarSel_5_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 90 'load' 'hBarSel_5_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln563 = zext i3 %hBarSel_5_0_load" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 91 'zext' 'zext_ln563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln1084 = store i16 %rampVal_1_load, i16 %rampVal_3_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1084->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 92 'store' 'store_ln1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln1257 = store i16 %zext_ln1257, i16 %rampVal_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 93 'store' 'store_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln1257 = store i8 %hBarSel_4_0_load, i8 %hBarSel_4_0_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 94 'store' 'store_ln1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln1341 = store i16 %zonePlateVAddr_load, i16 %zonePlateVAddr_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1341->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657]   --->   Operation 95 'store' 'store_ln1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln1412 = store i8 %zext_ln1412, i8 %vBarSel_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 96 'store' 'store_ln1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln1545 = store i8 %zext_ln1545, i8 %hBarSel_0_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 97 'store' 'store_ln1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln1545 = store i16 %hdata_load, i16 %hdata_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1545->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 98 'store' 'store_ln1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln1575 = store i8 %vBarSel_2_load, i8 %vBarSel_2_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 99 'store' 'store_ln1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln1687 = store i8 %zext_ln1687, i8 %hBarSel_3_0_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1687->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 100 'store' 'store_ln1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln1687 = store i16 %rampVal_2_load, i16 %rampVal_2_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1687->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 101 'store' 'store_ln1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln1775 = store i8 %zext_ln1775, i8 %vBarSel_3_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1775->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721]   --->   Operation 102 'store' 'store_ln1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln563 = store i8 %zext_ln563, i8 %hBarSel_5_0_loc_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 103 'store' 'store_ln563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.84ns)   --->   "%store_ln549 = store i16 0, i16 %y" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 104 'store' 'store_ln549' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 105 [1/1] (0.84ns)   --->   "%br_ln563 = br void %VITIS_LOOP_565_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 105 'br' 'br_ln563' <Predicate = true> <Delay = 0.84>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%rampVal_3_flag_0 = phi i1 0, void %entry, i1 %rampVal_3_flag_1_loc_load, void %VITIS_LOOP_565_2.split"   --->   Operation 106 'phi' 'rampVal_3_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%hdata_flag_0 = phi i1 0, void %entry, i1 %hdata_flag_1_loc_load, void %VITIS_LOOP_565_2.split"   --->   Operation 107 'phi' 'hdata_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%rampVal_2_flag_0 = phi i1 0, void %entry, i1 %rampVal_2_flag_1_loc_load, void %VITIS_LOOP_565_2.split"   --->   Operation 108 'phi' 'rampVal_2_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%y_3 = load i16 %y" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 109 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.30ns)   --->   "%icmp_ln563 = icmp_eq  i16 %y_3, i16 %height_val_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 110 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.30ns)   --->   "%add_ln563 = add i16 %y_3, i16 1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 111 'add' 'add_ln563' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln563 = br i1 %icmp_ln563, void %VITIS_LOOP_565_2.split, void %for.end47.loopexit" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 112 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln563_1 = zext i16 %y_3" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 113 'zext' 'zext_ln563_1' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.30ns)   --->   "%cmp_i370 = icmp_eq  i16 %y_3, i16 0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 114 'icmp' 'cmp_i370' <Predicate = (!icmp_ln563)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %y_3, i32 5" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 115 'bitselect' 'tmp_33' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%colorSel = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %y_3, i32 6, i32 7" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 116 'partselect' 'colorSel' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.30ns)   --->   "%cmp12_i = icmp_ne  i16 %y_3, i16 0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 117 'icmp' 'cmp12_i' <Predicate = (!icmp_ln563)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (1.32ns)   --->   "%cmp11_i = icmp_eq  i17 %sub10_i, i17 %zext_ln563_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 118 'icmp' 'cmp11_i' <Predicate = (!icmp_ln563)> <Delay = 1.32> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i16 %y_3" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 119 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%empty_99 = wait i32 @_ssdm_op_Wait"   --->   Operation 120 'wait' 'empty_99' <Predicate = (!icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (2.17ns)   --->   "%call_ln585 = call void @tpgBackground_Pipeline_VITIS_LOOP_565_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i16 %width_val_read, i12 %pix_5, i12 %pix, i12 %conv2_i_i_i266, i9 %conv2_i_i_i248_cast_cast, i5 %conv2_i_i_i_cast_cast, i7 %conv2_i_i10_i264_cast_cast_cast_cast, i12 %conv2_i_i10_i246, i12 %conv2_i_i10_i241, i12 %rampStart_load, i36 %bckgndYUV, i16 %ZplateHorContStart_val_read, i8 %patternId_val_read, i1 %cmp2_i236, i12 %rampStart_load, i16 %y_3, i8 %colorFormat_val_read, i11 %barWidth, i11 %barWidth, i16 %ZplateHorContDelta_val_read, i16 %ZplateVerContStart_val_read, i1 %cmp12_i, i16 %ZplateVerContDelta_val_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %cmp11_i, i1 %cmp_i370, i17 %sub35_i, i12 %trunc_ln565, i1 %icmp, i1 %tmp_33, i2 %colorSel, i8 %dpDynamicRange_val_read, i8 %dpYUVCoef_val_read, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_0_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_0_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_0_loc_0, i12 %p_0_2_0_0_0218_lcssa227, i12 %p_0_1_0_0_0216_lcssa224, i12 %p_0_0_0_0_0214_lcssa221, i12 %rampVal, i12 %redYuv, i12 %grnYuv, i12 %bluYuv, i12 %blkYuv, i12 %whiYuv, i2 %tpgBarSelRgb_r, i12 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i12 %tpgBarSelYuv_u, i12 %tpgBarSelYuv_v, i8 %hBarSel_4_0, i11 %xBar_0, i32 %s, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel_0, i10 %xCount_0, i10 %yCount, i3 %vBarSel, i10 %xCount_4_0, i1 %vHatch, i10 %yCount_2, i12 %whiYuv_1, i12 %blkYuv_1, i8 %tpgSinTableArray_9bit_0, i8 %tpgSinTableArray_9bit_1, i9 %tpgSinTableArray_9bit_2, i8 %tpgSinTableArray_9bit_3, i8 %tpgSinTableArray_9bit_4, i2 %tpgCheckerBoardArray, i3 %hBarSel_3_0, i10 %xCount_3_0, i10 %yCount_3, i8 %vBarSel_2, i28 %rSerie, i28 %gSerie, i28 %bSerie, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_5_0, i10 %xCount_5_0, i6 %yCount_1, i1 %vBarSel_1, i10 %DPtpgBarSelRgb_CEA_r, i10 %DPtpgBarSelRgb_CEA_g, i10 %DPtpgBarSelRgb_CEA_b, i12 %DPtpgBarSelYuv_601_y, i12 %DPtpgBarSelYuv_601_v, i12 %DPtpgBarSelYuv_601_u, i12 %DPtpgBarSelYuv_709_y, i12 %DPtpgBarSelYuv_709_v, i12 %DPtpgBarSelYuv_709_u" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 121 'call' 'call_ln585' <Predicate = (!icmp_ln563)> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 122 [1/1] (0.84ns)   --->   "%store_ln549 = store i16 %add_ln563, i16 %y" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 122 'store' 'store_ln549' <Predicate = (!icmp_ln563)> <Delay = 0.84>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln750 = zext i8 %motionSpeed_val_read" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 123 'zext' 'zext_ln750' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.33ns)   --->   "%add_ln750 = add i12 %rampStart_load, i12 %zext_ln750" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 124 'add' 'add_ln750' <Predicate = (icmp_ln563)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln750 = store i12 %add_ln750, i12 %rampStart" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750]   --->   Operation 125 'store' 'store_ln750' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_2_flag_0, void %for.end47.loopexit.new12, void %mergeST11"   --->   Operation 126 'br' 'br_ln0' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%rampVal_2_new_0_load = load i16 %rampVal_2_new_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1675->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 127 'load' 'rampVal_2_new_0_load' <Predicate = (icmp_ln563 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln1675 = store i16 %rampVal_2_new_0_load, i16 %rampVal_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1675->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707]   --->   Operation 128 'store' 'store_ln1675' <Predicate = (icmp_ln563 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47.loopexit.new12"   --->   Operation 129 'br' 'br_ln0' <Predicate = (icmp_ln563 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %hdata_flag_0, void %for.end47.loopexit.new10, void %mergeST9"   --->   Operation 130 'br' 'br_ln0' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%hdata_new_0_load = load i16 %hdata_new_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 131 'load' 'hdata_new_0_load' <Predicate = (icmp_ln563 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln1533 = store i16 %hdata_new_0_load, i16 %hdata" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689]   --->   Operation 132 'store' 'store_ln1533' <Predicate = (icmp_ln563 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47.loopexit.new10"   --->   Operation 133 'br' 'br_ln0' <Predicate = (icmp_ln563 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_3_flag_0, void %for.end47.loopexit.new, void %mergeST"   --->   Operation 134 'br' 'br_ln0' <Predicate = (icmp_ln563)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%rampVal_3_new_0_load = load i16 %rampVal_3_new_0" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 135 'load' 'rampVal_3_new_0_load' <Predicate = (icmp_ln563 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln1073 = store i16 %rampVal_3_new_0_load, i16 %rampVal_1" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073->C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 136 'store' 'store_ln1073' <Predicate = (icmp_ln563 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47.loopexit.new"   --->   Operation 137 'br' 'br_ln0' <Predicate = (icmp_ln563 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln751 = ret" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:751]   --->   Operation 138 'ret' 'ret_ln751' <Predicate = (icmp_ln563)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln585 = call void @tpgBackground_Pipeline_VITIS_LOOP_565_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i16 %width_val_read, i12 %pix_5, i12 %pix, i12 %conv2_i_i_i266, i9 %conv2_i_i_i248_cast_cast, i5 %conv2_i_i_i_cast_cast, i7 %conv2_i_i10_i264_cast_cast_cast_cast, i12 %conv2_i_i10_i246, i12 %conv2_i_i10_i241, i12 %rampStart_load, i36 %bckgndYUV, i16 %ZplateHorContStart_val_read, i8 %patternId_val_read, i1 %cmp2_i236, i12 %rampStart_load, i16 %y_3, i8 %colorFormat_val_read, i11 %barWidth, i11 %barWidth, i16 %ZplateHorContDelta_val_read, i16 %ZplateVerContStart_val_read, i1 %cmp12_i, i16 %ZplateVerContDelta_val_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %cmp11_i, i1 %cmp_i370, i17 %sub35_i, i12 %trunc_ln565, i1 %icmp, i1 %tmp_33, i2 %colorSel, i8 %dpDynamicRange_val_read, i8 %dpYUVCoef_val_read, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_0_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_0_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_0_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_0_loc_0, i12 %p_0_2_0_0_0218_lcssa227, i12 %p_0_1_0_0_0216_lcssa224, i12 %p_0_0_0_0_0214_lcssa221, i12 %rampVal, i12 %redYuv, i12 %grnYuv, i12 %bluYuv, i12 %blkYuv, i12 %whiYuv, i2 %tpgBarSelRgb_r, i12 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i12 %tpgBarSelYuv_u, i12 %tpgBarSelYuv_v, i8 %hBarSel_4_0, i11 %xBar_0, i32 %s, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel_0, i10 %xCount_0, i10 %yCount, i3 %vBarSel, i10 %xCount_4_0, i1 %vHatch, i10 %yCount_2, i12 %whiYuv_1, i12 %blkYuv_1, i8 %tpgSinTableArray_9bit_0, i8 %tpgSinTableArray_9bit_1, i9 %tpgSinTableArray_9bit_2, i8 %tpgSinTableArray_9bit_3, i8 %tpgSinTableArray_9bit_4, i2 %tpgCheckerBoardArray, i3 %hBarSel_3_0, i10 %xCount_3_0, i10 %yCount_3, i8 %vBarSel_2, i28 %rSerie, i28 %gSerie, i28 %bSerie, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_5_0, i10 %xCount_5_0, i6 %yCount_1, i1 %vBarSel_1, i10 %DPtpgBarSelRgb_CEA_r, i10 %DPtpgBarSelRgb_CEA_g, i10 %DPtpgBarSelRgb_CEA_b, i12 %DPtpgBarSelYuv_601_y, i12 %DPtpgBarSelYuv_601_v, i12 %DPtpgBarSelYuv_601_u, i12 %DPtpgBarSelYuv_709_y, i12 %DPtpgBarSelYuv_709_v, i12 %DPtpgBarSelYuv_709_u" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585]   --->   Operation 139 'call' 'call_ln585' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%speclooptripcount_ln549 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:549]   --->   Operation 140 'speclooptripcount' 'speclooptripcount_ln549' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln563 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 141 'specloopname' 'specloopname_ln563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc_load = load i1 %rampVal_3_flag_1_loc"   --->   Operation 142 'load' 'rampVal_3_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc_load = load i1 %hdata_flag_1_loc"   --->   Operation 143 'load' 'hdata_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc_load = load i1 %rampVal_2_flag_1_loc"   --->   Operation 144 'load' 'rampVal_2_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln563 = br void %VITIS_LOOP_565_2" [C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563]   --->   Operation 145 'br' 'br_ln563' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ height_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patternId_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateHorContStart_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateHorContDelta_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateVerContStart_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ZplateVerContDelta_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dpDynamicRange_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dpYUVCoef_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ motionSpeed_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colorFormat_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bckgndYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val4_c12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val7_c13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ motionSpeed_val14_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val17_c14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rampStart]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_4_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ zonePlateVAddr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hdata]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_3_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rampVal_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ vBarSel_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hBarSel_5_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ redYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ grnYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bluYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ whiYuv]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelRgb_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgBarSelYuv_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xBar_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tpgBarSelRgb_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ zonePlateVDelta]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ tpgTartanBarArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ xCount_4_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ vHatch]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ whiYuv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ blkYuv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgSinTableArray_9bit_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ tpgCheckerBoardArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_3_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rSerie]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ gSerie]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bSerie]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ DPtpgBarSelRgb_VESA_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_VESA_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarArray]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xCount_5_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ yCount_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ DPtpgBarSelRgb_CEA_r]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_g]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelRgb_CEA_b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_601_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_v]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DPtpgBarSelYuv_709_u]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_0_0_0_0214_lcssa221              (alloca           ) [ 00111]
p_0_1_0_0_0216_lcssa224              (alloca           ) [ 00111]
p_0_2_0_0_0218_lcssa227              (alloca           ) [ 00111]
y                                    (alloca           ) [ 01111]
hBarSel_5_0_loc_0                    (alloca           ) [ 01111]
vBarSel_3_loc_0                      (alloca           ) [ 01111]
rampVal_2_loc_0                      (alloca           ) [ 01111]
rampVal_2_new_0                      (alloca           ) [ 00111]
hBarSel_3_0_loc_0                    (alloca           ) [ 01111]
vBarSel_2_loc_0                      (alloca           ) [ 01111]
hdata_loc_0                          (alloca           ) [ 01111]
hdata_new_0                          (alloca           ) [ 00111]
hBarSel_0_loc_0                      (alloca           ) [ 01111]
vBarSel_loc_0                        (alloca           ) [ 01111]
zonePlateVAddr_loc_0                 (alloca           ) [ 01111]
hBarSel_4_0_loc_0                    (alloca           ) [ 01111]
rampVal_loc_0                        (alloca           ) [ 01111]
rampVal_3_loc_0                      (alloca           ) [ 01111]
rampVal_3_new_0                      (alloca           ) [ 00111]
colorFormat_val_read                 (read             ) [ 00111]
motionSpeed_val_read                 (read             ) [ 00111]
dpYUVCoef_val_read                   (read             ) [ 00111]
dpDynamicRange_val_read              (read             ) [ 00111]
ZplateVerContDelta_val_read          (read             ) [ 00111]
ZplateVerContStart_val_read          (read             ) [ 00111]
ZplateHorContDelta_val_read          (read             ) [ 00111]
ZplateHorContStart_val_read          (read             ) [ 00111]
patternId_val_read                   (read             ) [ 00111]
width_val_read                       (read             ) [ 00111]
height_val_read                      (read             ) [ 00111]
rampVal_2_flag_1_loc                 (alloca           ) [ 00111]
hdata_flag_1_loc                     (alloca           ) [ 00111]
rampVal_3_flag_1_loc                 (alloca           ) [ 00111]
specinterface_ln0                    (specinterface    ) [ 00000]
write_ln0                            (write            ) [ 00000]
specinterface_ln0                    (specinterface    ) [ 00000]
write_ln0                            (write            ) [ 00000]
specinterface_ln0                    (specinterface    ) [ 00000]
write_ln0                            (write            ) [ 00000]
specinterface_ln0                    (specinterface    ) [ 00000]
write_ln0                            (write            ) [ 00000]
specinterface_ln0                    (specinterface    ) [ 00000]
cmp2_i236                            (icmp             ) [ 00111]
conv2_i_i10_i241                     (select           ) [ 00111]
conv2_i_i_i_cast_cast                (select           ) [ 00111]
conv2_i_i10_i246                     (select           ) [ 00111]
conv2_i_i_i248_cast_cast             (select           ) [ 00111]
conv2_i_i10_i264_cast_cast_cast_cast (select           ) [ 00111]
conv2_i_i_i266                       (select           ) [ 00111]
pix                                  (select           ) [ 00111]
pix_5                                (select           ) [ 00111]
width_val_cast14                     (zext             ) [ 00000]
empty                                (trunc            ) [ 00000]
add_i                                (add              ) [ 00000]
barWidth                             (partselect       ) [ 00111]
add2_i                               (add              ) [ 00000]
p_cast                               (partselect       ) [ 00000]
barWidthMinSamples                   (add              ) [ 00111]
height_val_cast15                    (zext             ) [ 00000]
empty_98                             (trunc            ) [ 00000]
add5_i                               (add              ) [ 00000]
tmp                                  (partselect       ) [ 00000]
icmp                                 (icmp             ) [ 00111]
tmp_8                                (partselect       ) [ 00000]
barHeight_cast                       (zext             ) [ 00000]
sub_i_i_i                            (add              ) [ 00111]
sub35_i                              (add              ) [ 00111]
sub10_i                              (add              ) [ 00111]
rampStart_load                       (load             ) [ 00111]
rampVal_1_load                       (load             ) [ 00000]
rampVal_load                         (load             ) [ 00000]
zext_ln1257                          (zext             ) [ 00000]
hBarSel_4_0_load                     (load             ) [ 00000]
zonePlateVAddr_load                  (load             ) [ 00000]
vBarSel_load                         (load             ) [ 00000]
zext_ln1412                          (zext             ) [ 00000]
hBarSel_0_load                       (load             ) [ 00000]
zext_ln1545                          (zext             ) [ 00000]
hdata_load                           (load             ) [ 00000]
vBarSel_2_load                       (load             ) [ 00000]
hBarSel_3_0_load                     (load             ) [ 00000]
zext_ln1687                          (zext             ) [ 00000]
rampVal_2_load                       (load             ) [ 00000]
vBarSel_1_load                       (load             ) [ 00000]
zext_ln1775                          (zext             ) [ 00000]
hBarSel_5_0_load                     (load             ) [ 00000]
zext_ln563                           (zext             ) [ 00000]
store_ln1084                         (store            ) [ 00000]
store_ln1257                         (store            ) [ 00000]
store_ln1257                         (store            ) [ 00000]
store_ln1341                         (store            ) [ 00000]
store_ln1412                         (store            ) [ 00000]
store_ln1545                         (store            ) [ 00000]
store_ln1545                         (store            ) [ 00000]
store_ln1575                         (store            ) [ 00000]
store_ln1687                         (store            ) [ 00000]
store_ln1687                         (store            ) [ 00000]
store_ln1775                         (store            ) [ 00000]
store_ln563                          (store            ) [ 00000]
store_ln549                          (store            ) [ 00000]
br_ln563                             (br               ) [ 01111]
rampVal_3_flag_0                     (phi              ) [ 00110]
hdata_flag_0                         (phi              ) [ 00110]
rampVal_2_flag_0                     (phi              ) [ 00110]
y_3                                  (load             ) [ 00010]
icmp_ln563                           (icmp             ) [ 00111]
add_ln563                            (add              ) [ 00000]
br_ln563                             (br               ) [ 00000]
zext_ln563_1                         (zext             ) [ 00000]
cmp_i370                             (icmp             ) [ 00010]
tmp_33                               (bitselect        ) [ 00010]
colorSel                             (partselect       ) [ 00010]
cmp12_i                              (icmp             ) [ 00010]
cmp11_i                              (icmp             ) [ 00010]
trunc_ln565                          (trunc            ) [ 00010]
empty_99                             (wait             ) [ 00000]
store_ln549                          (store            ) [ 00000]
zext_ln750                           (zext             ) [ 00000]
add_ln750                            (add              ) [ 00000]
store_ln750                          (store            ) [ 00000]
br_ln0                               (br               ) [ 00000]
rampVal_2_new_0_load                 (load             ) [ 00000]
store_ln1675                         (store            ) [ 00000]
br_ln0                               (br               ) [ 00000]
br_ln0                               (br               ) [ 00000]
hdata_new_0_load                     (load             ) [ 00000]
store_ln1533                         (store            ) [ 00000]
br_ln0                               (br               ) [ 00000]
br_ln0                               (br               ) [ 00000]
rampVal_3_new_0_load                 (load             ) [ 00000]
store_ln1073                         (store            ) [ 00000]
br_ln0                               (br               ) [ 00000]
ret_ln751                            (ret              ) [ 00000]
call_ln585                           (call             ) [ 00000]
speclooptripcount_ln549              (speclooptripcount) [ 00000]
specloopname_ln563                   (specloopname     ) [ 00000]
rampVal_3_flag_1_loc_load            (load             ) [ 01111]
hdata_flag_1_loc_load                (load             ) [ 01111]
rampVal_2_flag_1_loc_load            (load             ) [ 01111]
br_ln563                             (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="height_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="patternId_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patternId_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ZplateHorContStart_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContStart_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ZplateHorContDelta_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateHorContDelta_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ZplateVerContStart_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContStart_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ZplateVerContDelta_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ZplateVerContDelta_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dpDynamicRange_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpDynamicRange_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dpYUVCoef_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpYUVCoef_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="motionSpeed_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="colorFormat_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bckgndYUV">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndYUV"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="height_val4_c12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val4_c12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="width_val7_c13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val7_c13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="motionSpeed_val14_c">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="motionSpeed_val14_c"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="colorFormat_val17_c14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val17_c14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rampStart">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampStart"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rampVal_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rampVal">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="hBarSel_4_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_4_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="zonePlateVAddr">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zonePlateVAddr"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="vBarSel">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="hBarSel_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="hdata">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hdata"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="vBarSel_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="hBarSel_3_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_3_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="rampVal_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rampVal_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="vBarSel_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vBarSel_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="hBarSel_5_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hBarSel_5_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="redYuv">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="redYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="grnYuv">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grnYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="bluYuv">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bluYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="blkYuv">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="whiYuv">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="tpgBarSelRgb_r">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="tpgBarSelYuv_y">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="tpgBarSelRgb_g">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="tpgBarSelYuv_u">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="tpgBarSelYuv_v">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelYuv_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="xBar_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xBar_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="s">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="tpgBarSelRgb_b">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBarSelRgb_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="tpgSinTableArray">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="zonePlateVDelta">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zonePlateVDelta"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="tpgTartanBarArray">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgTartanBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="xCount_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="yCount">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="xCount_4_0">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_4_0"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="vHatch">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vHatch"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="yCount_2">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="whiYuv_1">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="blkYuv_1">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blkYuv_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="tpgSinTableArray_9bit_0">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_0"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="tpgSinTableArray_9bit_1">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_1"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="tpgSinTableArray_9bit_2">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_2"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="tpgSinTableArray_9bit_3">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_3"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="tpgSinTableArray_9bit_4">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgSinTableArray_9bit_4"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="tpgCheckerBoardArray">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgCheckerBoardArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="xCount_3_0">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_3_0"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="yCount_3">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="rSerie">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rSerie"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="gSerie">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gSerie"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="bSerie">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bSerie"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="DPtpgBarSelRgb_VESA_r">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="DPtpgBarSelRgb_VESA_g">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="DPtpgBarSelRgb_VESA_b">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="DPtpgBarArray">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarArray"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="xCount_5_0">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xCount_5_0"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="yCount_1">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yCount_1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="DPtpgBarSelRgb_CEA_r">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="DPtpgBarSelRgb_CEA_g">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="DPtpgBarSelRgb_CEA_b">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="DPtpgBarSelYuv_601_y">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="DPtpgBarSelYuv_601_v">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="DPtpgBarSelYuv_601_u">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="DPtpgBarSelYuv_709_y">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_y"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="DPtpgBarSelYuv_709_v">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="DPtpgBarSelYuv_709_u">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpgBackground_Pipeline_VITIS_LOOP_565_2"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="268" class="1004" name="p_0_0_0_0_0214_lcssa221_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0214_lcssa221/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_0_1_0_0_0216_lcssa224_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0216_lcssa224/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_0_2_0_0_0218_lcssa227_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_0218_lcssa227/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="y_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="hBarSel_5_0_loc_0_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_5_0_loc_0/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="vBarSel_3_loc_0_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_3_loc_0/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="rampVal_2_loc_0_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_loc_0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="rampVal_2_new_0_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_new_0/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="hBarSel_3_0_loc_0_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_3_0_loc_0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="vBarSel_2_loc_0_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_2_loc_0/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="hdata_loc_0_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_loc_0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="hdata_new_0_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_new_0/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="hBarSel_0_loc_0_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_0_loc_0/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="vBarSel_loc_0_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vBarSel_loc_0/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zonePlateVAddr_loc_0_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="zonePlateVAddr_loc_0/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="hBarSel_4_0_loc_0_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hBarSel_4_0_loc_0/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="rampVal_loc_0_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_loc_0/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="rampVal_3_loc_0_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_loc_0/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="rampVal_3_new_0_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_new_0/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="rampVal_2_flag_1_loc_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_2_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="hdata_flag_1_loc_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hdata_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="rampVal_3_flag_1_loc_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rampVal_3_flag_1_loc/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="colorFormat_val_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormat_val_read/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="motionSpeed_val_read_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="motionSpeed_val_read/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="dpYUVCoef_val_read_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpYUVCoef_val_read/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="dpDynamicRange_val_read_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dpDynamicRange_val_read/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="ZplateVerContDelta_val_read_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContDelta_val_read/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="ZplateVerContStart_val_read_read_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateVerContStart_val_read/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="ZplateHorContDelta_val_read_read_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContDelta_val_read/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="ZplateHorContStart_val_read_read_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ZplateHorContStart_val_read/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="patternId_val_read_read_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="patternId_val_read/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="width_val_read_read_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_val_read/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="height_val_read_read_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_val_read/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="write_ln0_write_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="0" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="write_ln0_write_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="0" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="0" index="2" bw="8" slack="0"/>
<pin id="434" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="write_ln0_write_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="0" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="0"/>
<pin id="441" dir="0" index="2" bw="16" slack="0"/>
<pin id="442" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="write_ln0_write_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="0" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="0" index="2" bw="16" slack="0"/>
<pin id="450" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="454" class="1005" name="rampVal_3_flag_0_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_3_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="rampVal_3_flag_0_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rampVal_3_flag_0/2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="hdata_flag_0_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="hdata_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="hdata_flag_0_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hdata_flag_0/2 "/>
</bind>
</comp>

<comp id="478" class="1005" name="rampVal_2_flag_0_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_2_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="482" class="1004" name="rampVal_2_flag_0_phi_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="486" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rampVal_2_flag_0/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="0" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="0" index="3" bw="1" slack="0"/>
<pin id="495" dir="0" index="4" bw="16" slack="1"/>
<pin id="496" dir="0" index="5" bw="12" slack="1"/>
<pin id="497" dir="0" index="6" bw="12" slack="1"/>
<pin id="498" dir="0" index="7" bw="12" slack="1"/>
<pin id="499" dir="0" index="8" bw="9" slack="1"/>
<pin id="500" dir="0" index="9" bw="5" slack="1"/>
<pin id="501" dir="0" index="10" bw="7" slack="1"/>
<pin id="502" dir="0" index="11" bw="12" slack="1"/>
<pin id="503" dir="0" index="12" bw="12" slack="1"/>
<pin id="504" dir="0" index="13" bw="12" slack="2"/>
<pin id="505" dir="0" index="14" bw="36" slack="0"/>
<pin id="506" dir="0" index="15" bw="16" slack="1"/>
<pin id="507" dir="0" index="16" bw="8" slack="1"/>
<pin id="508" dir="0" index="17" bw="1" slack="1"/>
<pin id="509" dir="0" index="18" bw="12" slack="2"/>
<pin id="510" dir="0" index="19" bw="16" slack="0"/>
<pin id="511" dir="0" index="20" bw="8" slack="1"/>
<pin id="512" dir="0" index="21" bw="11" slack="1"/>
<pin id="513" dir="0" index="22" bw="11" slack="1"/>
<pin id="514" dir="0" index="23" bw="16" slack="1"/>
<pin id="515" dir="0" index="24" bw="16" slack="1"/>
<pin id="516" dir="0" index="25" bw="1" slack="0"/>
<pin id="517" dir="0" index="26" bw="16" slack="1"/>
<pin id="518" dir="0" index="27" bw="11" slack="1"/>
<pin id="519" dir="0" index="28" bw="10" slack="1"/>
<pin id="520" dir="0" index="29" bw="1" slack="0"/>
<pin id="521" dir="0" index="30" bw="1" slack="0"/>
<pin id="522" dir="0" index="31" bw="17" slack="1"/>
<pin id="523" dir="0" index="32" bw="12" slack="0"/>
<pin id="524" dir="0" index="33" bw="1" slack="1"/>
<pin id="525" dir="0" index="34" bw="1" slack="0"/>
<pin id="526" dir="0" index="35" bw="2" slack="0"/>
<pin id="527" dir="0" index="36" bw="8" slack="1"/>
<pin id="528" dir="0" index="37" bw="8" slack="1"/>
<pin id="529" dir="0" index="38" bw="1" slack="1"/>
<pin id="530" dir="0" index="39" bw="16" slack="1"/>
<pin id="531" dir="0" index="40" bw="16" slack="1"/>
<pin id="532" dir="0" index="41" bw="16" slack="1"/>
<pin id="533" dir="0" index="42" bw="8" slack="1"/>
<pin id="534" dir="0" index="43" bw="16" slack="1"/>
<pin id="535" dir="0" index="44" bw="8" slack="1"/>
<pin id="536" dir="0" index="45" bw="8" slack="1"/>
<pin id="537" dir="0" index="46" bw="1" slack="1"/>
<pin id="538" dir="0" index="47" bw="16" slack="1"/>
<pin id="539" dir="0" index="48" bw="16" slack="1"/>
<pin id="540" dir="0" index="49" bw="8" slack="1"/>
<pin id="541" dir="0" index="50" bw="8" slack="1"/>
<pin id="542" dir="0" index="51" bw="1" slack="1"/>
<pin id="543" dir="0" index="52" bw="16" slack="1"/>
<pin id="544" dir="0" index="53" bw="16" slack="1"/>
<pin id="545" dir="0" index="54" bw="8" slack="1"/>
<pin id="546" dir="0" index="55" bw="8" slack="1"/>
<pin id="547" dir="0" index="56" bw="12" slack="1"/>
<pin id="548" dir="0" index="57" bw="12" slack="1"/>
<pin id="549" dir="0" index="58" bw="12" slack="1"/>
<pin id="550" dir="0" index="59" bw="12" slack="0"/>
<pin id="551" dir="0" index="60" bw="12" slack="0"/>
<pin id="552" dir="0" index="61" bw="12" slack="0"/>
<pin id="553" dir="0" index="62" bw="12" slack="0"/>
<pin id="554" dir="0" index="63" bw="12" slack="0"/>
<pin id="555" dir="0" index="64" bw="12" slack="0"/>
<pin id="556" dir="0" index="65" bw="2" slack="0"/>
<pin id="557" dir="0" index="66" bw="12" slack="0"/>
<pin id="558" dir="0" index="67" bw="2" slack="0"/>
<pin id="559" dir="0" index="68" bw="12" slack="0"/>
<pin id="560" dir="0" index="69" bw="12" slack="0"/>
<pin id="561" dir="0" index="70" bw="8" slack="0"/>
<pin id="562" dir="0" index="71" bw="11" slack="0"/>
<pin id="563" dir="0" index="72" bw="32" slack="0"/>
<pin id="564" dir="0" index="73" bw="2" slack="0"/>
<pin id="565" dir="0" index="74" bw="20" slack="0"/>
<pin id="566" dir="0" index="75" bw="16" slack="0"/>
<pin id="567" dir="0" index="76" bw="16" slack="0"/>
<pin id="568" dir="0" index="77" bw="3" slack="0"/>
<pin id="569" dir="0" index="78" bw="3" slack="0"/>
<pin id="570" dir="0" index="79" bw="10" slack="0"/>
<pin id="571" dir="0" index="80" bw="10" slack="0"/>
<pin id="572" dir="0" index="81" bw="3" slack="0"/>
<pin id="573" dir="0" index="82" bw="10" slack="0"/>
<pin id="574" dir="0" index="83" bw="1" slack="0"/>
<pin id="575" dir="0" index="84" bw="10" slack="0"/>
<pin id="576" dir="0" index="85" bw="12" slack="0"/>
<pin id="577" dir="0" index="86" bw="12" slack="0"/>
<pin id="578" dir="0" index="87" bw="8" slack="0"/>
<pin id="579" dir="0" index="88" bw="8" slack="0"/>
<pin id="580" dir="0" index="89" bw="9" slack="0"/>
<pin id="581" dir="0" index="90" bw="8" slack="0"/>
<pin id="582" dir="0" index="91" bw="8" slack="0"/>
<pin id="583" dir="0" index="92" bw="2" slack="0"/>
<pin id="584" dir="0" index="93" bw="3" slack="0"/>
<pin id="585" dir="0" index="94" bw="10" slack="0"/>
<pin id="586" dir="0" index="95" bw="10" slack="0"/>
<pin id="587" dir="0" index="96" bw="8" slack="0"/>
<pin id="588" dir="0" index="97" bw="28" slack="0"/>
<pin id="589" dir="0" index="98" bw="28" slack="0"/>
<pin id="590" dir="0" index="99" bw="28" slack="0"/>
<pin id="591" dir="0" index="100" bw="2" slack="0"/>
<pin id="592" dir="0" index="101" bw="2" slack="0"/>
<pin id="593" dir="0" index="102" bw="2" slack="0"/>
<pin id="594" dir="0" index="103" bw="3" slack="0"/>
<pin id="595" dir="0" index="104" bw="3" slack="0"/>
<pin id="596" dir="0" index="105" bw="10" slack="0"/>
<pin id="597" dir="0" index="106" bw="6" slack="0"/>
<pin id="598" dir="0" index="107" bw="1" slack="0"/>
<pin id="599" dir="0" index="108" bw="10" slack="0"/>
<pin id="600" dir="0" index="109" bw="10" slack="0"/>
<pin id="601" dir="0" index="110" bw="10" slack="0"/>
<pin id="602" dir="0" index="111" bw="12" slack="0"/>
<pin id="603" dir="0" index="112" bw="12" slack="0"/>
<pin id="604" dir="0" index="113" bw="12" slack="0"/>
<pin id="605" dir="0" index="114" bw="12" slack="0"/>
<pin id="606" dir="0" index="115" bw="12" slack="0"/>
<pin id="607" dir="0" index="116" bw="12" slack="0"/>
<pin id="608" dir="1" index="117" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln585/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="cmp2_i236_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2_i236/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="conv2_i_i10_i241_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="12" slack="0"/>
<pin id="681" dir="0" index="2" bw="12" slack="0"/>
<pin id="682" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i10_i241/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="conv2_i_i_i_cast_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="5" slack="0"/>
<pin id="689" dir="0" index="2" bw="5" slack="0"/>
<pin id="690" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i_i_cast_cast/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="conv2_i_i10_i246_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="12" slack="0"/>
<pin id="697" dir="0" index="2" bw="12" slack="0"/>
<pin id="698" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i10_i246/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="conv2_i_i_i248_cast_cast_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="9" slack="0"/>
<pin id="705" dir="0" index="2" bw="9" slack="0"/>
<pin id="706" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i_i248_cast_cast/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="conv2_i_i10_i264_cast_cast_cast_cast_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="7" slack="0"/>
<pin id="713" dir="0" index="2" bw="7" slack="0"/>
<pin id="714" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i10_i264_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="conv2_i_i_i266_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="12" slack="0"/>
<pin id="721" dir="0" index="2" bw="12" slack="0"/>
<pin id="722" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2_i_i_i266/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="pix_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="12" slack="0"/>
<pin id="729" dir="0" index="2" bw="12" slack="0"/>
<pin id="730" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="pix_5_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="12" slack="0"/>
<pin id="737" dir="0" index="2" bw="12" slack="0"/>
<pin id="738" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_5/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="width_val_cast14_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="0"/>
<pin id="744" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="width_val_cast14/1 "/>
</bind>
</comp>

<comp id="746" class="1004" name="empty_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="0"/>
<pin id="748" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_i_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="14" slack="0"/>
<pin id="752" dir="0" index="1" bw="4" slack="0"/>
<pin id="753" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i/1 "/>
</bind>
</comp>

<comp id="756" class="1004" name="barWidth_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="11" slack="0"/>
<pin id="758" dir="0" index="1" bw="14" slack="0"/>
<pin id="759" dir="0" index="2" bw="3" slack="0"/>
<pin id="760" dir="0" index="3" bw="5" slack="0"/>
<pin id="761" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="barWidth/1 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add2_i_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="14" slack="0"/>
<pin id="768" dir="0" index="1" bw="5" slack="0"/>
<pin id="769" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add2_i/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="p_cast_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="10" slack="0"/>
<pin id="774" dir="0" index="1" bw="14" slack="0"/>
<pin id="775" dir="0" index="2" bw="4" slack="0"/>
<pin id="776" dir="0" index="3" bw="5" slack="0"/>
<pin id="777" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="782" class="1004" name="barWidthMinSamples_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="barWidthMinSamples/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="height_val_cast15_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="height_val_cast15/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="empty_98_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="0"/>
<pin id="794" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_98/1 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add5_i_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="14" slack="0"/>
<pin id="798" dir="0" index="1" bw="5" slack="0"/>
<pin id="799" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add5_i/1 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="7" slack="0"/>
<pin id="804" dir="0" index="1" bw="8" slack="0"/>
<pin id="805" dir="0" index="2" bw="1" slack="0"/>
<pin id="806" dir="0" index="3" bw="4" slack="0"/>
<pin id="807" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="812" class="1004" name="icmp_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="7" slack="0"/>
<pin id="814" dir="0" index="1" bw="7" slack="0"/>
<pin id="815" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_8_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="10" slack="0"/>
<pin id="820" dir="0" index="1" bw="14" slack="0"/>
<pin id="821" dir="0" index="2" bw="4" slack="0"/>
<pin id="822" dir="0" index="3" bw="5" slack="0"/>
<pin id="823" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="828" class="1004" name="barHeight_cast_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="10" slack="0"/>
<pin id="830" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="barHeight_cast/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sub_i_i_i_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i_i/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sub35_i_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="16" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub35_i/1 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sub10_i_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="16" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub10_i/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="rampStart_load_load_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="12" slack="0"/>
<pin id="852" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampStart_load/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="rampVal_1_load_load_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="0"/>
<pin id="856" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_1_load/1 "/>
</bind>
</comp>

<comp id="858" class="1004" name="rampVal_load_load_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="12" slack="0"/>
<pin id="860" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_load/1 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln1257_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="12" slack="0"/>
<pin id="864" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1257/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="hBarSel_4_0_load_load_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="0"/>
<pin id="868" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_4_0_load/1 "/>
</bind>
</comp>

<comp id="870" class="1004" name="zonePlateVAddr_load_load_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="0"/>
<pin id="872" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zonePlateVAddr_load/1 "/>
</bind>
</comp>

<comp id="874" class="1004" name="vBarSel_load_load_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="3" slack="0"/>
<pin id="876" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_load/1 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln1412_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="3" slack="0"/>
<pin id="880" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1412/1 "/>
</bind>
</comp>

<comp id="882" class="1004" name="hBarSel_0_load_load_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="3" slack="0"/>
<pin id="884" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_0_load/1 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln1545_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="3" slack="0"/>
<pin id="888" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1545/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="hdata_load_load_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="0"/>
<pin id="892" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_load/1 "/>
</bind>
</comp>

<comp id="894" class="1004" name="vBarSel_2_load_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_2_load/1 "/>
</bind>
</comp>

<comp id="898" class="1004" name="hBarSel_3_0_load_load_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="3" slack="0"/>
<pin id="900" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_3_0_load/1 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln1687_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="3" slack="0"/>
<pin id="904" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1687/1 "/>
</bind>
</comp>

<comp id="906" class="1004" name="rampVal_2_load_load_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="0"/>
<pin id="908" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_load/1 "/>
</bind>
</comp>

<comp id="910" class="1004" name="vBarSel_1_load_load_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vBarSel_1_load/1 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln1775_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1775/1 "/>
</bind>
</comp>

<comp id="918" class="1004" name="hBarSel_5_0_load_load_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="3" slack="0"/>
<pin id="920" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hBarSel_5_0_load/1 "/>
</bind>
</comp>

<comp id="922" class="1004" name="zext_ln563_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="3" slack="0"/>
<pin id="924" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln563/1 "/>
</bind>
</comp>

<comp id="926" class="1004" name="store_ln1084_store_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="0"/>
<pin id="928" dir="0" index="1" bw="16" slack="0"/>
<pin id="929" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1084/1 "/>
</bind>
</comp>

<comp id="931" class="1004" name="store_ln1257_store_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="12" slack="0"/>
<pin id="933" dir="0" index="1" bw="16" slack="0"/>
<pin id="934" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1257/1 "/>
</bind>
</comp>

<comp id="936" class="1004" name="store_ln1257_store_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="0"/>
<pin id="938" dir="0" index="1" bw="8" slack="0"/>
<pin id="939" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1257/1 "/>
</bind>
</comp>

<comp id="941" class="1004" name="store_ln1341_store_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="0"/>
<pin id="943" dir="0" index="1" bw="16" slack="0"/>
<pin id="944" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1341/1 "/>
</bind>
</comp>

<comp id="946" class="1004" name="store_ln1412_store_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="3" slack="0"/>
<pin id="948" dir="0" index="1" bw="8" slack="0"/>
<pin id="949" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1412/1 "/>
</bind>
</comp>

<comp id="951" class="1004" name="store_ln1545_store_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="3" slack="0"/>
<pin id="953" dir="0" index="1" bw="8" slack="0"/>
<pin id="954" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1545/1 "/>
</bind>
</comp>

<comp id="956" class="1004" name="store_ln1545_store_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="0"/>
<pin id="958" dir="0" index="1" bw="16" slack="0"/>
<pin id="959" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1545/1 "/>
</bind>
</comp>

<comp id="961" class="1004" name="store_ln1575_store_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="0"/>
<pin id="963" dir="0" index="1" bw="8" slack="0"/>
<pin id="964" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1575/1 "/>
</bind>
</comp>

<comp id="966" class="1004" name="store_ln1687_store_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="3" slack="0"/>
<pin id="968" dir="0" index="1" bw="8" slack="0"/>
<pin id="969" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1687/1 "/>
</bind>
</comp>

<comp id="971" class="1004" name="store_ln1687_store_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="16" slack="0"/>
<pin id="973" dir="0" index="1" bw="16" slack="0"/>
<pin id="974" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1687/1 "/>
</bind>
</comp>

<comp id="976" class="1004" name="store_ln1775_store_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="8" slack="0"/>
<pin id="979" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1775/1 "/>
</bind>
</comp>

<comp id="981" class="1004" name="store_ln563_store_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="3" slack="0"/>
<pin id="983" dir="0" index="1" bw="8" slack="0"/>
<pin id="984" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln563/1 "/>
</bind>
</comp>

<comp id="986" class="1004" name="store_ln549_store_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="16" slack="0"/>
<pin id="989" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/1 "/>
</bind>
</comp>

<comp id="991" class="1004" name="y_3_load_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="16" slack="1"/>
<pin id="993" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_3/2 "/>
</bind>
</comp>

<comp id="995" class="1004" name="icmp_ln563_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="16" slack="0"/>
<pin id="997" dir="0" index="1" bw="16" slack="1"/>
<pin id="998" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln563/2 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="add_ln563_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="16" slack="0"/>
<pin id="1002" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln563/2 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="zext_ln563_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="0"/>
<pin id="1008" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln563_1/2 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="cmp_i370_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="16" slack="0"/>
<pin id="1012" dir="0" index="1" bw="16" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i370/2 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_33_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="16" slack="0"/>
<pin id="1020" dir="0" index="2" bw="4" slack="0"/>
<pin id="1021" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="colorSel_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="2" slack="0"/>
<pin id="1028" dir="0" index="1" bw="16" slack="0"/>
<pin id="1029" dir="0" index="2" bw="4" slack="0"/>
<pin id="1030" dir="0" index="3" bw="4" slack="0"/>
<pin id="1031" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="colorSel/2 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="cmp12_i_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="0"/>
<pin id="1039" dir="0" index="1" bw="16" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp12_i/2 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="cmp11_i_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="17" slack="1"/>
<pin id="1046" dir="0" index="1" bw="17" slack="0"/>
<pin id="1047" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp11_i/2 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="trunc_ln565_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="16" slack="0"/>
<pin id="1052" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/2 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="store_ln549_store_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="16" slack="0"/>
<pin id="1057" dir="0" index="1" bw="16" slack="1"/>
<pin id="1058" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln549/2 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="zext_ln750_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="1"/>
<pin id="1062" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln750/2 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="add_ln750_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="1065" dir="0" index="1" bw="8" slack="0"/>
<pin id="1066" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln750/2 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="store_ln750_store_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="12" slack="0"/>
<pin id="1070" dir="0" index="1" bw="12" slack="0"/>
<pin id="1071" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln750/2 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="rampVal_2_new_0_load_load_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="1"/>
<pin id="1076" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_new_0_load/2 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="store_ln1675_store_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="0"/>
<pin id="1079" dir="0" index="1" bw="16" slack="0"/>
<pin id="1080" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1675/2 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="hdata_new_0_load_load_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="16" slack="1"/>
<pin id="1085" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_new_0_load/2 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="store_ln1533_store_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="16" slack="0"/>
<pin id="1088" dir="0" index="1" bw="16" slack="0"/>
<pin id="1089" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1533/2 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="rampVal_3_new_0_load_load_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="1"/>
<pin id="1094" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_3_new_0_load/2 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="store_ln1073_store_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="16" slack="0"/>
<pin id="1097" dir="0" index="1" bw="16" slack="0"/>
<pin id="1098" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1073/2 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="rampVal_3_flag_1_loc_load_load_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="3"/>
<pin id="1103" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_3_flag_1_loc_load/4 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="hdata_flag_1_loc_load_load_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="3"/>
<pin id="1106" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hdata_flag_1_loc_load/4 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="rampVal_2_flag_1_loc_load_load_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="3"/>
<pin id="1109" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rampVal_2_flag_1_loc_load/4 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="p_0_0_0_0_0214_lcssa221_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="12" slack="1"/>
<pin id="1112" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0214_lcssa221 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="p_0_1_0_0_0216_lcssa224_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="12" slack="1"/>
<pin id="1117" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0216_lcssa224 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="p_0_2_0_0_0218_lcssa227_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="12" slack="1"/>
<pin id="1122" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0218_lcssa227 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="y_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="16" slack="0"/>
<pin id="1127" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1132" class="1005" name="hBarSel_5_0_loc_0_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="0"/>
<pin id="1134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_5_0_loc_0 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="vBarSel_3_loc_0_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="8" slack="0"/>
<pin id="1140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_3_loc_0 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="rampVal_2_loc_0_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="16" slack="0"/>
<pin id="1146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_2_loc_0 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="rampVal_2_new_0_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="16" slack="1"/>
<pin id="1152" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_2_new_0 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="hBarSel_3_0_loc_0_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="0"/>
<pin id="1158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_3_0_loc_0 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="vBarSel_2_loc_0_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="0"/>
<pin id="1164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_2_loc_0 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="hdata_loc_0_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="16" slack="0"/>
<pin id="1170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="hdata_loc_0 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="hdata_new_0_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="16" slack="1"/>
<pin id="1176" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="hdata_new_0 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="hBarSel_0_loc_0_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="0"/>
<pin id="1182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_0_loc_0 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="vBarSel_loc_0_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="8" slack="0"/>
<pin id="1188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="vBarSel_loc_0 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="zonePlateVAddr_loc_0_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="16" slack="0"/>
<pin id="1194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="zonePlateVAddr_loc_0 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="hBarSel_4_0_loc_0_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="8" slack="0"/>
<pin id="1200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="hBarSel_4_0_loc_0 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="rampVal_loc_0_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="16" slack="0"/>
<pin id="1206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_loc_0 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="rampVal_3_loc_0_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="16" slack="0"/>
<pin id="1212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rampVal_3_loc_0 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="rampVal_3_new_0_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="16" slack="1"/>
<pin id="1218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_3_new_0 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="colorFormat_val_read_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="8" slack="1"/>
<pin id="1224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="colorFormat_val_read "/>
</bind>
</comp>

<comp id="1227" class="1005" name="motionSpeed_val_read_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="1"/>
<pin id="1229" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="motionSpeed_val_read "/>
</bind>
</comp>

<comp id="1232" class="1005" name="dpYUVCoef_val_read_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="1"/>
<pin id="1234" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dpYUVCoef_val_read "/>
</bind>
</comp>

<comp id="1237" class="1005" name="dpDynamicRange_val_read_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="1"/>
<pin id="1239" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dpDynamicRange_val_read "/>
</bind>
</comp>

<comp id="1242" class="1005" name="ZplateVerContDelta_val_read_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="16" slack="1"/>
<pin id="1244" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ZplateVerContDelta_val_read "/>
</bind>
</comp>

<comp id="1247" class="1005" name="ZplateVerContStart_val_read_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="16" slack="1"/>
<pin id="1249" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ZplateVerContStart_val_read "/>
</bind>
</comp>

<comp id="1252" class="1005" name="ZplateHorContDelta_val_read_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="16" slack="1"/>
<pin id="1254" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ZplateHorContDelta_val_read "/>
</bind>
</comp>

<comp id="1257" class="1005" name="ZplateHorContStart_val_read_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="16" slack="1"/>
<pin id="1259" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ZplateHorContStart_val_read "/>
</bind>
</comp>

<comp id="1262" class="1005" name="patternId_val_read_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="1"/>
<pin id="1264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patternId_val_read "/>
</bind>
</comp>

<comp id="1267" class="1005" name="width_val_read_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="16" slack="1"/>
<pin id="1269" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width_val_read "/>
</bind>
</comp>

<comp id="1272" class="1005" name="height_val_read_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="16" slack="1"/>
<pin id="1274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_val_read "/>
</bind>
</comp>

<comp id="1277" class="1005" name="rampVal_2_flag_1_loc_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="1"/>
<pin id="1279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_2_flag_1_loc "/>
</bind>
</comp>

<comp id="1283" class="1005" name="hdata_flag_1_loc_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="1"/>
<pin id="1285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="hdata_flag_1_loc "/>
</bind>
</comp>

<comp id="1289" class="1005" name="rampVal_3_flag_1_loc_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="1"/>
<pin id="1291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="rampVal_3_flag_1_loc "/>
</bind>
</comp>

<comp id="1295" class="1005" name="cmp2_i236_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="1"/>
<pin id="1297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp2_i236 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="conv2_i_i10_i241_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="12" slack="1"/>
<pin id="1302" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i_i10_i241 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="conv2_i_i_i_cast_cast_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="5" slack="1"/>
<pin id="1307" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i_i_i_cast_cast "/>
</bind>
</comp>

<comp id="1310" class="1005" name="conv2_i_i10_i246_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="12" slack="1"/>
<pin id="1312" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i_i10_i246 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="conv2_i_i_i248_cast_cast_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="9" slack="1"/>
<pin id="1317" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i_i_i248_cast_cast "/>
</bind>
</comp>

<comp id="1320" class="1005" name="conv2_i_i10_i264_cast_cast_cast_cast_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="7" slack="1"/>
<pin id="1322" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i_i10_i264_cast_cast_cast_cast "/>
</bind>
</comp>

<comp id="1325" class="1005" name="conv2_i_i_i266_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="12" slack="1"/>
<pin id="1327" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv2_i_i_i266 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="pix_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="12" slack="1"/>
<pin id="1332" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pix "/>
</bind>
</comp>

<comp id="1335" class="1005" name="pix_5_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="12" slack="1"/>
<pin id="1337" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="pix_5 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="barWidth_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="11" slack="1"/>
<pin id="1342" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="barWidth "/>
</bind>
</comp>

<comp id="1346" class="1005" name="barWidthMinSamples_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="10" slack="1"/>
<pin id="1348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="barWidthMinSamples "/>
</bind>
</comp>

<comp id="1351" class="1005" name="icmp_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="1"/>
<pin id="1353" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1356" class="1005" name="sub_i_i_i_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="11" slack="1"/>
<pin id="1358" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i_i "/>
</bind>
</comp>

<comp id="1361" class="1005" name="sub35_i_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="17" slack="1"/>
<pin id="1363" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub35_i "/>
</bind>
</comp>

<comp id="1366" class="1005" name="sub10_i_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="17" slack="1"/>
<pin id="1368" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub10_i "/>
</bind>
</comp>

<comp id="1371" class="1005" name="rampStart_load_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="12" slack="2"/>
<pin id="1373" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="rampStart_load "/>
</bind>
</comp>

<comp id="1377" class="1005" name="y_3_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="16" slack="1"/>
<pin id="1379" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="cmp_i370_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="1"/>
<pin id="1387" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i370 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="tmp_33_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="1"/>
<pin id="1392" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="colorSel_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="2" slack="1"/>
<pin id="1397" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="colorSel "/>
</bind>
</comp>

<comp id="1400" class="1005" name="cmp12_i_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="1"/>
<pin id="1402" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp12_i "/>
</bind>
</comp>

<comp id="1405" class="1005" name="cmp11_i_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="1" slack="1"/>
<pin id="1407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp11_i "/>
</bind>
</comp>

<comp id="1410" class="1005" name="trunc_ln565_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="12" slack="1"/>
<pin id="1412" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="271"><net_src comp="156" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="156" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="156" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="156" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="156" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="156" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="156" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="156" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="156" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="156" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="156" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="156" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="156" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="156" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="156" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="156" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="156" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="156" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="156" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="162" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="162" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="162" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="158" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="20" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="158" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="18" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="158" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="16" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="158" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="14" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="160" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="12" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="160" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="10" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="160" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="8" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="160" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="6" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="158" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="4" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="160" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="2" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="160" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="0" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="180" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="30" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="356" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="180" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="28" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="362" pin="2"/><net_sink comp="430" pin=2"/></net>

<net id="443"><net_src comp="182" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="26" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="410" pin="2"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="182" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="24" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="416" pin="2"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="240" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="458" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="469"><net_src comp="240" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="470" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="481"><net_src comp="240" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="482" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="609"><net_src comp="254" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="610"><net_src comp="458" pin="4"/><net_sink comp="490" pin=1"/></net>

<net id="611"><net_src comp="470" pin="4"/><net_sink comp="490" pin=2"/></net>

<net id="612"><net_src comp="482" pin="4"/><net_sink comp="490" pin=3"/></net>

<net id="613"><net_src comp="22" pin="0"/><net_sink comp="490" pin=14"/></net>

<net id="614"><net_src comp="36" pin="0"/><net_sink comp="490" pin=59"/></net>

<net id="615"><net_src comp="58" pin="0"/><net_sink comp="490" pin=60"/></net>

<net id="616"><net_src comp="60" pin="0"/><net_sink comp="490" pin=61"/></net>

<net id="617"><net_src comp="62" pin="0"/><net_sink comp="490" pin=62"/></net>

<net id="618"><net_src comp="64" pin="0"/><net_sink comp="490" pin=63"/></net>

<net id="619"><net_src comp="66" pin="0"/><net_sink comp="490" pin=64"/></net>

<net id="620"><net_src comp="68" pin="0"/><net_sink comp="490" pin=65"/></net>

<net id="621"><net_src comp="70" pin="0"/><net_sink comp="490" pin=66"/></net>

<net id="622"><net_src comp="72" pin="0"/><net_sink comp="490" pin=67"/></net>

<net id="623"><net_src comp="74" pin="0"/><net_sink comp="490" pin=68"/></net>

<net id="624"><net_src comp="76" pin="0"/><net_sink comp="490" pin=69"/></net>

<net id="625"><net_src comp="38" pin="0"/><net_sink comp="490" pin=70"/></net>

<net id="626"><net_src comp="78" pin="0"/><net_sink comp="490" pin=71"/></net>

<net id="627"><net_src comp="80" pin="0"/><net_sink comp="490" pin=72"/></net>

<net id="628"><net_src comp="82" pin="0"/><net_sink comp="490" pin=73"/></net>

<net id="629"><net_src comp="84" pin="0"/><net_sink comp="490" pin=74"/></net>

<net id="630"><net_src comp="40" pin="0"/><net_sink comp="490" pin=75"/></net>

<net id="631"><net_src comp="86" pin="0"/><net_sink comp="490" pin=76"/></net>

<net id="632"><net_src comp="88" pin="0"/><net_sink comp="490" pin=77"/></net>

<net id="633"><net_src comp="44" pin="0"/><net_sink comp="490" pin=78"/></net>

<net id="634"><net_src comp="90" pin="0"/><net_sink comp="490" pin=79"/></net>

<net id="635"><net_src comp="92" pin="0"/><net_sink comp="490" pin=80"/></net>

<net id="636"><net_src comp="42" pin="0"/><net_sink comp="490" pin=81"/></net>

<net id="637"><net_src comp="94" pin="0"/><net_sink comp="490" pin=82"/></net>

<net id="638"><net_src comp="96" pin="0"/><net_sink comp="490" pin=83"/></net>

<net id="639"><net_src comp="98" pin="0"/><net_sink comp="490" pin=84"/></net>

<net id="640"><net_src comp="100" pin="0"/><net_sink comp="490" pin=85"/></net>

<net id="641"><net_src comp="102" pin="0"/><net_sink comp="490" pin=86"/></net>

<net id="642"><net_src comp="104" pin="0"/><net_sink comp="490" pin=87"/></net>

<net id="643"><net_src comp="106" pin="0"/><net_sink comp="490" pin=88"/></net>

<net id="644"><net_src comp="108" pin="0"/><net_sink comp="490" pin=89"/></net>

<net id="645"><net_src comp="110" pin="0"/><net_sink comp="490" pin=90"/></net>

<net id="646"><net_src comp="112" pin="0"/><net_sink comp="490" pin=91"/></net>

<net id="647"><net_src comp="114" pin="0"/><net_sink comp="490" pin=92"/></net>

<net id="648"><net_src comp="50" pin="0"/><net_sink comp="490" pin=93"/></net>

<net id="649"><net_src comp="116" pin="0"/><net_sink comp="490" pin=94"/></net>

<net id="650"><net_src comp="118" pin="0"/><net_sink comp="490" pin=95"/></net>

<net id="651"><net_src comp="48" pin="0"/><net_sink comp="490" pin=96"/></net>

<net id="652"><net_src comp="120" pin="0"/><net_sink comp="490" pin=97"/></net>

<net id="653"><net_src comp="122" pin="0"/><net_sink comp="490" pin=98"/></net>

<net id="654"><net_src comp="124" pin="0"/><net_sink comp="490" pin=99"/></net>

<net id="655"><net_src comp="126" pin="0"/><net_sink comp="490" pin=100"/></net>

<net id="656"><net_src comp="128" pin="0"/><net_sink comp="490" pin=101"/></net>

<net id="657"><net_src comp="130" pin="0"/><net_sink comp="490" pin=102"/></net>

<net id="658"><net_src comp="132" pin="0"/><net_sink comp="490" pin=103"/></net>

<net id="659"><net_src comp="56" pin="0"/><net_sink comp="490" pin=104"/></net>

<net id="660"><net_src comp="134" pin="0"/><net_sink comp="490" pin=105"/></net>

<net id="661"><net_src comp="136" pin="0"/><net_sink comp="490" pin=106"/></net>

<net id="662"><net_src comp="54" pin="0"/><net_sink comp="490" pin=107"/></net>

<net id="663"><net_src comp="138" pin="0"/><net_sink comp="490" pin=108"/></net>

<net id="664"><net_src comp="140" pin="0"/><net_sink comp="490" pin=109"/></net>

<net id="665"><net_src comp="142" pin="0"/><net_sink comp="490" pin=110"/></net>

<net id="666"><net_src comp="144" pin="0"/><net_sink comp="490" pin=111"/></net>

<net id="667"><net_src comp="146" pin="0"/><net_sink comp="490" pin=112"/></net>

<net id="668"><net_src comp="148" pin="0"/><net_sink comp="490" pin=113"/></net>

<net id="669"><net_src comp="150" pin="0"/><net_sink comp="490" pin=114"/></net>

<net id="670"><net_src comp="152" pin="0"/><net_sink comp="490" pin=115"/></net>

<net id="671"><net_src comp="154" pin="0"/><net_sink comp="490" pin=116"/></net>

<net id="676"><net_src comp="356" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="188" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="190" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="192" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="691"><net_src comp="672" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="194" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="196" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="699"><net_src comp="672" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="198" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="200" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="707"><net_src comp="672" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="202" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="204" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="715"><net_src comp="672" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="206" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="208" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="723"><net_src comp="672" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="190" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="210" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="731"><net_src comp="672" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="198" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="212" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="739"><net_src comp="672" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="190" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="212" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="745"><net_src comp="410" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="410" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="746" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="214" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="762"><net_src comp="216" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="750" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="218" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="220" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="770"><net_src comp="746" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="222" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="778"><net_src comp="224" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="766" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="226" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="220" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="786"><net_src comp="772" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="228" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="791"><net_src comp="416" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="416" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="800"><net_src comp="792" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="222" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="808"><net_src comp="230" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="356" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="810"><net_src comp="156" pin="0"/><net_sink comp="802" pin=2"/></net>

<net id="811"><net_src comp="232" pin="0"/><net_sink comp="802" pin=3"/></net>

<net id="816"><net_src comp="802" pin="4"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="206" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="824"><net_src comp="224" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="796" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="226" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="827"><net_src comp="220" pin="0"/><net_sink comp="818" pin=3"/></net>

<net id="831"><net_src comp="818" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="234" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="742" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="236" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="788" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="236" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="32" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="34" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="36" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="858" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="38" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="40" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="42" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="874" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="44" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="882" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="46" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="48" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="50" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="898" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="52" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="54" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="910" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="56" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="918" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="854" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="862" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="866" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="945"><net_src comp="870" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="950"><net_src comp="878" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="955"><net_src comp="886" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="960"><net_src comp="890" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="965"><net_src comp="894" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="970"><net_src comp="902" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="975"><net_src comp="906" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="914" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="985"><net_src comp="922" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="990"><net_src comp="238" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="994"><net_src comp="991" pin="1"/><net_sink comp="490" pin=19"/></net>

<net id="999"><net_src comp="991" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1004"><net_src comp="991" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="242" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1009"><net_src comp="991" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="991" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="238" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1016"><net_src comp="1010" pin="2"/><net_sink comp="490" pin=30"/></net>

<net id="1022"><net_src comp="244" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="991" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1024"><net_src comp="246" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1025"><net_src comp="1017" pin="3"/><net_sink comp="490" pin=34"/></net>

<net id="1032"><net_src comp="248" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="991" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1034"><net_src comp="250" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1035"><net_src comp="232" pin="0"/><net_sink comp="1026" pin=3"/></net>

<net id="1036"><net_src comp="1026" pin="4"/><net_sink comp="490" pin=35"/></net>

<net id="1041"><net_src comp="991" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="238" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1043"><net_src comp="1037" pin="2"/><net_sink comp="490" pin=25"/></net>

<net id="1048"><net_src comp="1006" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1049"><net_src comp="1044" pin="2"/><net_sink comp="490" pin=29"/></net>

<net id="1053"><net_src comp="991" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="490" pin=32"/></net>

<net id="1059"><net_src comp="1000" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1067"><net_src comp="1060" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1072"><net_src comp="1063" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="32" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1081"><net_src comp="1074" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="52" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1090"><net_src comp="1083" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="46" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1099"><net_src comp="1092" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="34" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1113"><net_src comp="268" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="490" pin=58"/></net>

<net id="1118"><net_src comp="272" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="490" pin=57"/></net>

<net id="1123"><net_src comp="276" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="490" pin=56"/></net>

<net id="1128"><net_src comp="280" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1130"><net_src comp="1125" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1131"><net_src comp="1125" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1135"><net_src comp="284" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="490" pin=55"/></net>

<net id="1141"><net_src comp="288" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="490" pin=54"/></net>

<net id="1147"><net_src comp="292" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="490" pin=53"/></net>

<net id="1153"><net_src comp="296" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="490" pin=52"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1159"><net_src comp="300" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="490" pin=50"/></net>

<net id="1165"><net_src comp="304" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="490" pin=49"/></net>

<net id="1171"><net_src comp="308" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="490" pin=48"/></net>

<net id="1177"><net_src comp="312" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="490" pin=47"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1183"><net_src comp="316" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="490" pin=45"/></net>

<net id="1189"><net_src comp="320" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="490" pin=44"/></net>

<net id="1195"><net_src comp="324" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="490" pin=43"/></net>

<net id="1201"><net_src comp="328" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="490" pin=42"/></net>

<net id="1207"><net_src comp="332" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="490" pin=41"/></net>

<net id="1213"><net_src comp="336" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="490" pin=40"/></net>

<net id="1219"><net_src comp="340" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="490" pin=39"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1225"><net_src comp="356" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="490" pin=20"/></net>

<net id="1230"><net_src comp="362" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1235"><net_src comp="368" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="490" pin=37"/></net>

<net id="1240"><net_src comp="374" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="490" pin=36"/></net>

<net id="1245"><net_src comp="380" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="490" pin=26"/></net>

<net id="1250"><net_src comp="386" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="490" pin=24"/></net>

<net id="1255"><net_src comp="392" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="490" pin=23"/></net>

<net id="1260"><net_src comp="398" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="490" pin=15"/></net>

<net id="1265"><net_src comp="404" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="490" pin=16"/></net>

<net id="1270"><net_src comp="410" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="490" pin=4"/></net>

<net id="1275"><net_src comp="416" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1280"><net_src comp="344" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="490" pin=51"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1286"><net_src comp="348" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="490" pin=46"/></net>

<net id="1288"><net_src comp="1283" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1292"><net_src comp="352" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="490" pin=38"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1298"><net_src comp="672" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="490" pin=17"/></net>

<net id="1303"><net_src comp="678" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="490" pin=12"/></net>

<net id="1308"><net_src comp="686" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="490" pin=9"/></net>

<net id="1313"><net_src comp="694" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="490" pin=11"/></net>

<net id="1318"><net_src comp="702" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="490" pin=8"/></net>

<net id="1323"><net_src comp="710" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="490" pin=10"/></net>

<net id="1328"><net_src comp="718" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="490" pin=7"/></net>

<net id="1333"><net_src comp="726" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="490" pin=6"/></net>

<net id="1338"><net_src comp="734" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="490" pin=5"/></net>

<net id="1343"><net_src comp="756" pin="4"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="490" pin=21"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="490" pin=22"/></net>

<net id="1349"><net_src comp="782" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="490" pin=28"/></net>

<net id="1354"><net_src comp="812" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="490" pin=33"/></net>

<net id="1359"><net_src comp="832" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="490" pin=27"/></net>

<net id="1364"><net_src comp="838" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="490" pin=31"/></net>

<net id="1369"><net_src comp="844" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1374"><net_src comp="850" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="490" pin=13"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="490" pin=18"/></net>

<net id="1380"><net_src comp="991" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="490" pin=19"/></net>

<net id="1388"><net_src comp="1010" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="490" pin=30"/></net>

<net id="1393"><net_src comp="1017" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="490" pin=34"/></net>

<net id="1398"><net_src comp="1026" pin="4"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="490" pin=35"/></net>

<net id="1403"><net_src comp="1037" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="490" pin=25"/></net>

<net id="1408"><net_src comp="1044" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="490" pin=29"/></net>

<net id="1413"><net_src comp="1050" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="490" pin=32"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bckgndYUV | {2 3 }
	Port: height_val4_c12 | {1 }
	Port: width_val7_c13 | {1 }
	Port: motionSpeed_val14_c | {1 }
	Port: colorFormat_val17_c14 | {1 }
	Port: rampStart | {2 }
	Port: rampVal_1 | {2 }
	Port: rampVal | {2 3 }
	Port: hBarSel_4_0 | {2 3 }
	Port: zonePlateVAddr | {2 3 }
	Port: vBarSel | {2 3 }
	Port: hBarSel_0 | {2 3 }
	Port: hdata | {2 }
	Port: vBarSel_2 | {2 3 }
	Port: hBarSel_3_0 | {2 3 }
	Port: rampVal_2 | {2 }
	Port: vBarSel_1 | {2 3 }
	Port: hBarSel_5_0 | {2 3 }
	Port: redYuv | {}
	Port: grnYuv | {}
	Port: bluYuv | {}
	Port: blkYuv | {}
	Port: whiYuv | {}
	Port: tpgBarSelRgb_r | {}
	Port: tpgBarSelYuv_y | {}
	Port: tpgBarSelRgb_g | {}
	Port: tpgBarSelYuv_u | {}
	Port: tpgBarSelYuv_v | {}
	Port: xBar_0 | {2 3 }
	Port: s | {}
	Port: tpgBarSelRgb_b | {}
	Port: tpgSinTableArray | {}
	Port: zonePlateVDelta | {2 3 }
	Port: tpgTartanBarArray | {}
	Port: xCount_0 | {2 3 }
	Port: yCount | {2 3 }
	Port: xCount_4_0 | {2 3 }
	Port: vHatch | {2 3 }
	Port: yCount_2 | {2 3 }
	Port: whiYuv_1 | {}
	Port: blkYuv_1 | {}
	Port: tpgSinTableArray_9bit_0 | {}
	Port: tpgSinTableArray_9bit_1 | {}
	Port: tpgSinTableArray_9bit_2 | {}
	Port: tpgSinTableArray_9bit_3 | {}
	Port: tpgSinTableArray_9bit_4 | {}
	Port: tpgCheckerBoardArray | {}
	Port: xCount_3_0 | {2 3 }
	Port: yCount_3 | {2 3 }
	Port: rSerie | {2 3 }
	Port: gSerie | {2 3 }
	Port: bSerie | {2 3 }
	Port: DPtpgBarSelRgb_VESA_r | {}
	Port: DPtpgBarSelRgb_VESA_g | {}
	Port: DPtpgBarSelRgb_VESA_b | {}
	Port: DPtpgBarArray | {}
	Port: xCount_5_0 | {2 3 }
	Port: yCount_1 | {2 3 }
	Port: DPtpgBarSelRgb_CEA_r | {}
	Port: DPtpgBarSelRgb_CEA_g | {}
	Port: DPtpgBarSelRgb_CEA_b | {}
	Port: DPtpgBarSelYuv_601_y | {}
	Port: DPtpgBarSelYuv_601_v | {}
	Port: DPtpgBarSelYuv_601_u | {}
	Port: DPtpgBarSelYuv_709_y | {}
	Port: DPtpgBarSelYuv_709_v | {}
	Port: DPtpgBarSelYuv_709_u | {}
 - Input state : 
	Port: tpgBackground : height_val | {1 }
	Port: tpgBackground : width_val | {1 }
	Port: tpgBackground : patternId_val | {1 }
	Port: tpgBackground : ZplateHorContStart_val | {1 }
	Port: tpgBackground : ZplateHorContDelta_val | {1 }
	Port: tpgBackground : ZplateVerContStart_val | {1 }
	Port: tpgBackground : ZplateVerContDelta_val | {1 }
	Port: tpgBackground : dpDynamicRange_val | {1 }
	Port: tpgBackground : dpYUVCoef_val | {1 }
	Port: tpgBackground : motionSpeed_val | {1 }
	Port: tpgBackground : colorFormat_val | {1 }
	Port: tpgBackground : rampStart | {1 }
	Port: tpgBackground : rampVal_1 | {1 }
	Port: tpgBackground : rampVal | {1 }
	Port: tpgBackground : hBarSel_4_0 | {1 }
	Port: tpgBackground : zonePlateVAddr | {1 }
	Port: tpgBackground : vBarSel | {1 }
	Port: tpgBackground : hBarSel_0 | {1 }
	Port: tpgBackground : hdata | {1 }
	Port: tpgBackground : vBarSel_2 | {1 }
	Port: tpgBackground : hBarSel_3_0 | {1 }
	Port: tpgBackground : rampVal_2 | {1 }
	Port: tpgBackground : vBarSel_1 | {1 }
	Port: tpgBackground : hBarSel_5_0 | {1 }
	Port: tpgBackground : redYuv | {2 3 }
	Port: tpgBackground : grnYuv | {2 3 }
	Port: tpgBackground : bluYuv | {2 3 }
	Port: tpgBackground : blkYuv | {2 3 }
	Port: tpgBackground : whiYuv | {2 3 }
	Port: tpgBackground : tpgBarSelRgb_r | {2 3 }
	Port: tpgBackground : tpgBarSelYuv_y | {2 3 }
	Port: tpgBackground : tpgBarSelRgb_g | {2 3 }
	Port: tpgBackground : tpgBarSelYuv_u | {2 3 }
	Port: tpgBackground : tpgBarSelYuv_v | {2 3 }
	Port: tpgBackground : xBar_0 | {2 3 }
	Port: tpgBackground : s | {2 3 }
	Port: tpgBackground : tpgBarSelRgb_b | {2 3 }
	Port: tpgBackground : tpgSinTableArray | {2 3 }
	Port: tpgBackground : zonePlateVDelta | {2 3 }
	Port: tpgBackground : tpgTartanBarArray | {2 3 }
	Port: tpgBackground : xCount_0 | {2 3 }
	Port: tpgBackground : yCount | {2 3 }
	Port: tpgBackground : xCount_4_0 | {2 3 }
	Port: tpgBackground : vHatch | {2 3 }
	Port: tpgBackground : yCount_2 | {2 3 }
	Port: tpgBackground : whiYuv_1 | {2 3 }
	Port: tpgBackground : blkYuv_1 | {2 3 }
	Port: tpgBackground : tpgSinTableArray_9bit_0 | {2 3 }
	Port: tpgBackground : tpgSinTableArray_9bit_1 | {2 3 }
	Port: tpgBackground : tpgSinTableArray_9bit_2 | {2 3 }
	Port: tpgBackground : tpgSinTableArray_9bit_3 | {2 3 }
	Port: tpgBackground : tpgSinTableArray_9bit_4 | {2 3 }
	Port: tpgBackground : tpgCheckerBoardArray | {2 3 }
	Port: tpgBackground : xCount_3_0 | {2 3 }
	Port: tpgBackground : yCount_3 | {2 3 }
	Port: tpgBackground : rSerie | {2 3 }
	Port: tpgBackground : gSerie | {2 3 }
	Port: tpgBackground : bSerie | {2 3 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_r | {2 3 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_g | {2 3 }
	Port: tpgBackground : DPtpgBarSelRgb_VESA_b | {2 3 }
	Port: tpgBackground : DPtpgBarArray | {2 3 }
	Port: tpgBackground : xCount_5_0 | {2 3 }
	Port: tpgBackground : yCount_1 | {2 3 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_r | {2 3 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_g | {2 3 }
	Port: tpgBackground : DPtpgBarSelRgb_CEA_b | {2 3 }
	Port: tpgBackground : DPtpgBarSelYuv_601_y | {2 3 }
	Port: tpgBackground : DPtpgBarSelYuv_601_v | {2 3 }
	Port: tpgBackground : DPtpgBarSelYuv_601_u | {2 3 }
	Port: tpgBackground : DPtpgBarSelYuv_709_y | {2 3 }
	Port: tpgBackground : DPtpgBarSelYuv_709_v | {2 3 }
	Port: tpgBackground : DPtpgBarSelYuv_709_u | {2 3 }
  - Chain level:
	State 1
		conv2_i_i10_i241 : 1
		conv2_i_i_i_cast_cast : 1
		conv2_i_i10_i246 : 1
		conv2_i_i_i248_cast_cast : 1
		conv2_i_i10_i264_cast_cast_cast_cast : 1
		conv2_i_i_i266 : 1
		pix : 1
		pix_5 : 1
		add_i : 1
		barWidth : 2
		add2_i : 1
		p_cast : 2
		barWidthMinSamples : 3
		add5_i : 1
		icmp : 1
		tmp_8 : 2
		barHeight_cast : 3
		sub_i_i_i : 4
		sub35_i : 1
		sub10_i : 1
		zext_ln1257 : 1
		zext_ln1412 : 1
		zext_ln1545 : 1
		zext_ln1687 : 1
		zext_ln1775 : 1
		zext_ln563 : 1
		store_ln1084 : 1
		store_ln1257 : 2
		store_ln1257 : 1
		store_ln1341 : 1
		store_ln1412 : 2
		store_ln1545 : 2
		store_ln1545 : 1
		store_ln1575 : 1
		store_ln1687 : 2
		store_ln1687 : 1
		store_ln1775 : 2
		store_ln563 : 2
		store_ln549 : 1
	State 2
		icmp_ln563 : 1
		add_ln563 : 1
		br_ln563 : 2
		zext_ln563_1 : 1
		cmp_i370 : 1
		tmp_33 : 1
		colorSel : 1
		cmp12_i : 1
		cmp11_i : 2
		trunc_ln565 : 1
		call_ln585 : 3
		store_ln549 : 2
		add_ln750 : 1
		store_ln750 : 2
		br_ln0 : 1
		store_ln1675 : 1
		br_ln0 : 1
		store_ln1533 : 1
		br_ln0 : 1
		store_ln1073 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490 |    13   | 49.3339 |   2097  |   3293  |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    add_i_fu_750                    |    0    |    0    |    0    |    21   |
|          |                    add2_i_fu_766                   |    0    |    0    |    0    |    21   |
|          |              barWidthMinSamples_fu_782             |    0    |    0    |    0    |    17   |
|          |                    add5_i_fu_796                   |    0    |    0    |    0    |    21   |
|    add   |                  sub_i_i_i_fu_832                  |    0    |    0    |    0    |    17   |
|          |                   sub35_i_fu_838                   |    0    |    0    |    0    |    23   |
|          |                   sub10_i_fu_844                   |    0    |    0    |    0    |    23   |
|          |                  add_ln563_fu_1000                 |    0    |    0    |    0    |    23   |
|          |                  add_ln750_fu_1063                 |    0    |    0    |    0    |    19   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                  cmp2_i236_fu_672                  |    0    |    0    |    0    |    15   |
|          |                     icmp_fu_812                    |    0    |    0    |    0    |    14   |
|   icmp   |                  icmp_ln563_fu_995                 |    0    |    0    |    0    |    23   |
|          |                  cmp_i370_fu_1010                  |    0    |    0    |    0    |    23   |
|          |                   cmp12_i_fu_1037                  |    0    |    0    |    0    |    23   |
|          |                   cmp11_i_fu_1044                  |    0    |    0    |    0    |    24   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |               conv2_i_i10_i241_fu_678              |    0    |    0    |    0    |    12   |
|          |            conv2_i_i_i_cast_cast_fu_686            |    0    |    0    |    0    |    5    |
|          |               conv2_i_i10_i246_fu_694              |    0    |    0    |    0    |    12   |
|  select  |           conv2_i_i_i248_cast_cast_fu_702          |    0    |    0    |    0    |    9    |
|          |     conv2_i_i10_i264_cast_cast_cast_cast_fu_710    |    0    |    0    |    0    |    7    |
|          |                conv2_i_i_i266_fu_718               |    0    |    0    |    0    |    12   |
|          |                     pix_fu_726                     |    0    |    0    |    0    |    12   |
|          |                    pix_5_fu_734                    |    0    |    0    |    0    |    12   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |          colorFormat_val_read_read_fu_356          |    0    |    0    |    0    |    0    |
|          |          motionSpeed_val_read_read_fu_362          |    0    |    0    |    0    |    0    |
|          |           dpYUVCoef_val_read_read_fu_368           |    0    |    0    |    0    |    0    |
|          |         dpDynamicRange_val_read_read_fu_374        |    0    |    0    |    0    |    0    |
|          |       ZplateVerContDelta_val_read_read_fu_380      |    0    |    0    |    0    |    0    |
|   read   |       ZplateVerContStart_val_read_read_fu_386      |    0    |    0    |    0    |    0    |
|          |       ZplateHorContDelta_val_read_read_fu_392      |    0    |    0    |    0    |    0    |
|          |       ZplateHorContStart_val_read_read_fu_398      |    0    |    0    |    0    |    0    |
|          |           patternId_val_read_read_fu_404           |    0    |    0    |    0    |    0    |
|          |             width_val_read_read_fu_410             |    0    |    0    |    0    |    0    |
|          |             height_val_read_read_fu_416            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |               write_ln0_write_fu_422               |    0    |    0    |    0    |    0    |
|   write  |               write_ln0_write_fu_430               |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_438               |    0    |    0    |    0    |    0    |
|          |               write_ln0_write_fu_446               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |               width_val_cast14_fu_742              |    0    |    0    |    0    |    0    |
|          |              height_val_cast15_fu_788              |    0    |    0    |    0    |    0    |
|          |                barHeight_cast_fu_828               |    0    |    0    |    0    |    0    |
|          |                 zext_ln1257_fu_862                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1412_fu_878                 |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln1545_fu_886                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1687_fu_902                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln1775_fu_914                 |    0    |    0    |    0    |    0    |
|          |                  zext_ln563_fu_922                 |    0    |    0    |    0    |    0    |
|          |                zext_ln563_1_fu_1006                |    0    |    0    |    0    |    0    |
|          |                 zext_ln750_fu_1060                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                    empty_fu_746                    |    0    |    0    |    0    |    0    |
|   trunc  |                   empty_98_fu_792                  |    0    |    0    |    0    |    0    |
|          |                 trunc_ln565_fu_1050                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|          |                   barWidth_fu_756                  |    0    |    0    |    0    |    0    |
|          |                    p_cast_fu_772                   |    0    |    0    |    0    |    0    |
|partselect|                     tmp_fu_802                     |    0    |    0    |    0    |    0    |
|          |                    tmp_8_fu_818                    |    0    |    0    |    0    |    0    |
|          |                  colorSel_fu_1026                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
| bitselect|                   tmp_33_fu_1017                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    13   | 49.3339 |   2097  |   3681  |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|     ZplateHorContDelta_val_read_reg_1252    |   16   |
|     ZplateHorContStart_val_read_reg_1257    |   16   |
|     ZplateVerContDelta_val_read_reg_1242    |   16   |
|     ZplateVerContStart_val_read_reg_1247    |   16   |
|         barWidthMinSamples_reg_1346         |   10   |
|              barWidth_reg_1340              |   11   |
|               cmp11_i_reg_1405              |    1   |
|               cmp12_i_reg_1400              |    1   |
|              cmp2_i236_reg_1295             |    1   |
|              cmp_i370_reg_1385              |    1   |
|        colorFormat_val_read_reg_1222        |    8   |
|              colorSel_reg_1395              |    2   |
|          conv2_i_i10_i241_reg_1300          |   12   |
|          conv2_i_i10_i246_reg_1310          |   12   |
|conv2_i_i10_i264_cast_cast_cast_cast_reg_1320|    7   |
|      conv2_i_i_i248_cast_cast_reg_1315      |    9   |
|           conv2_i_i_i266_reg_1325           |   12   |
|        conv2_i_i_i_cast_cast_reg_1305       |    5   |
|       dpDynamicRange_val_read_reg_1237      |    8   |
|         dpYUVCoef_val_read_reg_1232         |    8   |
|           hBarSel_0_loc_0_reg_1180          |    8   |
|          hBarSel_3_0_loc_0_reg_1156         |    8   |
|          hBarSel_4_0_loc_0_reg_1198         |    8   |
|          hBarSel_5_0_loc_0_reg_1132         |    8   |
|             hdata_flag_0_reg_466            |    1   |
|          hdata_flag_1_loc_reg_1283          |    1   |
|             hdata_loc_0_reg_1168            |   16   |
|             hdata_new_0_reg_1174            |   16   |
|           height_val_read_reg_1272          |   16   |
|                icmp_reg_1351                |    1   |
|        motionSpeed_val_read_reg_1227        |    8   |
|       p_0_0_0_0_0214_lcssa221_reg_1110      |   12   |
|       p_0_1_0_0_0216_lcssa224_reg_1115      |   12   |
|       p_0_2_0_0_0218_lcssa227_reg_1120      |   12   |
|         patternId_val_read_reg_1262         |    8   |
|                pix_5_reg_1335               |   12   |
|                 pix_reg_1330                |   12   |
|           rampStart_load_reg_1371           |   12   |
|           rampVal_2_flag_0_reg_478          |    1   |
|        rampVal_2_flag_1_loc_reg_1277        |    1   |
|           rampVal_2_loc_0_reg_1144          |   16   |
|           rampVal_2_new_0_reg_1150          |   16   |
|           rampVal_3_flag_0_reg_454          |    1   |
|        rampVal_3_flag_1_loc_reg_1289        |    1   |
|           rampVal_3_loc_0_reg_1210          |   16   |
|           rampVal_3_new_0_reg_1216          |   16   |
|            rampVal_loc_0_reg_1204           |   16   |
|               sub10_i_reg_1366              |   17   |
|               sub35_i_reg_1361              |   17   |
|              sub_i_i_i_reg_1356             |   11   |
|               tmp_33_reg_1390               |    1   |
|             trunc_ln565_reg_1410            |   12   |
|           vBarSel_2_loc_0_reg_1162          |    8   |
|           vBarSel_3_loc_0_reg_1138          |    8   |
|            vBarSel_loc_0_reg_1186           |    8   |
|           width_val_read_reg_1267           |   16   |
|                 y_3_reg_1377                |   16   |
|                  y_reg_1125                 |   16   |
|        zonePlateVAddr_loc_0_reg_1192        |   16   |
+---------------------------------------------+--------+
|                    Total                    |   573  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|              rampVal_3_flag_0_reg_454              |  p0  |   2  |   1  |    2   ||    9    |
|                hdata_flag_0_reg_466                |  p0  |   2  |   1  |    2   ||    9    |
|              rampVal_2_flag_0_reg_478              |  p0  |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490 |  p19 |   2  |  16  |   32   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490 |  p25 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490 |  p29 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490 |  p30 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490 |  p32 |   2  |  12  |   24   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490 |  p34 |   2  |   1  |    2   ||    9    |
| grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_490 |  p35 |   2  |   2  |    4   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   74   ||   8.44  ||    90   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |   49   |  2097  |  3681  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   90   |
|  Register |    -   |    -   |   573  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |   57   |  2670  |  3771  |
+-----------+--------+--------+--------+--------+
