#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ba57b8c260 .scope module, "tb_mem_stage" "tb_mem_stage" 2 3;
 .timescale 0 0;
P_000002ba57c6eba0 .param/l "AWIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
P_000002ba57c6ebd8 .param/l "DWIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_000002ba57c6ec10 .param/l "FUNCT_WIDTH" 0 2 6, +C4<00000000000000000000000000000011>;
v000002ba57d44bd0_0 .var/i "i", 31 0;
v000002ba57d44c70_0 .var "me_clk", 0 0;
v000002ba57d44ef0_0 .var "me_i_alu_value", 31 0;
v000002ba57d45b70_0 .var "me_i_ce", 0 0;
v000002ba57d44d10_0 .var "me_i_flush", 0 0;
v000002ba57d45df0_0 .var "me_i_funct3", 2 0;
v000002ba57d44590_0 .var "me_i_opcode", 10 0;
v000002ba57d450d0_0 .var "me_i_rd_addr", 4 0;
v000002ba57d45530_0 .var "me_i_rd_data", 31 0;
v000002ba57d45990_0 .var "me_i_rs2_data", 31 0;
v000002ba57d457b0_0 .var "me_i_stall", 0 0;
v000002ba57d452b0_0 .net "me_o_ce", 0 0, v000002ba57d43480_0;  1 drivers
v000002ba57d45e90_0 .net "me_o_flush", 0 0, v000002ba57d42800_0;  1 drivers
v000002ba57d45c10_0 .net "me_o_funct3", 2 0, v000002ba57d42260_0;  1 drivers
v000002ba57d443b0_0 .net "me_o_load_data", 31 0, v000002ba57d42580_0;  1 drivers
v000002ba57d44270_0 .net "me_o_opcode", 10 0, v000002ba57d43840_0;  1 drivers
v000002ba57d45350_0 .net "me_o_rd_addr", 4 0, v000002ba57d42ee0_0;  1 drivers
v000002ba57d44950_0 .net "me_o_rd_data", 31 0, v000002ba57d42940_0;  1 drivers
v000002ba57d44630_0 .net "me_o_rd_we", 0 0, v000002ba57d438e0_0;  1 drivers
v000002ba57d45cb0_0 .net "me_o_stall", 0 0, v000002ba57d43f20_0;  1 drivers
v000002ba57d44810_0 .var "me_rst", 0 0;
v000002ba57d45fd0_0 .var "me_we_reg_n", 0 0;
S_000002ba57ce08c0 .scope module, "UUT" "mem_stage" 2 38, 3 10 0, S_000002ba57b8c260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 11 "me_o_opcode";
    .port_info 1 /INPUT 11 "me_i_opcode";
    .port_info 2 /OUTPUT 32 "me_o_load_data";
    .port_info 3 /INPUT 32 "me_i_rs2_data";
    .port_info 4 /INPUT 32 "me_i_alu_value";
    .port_info 5 /OUTPUT 1 "me_o_flush";
    .port_info 6 /INPUT 1 "me_i_flush";
    .port_info 7 /OUTPUT 1 "me_o_stall";
    .port_info 8 /INPUT 1 "me_i_stall";
    .port_info 9 /OUTPUT 1 "me_o_ce";
    .port_info 10 /INPUT 1 "me_i_ce";
    .port_info 11 /INPUT 1 "me_rst";
    .port_info 12 /INPUT 1 "me_clk";
    .port_info 13 /INPUT 32 "me_i_rd_data";
    .port_info 14 /INPUT 5 "me_i_rd_addr";
    .port_info 15 /OUTPUT 3 "me_o_funct3";
    .port_info 16 /OUTPUT 5 "me_o_rd_addr";
    .port_info 17 /OUTPUT 32 "me_o_rd_data";
    .port_info 18 /OUTPUT 1 "me_o_rd_we";
    .port_info 19 /INPUT 3 "me_i_funct3";
    .port_info 20 /INPUT 1 "me_stall_from_alu";
P_000002ba57c6ef10 .param/l "AWIDTH" 0 3 12, +C4<00000000000000000000000000000101>;
P_000002ba57c6ef48 .param/l "DWIDTH" 0 3 11, +C4<00000000000000000000000000100000>;
P_000002ba57c6ef80 .param/l "FUNCT_WIDTH" 0 3 13, +C4<00000000000000000000000000000011>;
L_000002ba57c432d0 .functor OR 1, v000002ba57d457b0_0, v000002ba57d43f20_0, C4<0>, C4<0>;
L_000002ba57c42e70 .functor OR 1, L_000002ba57c432d0, v000002ba57d41fb0_0, C4<0>, C4<0>;
v000002ba57d40f70_0 .net *"_ivl_0", 31 0, L_000002ba57d455d0;  1 drivers
v000002ba57d41010_0 .net *"_ivl_2", 29 0, L_000002ba57d44130;  1 drivers
v000002ba57d410b0_0 .net *"_ivl_25", 0 0, L_000002ba57c432d0;  1 drivers
L_000002ba57d460f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ba57d411f0_0 .net *"_ivl_4", 1 0, L_000002ba57d460f8;  1 drivers
v000002ba57d41330_0 .net "byte_enable", 3 0, v000002ba57cc8450_0;  1 drivers
v000002ba57d41510_0 .var "byte_off_q", 1 0;
v000002ba57d42760_0 .net "byte_offset_d", 1 0, L_000002ba57d8e5b0;  1 drivers
v000002ba57d430c0_0 .net "final_load", 31 0, v000002ba57cc9e90_0;  1 drivers
v000002ba57d42f80_0 .var "funct_q", 2 0;
v000002ba57d42d00_0 .net "m_i_stall", 0 0, v000002ba57d41fb0_0;  1 drivers
v000002ba57d43fc0_0 .net "me_clk", 0 0, v000002ba57d44c70_0;  1 drivers
v000002ba57d435c0_0 .net "me_i_ack", 0 0, v000002ba57d41f10_0;  1 drivers
v000002ba57d43d40_0 .net "me_i_alu_value", 31 0, v000002ba57d44ef0_0;  1 drivers
v000002ba57d43660_0 .net "me_i_ce", 0 0, v000002ba57d45b70_0;  1 drivers
v000002ba57d43ca0_0 .net "me_i_flush", 0 0, v000002ba57d44d10_0;  1 drivers
v000002ba57d42300_0 .net "me_i_funct3", 2 0, v000002ba57d45df0_0;  1 drivers
v000002ba57d43520_0 .net "me_i_load_data", 31 0, v000002ba57d40430_0;  1 drivers
v000002ba57d43e80_0 .net "me_i_opcode", 10 0, v000002ba57d44590_0;  1 drivers
v000002ba57d43700_0 .net "me_i_rd_addr", 4 0, v000002ba57d450d0_0;  1 drivers
v000002ba57d43de0_0 .net "me_i_rd_data", 31 0, v000002ba57d45530_0;  1 drivers
v000002ba57d43200_0 .net "me_i_rs2_data", 31 0, v000002ba57d45990_0;  1 drivers
v000002ba57d42b20_0 .net "me_i_stall", 0 0, v000002ba57d457b0_0;  1 drivers
v000002ba57d43480_0 .var "me_o_ce", 0 0;
v000002ba57d42440_0 .net "me_o_cyc", 0 0, v000002ba57cc8db0_0;  1 drivers
v000002ba57d42800_0 .var "me_o_flush", 0 0;
v000002ba57d42260_0 .var "me_o_funct3", 2 0;
v000002ba57d437a0_0 .net "me_o_load_addr", 4 0, v000002ba57d40570_0;  1 drivers
v000002ba57d42580_0 .var "me_o_load_data", 31 0;
v000002ba57d43840_0 .var "me_o_opcode", 10 0;
v000002ba57d42620_0 .net "me_o_rd", 0 0, v000002ba57cc9990_0;  1 drivers
v000002ba57d42ee0_0 .var "me_o_rd_addr", 4 0;
v000002ba57d42940_0 .var "me_o_rd_data", 31 0;
v000002ba57d438e0_0 .var "me_o_rd_we", 0 0;
v000002ba57d43f20_0 .var "me_o_stall", 0 0;
v000002ba57d43980_0 .net "me_o_stb", 0 0, v000002ba57cc9b70_0;  1 drivers
v000002ba57d42da0_0 .net "me_o_store_addr", 4 0, v000002ba57d40a70_0;  1 drivers
v000002ba57d42bc0_0 .net "me_o_store_data", 31 0, v000002ba57d40610_0;  1 drivers
v000002ba57d43a20_0 .net "me_o_we", 0 0, v000002ba57cc92b0_0;  1 drivers
v000002ba57d42e40_0 .net "me_rst", 0 0, v000002ba57d44810_0;  1 drivers
o000002ba57d01828 .functor BUFZ 1, C4<z>; HiZ drive
v000002ba57d43020_0 .net "me_stall_from_alu", 0 0, o000002ba57d01828;  0 drivers
v000002ba57d43ac0_0 .net "mem_addr", 4 0, L_000002ba57d44450;  1 drivers
v000002ba57d421c0_0 .net "op_auipc", 0 0, L_000002ba57d45170;  1 drivers
v000002ba57d43b60_0 .net "op_itype", 0 0, L_000002ba57d45850;  1 drivers
v000002ba57d43c00_0 .net "op_jal", 0 0, L_000002ba57d444f0;  1 drivers
v000002ba57d43160_0 .net "op_jalr", 0 0, L_000002ba57d446d0;  1 drivers
v000002ba57d432a0_0 .net "op_load", 0 0, L_000002ba57d44f90;  1 drivers
v000002ba57d42120_0 .var "op_load_q", 0 0;
v000002ba57d43340_0 .net "op_lui", 0 0, L_000002ba57d44db0;  1 drivers
v000002ba57d433e0_0 .net "op_rtype", 0 0, L_000002ba57d45710;  1 drivers
v000002ba57d423a0_0 .net "op_store", 0 0, L_000002ba57d44310;  1 drivers
v000002ba57d42c60_0 .var "opcode_q", 10 0;
v000002ba57d424e0_0 .var "pending_request", 0 0;
v000002ba57d426c0_0 .net "rd_addr_d", 4 0, v000002ba57d409d0_0;  1 drivers
v000002ba57d428a0_0 .var "rd_addr_q", 4 0;
v000002ba57d429e0_0 .net "rd_data_d", 31 0, v000002ba57d41830_0;  1 drivers
v000002ba57d42a80_0 .net "rd_we_d", 0 0, v000002ba57cc8630_0;  1 drivers
v000002ba57d449f0_0 .net "stall_bit", 0 0, L_000002ba57c42e70;  1 drivers
v000002ba57d44a90_0 .net "store_data_aligned", 31 0, v000002ba57cc9a30_0;  1 drivers
v000002ba57d45670_0 .var "temp_pending_request", 0 0;
L_000002ba57d44130 .part v000002ba57d44ef0_0, 2, 30;
L_000002ba57d455d0 .concat [ 30 2 0 0], L_000002ba57d44130, L_000002ba57d460f8;
L_000002ba57d44450 .part L_000002ba57d455d0, 0, 5;
L_000002ba57d44f90 .part v000002ba57d44590_0, 2, 1;
L_000002ba57d44310 .part v000002ba57d44590_0, 3, 1;
L_000002ba57d45710 .part v000002ba57d44590_0, 0, 1;
L_000002ba57d45850 .part v000002ba57d44590_0, 1, 1;
L_000002ba57d444f0 .part v000002ba57d44590_0, 5, 1;
L_000002ba57d446d0 .part v000002ba57d44590_0, 6, 1;
L_000002ba57d44db0 .part v000002ba57d44590_0, 7, 1;
L_000002ba57d45170 .part v000002ba57d44590_0, 8, 1;
L_000002ba57d8e5b0 .part v000002ba57d44ef0_0, 0, 2;
S_000002ba57ce2af0 .scope module, "cm" "control_mem" 3 68, 4 4 0, S_000002ba57ce08c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "me_i_ce";
    .port_info 1 /INPUT 1 "temp_pending_request";
    .port_info 2 /OUTPUT 1 "me_o_we";
    .port_info 3 /OUTPUT 1 "me_o_rd";
    .port_info 4 /OUTPUT 1 "me_o_cyc";
    .port_info 5 /OUTPUT 1 "me_o_stb";
    .port_info 6 /OUTPUT 1 "rd_we_d";
    .port_info 7 /INPUT 11 "me_i_opcode";
v000002ba57cc93f0_0 .net "me_i_ce", 0 0, v000002ba57d45b70_0;  alias, 1 drivers
v000002ba57cc9030_0 .net "me_i_opcode", 10 0, v000002ba57d44590_0;  alias, 1 drivers
v000002ba57cc8db0_0 .var "me_o_cyc", 0 0;
v000002ba57cc9990_0 .var "me_o_rd", 0 0;
v000002ba57cc9b70_0 .var "me_o_stb", 0 0;
v000002ba57cc92b0_0 .var "me_o_we", 0 0;
v000002ba57cc9df0_0 .net "op_auipc", 0 0, L_000002ba57d8e8d0;  1 drivers
v000002ba57cc9c10_0 .net "op_itype", 0 0, L_000002ba57d8ff50;  1 drivers
v000002ba57cc98f0_0 .net "op_jal", 0 0, L_000002ba57d8f410;  1 drivers
v000002ba57cc8ef0_0 .net "op_jalr", 0 0, L_000002ba57d8e970;  1 drivers
v000002ba57cc8270_0 .net "op_load", 0 0, L_000002ba57d458f0;  1 drivers
v000002ba57cc9350_0 .net "op_lui", 0 0, L_000002ba57d8fa50;  1 drivers
v000002ba57cc90d0_0 .net "op_rtype", 0 0, L_000002ba57d45ad0;  1 drivers
v000002ba57cc8d10_0 .net "op_store", 0 0, L_000002ba57d453f0;  1 drivers
v000002ba57cc8630_0 .var "rd_we_d", 0 0;
v000002ba57cc9cb0_0 .net "temp_pending_request", 0 0, v000002ba57d45670_0;  1 drivers
E_000002ba57ccd3e0/0 .event anyedge, v000002ba57cc93f0_0, v000002ba57cc9cb0_0, v000002ba57cc8d10_0, v000002ba57cc8270_0;
E_000002ba57ccd3e0/1 .event anyedge, v000002ba57cc90d0_0, v000002ba57cc9c10_0, v000002ba57cc98f0_0, v000002ba57cc8ef0_0;
E_000002ba57ccd3e0/2 .event anyedge, v000002ba57cc9350_0, v000002ba57cc9df0_0;
E_000002ba57ccd3e0 .event/or E_000002ba57ccd3e0/0, E_000002ba57ccd3e0/1, E_000002ba57ccd3e0/2;
L_000002ba57d453f0 .part v000002ba57d44590_0, 3, 1;
L_000002ba57d458f0 .part v000002ba57d44590_0, 2, 1;
L_000002ba57d45ad0 .part v000002ba57d44590_0, 0, 1;
L_000002ba57d8ff50 .part v000002ba57d44590_0, 1, 1;
L_000002ba57d8f410 .part v000002ba57d44590_0, 5, 1;
L_000002ba57d8e970 .part v000002ba57d44590_0, 6, 1;
L_000002ba57d8fa50 .part v000002ba57d44590_0, 7, 1;
L_000002ba57d8e8d0 .part v000002ba57d44590_0, 8, 1;
S_000002ba57c69100 .scope module, "lt" "load_store" 3 84, 5 5 0, S_000002ba57ce08c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "final_load";
    .port_info 1 /OUTPUT 32 "store_data_aligned";
    .port_info 2 /OUTPUT 4 "byte_enable";
    .port_info 3 /INPUT 3 "me_i_funct3";
    .port_info 4 /INPUT 32 "me_i_load_data";
    .port_info 5 /INPUT 2 "byte_off_q";
    .port_info 6 /INPUT 2 "byte_offset_d";
    .port_info 7 /INPUT 32 "me_i_rs2_data";
P_000002ba57ca9fb0 .param/l "DWIDTH" 0 5 6, +C4<00000000000000000000000000100000>;
P_000002ba57ca9fe8 .param/l "FUNCT_WIDTH" 0 5 7, +C4<00000000000000000000000000000011>;
v000002ba57cc9530_0 .net *"_ivl_0", 31 0, L_000002ba57d8f9b0;  1 drivers
L_000002ba57d46140 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ba57cc9670_0 .net *"_ivl_3", 29 0, L_000002ba57d46140;  1 drivers
L_000002ba57d46188 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000002ba57cc9710_0 .net/2u *"_ivl_4", 31 0, L_000002ba57d46188;  1 drivers
v000002ba57cc8810_0 .net *"_ivl_7", 31 0, L_000002ba57d8f4b0;  1 drivers
v000002ba57cc8450_0 .var "byte_enable", 3 0;
v000002ba57cc81d0_0 .var "byte_enable_d", 0 0;
v000002ba57cc8310_0 .net "byte_off_q", 1 0, v000002ba57d41510_0;  1 drivers
v000002ba57cc8590_0 .net "byte_offset_d", 1 0, L_000002ba57d8e5b0;  alias, 1 drivers
v000002ba57cc9e90_0 .var "final_load", 31 0;
v000002ba57cc8950_0 .net "me_i_funct3", 2 0, v000002ba57d45df0_0;  alias, 1 drivers
v000002ba57cc9850_0 .net "me_i_load_data", 31 0, v000002ba57d40430_0;  alias, 1 drivers
v000002ba57cc8f90_0 .net "me_i_rs2_data", 31 0, v000002ba57d45990_0;  alias, 1 drivers
v000002ba57cc9170_0 .net "raw", 31 0, L_000002ba57d8f550;  1 drivers
v000002ba57cc9a30_0 .var "store_data_aligned", 31 0;
v000002ba57cc9d50_0 .var "store_data_aligned_d", 31 0;
E_000002ba57ccd820 .event anyedge, v000002ba57cc8950_0, v000002ba57cc8f90_0, v000002ba57cc8590_0;
E_000002ba57ccd460 .event anyedge, v000002ba57cc8950_0, v000002ba57cc9170_0;
L_000002ba57d8f9b0 .concat [ 2 30 0 0], v000002ba57d41510_0, L_000002ba57d46140;
L_000002ba57d8f4b0 .arith/mult 32, L_000002ba57d8f9b0, L_000002ba57d46188;
L_000002ba57d8f550 .shift/r 32, v000002ba57d40430_0, L_000002ba57d8f4b0;
S_000002ba57c69290 .scope module, "m" "memory" 3 116, 6 3 0, S_000002ba57ce08c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m_clk";
    .port_info 1 /INPUT 1 "m_rst";
    .port_info 2 /INPUT 1 "m_i_cyc";
    .port_info 3 /INPUT 1 "m_i_stb";
    .port_info 4 /INPUT 1 "m_i_we";
    .port_info 5 /INPUT 1 "m_i_rd";
    .port_info 6 /INPUT 5 "m_i_load_addr";
    .port_info 7 /INPUT 5 "m_i_store_addr";
    .port_info 8 /INPUT 32 "m_i_data_store";
    .port_info 9 /OUTPUT 32 "m_o_read_data";
    .port_info 10 /OUTPUT 1 "m_o_ack";
    .port_info 11 /INPUT 4 "m_i_byte_enable";
    .port_info 12 /OUTPUT 1 "m_o_stall";
P_000002ba57c6edb0 .param/l "AWIDTH" 0 6 4, +C4<00000000000000000000000000000101>;
P_000002ba57c6ede8 .param/l "DEPTH" 0 6 6, +C4<0000000000000000000000000000000100000>;
P_000002ba57c6ee20 .param/l "DWIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v000002ba57cc9f30_0 .net *"_ivl_1", 0 0, L_000002ba57d8f2d0;  1 drivers
v000002ba57cc88b0_0 .net *"_ivl_10", 7 0, L_000002ba57d8faf0;  1 drivers
v000002ba57cc83b0_0 .net *"_ivl_13", 0 0, L_000002ba57d8eab0;  1 drivers
v000002ba57cc8130_0 .net *"_ivl_14", 7 0, L_000002ba57d8e290;  1 drivers
v000002ba57cc86d0_0 .net *"_ivl_2", 7 0, L_000002ba57d8f050;  1 drivers
v000002ba57cc8770_0 .net *"_ivl_5", 0 0, L_000002ba57d8ee70;  1 drivers
v000002ba57cc89f0_0 .net *"_ivl_6", 7 0, L_000002ba57d8ea10;  1 drivers
v000002ba57d418d0_0 .net *"_ivl_9", 0 0, L_000002ba57d8f690;  1 drivers
v000002ba57d41a10 .array "data", 0 31, 31 0;
v000002ba57d40bb0_0 .var "data_reg", 31 0;
v000002ba57d401b0_0 .var/i "i", 31 0;
v000002ba57d413d0_0 .var "load_addr_reg", 4 0;
v000002ba57d404d0_0 .net "m_clk", 0 0, v000002ba57d44c70_0;  alias, 1 drivers
v000002ba57d41b50_0 .net "m_i_byte_enable", 3 0, v000002ba57cc8450_0;  alias, 1 drivers
v000002ba57d407f0_0 .net "m_i_cyc", 0 0, v000002ba57cc8db0_0;  alias, 1 drivers
v000002ba57d41c90_0 .net "m_i_data_store", 31 0, v000002ba57d40610_0;  alias, 1 drivers
v000002ba57d41e70_0 .net "m_i_load_addr", 4 0, v000002ba57d40570_0;  alias, 1 drivers
v000002ba57d41d30_0 .net "m_i_rd", 0 0, v000002ba57cc9990_0;  alias, 1 drivers
v000002ba57d40d90_0 .net "m_i_stb", 0 0, v000002ba57cc9b70_0;  alias, 1 drivers
v000002ba57d41dd0_0 .net "m_i_store_addr", 4 0, v000002ba57d40a70_0;  alias, 1 drivers
v000002ba57d41bf0_0 .net "m_i_we", 0 0, v000002ba57cc92b0_0;  alias, 1 drivers
v000002ba57d41f10_0 .var "m_o_ack", 0 0;
v000002ba57d40430_0 .var "m_o_read_data", 31 0;
v000002ba57d41fb0_0 .var "m_o_stall", 0 0;
v000002ba57d41970_0 .net "m_rst", 0 0, v000002ba57d44810_0;  alias, 1 drivers
v000002ba57d41150_0 .net "mask", 31 0, L_000002ba57d8f910;  1 drivers
v000002ba57d40250_0 .var "mask_reg", 31 0;
v000002ba57d40cf0_0 .var "rd_reg", 0 0;
v000002ba57d40930_0 .var "req_active", 0 0;
v000002ba57d416f0_0 .var "store_addr_reg", 4 0;
v000002ba57d40110_0 .var "we_reg", 0 0;
E_000002ba57ccd4a0/0 .event negedge, v000002ba57d41970_0;
E_000002ba57ccd4a0/1 .event posedge, v000002ba57d404d0_0;
E_000002ba57ccd4a0 .event/or E_000002ba57ccd4a0/0, E_000002ba57ccd4a0/1;
L_000002ba57d8f2d0 .part v000002ba57cc8450_0, 3, 1;
LS_000002ba57d8f050_0_0 .concat [ 1 1 1 1], L_000002ba57d8f2d0, L_000002ba57d8f2d0, L_000002ba57d8f2d0, L_000002ba57d8f2d0;
LS_000002ba57d8f050_0_4 .concat [ 1 1 1 1], L_000002ba57d8f2d0, L_000002ba57d8f2d0, L_000002ba57d8f2d0, L_000002ba57d8f2d0;
L_000002ba57d8f050 .concat [ 4 4 0 0], LS_000002ba57d8f050_0_0, LS_000002ba57d8f050_0_4;
L_000002ba57d8ee70 .part v000002ba57cc8450_0, 2, 1;
LS_000002ba57d8ea10_0_0 .concat [ 1 1 1 1], L_000002ba57d8ee70, L_000002ba57d8ee70, L_000002ba57d8ee70, L_000002ba57d8ee70;
LS_000002ba57d8ea10_0_4 .concat [ 1 1 1 1], L_000002ba57d8ee70, L_000002ba57d8ee70, L_000002ba57d8ee70, L_000002ba57d8ee70;
L_000002ba57d8ea10 .concat [ 4 4 0 0], LS_000002ba57d8ea10_0_0, LS_000002ba57d8ea10_0_4;
L_000002ba57d8f690 .part v000002ba57cc8450_0, 1, 1;
LS_000002ba57d8faf0_0_0 .concat [ 1 1 1 1], L_000002ba57d8f690, L_000002ba57d8f690, L_000002ba57d8f690, L_000002ba57d8f690;
LS_000002ba57d8faf0_0_4 .concat [ 1 1 1 1], L_000002ba57d8f690, L_000002ba57d8f690, L_000002ba57d8f690, L_000002ba57d8f690;
L_000002ba57d8faf0 .concat [ 4 4 0 0], LS_000002ba57d8faf0_0_0, LS_000002ba57d8faf0_0_4;
L_000002ba57d8eab0 .part v000002ba57cc8450_0, 0, 1;
LS_000002ba57d8e290_0_0 .concat [ 1 1 1 1], L_000002ba57d8eab0, L_000002ba57d8eab0, L_000002ba57d8eab0, L_000002ba57d8eab0;
LS_000002ba57d8e290_0_4 .concat [ 1 1 1 1], L_000002ba57d8eab0, L_000002ba57d8eab0, L_000002ba57d8eab0, L_000002ba57d8eab0;
L_000002ba57d8e290 .concat [ 4 4 0 0], LS_000002ba57d8e290_0_0, LS_000002ba57d8e290_0_4;
L_000002ba57d8f910 .concat [ 8 8 8 8], L_000002ba57d8e290, L_000002ba57d8faf0, L_000002ba57d8ea10, L_000002ba57d8f050;
S_000002ba57c8e950 .scope module, "td" "treat_data" 3 98, 7 5 0, S_000002ba57ce08c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "me_o_load_addr";
    .port_info 1 /OUTPUT 5 "me_o_store_addr";
    .port_info 2 /OUTPUT 32 "me_o_store_data";
    .port_info 3 /OUTPUT 5 "rd_addr_d";
    .port_info 4 /OUTPUT 32 "rd_data_d";
    .port_info 5 /INPUT 1 "me_i_ce";
    .port_info 6 /INPUT 1 "temp_pending_request";
    .port_info 7 /INPUT 11 "me_i_opcode";
    .port_info 8 /INPUT 5 "mem_addr";
    .port_info 9 /INPUT 32 "store_data_aligned";
    .port_info 10 /INPUT 5 "me_i_rd_addr";
    .port_info 11 /INPUT 32 "me_i_alu_value";
P_000002ba57ca95b0 .param/l "AWIDTH" 0 7 6, +C4<00000000000000000000000000000101>;
P_000002ba57ca95e8 .param/l "DWIDTH" 0 7 7, +C4<00000000000000000000000000100000>;
v000002ba57d41470_0 .net "me_i_alu_value", 31 0, v000002ba57d44ef0_0;  alias, 1 drivers
v000002ba57d415b0_0 .net "me_i_ce", 0 0, v000002ba57d45b70_0;  alias, 1 drivers
v000002ba57d41290_0 .net "me_i_opcode", 10 0, v000002ba57d44590_0;  alias, 1 drivers
v000002ba57d40890_0 .net "me_i_rd_addr", 4 0, v000002ba57d450d0_0;  alias, 1 drivers
v000002ba57d40570_0 .var "me_o_load_addr", 4 0;
v000002ba57d40a70_0 .var "me_o_store_addr", 4 0;
v000002ba57d40610_0 .var "me_o_store_data", 31 0;
v000002ba57d406b0_0 .net "mem_addr", 4 0, L_000002ba57d44450;  alias, 1 drivers
v000002ba57d402f0_0 .net "op_auipc", 0 0, L_000002ba57d8f870;  1 drivers
v000002ba57d40b10_0 .net "op_itype", 0 0, L_000002ba57d8e830;  1 drivers
v000002ba57d41790_0 .net "op_jal", 0 0, L_000002ba57d8f5f0;  1 drivers
v000002ba57d41ab0_0 .net "op_jalr", 0 0, L_000002ba57d8edd0;  1 drivers
v000002ba57d40390_0 .net "op_load", 0 0, L_000002ba57d8e790;  1 drivers
v000002ba57d40750_0 .net "op_lui", 0 0, L_000002ba57d8e1f0;  1 drivers
v000002ba57d41650_0 .net "op_rtype", 0 0, L_000002ba57d8ebf0;  1 drivers
v000002ba57d40ed0_0 .net "op_store", 0 0, L_000002ba57d8fcd0;  1 drivers
v000002ba57d409d0_0 .var "rd_addr_d", 4 0;
v000002ba57d41830_0 .var "rd_data_d", 31 0;
v000002ba57d40c50_0 .net "store_data_aligned", 31 0, v000002ba57cc9a30_0;  alias, 1 drivers
v000002ba57d40e30_0 .net "temp_pending_request", 0 0, v000002ba57d45670_0;  alias, 1 drivers
E_000002ba57cd00e0/0 .event anyedge, v000002ba57cc93f0_0, v000002ba57cc9cb0_0, v000002ba57d40390_0, v000002ba57d406b0_0;
E_000002ba57cd00e0/1 .event anyedge, v000002ba57d40ed0_0, v000002ba57cc9a30_0, v000002ba57d41650_0, v000002ba57d40b10_0;
E_000002ba57cd00e0/2 .event anyedge, v000002ba57d41790_0, v000002ba57d41ab0_0, v000002ba57d40750_0, v000002ba57d402f0_0;
E_000002ba57cd00e0/3 .event anyedge, v000002ba57d40890_0, v000002ba57d41470_0;
E_000002ba57cd00e0 .event/or E_000002ba57cd00e0/0, E_000002ba57cd00e0/1, E_000002ba57cd00e0/2, E_000002ba57cd00e0/3;
L_000002ba57d8fcd0 .part v000002ba57d44590_0, 3, 1;
L_000002ba57d8e790 .part v000002ba57d44590_0, 2, 1;
L_000002ba57d8ebf0 .part v000002ba57d44590_0, 0, 1;
L_000002ba57d8e830 .part v000002ba57d44590_0, 1, 1;
L_000002ba57d8f5f0 .part v000002ba57d44590_0, 5, 1;
L_000002ba57d8edd0 .part v000002ba57d44590_0, 6, 1;
L_000002ba57d8e1f0 .part v000002ba57d44590_0, 7, 1;
L_000002ba57d8f870 .part v000002ba57d44590_0, 8, 1;
S_000002ba57c73200 .scope task, "do_load" "do_load" 2 132, 2 132 0, S_000002ba57b8c260;
 .timescale 0 0;
v000002ba57d45490_0 .var "addr", 4 0;
v000002ba57d45210_0 .var "funct3", 2 0;
E_000002ba57cd04e0 .event posedge, v000002ba57d404d0_0;
TD_tb_mem_stage.do_load ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002ba57d441d0_0, 0, 32;
    %callf/vec4 TD_tb_mem_stage.opc, S_000002ba57c5efa0;
    %store/vec4 v000002ba57d44590_0, 0, 11;
    %load/vec4 v000002ba57d45210_0;
    %store/vec4 v000002ba57d45df0_0, 0, 3;
    %load/vec4 v000002ba57d45490_0;
    %pad/u 32;
    %store/vec4 v000002ba57d44ef0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57d45b70_0, 0, 1;
    %wait E_000002ba57cd04e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57d45b70_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002ba57cd04e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %vpi_call 2 142 "$display", "%0t LOAD Complete funct = %0d, addr = %0d, data = %h, me_o_stall = %b, UUT.me_o_cyc = %b, UUT.me_o_stb = %b", $time, v000002ba57d45210_0, v000002ba57d45490_0, v000002ba57d443b0_0, v000002ba57d45cb0_0, v000002ba57d42440_0, v000002ba57d43980_0 {0 0 0};
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000002ba57d44590_0, 0, 11;
    %end;
S_000002ba57c73390 .scope task, "do_reset" "do_reset" 2 96, 2 96 0, S_000002ba57b8c260;
 .timescale 0 0;
TD_tb_mem_stage.do_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57d44810_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57d44810_0, 0, 1;
    %wait E_000002ba57cd04e0;
    %end;
S_000002ba57c4fef0 .scope task, "do_rtype" "do_rtype" 2 149, 2 149 0, S_000002ba57b8c260;
 .timescale 0 0;
v000002ba57d45d50_0 .var "rd_addr", 4 0;
v000002ba57d45030_0 .var "rd_data", 31 0;
TD_tb_mem_stage.do_rtype ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d441d0_0, 0, 32;
    %callf/vec4 TD_tb_mem_stage.opc, S_000002ba57c5efa0;
    %store/vec4 v000002ba57d44590_0, 0, 11;
    %load/vec4 v000002ba57d45d50_0;
    %store/vec4 v000002ba57d450d0_0, 0, 5;
    %load/vec4 v000002ba57d45030_0;
    %store/vec4 v000002ba57d45530_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57d45b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57d45fd0_0, 0, 1;
    %wait E_000002ba57cd04e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57d45b70_0, 0, 1;
    %wait E_000002ba57cd04e0;
    %vpi_call 2 159 "$display", "RTYPE Writeback at time %0t: rd_addr = %0d, rd_data = %0d, we = %b, o_rd_addr = %0d, o_rd_data = %0d", $time, v000002ba57d45d50_0, v000002ba57d45030_0, v000002ba57d44630_0, v000002ba57d45350_0, v000002ba57d44950_0 {0 0 0};
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000002ba57d44590_0, 0, 11;
    %end;
S_000002ba57c50080 .scope task, "do_store" "do_store" 2 114, 2 114 0, S_000002ba57b8c260;
 .timescale 0 0;
v000002ba57d44e50_0 .var "addr", 4 0;
v000002ba57d44770_0 .var "data", 31 0;
v000002ba57d448b0_0 .var "funct3", 2 0;
TD_tb_mem_stage.do_store ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002ba57d441d0_0, 0, 32;
    %callf/vec4 TD_tb_mem_stage.opc, S_000002ba57c5efa0;
    %store/vec4 v000002ba57d44590_0, 0, 11;
    %load/vec4 v000002ba57d448b0_0;
    %store/vec4 v000002ba57d45df0_0, 0, 3;
    %load/vec4 v000002ba57d44e50_0;
    %pad/u 32;
    %store/vec4 v000002ba57d44ef0_0, 0, 32;
    %load/vec4 v000002ba57d44770_0;
    %store/vec4 v000002ba57d45990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57d45b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57d45fd0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002ba57cd04e0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57d45b70_0, 0, 1;
    %vpi_call 2 126 "$display", "STORE Complete at time %0t: funct = %0d, addr = %0d, data = %h, byte_enable = %b, me_o_rd_we = %b, opcode = %b, me_o_stall = %b", $time, v000002ba57d448b0_0, v000002ba57d44e50_0, v000002ba57d42bc0_0, v000002ba57d41330_0, v000002ba57d44630_0, v000002ba57d44270_0, v000002ba57d45cb0_0 {0 0 0};
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000002ba57d44590_0, 0, 11;
    %end;
S_000002ba57c5ee10 .scope task, "introduce_stall" "introduce_stall" 2 83, 2 83 0, S_000002ba57b8c260;
 .timescale 0 0;
v000002ba57d45a30_0 .var/i "cycles", 31 0;
v000002ba57d44b30_0 .var/i "j", 31 0;
TD_tb_mem_stage.introduce_stall ;
    %vpi_call 2 86 "$display", ">>> TB: introducing input stall for %0d cycles at time %0t", v000002ba57d45a30_0, $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57d457b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d44b30_0, 0, 32;
T_4.4 ;
    %load/vec4 v000002ba57d44b30_0;
    %load/vec4 v000002ba57d45a30_0;
    %cmp/s;
    %jmp/0xz T_4.5, 5;
    %wait E_000002ba57cd04e0;
    %load/vec4 v000002ba57d44b30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ba57d44b30_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57d457b0_0, 0, 1;
    %wait E_000002ba57cd04e0;
    %vpi_call 2 91 "$display", ">>> TB: input stall cleared at time %0t", $time {0 0 0};
    %end;
S_000002ba57c5efa0 .scope function.vec4.s11, "opc" "opc" 2 105, 2 105 0, S_000002ba57b8c260;
 .timescale 0 0;
v000002ba57d441d0_0 .var/i "idx", 31 0;
; Variable opc is vec4 return value of scope S_000002ba57c5efa0
TD_tb_mem_stage.opc ;
    %pushi/vec4 0, 0, 11;
    %ret/vec4 0, 0, 11;  Assign to opc (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v000002ba57d441d0_0;
    %ret/vec4 0, 4, 1; Assign to opc (store_vec4_to_lval)
    %end;
    .scope S_000002ba57ce2af0;
T_6 ;
    %wait E_000002ba57ccd3e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57cc92b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57cc9990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57cc8db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57cc9b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57cc8630_0, 0, 1;
    %load/vec4 v000002ba57cc93f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000002ba57cc9cb0_0;
    %nor/r;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002ba57cc8d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57cc92b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57cc8db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57cc9b70_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v000002ba57cc8270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57cc9990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57cc8db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57cc9b70_0, 0, 1;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v000002ba57cc90d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.13, 8;
    %load/vec4 v000002ba57cc9c10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.13;
    %jmp/1 T_6.12, 8;
    %load/vec4 v000002ba57cc98f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.12;
    %jmp/1 T_6.11, 8;
    %load/vec4 v000002ba57cc8ef0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.11;
    %jmp/1 T_6.10, 8;
    %load/vec4 v000002ba57cc9350_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.10;
    %jmp/1 T_6.9, 8;
    %load/vec4 v000002ba57cc9df0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.9;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57cc8630_0, 0, 1;
T_6.7 ;
T_6.6 ;
T_6.4 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002ba57c69100;
T_7 ;
    %wait E_000002ba57ccd460;
    %load/vec4 v000002ba57cc8950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57cc9e90_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v000002ba57cc9170_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002ba57cc9170_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002ba57cc9e90_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002ba57cc9170_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002ba57cc9e90_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v000002ba57cc9170_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002ba57cc9170_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002ba57cc9e90_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002ba57cc9170_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002ba57cc9e90_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v000002ba57cc9170_0;
    %store/vec4 v000002ba57cc9e90_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002ba57c69100;
T_8 ;
    %wait E_000002ba57ccd820;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002ba57cc8450_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57cc81d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57cc9a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57cc9d50_0, 0, 32;
    %load/vec4 v000002ba57cc8950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57cc9a30_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002ba57cc8450_0, 0, 4;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000002ba57cc8f90_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %load/vec4 v000002ba57cc8590_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002ba57cc9a30_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %ix/getv 4, v000002ba57cc8590_0;
    %shiftl 4;
    %store/vec4 v000002ba57cc8450_0, 0, 4;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000002ba57cc8590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v000002ba57cc8f90_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %store/vec4 v000002ba57cc9a30_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002ba57cc8450_0, 0, 4;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v000002ba57cc8f90_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002ba57cc9a30_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002ba57cc8450_0, 0, 4;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v000002ba57cc8f90_0;
    %parti/s 16, 0, 2;
    %replicate 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002ba57cc9a30_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000002ba57cc8450_0, 0, 4;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000002ba57cc8f90_0;
    %parti/s 8, 8, 5;
    %replicate 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002ba57cc9a30_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002ba57cc8450_0, 0, 4;
    %load/vec4 v000002ba57cc8f90_0;
    %parti/s 8, 0, 2;
    %replicate 4;
    %store/vec4 v000002ba57cc9d50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57cc81d0_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000002ba57cc8f90_0;
    %store/vec4 v000002ba57cc9a30_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000002ba57cc8450_0, 0, 4;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002ba57c8e950;
T_9 ;
    %wait E_000002ba57cd00e0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ba57d40570_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ba57d40a70_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d40610_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ba57d409d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d41830_0, 0, 32;
    %load/vec4 v000002ba57d415b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.3, 10;
    %load/vec4 v000002ba57d40e30_0;
    %nor/r;
    %and;
T_9.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v000002ba57d40390_0;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000002ba57d406b0_0;
    %store/vec4 v000002ba57d40570_0, 0, 5;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002ba57d415b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.7, 10;
    %load/vec4 v000002ba57d40e30_0;
    %nor/r;
    %and;
T_9.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v000002ba57d40ed0_0;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v000002ba57d406b0_0;
    %store/vec4 v000002ba57d40a70_0, 0, 5;
    %load/vec4 v000002ba57d40c50_0;
    %store/vec4 v000002ba57d40610_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000002ba57d41650_0;
    %flag_set/vec4 8;
    %jmp/1 T_9.14, 8;
    %load/vec4 v000002ba57d40b10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.14;
    %jmp/1 T_9.13, 8;
    %load/vec4 v000002ba57d41790_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.13;
    %jmp/1 T_9.12, 8;
    %load/vec4 v000002ba57d41ab0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.12;
    %jmp/1 T_9.11, 8;
    %load/vec4 v000002ba57d40750_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.11;
    %jmp/1 T_9.10, 8;
    %load/vec4 v000002ba57d402f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.10;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v000002ba57d40890_0;
    %store/vec4 v000002ba57d409d0_0, 0, 5;
    %load/vec4 v000002ba57d41470_0;
    %store/vec4 v000002ba57d41830_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ba57d40570_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ba57d40a70_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d40610_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ba57d409d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d41830_0, 0, 32;
T_9.9 ;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002ba57c69290;
T_10 ;
    %wait E_000002ba57ccd4a0;
    %load/vec4 v000002ba57d41970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d41f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d41fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d40930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ba57d40430_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d401b0_0, 0, 32;
T_10.2 ;
    %load/vec4 v000002ba57d401b0_0;
    %pad/s 37;
    %cmpi/s 32, 0, 37;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002ba57d401b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ba57d41a10, 0, 4;
    %load/vec4 v000002ba57d401b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ba57d401b0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d41f10_0, 0;
    %load/vec4 v000002ba57d40930_0;
    %assign/vec4 v000002ba57d41fb0_0, 0;
    %load/vec4 v000002ba57d40930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v000002ba57d407f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.8, 9;
    %load/vec4 v000002ba57d40d90_0;
    %and;
T_10.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v000002ba57d41e70_0;
    %assign/vec4 v000002ba57d413d0_0, 0;
    %load/vec4 v000002ba57d41dd0_0;
    %assign/vec4 v000002ba57d416f0_0, 0;
    %load/vec4 v000002ba57d41c90_0;
    %assign/vec4 v000002ba57d40bb0_0, 0;
    %load/vec4 v000002ba57d41150_0;
    %assign/vec4 v000002ba57d40250_0, 0;
    %load/vec4 v000002ba57d41bf0_0;
    %assign/vec4 v000002ba57d40110_0, 0;
    %load/vec4 v000002ba57d41d30_0;
    %assign/vec4 v000002ba57d40cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ba57d40930_0, 0;
T_10.6 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000002ba57d40110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %load/vec4 v000002ba57d416f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002ba57d41a10, 4;
    %load/vec4 v000002ba57d40250_0;
    %inv;
    %and;
    %load/vec4 v000002ba57d40bb0_0;
    %load/vec4 v000002ba57d40250_0;
    %and;
    %or;
    %load/vec4 v000002ba57d416f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ba57d41a10, 0, 4;
T_10.9 ;
    %load/vec4 v000002ba57d40cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %load/vec4 v000002ba57d413d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002ba57d41a10, 4;
    %assign/vec4 v000002ba57d40430_0, 0;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ba57d41f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d40930_0, 0;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002ba57ce08c0;
T_11 ;
    %wait E_000002ba57ccd4a0;
    %load/vec4 v000002ba57d42e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000002ba57d43840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d43480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d43f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d42800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ba57d42580_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002ba57d42ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ba57d42940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d438e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002ba57d42260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d45670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d424e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002ba57d42f80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002ba57d41510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d42120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002ba57d428a0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000002ba57d42c60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002ba57d424e0_0;
    %assign/vec4 v000002ba57d45670_0, 0;
    %load/vec4 v000002ba57d424e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v000002ba57d435c0_0;
    %nor/r;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/1 T_11.5, 8;
    %load/vec4 v000002ba57d42d00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.5;
    %jmp/1 T_11.4, 8;
    %load/vec4 v000002ba57d42b20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.4;
    %jmp/1 T_11.3, 8;
    %load/vec4 v000002ba57d43020_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.7, 10;
    %load/vec4 v000002ba57d43660_0;
    %and;
T_11.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.3;
    %flag_get/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v000002ba57d43ca0_0;
    %nor/r;
    %and;
T_11.2;
    %assign/vec4 v000002ba57d43f20_0, 0;
    %load/vec4 v000002ba57d424e0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.11, 10;
    %load/vec4 v000002ba57d43660_0;
    %and;
T_11.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.10, 9;
    %load/vec4 v000002ba57d43ca0_0;
    %nor/r;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v000002ba57d432a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_11.14, 9;
    %load/vec4 v000002ba57d423a0_0;
    %or;
T_11.14;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v000002ba57d43e80_0;
    %assign/vec4 v000002ba57d43840_0, 0;
    %load/vec4 v000002ba57d42300_0;
    %assign/vec4 v000002ba57d42260_0, 0;
    %load/vec4 v000002ba57d43700_0;
    %assign/vec4 v000002ba57d42ee0_0, 0;
    %load/vec4 v000002ba57d43de0_0;
    %assign/vec4 v000002ba57d42940_0, 0;
    %load/vec4 v000002ba57d433e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.21, 8;
    %load/vec4 v000002ba57d43b60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.21;
    %jmp/1 T_11.20, 8;
    %load/vec4 v000002ba57d43c00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.20;
    %jmp/1 T_11.19, 8;
    %load/vec4 v000002ba57d43160_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.19;
    %jmp/1 T_11.18, 8;
    %load/vec4 v000002ba57d43340_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.18;
    %jmp/1 T_11.17, 8;
    %load/vec4 v000002ba57d421c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.17;
    %jmp/0 T_11.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.16, 8;
T_11.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.16, 8;
 ; End of false expr.
    %blend;
T_11.16;
    %assign/vec4 v000002ba57d438e0_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v000002ba57d435c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.24, 8;
    %load/vec4 v000002ba57d449f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.24;
    %jmp/0xz  T_11.22, 8;
    %load/vec4 v000002ba57d42c60_0;
    %assign/vec4 v000002ba57d43840_0, 0;
    %load/vec4 v000002ba57d42f80_0;
    %assign/vec4 v000002ba57d42260_0, 0;
    %load/vec4 v000002ba57d426c0_0;
    %assign/vec4 v000002ba57d42ee0_0, 0;
    %load/vec4 v000002ba57d429e0_0;
    %assign/vec4 v000002ba57d42940_0, 0;
    %load/vec4 v000002ba57d42a80_0;
    %assign/vec4 v000002ba57d438e0_0, 0;
    %load/vec4 v000002ba57d42120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.25, 8;
    %load/vec4 v000002ba57d428a0_0;
    %assign/vec4 v000002ba57d42ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ba57d438e0_0, 0;
    %load/vec4 v000002ba57d430c0_0;
    %assign/vec4 v000002ba57d42580_0, 0;
    %jmp T_11.26;
T_11.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d438e0_0, 0;
T_11.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ba57d424e0_0, 0;
    %load/vec4 v000002ba57d42300_0;
    %assign/vec4 v000002ba57d42f80_0, 0;
    %load/vec4 v000002ba57d432a0_0;
    %assign/vec4 v000002ba57d42120_0, 0;
    %load/vec4 v000002ba57d43e80_0;
    %assign/vec4 v000002ba57d42c60_0, 0;
    %load/vec4 v000002ba57d43700_0;
    %assign/vec4 v000002ba57d428a0_0, 0;
    %load/vec4 v000002ba57d43d40_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v000002ba57d41510_0, 0;
T_11.22 ;
T_11.13 ;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d43480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d424e0_0, 0;
T_11.9 ;
    %load/vec4 v000002ba57d43ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ba57d42800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d43480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d424e0_0, 0;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v000002ba57d449f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %load/vec4 v000002ba57d43660_0;
    %assign/vec4 v000002ba57d43480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d42800_0, 0;
    %jmp T_11.30;
T_11.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ba57d43480_0, 0;
T_11.30 ;
T_11.28 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002ba57b8c260;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57d44c70_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002ba57d45df0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ba57d450d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d45530_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57d45b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57d457b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57d44d10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d44ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d45990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d44bd0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_000002ba57b8c260;
T_13 ;
    %delay 5, 0;
    %load/vec4 v000002ba57d44c70_0;
    %inv;
    %store/vec4 v000002ba57d44c70_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000002ba57b8c260;
T_14 ;
    %vpi_call 2 77 "$dumpfile", "./waveform/mem_stage.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002ba57b8c260 {0 0 0};
    %end;
    .thread T_14;
    .scope S_000002ba57b8c260;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57d457b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57d44d10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d45990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d44ef0_0, 0, 32;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000002ba57d44590_0, 0, 11;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ba57d450d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ba57d45530_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002ba57d45df0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57d45fd0_0, 0, 1;
    %fork TD_tb_mem_stage.do_reset, S_000002ba57c73390;
    %join;
    %vpi_call 2 184 "$display", "\012--- STORE tests with stall scenarios ---\012" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002ba57d45a30_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000002ba57c5ee10;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ba57d44e50_0, 0, 5;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v000002ba57d44770_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002ba57d448b0_0, 0, 3;
    %fork TD_tb_mem_stage.do_store, S_000002ba57c50080;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002ba57d44e50_0, 0, 5;
    %pushi/vec4 34, 0, 32;
    %store/vec4 v000002ba57d44770_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002ba57d448b0_0, 0, 3;
    %fork TD_tb_mem_stage.do_store, S_000002ba57c50080;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002ba57d45a30_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000002ba57c5ee10;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002ba57d44e50_0, 0, 5;
    %pushi/vec4 51, 0, 32;
    %store/vec4 v000002ba57d44770_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002ba57d448b0_0, 0, 3;
    %fork TD_tb_mem_stage.do_store, S_000002ba57c50080;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002ba57d45a30_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000002ba57c5ee10;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002ba57d44e50_0, 0, 5;
    %pushi/vec4 21862, 0, 32;
    %store/vec4 v000002ba57d44770_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002ba57d448b0_0, 0, 3;
    %fork TD_tb_mem_stage.do_store, S_000002ba57c50080;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002ba57d44e50_0, 0, 5;
    %pushi/vec4 30600, 0, 32;
    %store/vec4 v000002ba57d44770_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002ba57d448b0_0, 0, 3;
    %fork TD_tb_mem_stage.do_store, S_000002ba57c50080;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002ba57d44e50_0, 0, 5;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v000002ba57d44770_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002ba57d448b0_0, 0, 3;
    %fork TD_tb_mem_stage.do_store, S_000002ba57c50080;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002ba57d45a30_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000002ba57c5ee10;
    %join;
    %vpi_call 2 205 "$display", "\012--- LOAD tests with stall scenarios ---\012" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ba57d45490_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002ba57d45210_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000002ba57c73200;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002ba57d45a30_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000002ba57c5ee10;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002ba57d45490_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002ba57d45210_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000002ba57c73200;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002ba57d45490_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002ba57d45210_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000002ba57c73200;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002ba57d45a30_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000002ba57c5ee10;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002ba57d45490_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002ba57d45210_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000002ba57c73200;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002ba57d45490_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002ba57d45210_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000002ba57c73200;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002ba57d45490_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002ba57d45210_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000002ba57c73200;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002ba57d45a30_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000002ba57c5ee10;
    %join;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000002ba57d45490_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002ba57d45210_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000002ba57c73200;
    %join;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000002ba57d45490_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002ba57d45210_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000002ba57c73200;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002ba57d45490_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002ba57d45210_0, 0, 3;
    %fork TD_tb_mem_stage.do_load, S_000002ba57c73200;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002ba57d45d50_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000002ba57d45030_0, 0, 32;
    %fork TD_tb_mem_stage.do_rtype, S_000002ba57c4fef0;
    %join;
    %vpi_call 2 232 "$display", "Triggering flush..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ba57d44d10_0, 0, 1;
    %wait E_000002ba57cd04e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ba57d44d10_0, 0, 1;
    %vpi_call 2 237 "$display", "\012--- Final stall while idle ---\012" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002ba57d45a30_0, 0, 32;
    %fork TD_tb_mem_stage.introduce_stall, S_000002ba57c5ee10;
    %join;
    %delay 50, 0;
    %vpi_call 2 242 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\test\tb_memory_stage.v";
    "././source/memory_stage.v";
    "././source/control_mem.v";
    "././source/treat_load_store_data.v";
    "././source/memory.v";
    "././source/treat_data.v";
