verilog xil_defaultlib --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/ec67/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/2d50/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ip/pynqz2_ps7_0" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/1ddd/hdl/verilog" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/b2d0/hdl/verilog" \
"../../../bd/pynqz2/ip/pynqz2_ps7_0/sim/pynqz2_ps7_0.v" \
"../../../bd/pynqz2/ip/pynqz2_xlconstant_0_1/sim/pynqz2_xlconstant_0_1.v" \
"../../../bd/pynqz2/ip/pynqz2_util_vector_logic_0_0/sim/pynqz2_util_vector_logic_0_0.v" \
"../../../bd/pynqz2/ip/pynqz2_dtpu_core_0_0/sim/pynqz2_dtpu_core_0_0.v" \
"../../../bd/pynqz2/ip/pynqz2_xlconcat_0_1/sim/pynqz2_xlconcat_0_1.v" \
"../../../bd/pynqz2/ip/pynqz2_util_vector_logic_1_2/sim/pynqz2_util_vector_logic_1_2.v" \
"../../../bd/pynqz2/ip/pynqz2_xbar_14/sim/pynqz2_xbar_14.v" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/sim/bd_7d7d.v" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_7d7d_one_0.v" \

sv xil_defaultlib --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/ec67/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/2d50/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ip/pynqz2_ps7_0" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/1ddd/hdl/verilog" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/b2d0/hdl/verilog" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7d7d_arsw_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7d7d_rsw_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7d7d_awsw_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7d7d_wsw_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7d7d_bsw_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7d7d_s00mmu_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7d7d_s00tr_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7d7d_s00sic_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7d7d_s00a2s_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7d7d_sarn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7d7d_srn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_7d7d_s01mmu_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_7d7d_s01tr_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_7d7d_s01sic_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_7d7d_s01a2s_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_7d7d_sarn_1.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_7d7d_srn_1.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_7d7d_s02mmu_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_7d7d_s02tr_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_7d7d_s02sic_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_7d7d_s02a2s_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_7d7d_sawn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_7d7d_swn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_7d7d_sbn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_7d7d_s03mmu_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_7d7d_s03tr_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_7d7d_s03sic_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_7d7d_s03a2s_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_7d7d_sarn_2.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_7d7d_srn_2.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_7d7d_m00s2a_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_7d7d_m00arn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_7d7d_m00rn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_7d7d_m00awn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_7d7d_m00wn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_37/sim/bd_7d7d_m00bn_0.sv" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/bd_0/ip/ip_38/sim/bd_7d7d_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/ec67/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/2d50/hdl" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ip/pynqz2_ps7_0" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/1ddd/hdl/verilog" --include "../../../../pynqz2.srcs/sources_1/bd/pynqz2/ipshared/b2d0/hdl/verilog" \
"../../../bd/pynqz2/ip/pynqz2_smartconnect_0_0/sim/pynqz2_smartconnect_0_0.v" \
"../../../bd/pynqz2/sim/pynqz2.v" \
"../../../bd/pynqz2/ip/pynqz2_auto_pc_0/sim/pynqz2_auto_pc_0.v" \
"../../../bd/pynqz2/ip/pynqz2_xadc_wiz_0_0/pynqz2_xadc_wiz_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
